
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116499                       # Number of seconds simulated
sim_ticks                                116499416586                       # Number of ticks simulated
final_tick                               1171330034665                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92727                       # Simulator instruction rate (inst/s)
host_op_rate                                   117097                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3276586                       # Simulator tick rate (ticks/s)
host_mem_usage                               16907996                       # Number of bytes of host memory used
host_seconds                                 35555.12                       # Real time elapsed on the host
sim_insts                                  3296911474                       # Number of instructions simulated
sim_ops                                    4163399194                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       578816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       511616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1927424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3022848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1269504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1269504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4522                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3997                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15058                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23616                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9918                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9918                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      4968403                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16481                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4391576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16544495                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25947323                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15382                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16481                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42850                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10897085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10897085                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10897085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      4968403                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16481                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4391576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10987                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16544495                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36844408                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139855243                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23408327                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18990814                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1996321                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9669509                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9016326                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2521813                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92423                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102318684                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127989927                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23408327                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11538139                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28192556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6501772                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2629778                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11950411                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568864                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137620936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109428380     79.51%     79.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1985094      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3648817      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3290025      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2101273      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1715728      1.25%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          997997      0.73%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1038105      0.75%     90.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13415517      9.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137620936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167375                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.915160                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101272835                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3992435                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27827886                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        48077                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4479695                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4046972                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154951601                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4479695                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102090020                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1071624                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1756689                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27040911                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1181989                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153256578                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           32                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        225234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       510544                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216754757                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713703936                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713703936                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45050188                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4246394                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14556228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7208918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82771                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1605045                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150386210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139747906                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156342                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26334697                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57893115                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137620936                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560611                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79079522     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24100064     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12665152      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7318553      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8104024      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3012676      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2666256      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       512645      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       162044      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137620936                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         559003     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        117183     14.39%     83.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137963     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117684035     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978157      1.42%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12896886      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7171922      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139747906                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.999233                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             814149                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005826                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418087239                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176754926                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136686437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140562055                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271093                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3362793                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          207                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       117876                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4479695                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         692336                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       107279                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150420022                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60985                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14556228                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7208918                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         92969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          207                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1114904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1118430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233334                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137445728                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12387269                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2302178                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19558853                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19560246                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7171584                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982771                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136812558                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136686437                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79783402                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        224075477                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.977342                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356056                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27291006                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2021459                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133141241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924803                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82493643     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23464315     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11655002      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3959020      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4885655      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1707743      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1206575      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997052      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2772236      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133141241                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2772236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280789427                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305320722                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2234307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.398552                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.398552                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715025                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715025                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618880439                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191332900                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144333318                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139855243                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23535132                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19280665                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1992613                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9613824                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9307342                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2408548                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91333                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    104354135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126292493                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23535132                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11715890                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27371816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5974418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3659916                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12209138                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1557747                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139350481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111978665     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2197620      1.58%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3763379      2.70%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2180214      1.56%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1710331      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1517551      1.09%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          919259      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2307788      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12775674      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139350481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168282                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903023                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       103712159                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4808639                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26794191                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71086                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3964404                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3858930                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152269871                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1209                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3964404                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104226248                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         595367                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3335667                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26334211                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       894577                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     151241278                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93322                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517929                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    213480331                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    703637004                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    703637004                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170947116                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42533215                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34021                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17038                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2621014                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14066999                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7182689                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        69862                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1637263                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146289913                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34022                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137301226                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88269                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21808866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48439632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139350481                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.985294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546641                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83328469     59.80%     59.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21495897     15.43%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11577899      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8606896      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8389258      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3111521      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2346735      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       316652      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       177154      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139350481                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         122528     28.05%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163486     37.43%     65.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       150733     34.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115885052     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1859427      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16983      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12381520      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7158244      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137301226                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981738                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436747                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003181                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    414477949                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    168133034                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134375715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137737973                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       281386                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2958726                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          233                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118690                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3964404                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         398799                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53156                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146323935                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       760533                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14066999                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7182689                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17038                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43049                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          233                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1142778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1063388                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2206166                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135168046                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12072503                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2133180                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19230532                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19131448                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7158029                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966485                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134375772                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134375715                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79461562                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        220125295                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960820                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360983                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99393906                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122517426                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23806715                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2009441                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135386077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904948                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713898                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85837836     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23880894     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9335521      6.90%     87.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4915352      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4182170      3.09%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2009286      1.48%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       944799      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1466222      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2813997      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135386077                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99393906                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122517426                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18172272                       # Number of memory references committed
system.switch_cpus1.commit.loads             11108273                       # Number of loads committed
system.switch_cpus1.commit.membars              16984                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17776057                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110297214                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2534042                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2813997                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278896221                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          296614314                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 504762                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99393906                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122517426                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99393906                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.407081                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.407081                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710691                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710691                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       607837056                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      187602739                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142128438                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33968                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139855243                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22492831                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18528279                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1870965                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8986765                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8411272                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2363672                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        84891                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101255099                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             124207701                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22492831                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10774944                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26380086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6048019                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5348040                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11731420                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1522541                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    137130425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.103379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.545253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       110750339     80.76%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2702506      1.97%     82.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2294233      1.67%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2308245      1.68%     86.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2208821      1.61%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1082439      0.79%     88.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          753736      0.55%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1919612      1.40%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13110494      9.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    137130425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.160829                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.888116                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100126936                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6713697                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26041276                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       107584                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4140929                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3617589                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6272                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     149825620                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49619                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4140929                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       100629055                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4244178                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1337861                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25635848                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1142551                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     148425790                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1486                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        397800                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       604342                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        13783                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    207683846                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    691801132                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    691801132                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163384237                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44299587                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32292                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16732                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3715883                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14719585                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7662183                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       302905                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1658896                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         144667829                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32289                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135028401                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103374                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24329486                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     55411995                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    137130425                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.984671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.582943                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81474683     59.41%     59.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23015387     16.78%     76.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11586633      8.45%     84.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7571138      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6709358      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2624167      1.91%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2968804      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1086797      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        93458      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    137130425                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         948508     74.90%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151898     11.99%     86.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       165945     13.10%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111529702     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1950767      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15560      0.01%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13922862     10.31%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7609510      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135028401                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.965487                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1266351                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009378                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    408556950                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    169030258                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131040725                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136294752                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       193356                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2867552                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          671                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       149290                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          574                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4140929                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3567813                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       255753                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    144700118                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1134052                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14719585                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7662183                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16729                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        205890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        12836                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          671                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1111833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1050520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2162353                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132731458                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13683926                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2296941                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21292006                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18718101                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7608080                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.949063                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131046553                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131040725                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         79066751                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214588239                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.936974                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368458                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     97094789                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118867001                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25841599                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31120                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1894024                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    132989496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.893807                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.710564                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85318662     64.15%     64.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21850837     16.43%     80.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10491661      7.89%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4677559      3.52%     91.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3660147      2.75%     94.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1491280      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1515765      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1060093      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2923492      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    132989496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     97094789                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118867001                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19364926                       # Number of memory references committed
system.switch_cpus2.commit.loads             11852033                       # Number of loads committed
system.switch_cpus2.commit.membars              15560                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17064222                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106947950                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2343716                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2923492                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           274774604                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          293558417                       # The number of ROB writes
system.switch_cpus2.timesIdled                  53215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2724818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           97094789                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118867001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     97094789                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.440399                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.440399                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.694252                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.694252                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       599758256                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      180833108                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141438283                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31120                       # number of misc regfile writes
system.l20.replacements                          4537                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          370961                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.103945                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          315.763187                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.702253                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2124.694055                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7786.840505                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.030836                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001240                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.207490                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760434                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34324                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10353                       # number of Writeback hits
system.l20.Writeback_hits::total                10353                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34324                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34324                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34324                       # number of overall hits
system.l20.overall_hits::total                  34324                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4522                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4536                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4522                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4536                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4522                       # number of overall misses
system.l20.overall_misses::total                 4536                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3441554                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1286060339                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1289501893                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3441554                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1286060339                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1289501893                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3441554                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1286060339                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1289501893                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38846                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38860                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10353                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10353                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38846                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38860                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38846                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38860                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116408                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.116727                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116408                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.116727                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116408                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.116727                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 284400.782618                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 284281.722443                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 284400.782618                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 284281.722443                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 245825.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 284400.782618                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 284281.722443                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3247                       # number of writebacks
system.l20.writebacks::total                     3247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4522                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4536                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4522                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4536                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4522                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4536                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2574945                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1006073044                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1008647989                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2574945                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1006073044                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1008647989                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2574945                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1006073044                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1008647989                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.116727                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.116727                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.116727                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183924.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 222484.087572                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 222365.076940                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 183924.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 222484.087572                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 222365.076940                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 183924.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 222484.087572                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 222365.076940                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4012                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          316340                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14252                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.196183                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          480.164498                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.726081                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1860.219544                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.840735                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7882.049142                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046891                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001438                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.181662                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000277                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.769731                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        28818                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  28818                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9437                       # number of Writeback hits
system.l21.Writeback_hits::total                 9437                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        28818                       # number of demand (read+write) hits
system.l21.demand_hits::total                   28818                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        28818                       # number of overall hits
system.l21.overall_hits::total                  28818                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         3997                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4012                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         3997                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4012                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         3997                       # number of overall misses
system.l21.overall_misses::total                 4012                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4078808                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1127647260                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1131726068                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4078808                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1127647260                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1131726068                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4078808                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1127647260                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1131726068                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        32815                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              32830                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9437                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9437                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        32815                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               32830                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        32815                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              32830                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.121804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122205                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.121804                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.122205                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.121804                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.122205                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 271920.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 282123.407556                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 282085.261216                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 271920.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 282123.407556                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 282085.261216                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 271920.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 282123.407556                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 282085.261216                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2589                       # number of writebacks
system.l21.writebacks::total                     2589                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         3997                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4012                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         3997                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4012                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         3997                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4012                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3149052                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    880124346                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    883273398                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3149052                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    880124346                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    883273398                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3149052                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    880124346                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    883273398                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.121804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122205                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.121804                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.122205                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.121804                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.122205                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 209936.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 220196.233675                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 220157.875872                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 209936.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 220196.233675                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 220157.875872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 209936.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 220196.233675                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 220157.875872                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         15068                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          712455                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27356                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.043830                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.892920                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     5.267781                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6075.841306                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6173.997993                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002677                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000429                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.494453                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.502441                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        79790                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  79790                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           18444                       # number of Writeback hits
system.l22.Writeback_hits::total                18444                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        79790                       # number of demand (read+write) hits
system.l22.demand_hits::total                   79790                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        79790                       # number of overall hits
system.l22.overall_hits::total                  79790                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        15058                       # number of ReadReq misses
system.l22.ReadReq_misses::total                15068                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        15058                       # number of demand (read+write) misses
system.l22.demand_misses::total                 15068                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        15058                       # number of overall misses
system.l22.overall_misses::total                15068                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2494125                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   4251745692                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     4254239817                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2494125                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   4251745692                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      4254239817                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2494125                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   4251745692                       # number of overall miss cycles
system.l22.overall_miss_latency::total     4254239817                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        94848                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              94858                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        18444                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            18444                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        94848                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               94858                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        94848                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              94858                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158759                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.158848                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.158759                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.158848                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.158759                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.158848                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 249412.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 282357.928809                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 282336.064308                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 249412.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 282357.928809                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 282336.064308                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 249412.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 282357.928809                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 282336.064308                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4082                       # number of writebacks
system.l22.writebacks::total                     4082                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        15058                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           15068                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        15058                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            15068                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        15058                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           15068                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1875183                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   3319402638                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   3321277821                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1875183                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   3319402638                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   3321277821                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1875183                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   3319402638                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   3321277821                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158759                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.158848                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.158759                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.158848                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.158759                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.158848                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187518.300000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220441.136804                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220419.287298                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 187518.300000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220441.136804                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220419.287298                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 187518.300000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220441.136804                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220419.287298                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996530                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011958044                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185654.522678                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996530                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11950395                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11950395                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11950395                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11950395                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11950395                       # number of overall hits
system.cpu0.icache.overall_hits::total       11950395                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4133096                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4133096                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4133096                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4133096                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11950411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11950411                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11950411                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11950411                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11950411                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11950411                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 258318.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 258318.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 258318.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3557754                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3557754                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3557754                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 254125.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 254125.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38846                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168057263                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39102                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4297.919876                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607476                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392524                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9315387                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9315387                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16373164                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16373164                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16373164                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16373164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117596                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117596                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117596                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117596                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117596                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117596                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13921429611                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13921429611                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13921429611                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13921429611                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13921429611                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13921429611                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9432983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9432983                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16490760                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16490760                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16490760                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16490760                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012466                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007131                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007131                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 118383.530146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 118383.530146                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 118383.530146                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 118383.530146                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 118383.530146                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 118383.530146                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10353                       # number of writebacks
system.cpu0.dcache.writebacks::total            10353                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78750                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78750                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78750                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78750                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38846                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38846                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38846                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38846                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3555868914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3555868914                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3555868914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3555868914                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3555868914                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3555868914                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91537.582093                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91537.582093                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91537.582093                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91537.582093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91537.582093                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91537.582093                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.995059                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015610645                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2203059.967462                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.995059                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024031                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12209119                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12209119                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12209119                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12209119                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12209119                       # number of overall hits
system.cpu1.icache.overall_hits::total       12209119                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4945830                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4945830                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4945830                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4945830                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4945830                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4945830                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12209138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12209138                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12209138                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12209138                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12209138                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12209138                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 260306.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 260306.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 260306.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 260306.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 260306.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 260306.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4203308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4203308                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4203308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4203308                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4203308                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4203308                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280220.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280220.533333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280220.533333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280220.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280220.533333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280220.533333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 32815                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162757429                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33071                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4921.454719                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.676663                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.323337                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9002926                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9002926                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7030031                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7030031                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17016                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17016                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16984                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16984                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16032957                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16032957                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16032957                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16032957                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        83933                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        83933                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        83933                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         83933                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        83933                       # number of overall misses
system.cpu1.dcache.overall_misses::total        83933                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8344563376                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8344563376                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8344563376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8344563376                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8344563376                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8344563376                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9086859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9086859                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7030031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7030031                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16984                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16116890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16116890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16116890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16116890                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009237                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005208                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005208                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005208                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005208                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99419.338949                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99419.338949                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 99419.338949                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99419.338949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 99419.338949                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99419.338949                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9437                       # number of writebacks
system.cpu1.dcache.writebacks::total             9437                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51118                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51118                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51118                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51118                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51118                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        32815                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        32815                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        32815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        32815                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        32815                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        32815                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3041277005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3041277005                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3041277005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3041277005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3041277005                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3041277005                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002036                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002036                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92679.476002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92679.476002                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 92679.476002                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 92679.476002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 92679.476002                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 92679.476002                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.995629                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008767972                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834123.585455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.995629                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.016019                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.881403                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11731409                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11731409                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11731409                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11731409                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11731409                       # number of overall hits
system.cpu2.icache.overall_hits::total       11731409                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.cpu2.icache.overall_misses::total           11                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2820345                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2820345                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2820345                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2820345                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2820345                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2820345                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11731420                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11731420                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11731420                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11731420                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11731420                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11731420                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       256395                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       256395                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       256395                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       256395                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       256395                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       256395                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2577125                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2577125                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2577125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2577125                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2577125                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2577125                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 257712.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 257712.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 257712.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 257712.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 257712.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 257712.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 94848                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               190182468                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 95104                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1999.731536                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.870411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.129589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.917463                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.082537                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10623297                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10623297                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7481569                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7481569                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16450                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16450                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15560                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15560                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18104866                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18104866                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18104866                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18104866                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       396435                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       396435                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       396540                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        396540                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       396540                       # number of overall misses
system.cpu2.dcache.overall_misses::total       396540                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  42502987924                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  42502987924                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     16009259                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     16009259                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  42518997183                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  42518997183                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  42518997183                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  42518997183                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11019732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11019732                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7481674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7481674                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15560                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18501406                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18501406                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18501406                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18501406                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035975                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035975                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021433                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021433                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021433                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021433                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107213.005724                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107213.005724                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 152469.133333                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 152469.133333                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107224.989113                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107224.989113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107224.989113                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107224.989113                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        18444                       # number of writebacks
system.cpu2.dcache.writebacks::total            18444                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       301587                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       301587                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       301692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       301692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       301692                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       301692                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        94848                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        94848                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        94848                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        94848                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        94848                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        94848                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9695070449                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9695070449                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9695070449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9695070449                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9695070449                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9695070449                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008607                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005127                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005127                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005127                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005127                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 102216.920220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 102216.920220                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 102216.920220                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 102216.920220                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 102216.920220                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 102216.920220                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
