// Seed: 2491417783
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  type_10 id_4 (.id_0(1));
  logic id_6;
  logic id_7;
  assign #id_8 id_3 = id_6;
endmodule
`timescale 1 ps / 1ps
module module_1 (
    output id_0
);
  logic id_4;
endmodule
