// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_ConvToOutStream (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_CONV3_ACC_0_dout,
        fifo_CONV3_ACC_0_empty_n,
        fifo_CONV3_ACC_0_read,
        fifo_CONV3_ACC_1_dout,
        fifo_CONV3_ACC_1_empty_n,
        fifo_CONV3_ACC_1_read,
        fifo_CONV3_ACC_2_dout,
        fifo_CONV3_ACC_2_empty_n,
        fifo_CONV3_ACC_2_read,
        fifo_CONV3_ACC_3_dout,
        fifo_CONV3_ACC_3_empty_n,
        fifo_CONV3_ACC_3_read,
        fifo_CONV3_ACC_4_dout,
        fifo_CONV3_ACC_4_empty_n,
        fifo_CONV3_ACC_4_read,
        fifo_CONV3_ACC_5_dout,
        fifo_CONV3_ACC_5_empty_n,
        fifo_CONV3_ACC_5_read,
        fifo_CONV3_ACC_6_dout,
        fifo_CONV3_ACC_6_empty_n,
        fifo_CONV3_ACC_6_read,
        fifo_CONV3_ACC_7_dout,
        fifo_CONV3_ACC_7_empty_n,
        fifo_CONV3_ACC_7_read,
        fifo_CONV3_ACC_8_dout,
        fifo_CONV3_ACC_8_empty_n,
        fifo_CONV3_ACC_8_read,
        fifo_CONV3_ACC_9_dout,
        fifo_CONV3_ACC_9_empty_n,
        fifo_CONV3_ACC_9_read,
        fifo_CONV3_ACC_10_dout,
        fifo_CONV3_ACC_10_empty_n,
        fifo_CONV3_ACC_10_read,
        fifo_CONV3_ACC_11_dout,
        fifo_CONV3_ACC_11_empty_n,
        fifo_CONV3_ACC_11_read,
        fifo_CONV3_ACC_12_dout,
        fifo_CONV3_ACC_12_empty_n,
        fifo_CONV3_ACC_12_read,
        fifo_CONV3_ACC_13_dout,
        fifo_CONV3_ACC_13_empty_n,
        fifo_CONV3_ACC_13_read,
        fifo_CONV3_ACC_14_dout,
        fifo_CONV3_ACC_14_empty_n,
        fifo_CONV3_ACC_14_read,
        fifo_CONV3_ACC_15_dout,
        fifo_CONV3_ACC_15_empty_n,
        fifo_CONV3_ACC_15_read,
        CONV3_OUT_0_din,
        CONV3_OUT_0_full_n,
        CONV3_OUT_0_write,
        CONV3_OUT_1_din,
        CONV3_OUT_1_full_n,
        CONV3_OUT_1_write,
        CONV3_OUT_2_din,
        CONV3_OUT_2_full_n,
        CONV3_OUT_2_write,
        CONV3_OUT_3_din,
        CONV3_OUT_3_full_n,
        CONV3_OUT_3_write,
        CONV3_OUT_4_din,
        CONV3_OUT_4_full_n,
        CONV3_OUT_4_write,
        CONV3_OUT_5_din,
        CONV3_OUT_5_full_n,
        CONV3_OUT_5_write,
        CONV3_OUT_6_din,
        CONV3_OUT_6_full_n,
        CONV3_OUT_6_write,
        CONV3_OUT_7_din,
        CONV3_OUT_7_full_n,
        CONV3_OUT_7_write,
        CONV3_OUT_8_din,
        CONV3_OUT_8_full_n,
        CONV3_OUT_8_write,
        CONV3_OUT_9_din,
        CONV3_OUT_9_full_n,
        CONV3_OUT_9_write,
        CONV3_OUT_10_din,
        CONV3_OUT_10_full_n,
        CONV3_OUT_10_write,
        CONV3_OUT_11_din,
        CONV3_OUT_11_full_n,
        CONV3_OUT_11_write,
        CONV3_OUT_12_din,
        CONV3_OUT_12_full_n,
        CONV3_OUT_12_write,
        CONV3_OUT_13_din,
        CONV3_OUT_13_full_n,
        CONV3_OUT_13_write,
        CONV3_OUT_14_din,
        CONV3_OUT_14_full_n,
        CONV3_OUT_14_write,
        CONV3_OUT_15_din,
        CONV3_OUT_15_full_n,
        CONV3_OUT_15_write,
        CONV3_OUT_16_din,
        CONV3_OUT_16_full_n,
        CONV3_OUT_16_write,
        CONV3_OUT_17_din,
        CONV3_OUT_17_full_n,
        CONV3_OUT_17_write,
        CONV3_OUT_18_din,
        CONV3_OUT_18_full_n,
        CONV3_OUT_18_write,
        CONV3_OUT_19_din,
        CONV3_OUT_19_full_n,
        CONV3_OUT_19_write,
        CONV3_OUT_20_din,
        CONV3_OUT_20_full_n,
        CONV3_OUT_20_write,
        CONV3_OUT_21_din,
        CONV3_OUT_21_full_n,
        CONV3_OUT_21_write,
        CONV3_OUT_22_din,
        CONV3_OUT_22_full_n,
        CONV3_OUT_22_write,
        CONV3_OUT_23_din,
        CONV3_OUT_23_full_n,
        CONV3_OUT_23_write,
        CONV3_OUT_24_din,
        CONV3_OUT_24_full_n,
        CONV3_OUT_24_write,
        CONV3_OUT_25_din,
        CONV3_OUT_25_full_n,
        CONV3_OUT_25_write,
        CONV3_OUT_26_din,
        CONV3_OUT_26_full_n,
        CONV3_OUT_26_write,
        CONV3_OUT_27_din,
        CONV3_OUT_27_full_n,
        CONV3_OUT_27_write,
        CONV3_OUT_28_din,
        CONV3_OUT_28_full_n,
        CONV3_OUT_28_write,
        CONV3_OUT_29_din,
        CONV3_OUT_29_full_n,
        CONV3_OUT_29_write,
        CONV3_OUT_30_din,
        CONV3_OUT_30_full_n,
        CONV3_OUT_30_write,
        CONV3_OUT_31_din,
        CONV3_OUT_31_full_n,
        CONV3_OUT_31_write,
        R,
        C,
        N,
        M,
        K,
        mode
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] fifo_CONV3_ACC_0_dout;
input   fifo_CONV3_ACC_0_empty_n;
output   fifo_CONV3_ACC_0_read;
input  [31:0] fifo_CONV3_ACC_1_dout;
input   fifo_CONV3_ACC_1_empty_n;
output   fifo_CONV3_ACC_1_read;
input  [31:0] fifo_CONV3_ACC_2_dout;
input   fifo_CONV3_ACC_2_empty_n;
output   fifo_CONV3_ACC_2_read;
input  [31:0] fifo_CONV3_ACC_3_dout;
input   fifo_CONV3_ACC_3_empty_n;
output   fifo_CONV3_ACC_3_read;
input  [31:0] fifo_CONV3_ACC_4_dout;
input   fifo_CONV3_ACC_4_empty_n;
output   fifo_CONV3_ACC_4_read;
input  [31:0] fifo_CONV3_ACC_5_dout;
input   fifo_CONV3_ACC_5_empty_n;
output   fifo_CONV3_ACC_5_read;
input  [31:0] fifo_CONV3_ACC_6_dout;
input   fifo_CONV3_ACC_6_empty_n;
output   fifo_CONV3_ACC_6_read;
input  [31:0] fifo_CONV3_ACC_7_dout;
input   fifo_CONV3_ACC_7_empty_n;
output   fifo_CONV3_ACC_7_read;
input  [31:0] fifo_CONV3_ACC_8_dout;
input   fifo_CONV3_ACC_8_empty_n;
output   fifo_CONV3_ACC_8_read;
input  [31:0] fifo_CONV3_ACC_9_dout;
input   fifo_CONV3_ACC_9_empty_n;
output   fifo_CONV3_ACC_9_read;
input  [31:0] fifo_CONV3_ACC_10_dout;
input   fifo_CONV3_ACC_10_empty_n;
output   fifo_CONV3_ACC_10_read;
input  [31:0] fifo_CONV3_ACC_11_dout;
input   fifo_CONV3_ACC_11_empty_n;
output   fifo_CONV3_ACC_11_read;
input  [31:0] fifo_CONV3_ACC_12_dout;
input   fifo_CONV3_ACC_12_empty_n;
output   fifo_CONV3_ACC_12_read;
input  [31:0] fifo_CONV3_ACC_13_dout;
input   fifo_CONV3_ACC_13_empty_n;
output   fifo_CONV3_ACC_13_read;
input  [31:0] fifo_CONV3_ACC_14_dout;
input   fifo_CONV3_ACC_14_empty_n;
output   fifo_CONV3_ACC_14_read;
input  [31:0] fifo_CONV3_ACC_15_dout;
input   fifo_CONV3_ACC_15_empty_n;
output   fifo_CONV3_ACC_15_read;
output  [31:0] CONV3_OUT_0_din;
input   CONV3_OUT_0_full_n;
output   CONV3_OUT_0_write;
output  [31:0] CONV3_OUT_1_din;
input   CONV3_OUT_1_full_n;
output   CONV3_OUT_1_write;
output  [31:0] CONV3_OUT_2_din;
input   CONV3_OUT_2_full_n;
output   CONV3_OUT_2_write;
output  [31:0] CONV3_OUT_3_din;
input   CONV3_OUT_3_full_n;
output   CONV3_OUT_3_write;
output  [31:0] CONV3_OUT_4_din;
input   CONV3_OUT_4_full_n;
output   CONV3_OUT_4_write;
output  [31:0] CONV3_OUT_5_din;
input   CONV3_OUT_5_full_n;
output   CONV3_OUT_5_write;
output  [31:0] CONV3_OUT_6_din;
input   CONV3_OUT_6_full_n;
output   CONV3_OUT_6_write;
output  [31:0] CONV3_OUT_7_din;
input   CONV3_OUT_7_full_n;
output   CONV3_OUT_7_write;
output  [31:0] CONV3_OUT_8_din;
input   CONV3_OUT_8_full_n;
output   CONV3_OUT_8_write;
output  [31:0] CONV3_OUT_9_din;
input   CONV3_OUT_9_full_n;
output   CONV3_OUT_9_write;
output  [31:0] CONV3_OUT_10_din;
input   CONV3_OUT_10_full_n;
output   CONV3_OUT_10_write;
output  [31:0] CONV3_OUT_11_din;
input   CONV3_OUT_11_full_n;
output   CONV3_OUT_11_write;
output  [31:0] CONV3_OUT_12_din;
input   CONV3_OUT_12_full_n;
output   CONV3_OUT_12_write;
output  [31:0] CONV3_OUT_13_din;
input   CONV3_OUT_13_full_n;
output   CONV3_OUT_13_write;
output  [31:0] CONV3_OUT_14_din;
input   CONV3_OUT_14_full_n;
output   CONV3_OUT_14_write;
output  [31:0] CONV3_OUT_15_din;
input   CONV3_OUT_15_full_n;
output   CONV3_OUT_15_write;
output  [31:0] CONV3_OUT_16_din;
input   CONV3_OUT_16_full_n;
output   CONV3_OUT_16_write;
output  [31:0] CONV3_OUT_17_din;
input   CONV3_OUT_17_full_n;
output   CONV3_OUT_17_write;
output  [31:0] CONV3_OUT_18_din;
input   CONV3_OUT_18_full_n;
output   CONV3_OUT_18_write;
output  [31:0] CONV3_OUT_19_din;
input   CONV3_OUT_19_full_n;
output   CONV3_OUT_19_write;
output  [31:0] CONV3_OUT_20_din;
input   CONV3_OUT_20_full_n;
output   CONV3_OUT_20_write;
output  [31:0] CONV3_OUT_21_din;
input   CONV3_OUT_21_full_n;
output   CONV3_OUT_21_write;
output  [31:0] CONV3_OUT_22_din;
input   CONV3_OUT_22_full_n;
output   CONV3_OUT_22_write;
output  [31:0] CONV3_OUT_23_din;
input   CONV3_OUT_23_full_n;
output   CONV3_OUT_23_write;
output  [31:0] CONV3_OUT_24_din;
input   CONV3_OUT_24_full_n;
output   CONV3_OUT_24_write;
output  [31:0] CONV3_OUT_25_din;
input   CONV3_OUT_25_full_n;
output   CONV3_OUT_25_write;
output  [31:0] CONV3_OUT_26_din;
input   CONV3_OUT_26_full_n;
output   CONV3_OUT_26_write;
output  [31:0] CONV3_OUT_27_din;
input   CONV3_OUT_27_full_n;
output   CONV3_OUT_27_write;
output  [31:0] CONV3_OUT_28_din;
input   CONV3_OUT_28_full_n;
output   CONV3_OUT_28_write;
output  [31:0] CONV3_OUT_29_din;
input   CONV3_OUT_29_full_n;
output   CONV3_OUT_29_write;
output  [31:0] CONV3_OUT_30_din;
input   CONV3_OUT_30_full_n;
output   CONV3_OUT_30_write;
output  [31:0] CONV3_OUT_31_din;
input   CONV3_OUT_31_full_n;
output   CONV3_OUT_31_write;
input  [31:0] R;
input  [31:0] C;
input  [31:0] N;
input  [31:0] M;
input  [31:0] K;
input  [0:0] mode;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_CONV3_ACC_0_read;
reg fifo_CONV3_ACC_1_read;
reg fifo_CONV3_ACC_2_read;
reg fifo_CONV3_ACC_3_read;
reg fifo_CONV3_ACC_4_read;
reg fifo_CONV3_ACC_5_read;
reg fifo_CONV3_ACC_6_read;
reg fifo_CONV3_ACC_7_read;
reg fifo_CONV3_ACC_8_read;
reg fifo_CONV3_ACC_9_read;
reg fifo_CONV3_ACC_10_read;
reg fifo_CONV3_ACC_11_read;
reg fifo_CONV3_ACC_12_read;
reg fifo_CONV3_ACC_13_read;
reg fifo_CONV3_ACC_14_read;
reg fifo_CONV3_ACC_15_read;
reg CONV3_OUT_0_write;
reg CONV3_OUT_1_write;
reg CONV3_OUT_2_write;
reg CONV3_OUT_3_write;
reg CONV3_OUT_4_write;
reg CONV3_OUT_5_write;
reg CONV3_OUT_6_write;
reg CONV3_OUT_7_write;
reg CONV3_OUT_8_write;
reg CONV3_OUT_9_write;
reg CONV3_OUT_10_write;
reg CONV3_OUT_11_write;
reg CONV3_OUT_12_write;
reg CONV3_OUT_13_write;
reg CONV3_OUT_14_write;
reg CONV3_OUT_15_write;
reg CONV3_OUT_16_write;
reg CONV3_OUT_17_write;
reg CONV3_OUT_18_write;
reg CONV3_OUT_19_write;
reg CONV3_OUT_20_write;
reg CONV3_OUT_21_write;
reg CONV3_OUT_22_write;
reg CONV3_OUT_23_write;
reg CONV3_OUT_24_write;
reg CONV3_OUT_25_write;
reg CONV3_OUT_26_write;
reg CONV3_OUT_27_write;
reg CONV3_OUT_28_write;
reg CONV3_OUT_29_write;
reg CONV3_OUT_30_write;
reg CONV3_OUT_31_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] mode_read_read_fu_132_p2;
wire   [31:0] mul8_fu_286_p2;
reg   [31:0] mul8_reg_368;
reg   [27:0] trunc_ln633_1_reg_374;
wire   [63:0] mul_ln630_fu_278_p2;
reg   [63:0] mul_ln630_reg_379;
wire    ap_CS_fsm_state2;
wire   [95:0] mul_ln630_1_fu_282_p2;
reg   [95:0] mul_ln630_1_reg_384;
wire   [31:0] sub_fu_339_p2;
reg   [31:0] sub_reg_390;
wire    ap_CS_fsm_state3;
wire   [123:0] mul_ln630_2_fu_273_p2;
reg   [123:0] mul_ln630_2_reg_395;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_done;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_idle;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_ready;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_0_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_1_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_2_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_3_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_4_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_5_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_6_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_7_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_8_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_9_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_10_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_11_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_12_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_13_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_14_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_write;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_15_read;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_write;
wire   [31:0] grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_din;
wire    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_write;
reg    grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg;
wire    ap_CS_fsm_state4;
wire   [27:0] mul_ln630_2_fu_273_p0;
wire   [95:0] mul_ln630_2_fu_273_p1;
wire   [31:0] mul_ln630_fu_278_p0;
wire   [31:0] mul_ln630_fu_278_p1;
wire   [31:0] mul_ln630_1_fu_282_p0;
wire   [63:0] mul_ln630_1_fu_282_p1;
wire  signed [31:0] tmp_fu_290_p2;
wire   [27:0] mul8_fu_286_p1;
wire   [27:0] div7_fu_297_p4;
reg    ap_block_state4_on_subcall_done;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire   [31:0] mul8_fu_286_p10;
wire   [95:0] mul_ln630_1_fu_282_p00;
wire   [95:0] mul_ln630_1_fu_282_p10;
wire   [123:0] mul_ln630_2_fu_273_p00;
wire   [123:0] mul_ln630_2_fu_273_p10;
wire   [63:0] mul_ln630_fu_278_p00;
wire   [63:0] mul_ln630_fu_278_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg = 1'b0;
end

top_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start),
    .ap_done(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_done),
    .ap_idle(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_idle),
    .ap_ready(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_ready),
    .fifo_CONV3_ACC_0_dout(fifo_CONV3_ACC_0_dout),
    .fifo_CONV3_ACC_0_empty_n(fifo_CONV3_ACC_0_empty_n),
    .fifo_CONV3_ACC_0_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_0_read),
    .CONV3_OUT_16_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_din),
    .CONV3_OUT_16_full_n(CONV3_OUT_16_full_n),
    .CONV3_OUT_16_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_write),
    .CONV3_OUT_0_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_din),
    .CONV3_OUT_0_full_n(CONV3_OUT_0_full_n),
    .CONV3_OUT_0_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_write),
    .fifo_CONV3_ACC_1_dout(fifo_CONV3_ACC_1_dout),
    .fifo_CONV3_ACC_1_empty_n(fifo_CONV3_ACC_1_empty_n),
    .fifo_CONV3_ACC_1_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_1_read),
    .CONV3_OUT_17_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_din),
    .CONV3_OUT_17_full_n(CONV3_OUT_17_full_n),
    .CONV3_OUT_17_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_write),
    .CONV3_OUT_1_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_din),
    .CONV3_OUT_1_full_n(CONV3_OUT_1_full_n),
    .CONV3_OUT_1_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_write),
    .fifo_CONV3_ACC_2_dout(fifo_CONV3_ACC_2_dout),
    .fifo_CONV3_ACC_2_empty_n(fifo_CONV3_ACC_2_empty_n),
    .fifo_CONV3_ACC_2_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_2_read),
    .CONV3_OUT_18_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_din),
    .CONV3_OUT_18_full_n(CONV3_OUT_18_full_n),
    .CONV3_OUT_18_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_write),
    .CONV3_OUT_2_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_din),
    .CONV3_OUT_2_full_n(CONV3_OUT_2_full_n),
    .CONV3_OUT_2_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_write),
    .fifo_CONV3_ACC_3_dout(fifo_CONV3_ACC_3_dout),
    .fifo_CONV3_ACC_3_empty_n(fifo_CONV3_ACC_3_empty_n),
    .fifo_CONV3_ACC_3_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_3_read),
    .CONV3_OUT_19_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_din),
    .CONV3_OUT_19_full_n(CONV3_OUT_19_full_n),
    .CONV3_OUT_19_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_write),
    .CONV3_OUT_3_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_din),
    .CONV3_OUT_3_full_n(CONV3_OUT_3_full_n),
    .CONV3_OUT_3_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_write),
    .fifo_CONV3_ACC_4_dout(fifo_CONV3_ACC_4_dout),
    .fifo_CONV3_ACC_4_empty_n(fifo_CONV3_ACC_4_empty_n),
    .fifo_CONV3_ACC_4_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_4_read),
    .CONV3_OUT_20_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_din),
    .CONV3_OUT_20_full_n(CONV3_OUT_20_full_n),
    .CONV3_OUT_20_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_write),
    .CONV3_OUT_4_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_din),
    .CONV3_OUT_4_full_n(CONV3_OUT_4_full_n),
    .CONV3_OUT_4_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_write),
    .fifo_CONV3_ACC_5_dout(fifo_CONV3_ACC_5_dout),
    .fifo_CONV3_ACC_5_empty_n(fifo_CONV3_ACC_5_empty_n),
    .fifo_CONV3_ACC_5_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_5_read),
    .CONV3_OUT_21_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_din),
    .CONV3_OUT_21_full_n(CONV3_OUT_21_full_n),
    .CONV3_OUT_21_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_write),
    .CONV3_OUT_5_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_din),
    .CONV3_OUT_5_full_n(CONV3_OUT_5_full_n),
    .CONV3_OUT_5_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_write),
    .fifo_CONV3_ACC_6_dout(fifo_CONV3_ACC_6_dout),
    .fifo_CONV3_ACC_6_empty_n(fifo_CONV3_ACC_6_empty_n),
    .fifo_CONV3_ACC_6_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_6_read),
    .CONV3_OUT_22_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_din),
    .CONV3_OUT_22_full_n(CONV3_OUT_22_full_n),
    .CONV3_OUT_22_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_write),
    .CONV3_OUT_6_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_din),
    .CONV3_OUT_6_full_n(CONV3_OUT_6_full_n),
    .CONV3_OUT_6_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_write),
    .fifo_CONV3_ACC_7_dout(fifo_CONV3_ACC_7_dout),
    .fifo_CONV3_ACC_7_empty_n(fifo_CONV3_ACC_7_empty_n),
    .fifo_CONV3_ACC_7_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_7_read),
    .CONV3_OUT_23_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_din),
    .CONV3_OUT_23_full_n(CONV3_OUT_23_full_n),
    .CONV3_OUT_23_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_write),
    .CONV3_OUT_7_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_din),
    .CONV3_OUT_7_full_n(CONV3_OUT_7_full_n),
    .CONV3_OUT_7_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_write),
    .fifo_CONV3_ACC_8_dout(fifo_CONV3_ACC_8_dout),
    .fifo_CONV3_ACC_8_empty_n(fifo_CONV3_ACC_8_empty_n),
    .fifo_CONV3_ACC_8_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_8_read),
    .CONV3_OUT_24_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_din),
    .CONV3_OUT_24_full_n(CONV3_OUT_24_full_n),
    .CONV3_OUT_24_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_write),
    .CONV3_OUT_8_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_din),
    .CONV3_OUT_8_full_n(CONV3_OUT_8_full_n),
    .CONV3_OUT_8_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_write),
    .fifo_CONV3_ACC_9_dout(fifo_CONV3_ACC_9_dout),
    .fifo_CONV3_ACC_9_empty_n(fifo_CONV3_ACC_9_empty_n),
    .fifo_CONV3_ACC_9_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_9_read),
    .CONV3_OUT_25_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_din),
    .CONV3_OUT_25_full_n(CONV3_OUT_25_full_n),
    .CONV3_OUT_25_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_write),
    .CONV3_OUT_9_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_din),
    .CONV3_OUT_9_full_n(CONV3_OUT_9_full_n),
    .CONV3_OUT_9_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_write),
    .fifo_CONV3_ACC_10_dout(fifo_CONV3_ACC_10_dout),
    .fifo_CONV3_ACC_10_empty_n(fifo_CONV3_ACC_10_empty_n),
    .fifo_CONV3_ACC_10_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_10_read),
    .CONV3_OUT_26_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_din),
    .CONV3_OUT_26_full_n(CONV3_OUT_26_full_n),
    .CONV3_OUT_26_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_write),
    .CONV3_OUT_10_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_din),
    .CONV3_OUT_10_full_n(CONV3_OUT_10_full_n),
    .CONV3_OUT_10_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_write),
    .fifo_CONV3_ACC_11_dout(fifo_CONV3_ACC_11_dout),
    .fifo_CONV3_ACC_11_empty_n(fifo_CONV3_ACC_11_empty_n),
    .fifo_CONV3_ACC_11_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_11_read),
    .CONV3_OUT_27_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_din),
    .CONV3_OUT_27_full_n(CONV3_OUT_27_full_n),
    .CONV3_OUT_27_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_write),
    .CONV3_OUT_11_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_din),
    .CONV3_OUT_11_full_n(CONV3_OUT_11_full_n),
    .CONV3_OUT_11_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_write),
    .fifo_CONV3_ACC_12_dout(fifo_CONV3_ACC_12_dout),
    .fifo_CONV3_ACC_12_empty_n(fifo_CONV3_ACC_12_empty_n),
    .fifo_CONV3_ACC_12_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_12_read),
    .CONV3_OUT_28_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_din),
    .CONV3_OUT_28_full_n(CONV3_OUT_28_full_n),
    .CONV3_OUT_28_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_write),
    .CONV3_OUT_12_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_din),
    .CONV3_OUT_12_full_n(CONV3_OUT_12_full_n),
    .CONV3_OUT_12_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_write),
    .fifo_CONV3_ACC_13_dout(fifo_CONV3_ACC_13_dout),
    .fifo_CONV3_ACC_13_empty_n(fifo_CONV3_ACC_13_empty_n),
    .fifo_CONV3_ACC_13_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_13_read),
    .CONV3_OUT_29_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_din),
    .CONV3_OUT_29_full_n(CONV3_OUT_29_full_n),
    .CONV3_OUT_29_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_write),
    .CONV3_OUT_13_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_din),
    .CONV3_OUT_13_full_n(CONV3_OUT_13_full_n),
    .CONV3_OUT_13_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_write),
    .fifo_CONV3_ACC_14_dout(fifo_CONV3_ACC_14_dout),
    .fifo_CONV3_ACC_14_empty_n(fifo_CONV3_ACC_14_empty_n),
    .fifo_CONV3_ACC_14_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_14_read),
    .CONV3_OUT_30_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_din),
    .CONV3_OUT_30_full_n(CONV3_OUT_30_full_n),
    .CONV3_OUT_30_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_write),
    .CONV3_OUT_14_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_din),
    .CONV3_OUT_14_full_n(CONV3_OUT_14_full_n),
    .CONV3_OUT_14_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_write),
    .fifo_CONV3_ACC_15_dout(fifo_CONV3_ACC_15_dout),
    .fifo_CONV3_ACC_15_empty_n(fifo_CONV3_ACC_15_empty_n),
    .fifo_CONV3_ACC_15_read(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_15_read),
    .CONV3_OUT_31_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_din),
    .CONV3_OUT_31_full_n(CONV3_OUT_31_full_n),
    .CONV3_OUT_31_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_write),
    .CONV3_OUT_15_din(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_din),
    .CONV3_OUT_15_full_n(CONV3_OUT_15_full_n),
    .CONV3_OUT_15_write(grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_write),
    .C(C),
    .mul_ln630_2(mul_ln630_2_reg_395),
    .mul_ln630_1(mul_ln630_1_reg_384),
    .mul_ln630(mul_ln630_reg_379),
    .sub(sub_reg_390)
);

top_mul_28ns_96ns_124_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 96 ),
    .dout_WIDTH( 124 ))
mul_28ns_96ns_124_1_1_U714(
    .din0(mul_ln630_2_fu_273_p0),
    .din1(mul_ln630_2_fu_273_p1),
    .dout(mul_ln630_2_fu_273_p2)
);

top_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U715(
    .din0(mul_ln630_fu_278_p0),
    .din1(mul_ln630_fu_278_p1),
    .dout(mul_ln630_fu_278_p2)
);

top_mul_32ns_64ns_96_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 96 ))
mul_32ns_64ns_96_1_1_U716(
    .din0(mul_ln630_1_fu_282_p0),
    .din1(mul_ln630_1_fu_282_p1),
    .dout(mul_ln630_1_fu_282_p2)
);

top_mul_32s_28ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 32 ))
mul_32s_28ns_32_1_1_U717(
    .din0(tmp_fu_290_p2),
    .din1(mul8_fu_286_p1),
    .dout(mul8_fu_286_p2)
);

top_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U718(
    .din0(K),
    .din1(K),
    .dout(tmp_fu_290_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_ready == 1'b1)) begin
            grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul8_reg_368 <= mul8_fu_286_p2;
        trunc_ln633_1_reg_374 <= {{M[31:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln630_1_reg_384 <= mul_ln630_1_fu_282_p2;
        mul_ln630_reg_379 <= mul_ln630_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln630_2_reg_395 <= mul_ln630_2_fu_273_p2;
        sub_reg_390 <= sub_fu_339_p2;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_0_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_write;
    end else begin
        CONV3_OUT_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_10_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_write;
    end else begin
        CONV3_OUT_10_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_11_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_write;
    end else begin
        CONV3_OUT_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_12_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_write;
    end else begin
        CONV3_OUT_12_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_13_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_write;
    end else begin
        CONV3_OUT_13_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_14_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_write;
    end else begin
        CONV3_OUT_14_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_15_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_write;
    end else begin
        CONV3_OUT_15_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_16_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_write;
    end else begin
        CONV3_OUT_16_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_17_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_write;
    end else begin
        CONV3_OUT_17_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_18_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_write;
    end else begin
        CONV3_OUT_18_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_19_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_write;
    end else begin
        CONV3_OUT_19_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_1_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_write;
    end else begin
        CONV3_OUT_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_20_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_write;
    end else begin
        CONV3_OUT_20_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_21_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_write;
    end else begin
        CONV3_OUT_21_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_22_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_write;
    end else begin
        CONV3_OUT_22_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_23_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_write;
    end else begin
        CONV3_OUT_23_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_24_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_write;
    end else begin
        CONV3_OUT_24_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_25_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_write;
    end else begin
        CONV3_OUT_25_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_26_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_write;
    end else begin
        CONV3_OUT_26_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_27_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_write;
    end else begin
        CONV3_OUT_27_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_28_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_write;
    end else begin
        CONV3_OUT_28_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_29_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_write;
    end else begin
        CONV3_OUT_29_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_2_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_write;
    end else begin
        CONV3_OUT_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_30_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_write;
    end else begin
        CONV3_OUT_30_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_31_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_write;
    end else begin
        CONV3_OUT_31_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_3_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_write;
    end else begin
        CONV3_OUT_3_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_4_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_write;
    end else begin
        CONV3_OUT_4_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_5_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_write;
    end else begin
        CONV3_OUT_5_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_6_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_write;
    end else begin
        CONV3_OUT_6_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_7_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_write;
    end else begin
        CONV3_OUT_7_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_8_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_write;
    end else begin
        CONV3_OUT_8_write = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        CONV3_OUT_9_write = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_write;
    end else begin
        CONV3_OUT_9_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_0_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_0_read;
    end else begin
        fifo_CONV3_ACC_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_10_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_10_read;
    end else begin
        fifo_CONV3_ACC_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_11_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_11_read;
    end else begin
        fifo_CONV3_ACC_11_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_12_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_12_read;
    end else begin
        fifo_CONV3_ACC_12_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_13_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_13_read;
    end else begin
        fifo_CONV3_ACC_13_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_14_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_14_read;
    end else begin
        fifo_CONV3_ACC_14_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_15_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_15_read;
    end else begin
        fifo_CONV3_ACC_15_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_1_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_1_read;
    end else begin
        fifo_CONV3_ACC_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_2_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_2_read;
    end else begin
        fifo_CONV3_ACC_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_3_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_3_read;
    end else begin
        fifo_CONV3_ACC_3_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_4_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_4_read;
    end else begin
        fifo_CONV3_ACC_4_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_5_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_5_read;
    end else begin
        fifo_CONV3_ACC_5_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_6_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_6_read;
    end else begin
        fifo_CONV3_ACC_6_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_7_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_7_read;
    end else begin
        fifo_CONV3_ACC_7_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_8_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_8_read;
    end else begin
        fifo_CONV3_ACC_8_read = 1'b0;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        fifo_CONV3_ACC_9_read = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_fifo_CONV3_ACC_9_read;
    end else begin
        fifo_CONV3_ACC_9_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (mode_read_read_fu_132_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((ap_start == 1'b1) & (mode == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CONV3_OUT_0_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_0_din;

assign CONV3_OUT_10_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_10_din;

assign CONV3_OUT_11_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_11_din;

assign CONV3_OUT_12_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_12_din;

assign CONV3_OUT_13_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_13_din;

assign CONV3_OUT_14_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_14_din;

assign CONV3_OUT_15_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_15_din;

assign CONV3_OUT_16_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_16_din;

assign CONV3_OUT_17_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_17_din;

assign CONV3_OUT_18_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_18_din;

assign CONV3_OUT_19_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_19_din;

assign CONV3_OUT_1_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_1_din;

assign CONV3_OUT_20_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_20_din;

assign CONV3_OUT_21_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_21_din;

assign CONV3_OUT_22_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_22_din;

assign CONV3_OUT_23_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_23_din;

assign CONV3_OUT_24_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_24_din;

assign CONV3_OUT_25_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_25_din;

assign CONV3_OUT_26_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_26_din;

assign CONV3_OUT_27_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_27_din;

assign CONV3_OUT_28_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_28_din;

assign CONV3_OUT_29_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_29_din;

assign CONV3_OUT_2_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_2_din;

assign CONV3_OUT_30_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_30_din;

assign CONV3_OUT_31_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_31_din;

assign CONV3_OUT_3_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_3_din;

assign CONV3_OUT_4_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_4_din;

assign CONV3_OUT_5_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_5_din;

assign CONV3_OUT_6_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_6_din;

assign CONV3_OUT_7_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_7_din;

assign CONV3_OUT_8_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_8_din;

assign CONV3_OUT_9_din = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_CONV3_OUT_9_din;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_done == 1'b0) & (mode == 1'd1));
end

assign div7_fu_297_p4 = {{N[31:4]}};

assign grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start = grp_ConvToOutStream_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_636_2_VITIS_LOOP_639_3_VITI_fu_168_ap_start_reg;

assign mode_read_read_fu_132_p2 = mode;

assign mul8_fu_286_p1 = mul8_fu_286_p10;

assign mul8_fu_286_p10 = div7_fu_297_p4;

assign mul_ln630_1_fu_282_p0 = mul_ln630_1_fu_282_p00;

assign mul_ln630_1_fu_282_p00 = R;

assign mul_ln630_1_fu_282_p1 = mul_ln630_1_fu_282_p10;

assign mul_ln630_1_fu_282_p10 = mul_ln630_fu_278_p2;

assign mul_ln630_2_fu_273_p0 = mul_ln630_2_fu_273_p00;

assign mul_ln630_2_fu_273_p00 = trunc_ln633_1_reg_374;

assign mul_ln630_2_fu_273_p1 = mul_ln630_2_fu_273_p10;

assign mul_ln630_2_fu_273_p10 = mul_ln630_1_reg_384;

assign mul_ln630_fu_278_p0 = mul_ln630_fu_278_p00;

assign mul_ln630_fu_278_p00 = mul8_reg_368;

assign mul_ln630_fu_278_p1 = mul_ln630_fu_278_p10;

assign mul_ln630_fu_278_p10 = C;

assign sub_fu_339_p2 = ($signed(mul8_reg_368) + $signed(32'd4294967295));

endmodule //top_ConvToOutStream
