module TopModule (
  input clk,
  input reset,
  output reg [31:0] q
);

  // Module body - leave empty or add minimal initialization
  // Example minimal initialization:
  initial begin
    q = 0;
  end

endmodule