// Seed: 3386562385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  assign module_1.id_4 = 0;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri1 id_6,
    output wire module_1,
    input wor id_8,
    output wire id_9,
    output logic id_10,
    input tri0 id_11,
    input wire id_12
    , id_22,
    output tri0 id_13,
    input tri1 id_14,
    input wand id_15,
    input wand id_16,
    output tri id_17,
    output tri0 id_18,
    input wire id_19,
    input wor id_20
    , id_23
);
  assign id_3 = id_23;
  assign id_9 = 1;
  module_0 modCall_1 (
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_22
  );
  logic id_24;
  assign id_23 = 1;
  always @(posedge id_4 == -1, posedge id_4) begin : LABEL_0
    id_10 <= id_8;
  end
endmodule
