library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.numeric_std.ALL;

entity choix_m is
port ( 	clk, continu, start_stop, internal_reset: in std_logic;
		data_in : in std_logic_vector (7 downto 0);
		data_valid : out std_logic;
		data_anem: out std_logic_vector (7 downto 0));
end choix_m;

architecture bhv of choix_m is

signal tmp  : std_logic_vector (7 downto 0);

begin
process(clk)

begin

if(clk'event and clk='1') then
	if continu = '1' then
		if internal_reset = '0' then
			data_anem <= "00000000";
			data_valid <= '0';
		else
			tmp <= data_in;
			data_valid <= '1';
			data_anem <=tmp;
		end if;
	else
		if start_stop = '1' then
		   tmp <= data_in;
			data_anem <= tmp;
			data_valid <= '1';
			
		else
			data_anem <= "00000000";
			data_valid <= '0';
	
			
		end if;
	end if;
end if;
end process;

end bhv;