
module vga_display(
input wire sys_clk,
input wire sys_rst_n, 
input  wire [1:0]  mode_sel, 
output wire hsync, 
output wire vsync, 
output wire [15:0] rgb

);

 wire vga_clk ; 
 wire [9:0] pix_x ; 
 wire [9:0] pix_y ; 
 wire [15:0] pix_data; 
 

 
 pll pll_inst
 (
 .sys_clk(sys_clk),
 .sys_rst_n(sys_rst_n),

 .vga_clk(vga_clk)
 );

 vga_pic vga_pic_inst
 (
 .vga_clk (vga_clk ), 
 .sys_rst_n (sys_rst_n ), 
 .pix_x (pix_x ), 
 .pix_y (pix_y ),
 .mode_sel  (mode_sel),
 .pix_data (pix_data ) 
 );

 vga_ctrl vga_ctrl_inst
 (
 .vga_clk (vga_clk ), 
 .sys_rst_n (sys_rst_n ), 
 .pix_data (pix_data ),
 .pix_x (pix_x ), 
 .pix_y (pix_y ), 
 .hsync (hsync ), 
 .vsync (vsync ), 
 .rgb (rgb ) 
 );

 endmodule
