-- $RCSfile: c_compare_v8_0_xst.vhd,v $ $Revision: 1.1 $ $Date: 2010-07-10 21:42:39 $
--------------------------------------------------------------------------------
--  Copyright(C) 2005 by Xilinx, Inc. All rights reserved.
--  This text/file contains proprietary, confidential
--  information of Xilinx, Inc., is distributed under license
--  from Xilinx, Inc., and may be used, copied and/or
--  disclosed only pursuant to the terms of a valid license
--  agreement with Xilinx, Inc.  Xilinx hereby grants you
--  a license to use this text/file solely for design, simulation,
--  implementation and creation of design files limited
--  to Xilinx devices or technologies. Use with non-Xilinx
--  devices or technologies is expressly prohibited and
--  immediately terminates your license unless covered by
--  a separate agreement.
--
--  Xilinx is providing this design, code, or information
--  "as is" solely for use in developing programs and
--  solutions for Xilinx devices.  By providing this design,
--  code, or information as one possible implementation of
--  this feature, application or standard, Xilinx is making no
--  representation that this implementation is free from any
--  claims of infringement.  You are responsible for
--  obtaining any rights you may require for your implementation.
--  Xilinx expressly disclaims any warranty whatsoever with
--  respect to the adequacy of the implementation, including
--  but not limited to any warranties or representations that this
--  implementation is free from claims of infringement, implied
--  warranties of merchantability or fitness for a particular
--  purpose.
--
--  Xilinx products are not intended for use in life support
--  appliances, devices, or systems. Use in such applications are
--  expressly prohibited.
--
--  This copyright and support notice must be retained as part
--  of this text at all times. (c) Copyright 1995-2005 Xilinx, Inc.
--  All rights reserved.
----------------------------------------------------------------------------------
-- Filename - c_compare_v8_0.vhd
-- Author - Xilinx
-- Creation - 29 Dec 1998
--
-- Description - This file contains the behavior for
--                               the C_COMPARE_V8_0 core

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

LIBRARY XilinxCoreLib;
USE XilinxCoreLib.prims_constants_v8_0.ALL;
USE XilinxCoreLib.c_compare_v8_0_comp.ALL;

-- (A)Synchronous Comparator
--

ENTITY c_compare_v8_0_xst IS
  GENERIC (
    c_family        : STRING;
    c_width         : INTEGER;
    c_ainit_val     : STRING;
    c_data_type     : INTEGER;
    c_b_constant    : INTEGER;
    c_b_value       : STRING;
    c_sync_enable   : INTEGER;
    c_sync_priority : INTEGER;
    c_pipe_stages   : INTEGER;
    c_has_a_eq_b    : INTEGER;
    c_has_a_ne_b    : INTEGER;
    c_has_a_lt_b    : INTEGER;
    c_has_a_gt_b    : INTEGER;
    c_has_a_le_b    : INTEGER;
    c_has_a_ge_b    : INTEGER;
    c_has_qa_eq_b   : INTEGER;
    c_has_qa_ne_b   : INTEGER;
    c_has_qa_lt_b   : INTEGER;
    c_has_qa_gt_b   : INTEGER;
    c_has_qa_le_b   : INTEGER;
    c_has_qa_ge_b   : INTEGER;
    c_has_ce        : INTEGER;
    c_has_aclr      : INTEGER;
    c_has_aset      : INTEGER;
    c_has_sclr      : INTEGER;
    c_has_sset      : INTEGER;
    c_enable_rlocs  : INTEGER
    ); 

  PORT (
    a       : IN  STD_LOGIC_VECTOR(c_width-1 DOWNTO 0) := (OTHERS => '0');  -- input value
    b       : IN  STD_LOGIC_VECTOR(c_width-1 DOWNTO 0) := (OTHERS => '0');  -- input value
    clk     : IN  STD_LOGIC                            := '0';  -- clock
    ce      : IN  STD_LOGIC                            := '1';  -- clock enable
    aclr    : IN  STD_LOGIC                            := '0';  -- asynch init.
    aset    : IN  STD_LOGIC                            := '0';  -- asynch set.
    sclr    : IN  STD_LOGIC                            := '0';  -- synch init.
    sset    : IN  STD_LOGIC                            := '0';  -- synch set.
    a_eq_b  : OUT STD_LOGIC;
    a_ne_b  : OUT STD_LOGIC;
    a_lt_b  : OUT STD_LOGIC;
    a_gt_b  : OUT STD_LOGIC;
    a_le_b  : OUT STD_LOGIC;
    a_ge_b  : OUT STD_LOGIC;
    qa_eq_b : OUT STD_LOGIC;
    qa_ne_b : OUT STD_LOGIC;
    qa_lt_b : OUT STD_LOGIC;
    qa_gt_b : OUT STD_LOGIC;
    qa_le_b : OUT STD_LOGIC;
    qa_ge_b : OUT STD_LOGIC
    ); 
END c_compare_v8_0_xst;

ARCHITECTURE behavioral OF c_compare_v8_0_xst IS

BEGIN
  
  i_behv : c_compare_v8_0
    GENERIC MAP(
      c_width         => c_width,
      c_ainit_val     => c_ainit_val,
      c_data_type     => c_data_type,
      c_b_constant    => c_b_constant,
      c_b_value       => c_b_value,
      c_sync_enable   => c_sync_enable,
      c_sync_priority => c_sync_priority,
      c_pipe_stages   => c_pipe_stages,
      c_has_a_eq_b    => c_has_a_eq_b,
      c_has_a_ne_b    => c_has_a_ne_b,
      c_has_a_lt_b    => c_has_a_lt_b,
      c_has_a_gt_b    => c_has_a_gt_b,
      c_has_a_le_b    => c_has_a_le_b,
      c_has_a_ge_b    => c_has_a_ge_b,
      c_has_qa_eq_b   => c_has_qa_eq_b,
      c_has_qa_ne_b   => c_has_qa_ne_b,
      c_has_qa_lt_b   => c_has_qa_lt_b,
      c_has_qa_gt_b   => c_has_qa_gt_b,
      c_has_qa_le_b   => c_has_qa_le_b,
      c_has_qa_ge_b   => c_has_qa_ge_b,
      c_has_ce        => c_has_ce,
      c_has_aclr      => c_has_aclr,
      c_has_aset      => c_has_aset,
      c_has_sclr      => c_has_sclr,
      c_has_sset      => c_has_sset,
      c_enable_rlocs  => c_enable_rlocs
      )
    PORT MAP(
      a       => a,
      b       => b,
      clk     => clk,
      ce      => ce,
      aclr    => aclr,
      aset    => aset,
      sclr    => sclr,
      sset    => sset,
      a_eq_b  => a_eq_b,
      a_ne_b  => a_ne_b,
      a_lt_b  => a_lt_b,
      a_gt_b  => a_gt_b,
      a_le_b  => a_le_b,
      a_ge_b  => a_ge_b,
      qa_eq_b => qa_eq_b,
      qa_ne_b => qa_ne_b,
      qa_lt_b => qa_lt_b,
      qa_gt_b => qa_gt_b,
      qa_le_b => qa_le_b,
      qa_ge_b => qa_ge_b
      ); 


END behavioral;


