m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/VLSI Design/verilog_practice/5_verilog_arrays
vsixteen_bit_flop
!s110 1720410032
!i10b 1
!s100 U4G0FAGnO4N1DmFfQW1MC0
IiTONXIE_JYB[5zMWW3^`W3
VDg1SIo80bB@j0V0VzS_@n1
dD:/VLSI Design/verilog_practice/6_memory_16bit
w1720410030
8D:/VLSI Design/verilog_practice/6_memory_16bit/16_bit_flop.v
FD:/VLSI Design/verilog_practice/6_memory_16bit/16_bit_flop.v
L0 1
OV;L;10.5b;63
r1
!s85 0
31
!s108 1720410032.000000
!s107 D:/VLSI Design/verilog_practice/6_memory_16bit/16_bit_flop.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/VLSI Design/verilog_practice/6_memory_16bit/16_bit_flop.v|
!i113 1
o-work work
tCvgOpt 0
