!SESSION 2022-04-11 15:15:15.660 -----------------------------------------------
eclipse.buildId=2021.2
java.version=11.0.11
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_US
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.ui 4 4 2022-04-11 15:16:58.871
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:01.921
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:01.922
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:01.936
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.171
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.171
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-19

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.171
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.171
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.176
!MESSAGE XSCT Command: [setws D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.176
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, C:/Xilinx/Vitis/2021.2/data]. Thread: Worker-0: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:02.177
!MESSAGE XSCT command with result: [setws D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 1 0 2022-04-11 15:17:26.375
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2021.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 1 0 2022-04-11 15:17:34.237
!MESSAGE Opening file dialog using preferences. Current path: C:\Xilinx\Vitis\2021.2\data\embeddedsw\lib\fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.403
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.545
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.559
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.563
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.606
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.611
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.613
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:17:58.615
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon Apr 11 15:10:53 2022",
"vivado_version": "2021.2",
"part": "xc7a100tcsg324-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:02.822
!MESSAGE XSCT Command: [platform create -name {UART_platform} -hw {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\TOP_UART_wrapper.xsa} -proc {microblaze_0} -os {standalone} -out {D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis};platform write], Thread: ModalContext

!ENTRY org.eclipse.cdt.core 1 0 2022-04-11 15:18:03.067
!MESSAGE Indexed 'UART_platform' (0 sources, 0 headers) in 0.001 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:03.777
!MESSAGE XSCT command with result: [platform create -name {UART_platform} -hw {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\TOP_UART_wrapper.xsa} -proc {microblaze_0} -os {standalone} -out {D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis};platform write], Result: [null, Successfully saved  the platform at "D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/platform.spr"]. Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2022-04-11 15:18:03.793
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3897)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3527)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProject(NewPlatformProjectWizard.java:125)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.createPlatformProjectFromDSA(NewPlatformProjectWizard.java:110)
	at com.xilinx.sdx.npw.NewPlatformProjectWizard.performFinish(NewPlatformProjectWizard.java:80)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.run(OpenSCWWizardAction.java:23)
	at com.xilinx.sdx.npw.OpenSCWWizardAction.clicked(OpenSCWWizardAction.java:40)
	at com.xilinx.ide.product.intro.IDEIntroPart.createPlatformProject(IDEIntroPart.java:479)
	at com.xilinx.ide.product.intro.IDEIntroPart$4.run(IDEIntroPart.java:279)
	at com.xilinx.ide.product.intro.IDEIntroPart$12.mouseUp(IDEIntroPart.java:402)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:224)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4105)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1037)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3922)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3524)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:03.951
!MESSAGE XSCT Command: [platform read {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_platform\platform.spr}], Thread: Worker-5: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:03.955
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.138
!MESSAGE XSCT command with result: [platform read {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_platform\platform.spr}], Result: [null, ]. Thread: Worker-5: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.138
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: Worker-1: Initializing hardware specification UI...

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.139
!MESSAGE XSCT Command: [platform active {UART_platform}], Thread: Worker-5: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.139
!MESSAGE XSCT command with result: [platform active {UART_platform}], Result: [null, ]. Thread: Worker-5: Initializing the platform to enable editing

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.178
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:18:04.181
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper10380340557884469475/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.467
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.492
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program for baremetal environment.",
"supp_proc": "microblaze psu_cortexa53 ps7_cortexa9 psv_cortexa72 psu_cortexr5 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application(C)",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "standalone",
"bsp_constraints": "true",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.496
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.636
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.637
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.640
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.677
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.809
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.809
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.812
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"clk_wiz_1": {"hier_name": "clk_wiz_1",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_1_100M": {"hier_name": "rst_clk_wiz_1_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.812
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.816
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.817
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:09.820
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:11.481
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:11.483
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa -os standalone -processor microblaze_0 -app hello_world -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:17.814
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:17.816
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:17.817
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:17.818
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.135
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.137
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.137
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_ENDIANNESS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.138
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.143
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_BARREL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.144
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.144
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.145
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.145
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_DIV], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.146
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.146
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_FPU], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.147
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.147
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_HW_MUL], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.148
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.149
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.149
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.176
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.180
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_10": {"name": "freertos10_xilinx",
"version": "1.10",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.4.3",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_10",
},
"standalone_v7_6": {"name": "standalone",
"version": "7.6",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/lib/bsp/standalone_v7_6",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.181
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.182
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.182
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.183
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.183
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.184
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Result: [null, axi_uartlite_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.184
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.186
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, {"axi_uartlite_0": {"name": "uartlite",
"ver": "3.6",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.13",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.7",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.7",
},
"microblaze_0": {"name": "cpu",
"ver": "2.14",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.186
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.219
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {"axi_uartlite_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_6": {"name": "uartlite",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"clk_wiz_1": {"version": "6.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"clk_wiz_v1_4": {"name": "clk_wiz",
"version": "1.4",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/clk_wiz_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"uartlite_v3_6": {"name": "uartlite",
"version": "3.6",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"cpu_v2_14": {"name": "cpu",
"version": "2.14",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_14",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"intc_v3_13": {"name": "intc",
"version": "3.13",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_13",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_7": {"name": "bram",
"version": "4.7",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
"bram_v4_7": {"name": "bram",
"version": "4.7",
"repo": "C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
"rst_clk_wiz_1_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1 3.0 3.1",
"repo": "{C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_0} {C:/Xilinx/Vitis/2021.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v3_1}",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.220
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.221
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.222
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.223
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.252
!MESSAGE XSCT Command: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.253
!MESSAGE XSCT command with result: [::hsi::utils::openhw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.254
!MESSAGE XSCT Command: [::hsi::utils::opensw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.254
!MESSAGE XSCT command with result: [::hsi::utils::opensw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.255
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.305
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss -app hello_world -processor microblaze_0 -os standalone -dir D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.335
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_app\_ide\bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.371
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_app\_ide\bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.372
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.373
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {"device": "7a100t",
"family": "artix7",
"timestamp": "Mon Apr 11 15:10:53 2022",
"vivado_version": "2021.2",
"part": "xc7a100tcsg324-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.397
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.398
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2022-04-11 15:19:18.416
!MESSAGE Generating MD5 hash for file: D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_platform\export\UART_platform\sw\UART_platform\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2022-04-11 15:19:18.660
!MESSAGE Indexed 'UART_app' (2 sources, 52 headers) in 0.155 sec: 1,535 declarations; 2,223 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2022-04-11 15:19:18.661
!MESSAGE Indexed 'UART_app_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.685
!MESSAGE XSCT Command: [::hsi::utils::closehw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:18.688
!MESSAGE XSCT command with result: [::hsi::utils::closehw C:/Users/NEUROM~1/AppData/Local/Temp/hwspec_TOP_UART_wrapper1070073978135997078/TOP_UART_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.224
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.226
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.226
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.227
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.6",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2022-04-11 15:19:31.228
!MESSAGE Generating MD5 hash for file: D:\MYGITHUB\MYCODES\FPGA\IF_UART\UART\UART.vitis\UART_platform\export\UART_platform\sw\UART_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.229
!MESSAGE XSCT Command: [::hsi::utils::closesw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:19:31.230
!MESSAGE XSCT command with result: [::hsi::utils::closesw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/sw/UART_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:41.050
!MESSAGE XSCT Command: [::hsi::utils::get_addr_tag_info -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:41.051
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_tag_info -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Result: [null, {"microblaze_0": "TOP_UART_i/microblaze_0:TOP_UART_i/microblaze_0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:44.777
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:44.778
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:44.779
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_BASE_VECTORS], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:44.779
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_BASE_VECTORS], Result: [null, 0x0000000000000000]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:53.235
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2022-04-11 15:20:55.432
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:56.573
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:56.574
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.975
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.979
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.979
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.991
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.992
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.992
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.992
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.995
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.996
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.996
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.996
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.999
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:57.999
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:58.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:58.012
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:58.013
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-Arty A7-100T-210319B269A2A-13631093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:58.026
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:59.942
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:20:59.942
!MESSAGE XSCT Command: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:21:02.979
!MESSAGE XSCT command with result: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:21:03.790
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:21:03.791
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY org.eclipse.launchbar.core 2 0 2022-04-11 15:21:15.128
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-04-11 15:21:15.128
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2022-04-11 15:21:15.128
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.588
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.589
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.590
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.590
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.591
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.591
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.694
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.696
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.697
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.706
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033280,
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033284,
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033292,
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1080033288,
},
},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616208,
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616212,
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616216,
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616220,
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616224,
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616448,
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.708
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.722
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Result: [null, {"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.723
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.725
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.726
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.727
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Result: [null, {}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.727
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.729
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.729
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.729
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa mdm_1], Result: [null, microblaze_0]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.730
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.730
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.731
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.731
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.753
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.754
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.770
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:18.771
!MESSAGE XSCT Command: [version -server], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.196
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.2]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.196
!MESSAGE XSCT Command: [version], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.196
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.2.0
SW Build 1967 on 2021-10-14-04:42:58
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.198
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.201
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.201
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.212
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.213
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.216
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.217
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.228
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.231
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.232
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.243
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.243
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.246
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.257
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.258
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.261
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.262
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.272
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.273
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.284
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:19.284
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.338
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.338
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.340
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.356
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.360
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.360
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.372
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.372
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.394
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:20.394
!MESSAGE XSCT Command: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.673
!MESSAGE XSCT command with result: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.684
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.695
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.696
!MESSAGE XSCT Command: [loadhw -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -regs], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.711
!MESSAGE XSCT command with result: [loadhw -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -regs], Result: [null, TOP_UART_wrapper_3]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.712
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.713
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.713
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.723
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:23.724
!MESSAGE XSCT Command: [rst -system], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:24.819
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:24.819
!MESSAGE XSCT Command: [after 3000], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:27.825
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:27.825
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:28.192
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:28.192
!MESSAGE XSCT Command: [dow D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:28.222
!MESSAGE XSCT command with result: [dow D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:29.347
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:29.363
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:29.363
!MESSAGE XSCT Command: [con], Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:22:30.463
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-6: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:18.977
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:18.978
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.355
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.356
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.356
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.360
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.360
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.364
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.364
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.375
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:27.376
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:28.412
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:28.412
!MESSAGE XSCT Command: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:30.596
!MESSAGE XSCT command with result: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:31.407
!MESSAGE XSCT Command: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:31.408
!MESSAGE XSCT command with result: [::hsi::utils::get_bram_blocks D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa ], Result: [null, microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:57.606
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-165

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:57.610
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-165

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:58.620
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.232
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.232
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.238
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.238
!MESSAGE XSCT Command: [version -server], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.239
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.2]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.239
!MESSAGE XSCT Command: [version], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.239
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.2.0
SW Build 1967 on 2021-10-14-04:42:58
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.240
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.243
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.243
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.254
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.254
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.258
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.258
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.269
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.269
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.272
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.272
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.283
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.283
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.287
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.287
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.298
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.298
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.301
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.301
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.312
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.312
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.323
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Result: [null, ]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:24:59.323
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:00.370
!MESSAGE XSCT command with result: [jtag frequency], Result: [{Format=port closed, Time=1649712300370, Code=1}, ]. Thread: Worker-3: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.008
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.009
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.009
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.012
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.013
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.013
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.2]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.013
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.014
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.2.0
SW Build 1967 on 2021-10-14-04:42:58
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.014
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.017
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.017
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.028
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.028
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.031
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.032
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.042
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.043
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.046
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.046
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.057
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.057
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.060
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.061
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.071
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.072
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.075
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.075
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.086
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.086
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.097
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Arty A7-100T 210319B269A2A" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:05.098
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.171
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.181
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.185
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Arty A7-100T 210319B269A2A]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.185
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.196
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==1}], Result: [null,      2  xc7a100t (idcode 13631093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.197
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.218
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-100T 210319B269A2A" && level==0 && jtag_device_ctx=="jsn-Arty A7-100T-210319B269A2A-13631093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:06.218
!MESSAGE XSCT Command: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.401
!MESSAGE XSCT command with result: [fpga -file D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/_ide/bitstream/download.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.412
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.424
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.424
!MESSAGE XSCT Command: [loadhw -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -regs], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.429
!MESSAGE XSCT command with result: [loadhw -hw D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_platform/export/UART_platform/hw/TOP_UART_wrapper.xsa -regs], Result: [null, TOP_UART_wrapper_3]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.430
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.430
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.430
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.441
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.441
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.442
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:08.443
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:11.447
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:11.447
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:11.772
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:11.772
!MESSAGE XSCT Command: [dow D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:11.800
!MESSAGE XSCT command with result: [dow D:/MYGITHUB/MYCODES/FPGA/IF_UART/UART/UART.vitis/UART_app/Debug/UART_app.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:12.907
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:12.921
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:12.921
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:25:12.927
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_UART_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:31:47.048
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-222

!ENTRY com.xilinx.sdk.utils 0 0 2022-04-11 15:31:47.050
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-222
