<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>
defines: 
time_elapsed: 2.152s
ram usage: 44492 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp36s9n6sj/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v:32</a>: Compile module &#34;work@mis&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v:75</a>: Compile module &#34;work@test_mis&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v:32</a>: Implicit port type (wire) for &#34;y&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html#l-75" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v:75</a>: Top level module &#34;work@test_mis&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp36s9n6sj/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mis
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp36s9n6sj/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp36s9n6sj/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test_mis)
 |vpiName:work@test_mis
 |uhdmallPackages:
 \_package: builtin, parent:work@test_mis
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mis, file:<a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>, line:32, parent:work@test_mis
   |vpiDefName:work@mis
   |vpiFullName:work@mis
   |vpiPort:
   \_port: (y), line:32
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:32
         |vpiName:y
         |vpiFullName:work@mis.y
   |vpiPort:
   \_port: (a), line:32
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:32
         |vpiName:a
         |vpiFullName:work@mis.a
   |vpiPort:
   \_port: (b), line:32
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:32
         |vpiName:b
         |vpiFullName:work@mis.b
   |vpiContAssign:
   \_cont_assign: , line:42
     |vpiRhs:
     \_constant: , line:42
       |vpiConstType:5
       |vpiDecompile:1024&#39;h0
       |vpiSize:1024
       |HEX:1024&#39;h0
     |vpiLhs:
     \_ref_obj: (dpa_zero), line:42
       |vpiName:dpa_zero
       |vpiFullName:work@mis.dpa_zero
       |vpiActual:
       \_logic_net: (dpa_zero), line:36
         |vpiName:dpa_zero
         |vpiFullName:work@mis.dpa_zero
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:43
     |vpiRhs:
     \_constant: , line:43
       |vpiConstType:5
       |vpiDecompile:1024&#39;h1
       |vpiSize:1024
       |HEX:1024&#39;h1
     |vpiLhs:
     \_ref_obj: (dpa_one), line:43
       |vpiName:dpa_one
       |vpiFullName:work@mis.dpa_one
       |vpiActual:
       \_logic_net: (dpa_one), line:36
         |vpiName:dpa_one
         |vpiFullName:work@mis.dpa_one
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:44
     |vpiRhs:
     \_operation: , line:44
       |vpiOpType:1
       |vpiOperand:
       \_constant: , line:44
         |vpiConstType:5
         |vpiDecompile:1024&#39;h18
         |vpiSize:1024
         |HEX:1024&#39;h18
     |vpiLhs:
     \_ref_obj: (const__1_24_), line:44
       |vpiName:const__1_24_
       |vpiFullName:work@mis.const__1_24_
       |vpiActual:
       \_logic_net: (const__1_24_), line:37
         |vpiName:const__1_24_
         |vpiFullName:work@mis.const__1_24_
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:45
     |vpiRhs:
     \_operation: , line:45
       |vpiOpType:1
       |vpiOperand:
       \_constant: , line:45
         |vpiConstType:5
         |vpiDecompile:1024&#39;h21
         |vpiSize:1024
         |HEX:1024&#39;h21
     |vpiLhs:
     \_ref_obj: (const__2_33_), line:45
       |vpiName:const__2_33_
       |vpiFullName:work@mis.const__2_33_
       |vpiActual:
       \_logic_net: (const__2_33_), line:39
         |vpiName:const__2_33_
         |vpiFullName:work@mis.const__2_33_
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:53
     |vpiRhs:
     \_operation: , line:53
       |vpiOpType:11
       |vpiOperand:
       \_part_select: , line:53, parent:const__1_24_
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (const__1_24_)
         |vpiLeftRange:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:53
         |vpiOpType:22
         |vpiOperand:
         \_bit_select: (const__1_24_), line:53
           |vpiName:const__1_24_
           |vpiFullName:work@mis.const__1_24_
           |vpiIndex:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_constant: , line:53
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
     |vpiLhs:
     \_ref_obj: (C0), line:53
       |vpiName:C0
       |vpiFullName:work@mis.C0
       |vpiActual:
       \_logic_net: (C0), line:38
         |vpiName:C0
         |vpiFullName:work@mis.C0
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:57
     |vpiRhs:
     \_operation: , line:57
       |vpiOpType:11
       |vpiOperand:
       \_part_select: , line:57, parent:const__2_33_
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (const__2_33_)
         |vpiLeftRange:
         \_constant: , line:57
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:57
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_operation: , line:57
         |vpiOpType:22
         |vpiOperand:
         \_bit_select: (const__2_33_), line:57
           |vpiName:const__2_33_
           |vpiFullName:work@mis.const__2_33_
           |vpiIndex:
           \_constant: , line:57
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_constant: , line:57
           |vpiConstType:7
           |vpiDecompile:6
           |vpiSize:32
           |INT:6
     |vpiLhs:
     \_ref_obj: (C1), line:57
       |vpiName:C1
       |vpiFullName:work@mis.C1
       |vpiActual:
       \_logic_net: (C1), line:40
         |vpiName:C1
         |vpiFullName:work@mis.C1
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:61
     |vpiRhs:
     \_operation: , line:61
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:61
         |vpiOpType:25
         |vpiOperand:
         \_operation: , line:61
           |vpiOpType:11
           |vpiOperand:
           \_part_select: , line:61, parent:C0
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (C0)
             |vpiLeftRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:6
               |vpiSize:32
               |INT:6
             |vpiRightRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:61
             |vpiOpType:22
             |vpiOperand:
             \_bit_select: (C0), line:61
               |vpiName:C0
               |vpiFullName:work@mis.C0
               |vpiIndex:
               \_constant: , line:61
                 |vpiConstType:7
                 |vpiDecompile:7
                 |vpiSize:32
                 |INT:7
             |vpiOperand:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
         |vpiOperand:
         \_operation: , line:61
           |vpiOpType:11
           |vpiOperand:
           \_part_select: , line:61, parent:a
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (a)
             |vpiLeftRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:61
             |vpiOpType:22
             |vpiOperand:
             \_bit_select: (a), line:61
               |vpiName:a
               |vpiFullName:work@mis.a
               |vpiIndex:
               \_constant: , line:61
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
             |vpiOperand:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
       |vpiOperand:
       \_operation: , line:62
         |vpiOpType:25
         |vpiOperand:
         \_operation: , line:62
           |vpiOpType:11
           |vpiOperand:
           \_part_select: , line:62, parent:C1
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (C1)
             |vpiLeftRange:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:6
               |vpiSize:32
               |INT:6
             |vpiRightRange:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:62
             |vpiOpType:22
             |vpiOperand:
             \_bit_select: (C1), line:62
               |vpiName:C1
               |vpiFullName:work@mis.C1
               |vpiIndex:
               \_constant: , line:62
                 |vpiConstType:7
                 |vpiDecompile:7
                 |vpiSize:32
                 |INT:7
             |vpiOperand:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
         |vpiOperand:
         \_operation: , line:62
           |vpiOpType:11
           |vpiOperand:
           \_part_select: , line:62, parent:b
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (b)
             |vpiLeftRange:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiRightRange:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:62
             |vpiOpType:22
             |vpiOperand:
             \_bit_select: (b), line:62
               |vpiName:b
               |vpiFullName:work@mis.b
               |vpiIndex:
               \_constant: , line:62
                 |vpiConstType:7
                 |vpiDecompile:3
                 |vpiSize:32
                 |INT:3
             |vpiOperand:
             \_constant: , line:62
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
     |vpiLhs:
     \_ref_obj: (y_1_), line:61
       |vpiName:y_1_
       |vpiFullName:work@mis.y_1_
       |vpiActual:
       \_logic_net: (y_1_), line:41
         |vpiName:y_1_
         |vpiFullName:work@mis.y_1_
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:66
     |vpiRhs:
     \_part_select: , line:66, parent:y_1_
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (y_1_)
       |vpiLeftRange:
       \_constant: , line:66
         |vpiConstType:7
         |vpiDecompile:12
         |vpiSize:32
         |INT:12
       |vpiRightRange:
       \_constant: , line:66
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (y), line:66
       |vpiName:y
       |vpiFullName:work@mis.y
   |vpiNet:
   \_logic_net: (dpa_zero), line:36
   |vpiNet:
   \_logic_net: (dpa_one), line:36
   |vpiNet:
   \_logic_net: (const__1_24_), line:37
   |vpiNet:
   \_logic_net: (C0), line:38
   |vpiNet:
   \_logic_net: (const__2_33_), line:39
   |vpiNet:
   \_logic_net: (C1), line:40
   |vpiNet:
   \_logic_net: (y_1_), line:41
   |vpiNet:
   \_logic_net: (y), line:32
   |vpiNet:
   \_logic_net: (a), line:32
   |vpiNet:
   \_logic_net: (b), line:32
 |uhdmallModules:
 \_module: work@test_mis, file:<a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>, line:75, parent:work@test_mis
   |vpiDefName:work@test_mis
   |vpiFullName:work@test_mis
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:86
       |vpiFullName:work@test_mis
       |vpiStmt:
       \_assignment: , line:87
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (count), line:87
           |vpiName:count
           |vpiFullName:work@test_mis.count
         |vpiRhs:
         \_constant: , line:87
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:88
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:88
           |vpiName:clk
           |vpiFullName:work@test_mis.clk
         |vpiRhs:
         \_constant: , line:88
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:89
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:89
           |vpiName:a
           |vpiFullName:work@test_mis.a
         |vpiRhs:
         \_constant: , line:89
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:90
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (b), line:90
           |vpiName:b
           |vpiFullName:work@test_mis.b
         |vpiRhs:
         \_constant: , line:90
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
   |vpiProcess:
   \_always: , line:93
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:94
       |#10
       |vpiStmt:
       \_assignment: , line:94
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:94
           |vpiName:clk
           |vpiFullName:work@test_mis.clk
         |vpiRhs:
         \_operation: , line:94
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (clk), line:94
             |vpiName:clk
             |vpiFullName:work@test_mis.clk
   |vpiProcess:
   \_always: , line:96
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:96
       |vpiCondition:
       \_operation: , line:96
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:96
           |vpiName:clk
           |vpiFullName:work@test_mis.clk
       |vpiStmt:
       \_begin: , line:97
         |vpiFullName:work@test_mis
         |vpiStmt:
         \_assignment: , line:98
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (a), line:98
             |vpiName:a
             |vpiFullName:work@test_mis.a
           |vpiRhs:
           \_part_select: , line:98, parent:count
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (count)
             |vpiLeftRange:
             \_constant: , line:98
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:98
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_assignment: , line:99
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (b), line:99
             |vpiName:b
             |vpiFullName:work@test_mis.b
           |vpiRhs:
           \_part_select: , line:99, parent:count
             |vpiConstantSelect:1
             |vpiParent:
             \_ref_obj: (count)
             |vpiLeftRange:
             \_constant: , line:99
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:99
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
         |vpiStmt:
         \_delay_control: , line:101
           |#10
           |vpiStmt:
           \_sys_func_call: ($display), line:102
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:102
               |vpiConstType:6
               |vpiDecompile:&#34;%h %h %h&#34;
               |vpiSize:10
               |STRING:&#34;%h %h %h&#34;
             |vpiArgument:
             \_ref_obj: (a), line:102
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (b), line:102
               |vpiName:b
             |vpiArgument:
             \_ref_obj: (y), line:102
               |vpiName:y
         |vpiStmt:
         \_assignment: , line:104
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (count), line:104
             |vpiName:count
             |vpiFullName:work@test_mis.count
           |vpiRhs:
           \_operation: , line:104
             |vpiOpType:24
             |vpiOperand:
             \_ref_obj: (count), line:104
               |vpiName:count
               |vpiFullName:work@test_mis.count
             |vpiOperand:
             \_constant: , line:104
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_if_stmt: , line:105
           |vpiCondition:
           \_operation: , line:105
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (count), line:105
               |vpiName:count
               |vpiFullName:work@test_mis.count
             |vpiOperand:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_sys_func_call: ($finish), line:106
             |vpiName:$finish
   |vpiNet:
   \_logic_net: (count), line:76
     |vpiName:count
     |vpiFullName:work@test_mis.count
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:78
     |vpiName:clk
     |vpiFullName:work@test_mis.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:79
     |vpiName:a
     |vpiFullName:work@test_mis.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:79
     |vpiName:b
     |vpiFullName:work@test_mis.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (y), line:81
     |vpiName:y
     |vpiFullName:work@test_mis.y
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@test_mis (work@test_mis), file:<a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>, line:75
   |vpiDefName:work@test_mis
   |vpiName:work@test_mis
   |vpiModule:
   \_module: work@mis (u1), file:<a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>, line:83, parent:work@test_mis
     |vpiDefName:work@mis
     |vpiName:u1
     |vpiFullName:work@test_mis.u1
     |vpiPort:
     \_port: (y), line:32, parent:u1
       |vpiName:y
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (y)
         |vpiName:y
         |vpiActual:
         \_logic_net: (y), line:81, parent:work@test_mis
           |vpiName:y
           |vpiFullName:work@test_mis.y
           |vpiNetType:1
           |vpiRange:
           \_range: , line:81
             |vpiLeftRange:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:12
               |vpiSize:32
               |INT:12
             |vpiRightRange:
             \_constant: , line:81
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y), line:32, parent:u1
           |vpiName:y
           |vpiFullName:work@test_mis.u1.y
     |vpiPort:
     \_port: (a), line:32, parent:u1
       |vpiName:a
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (a)
         |vpiName:a
         |vpiActual:
         \_logic_net: (a), line:79, parent:work@test_mis
           |vpiName:a
           |vpiFullName:work@test_mis.a
           |vpiNetType:48
           |vpiRange:
           \_range: , line:79
             |vpiLeftRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:32, parent:u1
           |vpiName:a
           |vpiFullName:work@test_mis.u1.a
     |vpiPort:
     \_port: (b), line:32, parent:u1
       |vpiName:b
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (b)
         |vpiName:b
         |vpiActual:
         \_logic_net: (b), line:79, parent:work@test_mis
           |vpiName:b
           |vpiFullName:work@test_mis.b
           |vpiNetType:48
           |vpiRange:
           \_range: , line:79
             |vpiLeftRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:79
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:32, parent:u1
           |vpiName:b
           |vpiFullName:work@test_mis.u1.b
     |vpiNet:
     \_logic_net: (dpa_zero), line:36, parent:u1
       |vpiName:dpa_zero
       |vpiFullName:work@test_mis.u1.dpa_zero
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (dpa_one), line:36, parent:u1
       |vpiName:dpa_one
       |vpiFullName:work@test_mis.u1.dpa_one
       |vpiNetType:1
     |vpiNet:
     \_logic_net: (const__1_24_), line:37, parent:u1
       |vpiName:const__1_24_
       |vpiFullName:work@test_mis.u1.const__1_24_
       |vpiNetType:1
       |vpiRange:
       \_range: , line:37
         |vpiLeftRange:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (C0), line:38, parent:u1
       |vpiName:C0
       |vpiFullName:work@test_mis.u1.C0
       |vpiNetType:1
       |vpiRange:
       \_range: , line:38
         |vpiLeftRange:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:38
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (const__2_33_), line:39, parent:u1
       |vpiName:const__2_33_
       |vpiFullName:work@test_mis.u1.const__2_33_
       |vpiNetType:1
       |vpiRange:
       \_range: , line:39
         |vpiLeftRange:
         \_constant: , line:39
           |vpiConstType:7
           |vpiDecompile:6
           |vpiSize:32
           |INT:6
         |vpiRightRange:
         \_constant: , line:39
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (C1), line:40, parent:u1
       |vpiName:C1
       |vpiFullName:work@test_mis.u1.C1
       |vpiNetType:1
       |vpiRange:
       \_range: , line:40
         |vpiLeftRange:
         \_constant: , line:40
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:40
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (y_1_), line:41, parent:u1
       |vpiName:y_1_
       |vpiFullName:work@test_mis.u1.y_1_
       |vpiNetType:1
       |vpiRange:
       \_range: , line:41
         |vpiLeftRange:
         \_constant: , line:41
           |vpiConstType:7
           |vpiDecompile:12
           |vpiSize:32
           |INT:12
         |vpiRightRange:
         \_constant: , line:41
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiNet:
     \_logic_net: (y), line:32, parent:u1
     |vpiNet:
     \_logic_net: (a), line:32, parent:u1
     |vpiNet:
     \_logic_net: (b), line:32, parent:u1
     |vpiInstance:
     \_module: work@test_mis (work@test_mis), file:<a href="../../../../third_party/tests/ivtest/ivltests/mcl2.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mcl2.v</a>, line:75
   |vpiNet:
   \_logic_net: (count), line:76, parent:work@test_mis
     |vpiName:count
     |vpiFullName:work@test_mis.count
     |vpiNetType:48
     |vpiRange:
     \_range: , line:76
       |vpiLeftRange:
       \_constant: , line:76
         |vpiConstType:7
         |vpiDecompile:10
         |vpiSize:32
         |INT:10
       |vpiRightRange:
       \_constant: , line:76
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (clk), line:78, parent:work@test_mis
     |vpiName:clk
     |vpiFullName:work@test_mis.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:79, parent:work@test_mis
   |vpiNet:
   \_logic_net: (b), line:79, parent:work@test_mis
   |vpiNet:
   \_logic_net: (y), line:81, parent:work@test_mis
Object: \work_test_mis of type 3000
Object: \work_test_mis of type 32
Object: \u1 of type 32
Object: \y of type 44
Object: \a of type 44
Object: \b of type 44
Object: \dpa_zero of type 36
Object: \dpa_one of type 36
Object: \const__1_24_ of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \C0 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \const__2_33_ of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \C1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y_1_ of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object: \a of type 36
Object: \b of type 36
Object: \count of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mis of type 32
Object:  of type 8
Object: \dpa_zero of type 608
Object: \dpa_zero of type 36
Object:  of type 7
Object:  of type 8
Object: \dpa_one of type 608
Object: \dpa_one of type 36
Object:  of type 7
Object:  of type 8
Object: \const__1_24_ of type 608
Object: \const__1_24_ of type 36
Object:  of type 39
Object:  of type 7
Object:  of type 8
Object: \const__2_33_ of type 608
Object: \const__2_33_ of type 36
Object:  of type 39
Object:  of type 7
Object:  of type 8
Object: \C0 of type 608
Object: \C0 of type 36
Object:  of type 39
Object:  of type 42
Object: \const__1_24_ of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \const__1_24_ of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \C1 of type 608
Object: \C1 of type 36
Object:  of type 39
Object:  of type 42
Object: \const__2_33_ of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \const__2_33_ of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \y_1_ of type 608
Object: \y_1_ of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 42
Object: \C0 of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \C0 of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \a of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object: \a of type 106
Object:  of type 7
Object:  of type 7
ERROR: Encountered unhandled operation: 25

</pre>
</body>