ARM GAS  /tmp/cc2bV7eb.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB151:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "messages.h"
  26:Core/Src/main.c **** #include "platform.h"
  27:Core/Src/main.c **** #include "dataFormats.h"
  28:Core/Src/main.c **** #include "uart.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/cc2bV7eb.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** typedef struct
  34:Core/Src/main.c **** {
  35:Core/Src/main.c ****   FLASH_DATA fob_info;
  36:Core/Src/main.c ****   uint8_t feature3[64];
  37:Core/Src/main.c ****   uint8_t feature2[64];
  38:Core/Src/main.c ****   uint8_t feature1[64];
  39:Core/Src/main.c ****   uint8_t unlock[64];
  40:Core/Src/main.c **** } device_config_t;
  41:Core/Src/main.c **** /* USER CODE END PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PD */
  45:Core/Src/main.c **** #ifndef UNLOCK_FLAG
  46:Core/Src/main.c **** #define UNLOCK_FLAG   "default_unlock"
  47:Core/Src/main.c **** #endif
  48:Core/Src/main.c **** #ifndef FEATURE1_FLAG
  49:Core/Src/main.c **** #define FEATURE1_FLAG "default_feature1"
  50:Core/Src/main.c **** #endif
  51:Core/Src/main.c **** #ifndef FEATURE2_FLAG
  52:Core/Src/main.c **** #define FEATURE2_FLAG "default_feature2"
  53:Core/Src/main.c **** #endif
  54:Core/Src/main.c **** #ifndef FEATURE3_FLAG
  55:Core/Src/main.c **** #define FEATURE3_FLAG "default_feature3"
  56:Core/Src/main.c **** #endif
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** #define CONFIG_FLASH_SECTOR   FLASH_SECTOR_7
  59:Core/Src/main.c **** #define CONFIG_FLASH_BASE     0x080E0000UL
  60:Core/Src/main.c **** #define CONFIG_FLASH_SIZE     (128 * 1024)
  61:Core/Src/main.c **** #define DEVICE_CONFIG_BYTES         \
  62:Core/Src/main.c ****   (sizeof(device_config_t) % 4 == 0) \
  63:Core/Src/main.c ****       ? sizeof(device_config_t)      \
  64:Core/Src/main.c ****       : sizeof(device_config_t) + (4 - (sizeof(device_config_t) % 4))
  65:Core/Src/main.c **** #define DEVICE_CONFIG_WORDS (DEVICE_CONFIG_BYTES / 4)
  66:Core/Src/main.c **** /* USER CODE END PD */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  69:Core/Src/main.c **** /* USER CODE BEGIN PM */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PM */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  74:Core/Src/main.c **** UART_HandleTypeDef huart1;
  75:Core/Src/main.c **** UART_HandleTypeDef huart2;
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* USER CODE BEGIN PV */
  78:Core/Src/main.c **** __attribute__((section(".flags")))
  79:Core/Src/main.c **** const char unlock_flag[UNLOCK_SIZE]    = UNLOCK_FLAG;
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** __attribute__((section(".flags")))
  82:Core/Src/main.c **** const char feature1_flag[FEATURE_SIZE] = FEATURE1_FLAG;
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** __attribute__((section(".flags")))
  85:Core/Src/main.c **** const char feature2_flag[FEATURE_SIZE] = FEATURE2_FLAG;
  86:Core/Src/main.c **** 
  87:Core/Src/main.c **** __attribute__((section(".flags")))
  88:Core/Src/main.c **** const char feature3_flag[FEATURE_SIZE] = FEATURE3_FLAG;
ARM GAS  /tmp/cc2bV7eb.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** static UART_HandleTypeDef* const uart_base[2] = { [HOST_UART] = &huart2, [BOARD_UART] = &huart1 };
  91:Core/Src/main.c **** /* USER CODE END PV */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  94:Core/Src/main.c **** void SystemClock_Config(void);
  95:Core/Src/main.c **** static void MX_GPIO_Init(void);
  96:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  97:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  98:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* USER CODE END PFP */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 103:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 104:Core/Src/main.c **** static void initHardware(int argc, char ** argv)
 105:Core/Src/main.c **** {
 106:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****   HAL_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Configure the system clock */
 110:Core/Src/main.c ****   SystemClock_Config();
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Initialize all configured peripherals */
 113:Core/Src/main.c ****   MX_GPIO_Init();
 114:Core/Src/main.c ****   
 115:Core/Src/main.c ****   //setup_board_link();
 116:Core/Src/main.c ****   uart_init(BOARD_UART);
 117:Core/Src/main.c ****   //uart_init();
 118:Core/Src/main.c ****   uart_init(HOST_UART);
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   setLED(OFF);
 121:Core/Src/main.c **** }
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** void initHardware_car(int argc, char ** argv)
 124:Core/Src/main.c **** {
 125:Core/Src/main.c ****   initHardware(argc, argv);
 126:Core/Src/main.c **** }
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** void initHardware_fob(int argc, char ** argv)
 129:Core/Src/main.c **** {
 130:Core/Src/main.c ****   initHardware(argc, argv);
 131:Core/Src/main.c **** }
 132:Core/Src/main.c **** 
 133:Core/Src/main.c **** void readVar(uint8_t* dest, char * var)
 134:Core/Src/main.c **** {
 135:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 136:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, unlock_flag, UNLOCK_SIZE);
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 139:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 140:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 141:Core/Src/main.c **** }
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** void saveFobState(FLASH_DATA *flash_data)
 144:Core/Src/main.c **** {
 145:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
ARM GAS  /tmp/cc2bV7eb.s 			page 4


 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****       .TypeErase    = FLASH_TYPEERASE_SECTORS,
 148:Core/Src/main.c ****       .Sector       = CONFIG_FLASH_SECTOR,
 149:Core/Src/main.c ****       .NbSectors    = 1,
 150:Core/Src/main.c ****       .VoltageRange = FLASH_VOLTAGE_RANGE_3,
 151:Core/Src/main.c ****   };
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   uint32_t padded_data[DEVICE_CONFIG_WORDS];
 154:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 155:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 156:Core/Src/main.c ****   memcpy((device_config_t*)(&padded_data), flash_data, sizeof(FLASH_DATA));
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   uint32_t sector_error;
 159:Core/Src/main.c ****   HAL_FLASH_Unlock();
 160:Core/Src/main.c ****   HAL_FLASHEx_Erase(&erase, &sector_error);
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   uint32_t dst = CONFIG_FLASH_BASE;
 163:Core/Src/main.c **** 
 164:Core/Src/main.c ****   for (size_t i = 0; i < DEVICE_CONFIG_WORDS; i++)
 165:Core/Src/main.c ****   {
 166:Core/Src/main.c ****       HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dst, padded_data[i]);
 167:Core/Src/main.c ****       dst += 4;
 168:Core/Src/main.c ****   }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   HAL_FLASH_Lock();
 171:Core/Src/main.c **** }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** void setLED(led_color_t color)
 174:Core/Src/main.c **** {
 175:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 176:Core/Src/main.c **** }
 177:Core/Src/main.c **** 
 178:Core/Src/main.c **** bool buttonPressed(void)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c ****     static uint32_t history = 0;
 181:Core/Src/main.c ****     static bool latched = false;
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****     history = (history << 1) |
 184:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****     if (history == 0xFFFFFFFF && !latched) {
 187:Core/Src/main.c ****         latched = true;
 188:Core/Src/main.c ****         return true;        // button just pressed
 189:Core/Src/main.c ****     }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c ****     if (history == 0x00000000) {
 192:Core/Src/main.c ****         latched = false;    // fully released
 193:Core/Src/main.c ****     }
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     return false;
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****  * @brief Initialize the UART interfaces.
 200:Core/Src/main.c ****  *
 201:Core/Src/main.c ****  * UART 0 is used to communicate with the host computer.
 202:Core/Src/main.c ****  */
ARM GAS  /tmp/cc2bV7eb.s 			page 5


 203:Core/Src/main.c **** void uart_init(hw_uart_t uart)
 204:Core/Src/main.c **** {
 205:Core/Src/main.c ****   switch(uart)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****   case HOST_UART:
 208:Core/Src/main.c ****     MX_USART2_UART_Init();
 209:Core/Src/main.c ****     break;
 210:Core/Src/main.c ****   case BOARD_UART:
 211:Core/Src/main.c ****     MX_USART1_UART_Init();
 212:Core/Src/main.c ****     break;
 213:Core/Src/main.c ****   }
 214:Core/Src/main.c **** }
 215:Core/Src/main.c **** 
 216:Core/Src/main.c **** /**
 217:Core/Src/main.c ****  * @brief Check if there are characters available on a UART interface.
 218:Core/Src/main.c ****  *
 219:Core/Src/main.c ****  * @param uart is the base address of the UART port.
 220:Core/Src/main.c ****  * @return true if there is data available.
 221:Core/Src/main.c ****  * @return false if there is no data available.
 222:Core/Src/main.c ****  */
 223:Core/Src/main.c **** bool uart_avail(hw_uart_t uart) { return (__HAL_UART_GET_FLAG(uart_base[uart], UART_FLAG_RXNE) != R
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /**
 226:Core/Src/main.c ****  * @brief Read a byte from a UART interface.
 227:Core/Src/main.c ****  *
 228:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 229:Core/Src/main.c ****  * @return the character read from the interface.
 230:Core/Src/main.c ****  */
 231:Core/Src/main.c **** int32_t uart_readb(hw_uart_t uart)
 232:Core/Src/main.c **** {
 233:Core/Src/main.c ****   int32_t c;
 234:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 235:Core/Src/main.c ****   return c;
 236:Core/Src/main.c **** }
 237:Core/Src/main.c **** 
 238:Core/Src/main.c **** /**
 239:Core/Src/main.c ****  * @brief Read a sequence of bytes from a UART interface.
 240:Core/Src/main.c ****  *
 241:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 242:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 243:Core/Src/main.c ****  * @param n is the number of bytes to read.
 244:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 245:Core/Src/main.c ****  */
 246:Core/Src/main.c **** uint32_t uart_read(hw_uart_t uart, uint8_t *buf, uint32_t n)
 247:Core/Src/main.c **** {
 248:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 249:Core/Src/main.c ****   return n;
 250:Core/Src/main.c **** }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c **** /**
 253:Core/Src/main.c ****  * @brief Read a line (terminated with '\n') from a UART interface.
 254:Core/Src/main.c ****  *
 255:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 256:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 257:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 258:Core/Src/main.c ****  */
 259:Core/Src/main.c **** uint32_t uart_readline(hw_uart_t uart, uint8_t *buf) {
ARM GAS  /tmp/cc2bV7eb.s 			page 6


 260:Core/Src/main.c ****   uint32_t read = 0;
 261:Core/Src/main.c ****   uint8_t c;
 262:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****   do
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     HAL_UART_Receive(base, &c, 1, HAL_MAX_DELAY);
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     if ((c != '\r') && (c != '\n') && (c != 0xD))
 269:Core/Src/main.c ****     {
 270:Core/Src/main.c ****       buf[read] = c;
 271:Core/Src/main.c ****       read++;
 272:Core/Src/main.c ****     }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****   } while ((c != '\n') && (c != 0xD));
 275:Core/Src/main.c **** 
 276:Core/Src/main.c ****   buf[read] = '\0';
 277:Core/Src/main.c **** 
 278:Core/Src/main.c ****   return read;
 279:Core/Src/main.c **** }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c **** /**
 282:Core/Src/main.c ****  * @brief Write a byte to a UART interface.
 283:Core/Src/main.c ****  *
 284:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 285:Core/Src/main.c ****  * @param data is the byte value to write.
 286:Core/Src/main.c ****  */
 287:Core/Src/main.c **** void uart_writeb(hw_uart_t uart, uint8_t data) { HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_M
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** /**
 290:Core/Src/main.c ****  * @brief Write a sequence of bytes to a UART interface.
 291:Core/Src/main.c ****  *
 292:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 293:Core/Src/main.c ****  * @param buf is a pointer to the data to send.
 294:Core/Src/main.c ****  * @param len is the number of bytes to send.
 295:Core/Src/main.c ****  * @return the number of bytes written.
 296:Core/Src/main.c ****  */
 297:Core/Src/main.c **** uint32_t uart_write(hw_uart_t uart, uint8_t *buf, uint32_t len)
 298:Core/Src/main.c **** {
 299:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 300:Core/Src/main.c ****   return len;
 301:Core/Src/main.c **** }
 302:Core/Src/main.c **** /* USER CODE END 0 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief  The application entry point.
 306:Core/Src/main.c ****   * @retval int
 307:Core/Src/main.c ****   */
 308:Core/Src/main.c **** 
 309:Core/Src/main.c **** /**
 310:Core/Src/main.c ****   * @brief System Clock Configuration
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** void SystemClock_Config(void)
 314:Core/Src/main.c **** {
 315:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 316:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  /tmp/cc2bV7eb.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 321:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 324:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 325:Core/Src/main.c ****   */
 326:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 327:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 328:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 329:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 330:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 334:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 335:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****     Error_Handler();
 338:Core/Src/main.c ****   }
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 343:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 344:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 345:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 346:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 347:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 350:Core/Src/main.c ****   {
 351:Core/Src/main.c ****     Error_Handler();
 352:Core/Src/main.c ****   }
 353:Core/Src/main.c **** }
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** /**
 356:Core/Src/main.c ****   * @brief USART1 Initialization Function
 357:Core/Src/main.c ****   * @param None
 358:Core/Src/main.c ****   * @retval None
 359:Core/Src/main.c ****   */
 360:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 361:Core/Src/main.c **** {
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 364:Core/Src/main.c **** 
 365:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 370:Core/Src/main.c ****   huart1.Instance = USART1;
 371:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 372:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 373:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
ARM GAS  /tmp/cc2bV7eb.s 			page 8


 374:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 375:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 376:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 377:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 378:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 379:Core/Src/main.c ****   {
 380:Core/Src/main.c ****     Error_Handler();
 381:Core/Src/main.c ****   }
 382:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 385:Core/Src/main.c **** 
 386:Core/Src/main.c **** }
 387:Core/Src/main.c **** 
 388:Core/Src/main.c **** /**
 389:Core/Src/main.c ****   * @brief USART2 Initialization Function
 390:Core/Src/main.c ****   * @param None
 391:Core/Src/main.c ****   * @retval None
 392:Core/Src/main.c ****   */
 393:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 394:Core/Src/main.c **** {
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 397:Core/Src/main.c **** 
 398:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 399:Core/Src/main.c **** 
 400:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 403:Core/Src/main.c ****   huart2.Instance = USART2;
 404:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 405:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 406:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 407:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 408:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 409:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 410:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 411:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 412:Core/Src/main.c ****   {
 413:Core/Src/main.c ****     Error_Handler();
 414:Core/Src/main.c ****   }
 415:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c **** }
 420:Core/Src/main.c **** 
 421:Core/Src/main.c **** /**
 422:Core/Src/main.c ****   * @brief GPIO Initialization Function
 423:Core/Src/main.c ****   * @param None
 424:Core/Src/main.c ****   * @retval None
 425:Core/Src/main.c ****   */
 426:Core/Src/main.c **** static void MX_GPIO_Init(void)
 427:Core/Src/main.c **** {
  28              		.loc 1 427 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
ARM GAS  /tmp/cc2bV7eb.s 			page 9


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 428:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 428 3 view .LVU1
  42              		.loc 1 428 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 429:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 430:Core/Src/main.c **** 
 431:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 432:Core/Src/main.c **** 
 433:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 434:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 434 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 434 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 434 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 434 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 434 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 434 3 view .LVU8
 435:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 435 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 435 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 435 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 435 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 435 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
ARM GAS  /tmp/cc2bV7eb.s 			page 10


  80              	.LBE5:
  81              		.loc 1 435 3 view .LVU14
 436:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 436 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 436 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 436 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 436 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 436 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 436 3 view .LVU20
 437:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 437 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 437 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 437 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 437 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 437 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 437 3 view .LVU26
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 440:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 440 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 441:Core/Src/main.c **** 
 442:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 443:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 443 3 view .LVU28
 122              		.loc 1 443 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 444:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 444 3 is_stmt 1 view .LVU30
 126              		.loc 1 444 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
ARM GAS  /tmp/cc2bV7eb.s 			page 11


 128 0078 0693     		str	r3, [sp, #24]
 445:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 445 3 is_stmt 1 view .LVU32
 130              		.loc 1 445 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 446:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 446 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 449:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 449 3 view .LVU35
 138              		.loc 1 449 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 450:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 450 3 is_stmt 1 view .LVU37
 142              		.loc 1 450 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 451:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 451 3 is_stmt 1 view .LVU39
 146              		.loc 1 451 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 452:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 452 3 is_stmt 1 view .LVU41
 149              		.loc 1 452 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 453:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 453 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 458:Core/Src/main.c **** }
 156              		.loc 1 458 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE151:
 171              		.section	.rodata.readVar.str1.4,"aMS",%progbits,1
ARM GAS  /tmp/cc2bV7eb.s 			page 12


 172              		.align	2
 173              	.LC0:
 174 0000 756E6C6F 		.ascii	"unlock\000"
 174      636B00
 175 0007 00       		.align	2
 176              	.LC2:
 177 0008 66656174 		.ascii	"feature1\000"
 177      75726531 
 177      00
 178 0011 000000   		.align	2
 179              	.LC4:
 180 0014 66656174 		.ascii	"feature2\000"
 180      75726532 
 180      00
 181 001d 000000   		.align	2
 182              	.LC6:
 183 0020 66656174 		.ascii	"feature3\000"
 183      75726533 
 183      00
 184 0029 000000   		.align	2
 185              	.LC8:
 186 002c 666F625F 		.ascii	"fob_state\000"
 186      73746174 
 186      6500
 187              		.section	.text.readVar,"ax",%progbits
 188              		.align	1
 189              		.global	readVar
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu fpv4-sp-d16
 195              	readVar:
 196              	.LVL3:
 197              	.LFB137:
 134:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 198              		.loc 1 134 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 134:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 202              		.loc 1 134 1 is_stmt 0 view .LVU46
 203 0000 38B5     		push	{r3, r4, r5, lr}
 204              	.LCFI3:
 205              		.cfi_def_cfa_offset 16
 206              		.cfi_offset 3, -16
 207              		.cfi_offset 4, -12
 208              		.cfi_offset 5, -8
 209              		.cfi_offset 14, -4
 210 0002 0446     		mov	r4, r0
 211 0004 0D46     		mov	r5, r1
 135:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, unlock_flag, UNLOCK_SIZE);
 212              		.loc 1 135 3 is_stmt 1 view .LVU47
 213              	.LVL4:
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 214              		.loc 1 136 3 view .LVU48
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 215              		.loc 1 136 7 is_stmt 0 view .LVU49
ARM GAS  /tmp/cc2bV7eb.s 			page 13


 216 0006 3549     		ldr	r1, .L13
 217              	.LVL5:
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 218              		.loc 1 136 7 view .LVU50
 219 0008 2846     		mov	r0, r5
 220              	.LVL6:
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 221              		.loc 1 136 7 view .LVU51
 222 000a FFF7FEFF 		bl	strcmp
 223              	.LVL7:
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 224              		.loc 1 136 5 view .LVU52
 225 000e 78B9     		cbnz	r0, .L6
 136:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, feature1_flag, FEATURE_SIZE);
 226              		.loc 1 136 30 is_stmt 1 discriminator 1 view .LVU53
 227 0010 334B     		ldr	r3, .L13+4
 228 0012 07CB     		ldmia	r3!, {r0, r1, r2}
 229 0014 2060     		str	r0, [r4]	@ unaligned
 230 0016 6160     		str	r1, [r4, #4]	@ unaligned
 231 0018 A260     		str	r2, [r4, #8]	@ unaligned
 232 001a 1A88     		ldrh	r2, [r3]	@ unaligned
 233 001c 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 234 001e A281     		strh	r2, [r4, #12]	@ unaligned
 235 0020 A373     		strb	r3, [r4, #14]
 236 0022 3122     		movs	r2, #49
 237 0024 0021     		movs	r1, #0
 238 0026 04F10F00 		add	r0, r4, #15
 239 002a FFF7FEFF 		bl	memset
 240              	.LVL8:
 241              	.L5:
 141:Core/Src/main.c **** 
 242              		.loc 1 141 1 is_stmt 0 view .LVU54
 243 002e 38BD     		pop	{r3, r4, r5, pc}
 244              	.LVL9:
 245              	.L6:
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 246              		.loc 1 137 8 is_stmt 1 view .LVU55
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 247              		.loc 1 137 12 is_stmt 0 view .LVU56
 248 0030 2C49     		ldr	r1, .L13+8
 249 0032 2846     		mov	r0, r5
 250 0034 FFF7FEFF 		bl	strcmp
 251              	.LVL10:
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 252              		.loc 1 137 10 view .LVU57
 253 0038 70B9     		cbnz	r0, .L8
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 254              		.loc 1 137 37 is_stmt 1 discriminator 1 view .LVU58
 255 003a 2B4D     		ldr	r5, .L13+12
 256              	.LVL11:
 137:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, feature2_flag, FEATURE_SIZE);
 257              		.loc 1 137 37 is_stmt 0 discriminator 1 view .LVU59
 258 003c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 259 003e 2060     		str	r0, [r4]	@ unaligned
 260 0040 6160     		str	r1, [r4, #4]	@ unaligned
 261 0042 A260     		str	r2, [r4, #8]	@ unaligned
 262 0044 E360     		str	r3, [r4, #12]	@ unaligned
ARM GAS  /tmp/cc2bV7eb.s 			page 14


 263 0046 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 264 0048 2374     		strb	r3, [r4, #16]
 265 004a 2F22     		movs	r2, #47
 266 004c 0021     		movs	r1, #0
 267 004e 04F11100 		add	r0, r4, #17
 268 0052 FFF7FEFF 		bl	memset
 269              	.LVL12:
 270 0056 EAE7     		b	.L5
 271              	.LVL13:
 272              	.L8:
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 273              		.loc 1 138 8 is_stmt 1 view .LVU60
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 274              		.loc 1 138 12 is_stmt 0 view .LVU61
 275 0058 2449     		ldr	r1, .L13+16
 276 005a 2846     		mov	r0, r5
 277 005c FFF7FEFF 		bl	strcmp
 278              	.LVL14:
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 279              		.loc 1 138 10 view .LVU62
 280 0060 70B9     		cbnz	r0, .L9
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 281              		.loc 1 138 37 is_stmt 1 discriminator 1 view .LVU63
 282 0062 234D     		ldr	r5, .L13+20
 283              	.LVL15:
 138:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, feature3_flag, FEATURE_SIZE);
 284              		.loc 1 138 37 is_stmt 0 discriminator 1 view .LVU64
 285 0064 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 286 0066 2060     		str	r0, [r4]	@ unaligned
 287 0068 6160     		str	r1, [r4, #4]	@ unaligned
 288 006a A260     		str	r2, [r4, #8]	@ unaligned
 289 006c E360     		str	r3, [r4, #12]	@ unaligned
 290 006e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 291 0070 2374     		strb	r3, [r4, #16]
 292 0072 2F22     		movs	r2, #47
 293 0074 0021     		movs	r1, #0
 294 0076 04F11100 		add	r0, r4, #17
 295 007a FFF7FEFF 		bl	memset
 296              	.LVL16:
 297 007e D6E7     		b	.L5
 298              	.LVL17:
 299              	.L9:
 139:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 300              		.loc 1 139 8 is_stmt 1 view .LVU65
 139:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 301              		.loc 1 139 12 is_stmt 0 view .LVU66
 302 0080 1C49     		ldr	r1, .L13+24
 303 0082 2846     		mov	r0, r5
 304 0084 FFF7FEFF 		bl	strcmp
 305              	.LVL18:
 139:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 306              		.loc 1 139 10 view .LVU67
 307 0088 70B9     		cbnz	r0, .L10
 139:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 308              		.loc 1 139 37 is_stmt 1 discriminator 1 view .LVU68
 309 008a 1B4D     		ldr	r5, .L13+28
 310              	.LVL19:
ARM GAS  /tmp/cc2bV7eb.s 			page 15


 139:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 311              		.loc 1 139 37 is_stmt 0 discriminator 1 view .LVU69
 312 008c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 313 008e 2060     		str	r0, [r4]	@ unaligned
 314 0090 6160     		str	r1, [r4, #4]	@ unaligned
 315 0092 A260     		str	r2, [r4, #8]	@ unaligned
 316 0094 E360     		str	r3, [r4, #12]	@ unaligned
 317 0096 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 318 0098 2374     		strb	r3, [r4, #16]
 319 009a 2F22     		movs	r2, #47
 320 009c 0021     		movs	r1, #0
 321 009e 04F11100 		add	r0, r4, #17
 322 00a2 FFF7FEFF 		bl	memset
 323              	.LVL20:
 324 00a6 C2E7     		b	.L5
 325              	.LVL21:
 326              	.L10:
 140:Core/Src/main.c **** }
 327              		.loc 1 140 8 is_stmt 1 view .LVU70
 140:Core/Src/main.c **** }
 328              		.loc 1 140 12 is_stmt 0 view .LVU71
 329 00a8 1449     		ldr	r1, .L13+32
 330 00aa 2846     		mov	r0, r5
 331 00ac FFF7FEFF 		bl	strcmp
 332              	.LVL22:
 140:Core/Src/main.c **** }
 333              		.loc 1 140 10 view .LVU72
 334 00b0 0028     		cmp	r0, #0
 335 00b2 BCD1     		bne	.L5
 140:Core/Src/main.c **** }
 336              		.loc 1 140 38 is_stmt 1 discriminator 1 view .LVU73
 140:Core/Src/main.c **** }
 337              		.loc 1 140 51 is_stmt 0 discriminator 1 view .LVU74
 338 00b4 124B     		ldr	r3, .L13+36
 140:Core/Src/main.c **** }
 339              		.loc 1 140 38 discriminator 1 view .LVU75
 340 00b6 03F1200C 		add	ip, r3, #32
 341              	.LVL23:
 342              	.L11:
 140:Core/Src/main.c **** }
 343              		.loc 1 140 38 discriminator 1 view .LVU76
 344 00ba 1D68     		ldr	r5, [r3]	@ unaligned
 345 00bc 5868     		ldr	r0, [r3, #4]	@ unaligned
 346 00be 9968     		ldr	r1, [r3, #8]	@ unaligned
 347 00c0 DA68     		ldr	r2, [r3, #12]	@ unaligned
 348 00c2 2560     		str	r5, [r4]	@ unaligned
 349 00c4 6060     		str	r0, [r4, #4]	@ unaligned
 350 00c6 A160     		str	r1, [r4, #8]	@ unaligned
 351 00c8 E260     		str	r2, [r4, #12]	@ unaligned
 352 00ca 1033     		adds	r3, r3, #16
 353 00cc 1034     		adds	r4, r4, #16
 354 00ce 6345     		cmp	r3, ip
 355 00d0 F3D1     		bne	.L11
 356 00d2 1A68     		ldr	r2, [r3]	@ unaligned
 357 00d4 2260     		str	r2, [r4]	@ unaligned
 358 00d6 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 359 00d8 2371     		strb	r3, [r4, #4]
ARM GAS  /tmp/cc2bV7eb.s 			page 16


 141:Core/Src/main.c **** 
 360              		.loc 1 141 1 discriminator 1 view .LVU77
 361 00da A8E7     		b	.L5
 362              	.L14:
 363              		.align	2
 364              	.L13:
 365 00dc 00000000 		.word	.LC0
 366 00e0 00000000 		.word	.LANCHOR0
 367 00e4 08000000 		.word	.LC2
 368 00e8 40000000 		.word	.LANCHOR0+64
 369 00ec 14000000 		.word	.LC4
 370 00f0 80000000 		.word	.LANCHOR0+128
 371 00f4 20000000 		.word	.LC6
 372 00f8 C0000000 		.word	.LANCHOR0+192
 373 00fc 2C000000 		.word	.LC8
 374 0100 00000E08 		.word	135135232
 375              		.cfi_endproc
 376              	.LFE137:
 378              		.section	.text.saveFobState,"ax",%progbits
 379              		.align	1
 380              		.global	saveFobState
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 384              		.fpu fpv4-sp-d16
 386              	saveFobState:
 387              	.LVL24:
 388              	.LFB138:
 144:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 389              		.loc 1 144 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 1200
 392              		@ frame_needed = 0, uses_anonymous_args = 0
 144:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 393              		.loc 1 144 1 is_stmt 0 view .LVU79
 394 0000 30B5     		push	{r4, r5, lr}
 395              	.LCFI4:
 396              		.cfi_def_cfa_offset 12
 397              		.cfi_offset 4, -12
 398              		.cfi_offset 5, -8
 399              		.cfi_offset 14, -4
 400 0002 ADF2B44D 		subw	sp, sp, #1204
 401              	.LCFI5:
 402              		.cfi_def_cfa_offset 1216
 403 0006 0546     		mov	r5, r0
 145:Core/Src/main.c ****   {
 404              		.loc 1 145 3 is_stmt 1 view .LVU80
 145:Core/Src/main.c ****   {
 405              		.loc 1 145 26 is_stmt 0 view .LVU81
 406 0008 0023     		movs	r3, #0
 407 000a CDF89C34 		str	r3, [sp, #1180]
 408 000e CDF8A034 		str	r3, [sp, #1184]
 409 0012 CDF8A434 		str	r3, [sp, #1188]
 410 0016 CDF8A834 		str	r3, [sp, #1192]
 411 001a CDF8AC34 		str	r3, [sp, #1196]
 412 001e 0723     		movs	r3, #7
 413 0020 CDF8A434 		str	r3, [sp, #1188]
ARM GAS  /tmp/cc2bV7eb.s 			page 17


 414 0024 0123     		movs	r3, #1
 415 0026 CDF8A834 		str	r3, [sp, #1192]
 416 002a 0223     		movs	r3, #2
 417 002c CDF8AC34 		str	r3, [sp, #1196]
 153:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 418              		.loc 1 153 3 is_stmt 1 view .LVU82
 154:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 419              		.loc 1 154 3 view .LVU83
 420 0030 40F29442 		movw	r2, #1172
 421 0034 FF21     		movs	r1, #255
 422 0036 02A8     		add	r0, sp, #8
 423              	.LVL25:
 154:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 424              		.loc 1 154 3 is_stmt 0 view .LVU84
 425 0038 FFF7FEFF 		bl	memset
 426              	.LVL26:
 155:Core/Src/main.c ****   memcpy((device_config_t*)(&padded_data), flash_data, sizeof(FLASH_DATA));
 427              		.loc 1 155 3 is_stmt 1 view .LVU85
 428 003c 40F22512 		movw	r2, #293
 429 0040 1949     		ldr	r1, .L20
 430 0042 02A8     		add	r0, sp, #8
 431 0044 FFF7FEFF 		bl	memcpy
 432              	.LVL27:
 156:Core/Src/main.c **** 
 433              		.loc 1 156 3 view .LVU86
 434 0048 2C46     		mov	r4, r5
 435 004a 0DF1080C 		add	ip, sp, #8
 436 004e 05F1200E 		add	lr, r5, #32
 437              	.LVL28:
 438              	.L16:
 156:Core/Src/main.c **** 
 439              		.loc 1 156 3 is_stmt 0 view .LVU87
 440 0052 6546     		mov	r5, ip
 441 0054 2068     		ldr	r0, [r4]	@ unaligned
 442 0056 6168     		ldr	r1, [r4, #4]	@ unaligned
 443 0058 A268     		ldr	r2, [r4, #8]	@ unaligned
 444 005a E368     		ldr	r3, [r4, #12]	@ unaligned
 445 005c 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 446 005e 1034     		adds	r4, r4, #16
 447 0060 AC46     		mov	ip, r5
 448 0062 7445     		cmp	r4, lr
 449 0064 F5D1     		bne	.L16
 450 0066 2068     		ldr	r0, [r4]	@ unaligned
 451 0068 2860     		str	r0, [r5]
 452 006a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 453 006c 2B71     		strb	r3, [r5, #4]
 158:Core/Src/main.c ****   HAL_FLASH_Unlock();
 454              		.loc 1 158 3 is_stmt 1 view .LVU88
 159:Core/Src/main.c ****   HAL_FLASHEx_Erase(&erase, &sector_error);
 455              		.loc 1 159 3 view .LVU89
 456 006e FFF7FEFF 		bl	HAL_FLASH_Unlock
 457              	.LVL29:
 160:Core/Src/main.c **** 
 458              		.loc 1 160 3 view .LVU90
 459 0072 01A9     		add	r1, sp, #4
 460 0074 0DF29C40 		addw	r0, sp, #1180
 461 0078 FFF7FEFF 		bl	HAL_FLASHEx_Erase
ARM GAS  /tmp/cc2bV7eb.s 			page 18


 462              	.LVL30:
 162:Core/Src/main.c **** 
 463              		.loc 1 162 3 view .LVU91
 164:Core/Src/main.c ****   {
 464              		.loc 1 164 3 view .LVU92
 465              	.LBB8:
 164:Core/Src/main.c ****   {
 466              		.loc 1 164 8 view .LVU93
 164:Core/Src/main.c ****   {
 467              		.loc 1 164 15 is_stmt 0 view .LVU94
 468 007c 0024     		movs	r4, #0
 469              	.LBE8:
 162:Core/Src/main.c **** 
 470              		.loc 1 162 12 view .LVU95
 471 007e 0A4D     		ldr	r5, .L20
 472              	.LBB9:
 164:Core/Src/main.c ****   {
 473              		.loc 1 164 3 view .LVU96
 474 0080 09E0     		b	.L17
 475              	.LVL31:
 476              	.L18:
 166:Core/Src/main.c ****       dst += 4;
 477              		.loc 1 166 7 is_stmt 1 discriminator 3 view .LVU97
 478 0082 02AB     		add	r3, sp, #8
 479 0084 53F82420 		ldr	r2, [r3, r4, lsl #2]
 480 0088 0023     		movs	r3, #0
 481 008a 2946     		mov	r1, r5
 482 008c 0220     		movs	r0, #2
 483 008e FFF7FEFF 		bl	HAL_FLASH_Program
 484              	.LVL32:
 167:Core/Src/main.c ****   }
 485              		.loc 1 167 7 discriminator 3 view .LVU98
 167:Core/Src/main.c ****   }
 486              		.loc 1 167 11 is_stmt 0 discriminator 3 view .LVU99
 487 0092 0435     		adds	r5, r5, #4
 488              	.LVL33:
 164:Core/Src/main.c ****   {
 489              		.loc 1 164 47 is_stmt 1 discriminator 3 view .LVU100
 164:Core/Src/main.c ****   {
 490              		.loc 1 164 48 is_stmt 0 discriminator 3 view .LVU101
 491 0094 0134     		adds	r4, r4, #1
 492              	.LVL34:
 493              	.L17:
 164:Core/Src/main.c ****   {
 494              		.loc 1 164 22 is_stmt 1 discriminator 1 view .LVU102
 164:Core/Src/main.c ****   {
 495              		.loc 1 164 3 is_stmt 0 discriminator 1 view .LVU103
 496 0096 B4F5927F 		cmp	r4, #292
 497 009a F2D9     		bls	.L18
 498              	.LBE9:
 170:Core/Src/main.c **** }
 499              		.loc 1 170 3 is_stmt 1 view .LVU104
 500 009c FFF7FEFF 		bl	HAL_FLASH_Lock
 501              	.LVL35:
 171:Core/Src/main.c **** 
 502              		.loc 1 171 1 is_stmt 0 view .LVU105
 503 00a0 0DF2B44D 		addw	sp, sp, #1204
ARM GAS  /tmp/cc2bV7eb.s 			page 19


 504              	.LCFI6:
 505              		.cfi_def_cfa_offset 12
 506              		@ sp needed
 507 00a4 30BD     		pop	{r4, r5, pc}
 508              	.LVL36:
 509              	.L21:
 171:Core/Src/main.c **** 
 510              		.loc 1 171 1 view .LVU106
 511 00a6 00BF     		.align	2
 512              	.L20:
 513 00a8 00000E08 		.word	135135232
 514              		.cfi_endproc
 515              	.LFE138:
 517              		.section	.text.setLED,"ax",%progbits
 518              		.align	1
 519              		.global	setLED
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 523              		.fpu fpv4-sp-d16
 525              	setLED:
 526              	.LVL37:
 527              	.LFB139:
 174:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 528              		.loc 1 174 1 is_stmt 1 view -0
 529              		.cfi_startproc
 530              		@ args = 0, pretend = 0, frame = 0
 531              		@ frame_needed = 0, uses_anonymous_args = 0
 174:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 532              		.loc 1 174 1 is_stmt 0 view .LVU108
 533 0000 08B5     		push	{r3, lr}
 534              	.LCFI7:
 535              		.cfi_def_cfa_offset 8
 536              		.cfi_offset 3, -8
 537              		.cfi_offset 14, -4
 175:Core/Src/main.c **** }
 538              		.loc 1 175 3 is_stmt 1 view .LVU109
 539 0002 0228     		cmp	r0, #2
 540 0004 14BF     		ite	ne
 541 0006 0022     		movne	r2, #0
 542 0008 0122     		moveq	r2, #1
 543 000a 2021     		movs	r1, #32
 544 000c 0148     		ldr	r0, .L24
 545              	.LVL38:
 175:Core/Src/main.c **** }
 546              		.loc 1 175 3 is_stmt 0 view .LVU110
 547 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 548              	.LVL39:
 176:Core/Src/main.c **** 
 549              		.loc 1 176 1 view .LVU111
 550 0012 08BD     		pop	{r3, pc}
 551              	.L25:
 552              		.align	2
 553              	.L24:
 554 0014 00000240 		.word	1073872896
 555              		.cfi_endproc
 556              	.LFE139:
ARM GAS  /tmp/cc2bV7eb.s 			page 20


 558              		.section	.text.buttonPressed,"ax",%progbits
 559              		.align	1
 560              		.global	buttonPressed
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 564              		.fpu fpv4-sp-d16
 566              	buttonPressed:
 567              	.LFB140:
 179:Core/Src/main.c ****     static uint32_t history = 0;
 568              		.loc 1 179 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 0
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572 0000 38B5     		push	{r3, r4, r5, lr}
 573              	.LCFI8:
 574              		.cfi_def_cfa_offset 16
 575              		.cfi_offset 3, -16
 576              		.cfi_offset 4, -12
 577              		.cfi_offset 5, -8
 578              		.cfi_offset 14, -4
 180:Core/Src/main.c ****     static bool latched = false;
 579              		.loc 1 180 5 view .LVU113
 181:Core/Src/main.c **** 
 580              		.loc 1 181 5 view .LVU114
 183:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 581              		.loc 1 183 5 view .LVU115
 183:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 582              		.loc 1 183 24 is_stmt 0 view .LVU116
 583 0002 0F4D     		ldr	r5, .L32
 584 0004 2B68     		ldr	r3, [r5]
 585 0006 5C00     		lsls	r4, r3, #1
 184:Core/Src/main.c **** 
 586              		.loc 1 184 16 view .LVU117
 587 0008 4FF40051 		mov	r1, #8192
 588 000c 0D48     		ldr	r0, .L32+4
 589 000e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 590              	.LVL40:
 183:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 591              		.loc 1 183 30 view .LVU118
 592 0012 0128     		cmp	r0, #1
 593 0014 08BF     		it	eq
 594 0016 44F00104 		orreq	r4, r4, #1
 183:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 595              		.loc 1 183 13 view .LVU119
 596 001a 2C60     		str	r4, [r5]
 186:Core/Src/main.c ****         latched = true;
 597              		.loc 1 186 5 is_stmt 1 view .LVU120
 186:Core/Src/main.c ****         latched = true;
 598              		.loc 1 186 8 is_stmt 0 view .LVU121
 599 001c B4F1FF3F 		cmp	r4, #-1
 600 0020 04D0     		beq	.L31
 601              	.L27:
 191:Core/Src/main.c ****         latched = false;    // fully released
 602              		.loc 1 191 5 is_stmt 1 view .LVU122
 191:Core/Src/main.c ****         latched = false;    // fully released
 603              		.loc 1 191 8 is_stmt 0 view .LVU123
ARM GAS  /tmp/cc2bV7eb.s 			page 21


 604 0022 5CB9     		cbnz	r4, .L29
 192:Core/Src/main.c ****     }
 605              		.loc 1 192 9 is_stmt 1 view .LVU124
 192:Core/Src/main.c ****     }
 606              		.loc 1 192 17 is_stmt 0 view .LVU125
 607 0024 0020     		movs	r0, #0
 608 0026 084B     		ldr	r3, .L32+8
 609 0028 1870     		strb	r0, [r3]
 610              	.L28:
 196:Core/Src/main.c **** 
 611              		.loc 1 196 1 view .LVU126
 612 002a 38BD     		pop	{r3, r4, r5, pc}
 613              	.L31:
 186:Core/Src/main.c ****         latched = true;
 614              		.loc 1 186 34 discriminator 1 view .LVU127
 615 002c 064A     		ldr	r2, .L32+8
 616 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 186:Core/Src/main.c ****         latched = true;
 617              		.loc 1 186 31 discriminator 1 view .LVU128
 618 0030 002A     		cmp	r2, #0
 619 0032 F6D1     		bne	.L27
 187:Core/Src/main.c ****         return true;        // button just pressed
 620              		.loc 1 187 9 is_stmt 1 view .LVU129
 187:Core/Src/main.c ****         return true;        // button just pressed
 621              		.loc 1 187 17 is_stmt 0 view .LVU130
 622 0034 0120     		movs	r0, #1
 623 0036 044B     		ldr	r3, .L32+8
 624 0038 1870     		strb	r0, [r3]
 188:Core/Src/main.c ****     }
 625              		.loc 1 188 9 is_stmt 1 view .LVU131
 188:Core/Src/main.c ****     }
 626              		.loc 1 188 16 is_stmt 0 view .LVU132
 627 003a F6E7     		b	.L28
 628              	.L29:
 195:Core/Src/main.c **** }
 629              		.loc 1 195 12 view .LVU133
 630 003c 0020     		movs	r0, #0
 631 003e F4E7     		b	.L28
 632              	.L33:
 633              		.align	2
 634              	.L32:
 635 0040 00000000 		.word	.LANCHOR1
 636 0044 00080240 		.word	1073874944
 637 0048 00000000 		.word	.LANCHOR2
 638              		.cfi_endproc
 639              	.LFE140:
 641              		.section	.text.uart_avail,"ax",%progbits
 642              		.align	1
 643              		.global	uart_avail
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 647              		.fpu fpv4-sp-d16
 649              	uart_avail:
 650              	.LVL41:
 651              	.LFB142:
 223:Core/Src/main.c **** 
ARM GAS  /tmp/cc2bV7eb.s 			page 22


 652              		.loc 1 223 33 is_stmt 1 view -0
 653              		.cfi_startproc
 654              		@ args = 0, pretend = 0, frame = 0
 655              		@ frame_needed = 0, uses_anonymous_args = 0
 656              		@ link register save eliminated.
 223:Core/Src/main.c **** 
 657              		.loc 1 223 35 view .LVU135
 223:Core/Src/main.c **** 
 658              		.loc 1 223 43 is_stmt 0 view .LVU136
 659 0000 034B     		ldr	r3, .L35
 660 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 661 0006 1B68     		ldr	r3, [r3]
 662 0008 1868     		ldr	r0, [r3]
 663              	.LVL42:
 223:Core/Src/main.c **** 
 664              		.loc 1 223 107 view .LVU137
 665 000a C0F34010 		ubfx	r0, r0, #5, #1
 666 000e 7047     		bx	lr
 667              	.L36:
 668              		.align	2
 669              	.L35:
 670 0010 00000000 		.word	.LANCHOR3
 671              		.cfi_endproc
 672              	.LFE142:
 674              		.section	.text.uart_readb,"ax",%progbits
 675              		.align	1
 676              		.global	uart_readb
 677              		.syntax unified
 678              		.thumb
 679              		.thumb_func
 680              		.fpu fpv4-sp-d16
 682              	uart_readb:
 683              	.LVL43:
 684              	.LFB143:
 232:Core/Src/main.c ****   int32_t c;
 685              		.loc 1 232 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 8
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 232:Core/Src/main.c ****   int32_t c;
 689              		.loc 1 232 1 is_stmt 0 view .LVU139
 690 0000 10B5     		push	{r4, lr}
 691              	.LCFI9:
 692              		.cfi_def_cfa_offset 8
 693              		.cfi_offset 4, -8
 694              		.cfi_offset 14, -4
 695 0002 82B0     		sub	sp, sp, #8
 696              	.LCFI10:
 697              		.cfi_def_cfa_offset 16
 233:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 698              		.loc 1 233 3 is_stmt 1 view .LVU140
 234:Core/Src/main.c ****   return c;
 699              		.loc 1 234 3 view .LVU141
 700 0004 4FF0FF33 		mov	r3, #-1
 701 0008 0122     		movs	r2, #1
 702 000a 01A9     		add	r1, sp, #4
 703 000c 034C     		ldr	r4, .L39
ARM GAS  /tmp/cc2bV7eb.s 			page 23


 704 000e 54F82000 		ldr	r0, [r4, r0, lsl #2]
 705              	.LVL44:
 234:Core/Src/main.c ****   return c;
 706              		.loc 1 234 3 is_stmt 0 view .LVU142
 707 0012 FFF7FEFF 		bl	HAL_UART_Receive
 708              	.LVL45:
 235:Core/Src/main.c **** }
 709              		.loc 1 235 3 is_stmt 1 view .LVU143
 236:Core/Src/main.c **** 
 710              		.loc 1 236 1 is_stmt 0 view .LVU144
 711 0016 0198     		ldr	r0, [sp, #4]
 712 0018 02B0     		add	sp, sp, #8
 713              	.LCFI11:
 714              		.cfi_def_cfa_offset 8
 715              		@ sp needed
 716 001a 10BD     		pop	{r4, pc}
 717              	.L40:
 718              		.align	2
 719              	.L39:
 720 001c 00000000 		.word	.LANCHOR3
 721              		.cfi_endproc
 722              	.LFE143:
 724              		.section	.text.uart_read,"ax",%progbits
 725              		.align	1
 726              		.global	uart_read
 727              		.syntax unified
 728              		.thumb
 729              		.thumb_func
 730              		.fpu fpv4-sp-d16
 732              	uart_read:
 733              	.LVL46:
 734              	.LFB144:
 247:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 735              		.loc 1 247 1 is_stmt 1 view -0
 736              		.cfi_startproc
 737              		@ args = 0, pretend = 0, frame = 0
 738              		@ frame_needed = 0, uses_anonymous_args = 0
 247:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 739              		.loc 1 247 1 is_stmt 0 view .LVU146
 740 0000 38B5     		push	{r3, r4, r5, lr}
 741              	.LCFI12:
 742              		.cfi_def_cfa_offset 16
 743              		.cfi_offset 3, -16
 744              		.cfi_offset 4, -12
 745              		.cfi_offset 5, -8
 746              		.cfi_offset 14, -4
 747 0002 1446     		mov	r4, r2
 248:Core/Src/main.c ****   return n;
 748              		.loc 1 248 3 is_stmt 1 view .LVU147
 749 0004 4FF0FF33 		mov	r3, #-1
 750 0008 92B2     		uxth	r2, r2
 751              	.LVL47:
 248:Core/Src/main.c ****   return n;
 752              		.loc 1 248 3 is_stmt 0 view .LVU148
 753 000a 034D     		ldr	r5, .L43
 754 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 755              	.LVL48:
ARM GAS  /tmp/cc2bV7eb.s 			page 24


 248:Core/Src/main.c ****   return n;
 756              		.loc 1 248 3 view .LVU149
 757 0010 FFF7FEFF 		bl	HAL_UART_Receive
 758              	.LVL49:
 249:Core/Src/main.c **** }
 759              		.loc 1 249 3 is_stmt 1 view .LVU150
 250:Core/Src/main.c **** 
 760              		.loc 1 250 1 is_stmt 0 view .LVU151
 761 0014 2046     		mov	r0, r4
 762 0016 38BD     		pop	{r3, r4, r5, pc}
 763              	.LVL50:
 764              	.L44:
 250:Core/Src/main.c **** 
 765              		.loc 1 250 1 view .LVU152
 766              		.align	2
 767              	.L43:
 768 0018 00000000 		.word	.LANCHOR3
 769              		.cfi_endproc
 770              	.LFE144:
 772              		.section	.text.uart_readline,"ax",%progbits
 773              		.align	1
 774              		.global	uart_readline
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 778              		.fpu fpv4-sp-d16
 780              	uart_readline:
 781              	.LVL51:
 782              	.LFB145:
 259:Core/Src/main.c ****   uint32_t read = 0;
 783              		.loc 1 259 54 is_stmt 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 8
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 259:Core/Src/main.c ****   uint32_t read = 0;
 787              		.loc 1 259 54 is_stmt 0 view .LVU154
 788 0000 70B5     		push	{r4, r5, r6, lr}
 789              	.LCFI13:
 790              		.cfi_def_cfa_offset 16
 791              		.cfi_offset 4, -16
 792              		.cfi_offset 5, -12
 793              		.cfi_offset 6, -8
 794              		.cfi_offset 14, -4
 795 0002 82B0     		sub	sp, sp, #8
 796              	.LCFI14:
 797              		.cfi_def_cfa_offset 24
 798 0004 0E46     		mov	r6, r1
 260:Core/Src/main.c ****   uint8_t c;
 799              		.loc 1 260 3 is_stmt 1 view .LVU155
 800              	.LVL52:
 261:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 801              		.loc 1 261 3 view .LVU156
 262:Core/Src/main.c **** 
 802              		.loc 1 262 3 view .LVU157
 262:Core/Src/main.c **** 
 803              		.loc 1 262 23 is_stmt 0 view .LVU158
 804 0006 104B     		ldr	r3, .L50
ARM GAS  /tmp/cc2bV7eb.s 			page 25


 805 0008 53F82050 		ldr	r5, [r3, r0, lsl #2]
 806              	.LVL53:
 260:Core/Src/main.c ****   uint8_t c;
 807              		.loc 1 260 12 view .LVU159
 808 000c 0024     		movs	r4, #0
 809 000e 05E0     		b	.L48
 810              	.LVL54:
 811              	.L46:
 274:Core/Src/main.c **** 
 812              		.loc 1 274 11 is_stmt 1 view .LVU160
 274:Core/Src/main.c **** 
 813              		.loc 1 274 15 is_stmt 0 view .LVU161
 814 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 274:Core/Src/main.c **** 
 815              		.loc 1 274 3 view .LVU162
 816 0014 0A2B     		cmp	r3, #10
 817 0016 12D0     		beq	.L47
 274:Core/Src/main.c **** 
 818              		.loc 1 274 24 discriminator 1 view .LVU163
 819 0018 0D2B     		cmp	r3, #13
 820 001a 10D0     		beq	.L47
 821              	.LVL55:
 822              	.L48:
 264:Core/Src/main.c ****   {
 823              		.loc 1 264 3 is_stmt 1 view .LVU164
 266:Core/Src/main.c **** 
 824              		.loc 1 266 5 view .LVU165
 825 001c 4FF0FF33 		mov	r3, #-1
 826 0020 0122     		movs	r2, #1
 827 0022 0DF10701 		add	r1, sp, #7
 828 0026 2846     		mov	r0, r5
 829 0028 FFF7FEFF 		bl	HAL_UART_Receive
 830              	.LVL56:
 268:Core/Src/main.c ****     {
 831              		.loc 1 268 5 view .LVU166
 268:Core/Src/main.c ****     {
 832              		.loc 1 268 12 is_stmt 0 view .LVU167
 833 002c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 268:Core/Src/main.c ****     {
 834              		.loc 1 268 8 view .LVU168
 835 0030 0D2B     		cmp	r3, #13
 836 0032 EDD0     		beq	.L46
 268:Core/Src/main.c ****     {
 837              		.loc 1 268 21 discriminator 1 view .LVU169
 838 0034 0A2B     		cmp	r3, #10
 839 0036 EBD0     		beq	.L46
 270:Core/Src/main.c ****       read++;
 840              		.loc 1 270 7 is_stmt 1 view .LVU170
 270:Core/Src/main.c ****       read++;
 841              		.loc 1 270 17 is_stmt 0 view .LVU171
 842 0038 3355     		strb	r3, [r6, r4]
 271:Core/Src/main.c ****     }
 843              		.loc 1 271 7 is_stmt 1 view .LVU172
 271:Core/Src/main.c ****     }
 844              		.loc 1 271 11 is_stmt 0 view .LVU173
 845 003a 0134     		adds	r4, r4, #1
 846              	.LVL57:
ARM GAS  /tmp/cc2bV7eb.s 			page 26


 271:Core/Src/main.c ****     }
 847              		.loc 1 271 11 view .LVU174
 848 003c E8E7     		b	.L46
 849              	.L47:
 276:Core/Src/main.c **** 
 850              		.loc 1 276 3 is_stmt 1 view .LVU175
 276:Core/Src/main.c **** 
 851              		.loc 1 276 13 is_stmt 0 view .LVU176
 852 003e 0023     		movs	r3, #0
 853 0040 3355     		strb	r3, [r6, r4]
 278:Core/Src/main.c **** }
 854              		.loc 1 278 3 is_stmt 1 view .LVU177
 279:Core/Src/main.c **** 
 855              		.loc 1 279 1 is_stmt 0 view .LVU178
 856 0042 2046     		mov	r0, r4
 857 0044 02B0     		add	sp, sp, #8
 858              	.LCFI15:
 859              		.cfi_def_cfa_offset 16
 860              		@ sp needed
 861 0046 70BD     		pop	{r4, r5, r6, pc}
 862              	.LVL58:
 863              	.L51:
 279:Core/Src/main.c **** 
 864              		.loc 1 279 1 view .LVU179
 865              		.align	2
 866              	.L50:
 867 0048 00000000 		.word	.LANCHOR3
 868              		.cfi_endproc
 869              	.LFE145:
 871              		.section	.text.uart_writeb,"ax",%progbits
 872              		.align	1
 873              		.global	uart_writeb
 874              		.syntax unified
 875              		.thumb
 876              		.thumb_func
 877              		.fpu fpv4-sp-d16
 879              	uart_writeb:
 880              	.LVL59:
 881              	.LFB146:
 287:Core/Src/main.c **** 
 882              		.loc 1 287 48 is_stmt 1 view -0
 883              		.cfi_startproc
 884              		@ args = 0, pretend = 0, frame = 8
 885              		@ frame_needed = 0, uses_anonymous_args = 0
 287:Core/Src/main.c **** 
 886              		.loc 1 287 48 is_stmt 0 view .LVU181
 887 0000 10B5     		push	{r4, lr}
 888              	.LCFI16:
 889              		.cfi_def_cfa_offset 8
 890              		.cfi_offset 4, -8
 891              		.cfi_offset 14, -4
 892 0002 82B0     		sub	sp, sp, #8
 893              	.LCFI17:
 894              		.cfi_def_cfa_offset 16
 895 0004 8DF80710 		strb	r1, [sp, #7]
 287:Core/Src/main.c **** 
 896              		.loc 1 287 50 is_stmt 1 view .LVU182
ARM GAS  /tmp/cc2bV7eb.s 			page 27


 897 0008 4FF0FF33 		mov	r3, #-1
 898 000c 0122     		movs	r2, #1
 899 000e 0DF10701 		add	r1, sp, #7
 900              	.LVL60:
 287:Core/Src/main.c **** 
 901              		.loc 1 287 50 is_stmt 0 view .LVU183
 902 0012 034C     		ldr	r4, .L54
 903 0014 54F82000 		ldr	r0, [r4, r0, lsl #2]
 904              	.LVL61:
 287:Core/Src/main.c **** 
 905              		.loc 1 287 50 view .LVU184
 906 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 907              	.LVL62:
 287:Core/Src/main.c **** 
 908              		.loc 1 287 111 view .LVU185
 909 001c 02B0     		add	sp, sp, #8
 910              	.LCFI18:
 911              		.cfi_def_cfa_offset 8
 912              		@ sp needed
 913 001e 10BD     		pop	{r4, pc}
 914              	.L55:
 915              		.align	2
 916              	.L54:
 917 0020 00000000 		.word	.LANCHOR3
 918              		.cfi_endproc
 919              	.LFE146:
 921              		.section	.text.uart_write,"ax",%progbits
 922              		.align	1
 923              		.global	uart_write
 924              		.syntax unified
 925              		.thumb
 926              		.thumb_func
 927              		.fpu fpv4-sp-d16
 929              	uart_write:
 930              	.LVL63:
 931              	.LFB147:
 298:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 932              		.loc 1 298 1 is_stmt 1 view -0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 298:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 936              		.loc 1 298 1 is_stmt 0 view .LVU187
 937 0000 38B5     		push	{r3, r4, r5, lr}
 938              	.LCFI19:
 939              		.cfi_def_cfa_offset 16
 940              		.cfi_offset 3, -16
 941              		.cfi_offset 4, -12
 942              		.cfi_offset 5, -8
 943              		.cfi_offset 14, -4
 944 0002 1446     		mov	r4, r2
 299:Core/Src/main.c ****   return len;
 945              		.loc 1 299 3 is_stmt 1 view .LVU188
 946 0004 4FF0FF33 		mov	r3, #-1
 947 0008 92B2     		uxth	r2, r2
 948              	.LVL64:
 299:Core/Src/main.c ****   return len;
ARM GAS  /tmp/cc2bV7eb.s 			page 28


 949              		.loc 1 299 3 is_stmt 0 view .LVU189
 950 000a 034D     		ldr	r5, .L58
 951 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 952              	.LVL65:
 299:Core/Src/main.c ****   return len;
 953              		.loc 1 299 3 view .LVU190
 954 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 955              	.LVL66:
 300:Core/Src/main.c **** }
 956              		.loc 1 300 3 is_stmt 1 view .LVU191
 301:Core/Src/main.c **** /* USER CODE END 0 */
 957              		.loc 1 301 1 is_stmt 0 view .LVU192
 958 0014 2046     		mov	r0, r4
 959 0016 38BD     		pop	{r3, r4, r5, pc}
 960              	.LVL67:
 961              	.L59:
 301:Core/Src/main.c **** /* USER CODE END 0 */
 962              		.loc 1 301 1 view .LVU193
 963              		.align	2
 964              	.L58:
 965 0018 00000000 		.word	.LANCHOR3
 966              		.cfi_endproc
 967              	.LFE147:
 969              		.section	.text.Error_Handler,"ax",%progbits
 970              		.align	1
 971              		.global	Error_Handler
 972              		.syntax unified
 973              		.thumb
 974              		.thumb_func
 975              		.fpu fpv4-sp-d16
 977              	Error_Handler:
 978              	.LFB152:
 459:Core/Src/main.c **** 
 460:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c **** /* USER CODE END 4 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c **** /**
 465:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 466:Core/Src/main.c ****   * @retval None
 467:Core/Src/main.c ****   */
 468:Core/Src/main.c **** void Error_Handler(void)
 469:Core/Src/main.c **** {
 979              		.loc 1 469 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ Volatile: function does not return.
 982              		@ args = 0, pretend = 0, frame = 0
 983              		@ frame_needed = 0, uses_anonymous_args = 0
 984              		@ link register save eliminated.
 470:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 471:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 472:Core/Src/main.c ****   __disable_irq();
 985              		.loc 1 472 3 view .LVU195
 986              	.LBB10:
 987              	.LBI10:
 988              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
ARM GAS  /tmp/cc2bV7eb.s 			page 29


   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
ARM GAS  /tmp/cc2bV7eb.s 			page 30


  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc2bV7eb.s 			page 31


 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc2bV7eb.s 			page 32


 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc2bV7eb.s 			page 33


 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc2bV7eb.s 			page 34


 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
ARM GAS  /tmp/cc2bV7eb.s 			page 35


 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
ARM GAS  /tmp/cc2bV7eb.s 			page 36


 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc2bV7eb.s 			page 37


 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
ARM GAS  /tmp/cc2bV7eb.s 			page 38


 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
ARM GAS  /tmp/cc2bV7eb.s 			page 39


 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/cc2bV7eb.s 			page 40


 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc2bV7eb.s 			page 41


 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  /tmp/cc2bV7eb.s 			page 42


 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc2bV7eb.s 			page 43


 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/cc2bV7eb.s 			page 44


 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc2bV7eb.s 			page 45


 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 989              		.loc 2 960 27 view .LVU196
 990              	.LBB11:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 991              		.loc 2 962 3 view .LVU197
 992              		.syntax unified
 993              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 994 0000 72B6     		cpsid i
 995              	@ 0 "" 2
 996              		.thumb
ARM GAS  /tmp/cc2bV7eb.s 			page 46


 997              		.syntax unified
 998              	.L61:
 999              	.LBE11:
 1000              	.LBE10:
 473:Core/Src/main.c ****   while (1)
 1001              		.loc 1 473 3 discriminator 1 view .LVU198
 474:Core/Src/main.c ****   {
 475:Core/Src/main.c ****   }
 1002              		.loc 1 475 3 discriminator 1 view .LVU199
 473:Core/Src/main.c ****   while (1)
 1003              		.loc 1 473 9 discriminator 1 view .LVU200
 1004 0002 FEE7     		b	.L61
 1005              		.cfi_endproc
 1006              	.LFE152:
 1008              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1009              		.align	1
 1010              		.syntax unified
 1011              		.thumb
 1012              		.thumb_func
 1013              		.fpu fpv4-sp-d16
 1015              	MX_USART2_UART_Init:
 1016              	.LFB150:
 394:Core/Src/main.c **** 
 1017              		.loc 1 394 1 view -0
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 0
 1020              		@ frame_needed = 0, uses_anonymous_args = 0
 1021 0000 08B5     		push	{r3, lr}
 1022              	.LCFI20:
 1023              		.cfi_def_cfa_offset 8
 1024              		.cfi_offset 3, -8
 1025              		.cfi_offset 14, -4
 403:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1026              		.loc 1 403 3 view .LVU202
 403:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1027              		.loc 1 403 19 is_stmt 0 view .LVU203
 1028 0002 0A48     		ldr	r0, .L66
 1029 0004 0A4B     		ldr	r3, .L66+4
 1030 0006 0360     		str	r3, [r0]
 404:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1031              		.loc 1 404 3 is_stmt 1 view .LVU204
 404:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1032              		.loc 1 404 24 is_stmt 0 view .LVU205
 1033 0008 4FF4E133 		mov	r3, #115200
 1034 000c 4360     		str	r3, [r0, #4]
 405:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1035              		.loc 1 405 3 is_stmt 1 view .LVU206
 405:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1036              		.loc 1 405 26 is_stmt 0 view .LVU207
 1037 000e 0023     		movs	r3, #0
 1038 0010 8360     		str	r3, [r0, #8]
 406:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1039              		.loc 1 406 3 is_stmt 1 view .LVU208
 406:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1040              		.loc 1 406 24 is_stmt 0 view .LVU209
 1041 0012 C360     		str	r3, [r0, #12]
 407:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /tmp/cc2bV7eb.s 			page 47


 1042              		.loc 1 407 3 is_stmt 1 view .LVU210
 407:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1043              		.loc 1 407 22 is_stmt 0 view .LVU211
 1044 0014 0361     		str	r3, [r0, #16]
 408:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1045              		.loc 1 408 3 is_stmt 1 view .LVU212
 408:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1046              		.loc 1 408 20 is_stmt 0 view .LVU213
 1047 0016 0C22     		movs	r2, #12
 1048 0018 4261     		str	r2, [r0, #20]
 409:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1049              		.loc 1 409 3 is_stmt 1 view .LVU214
 409:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1050              		.loc 1 409 25 is_stmt 0 view .LVU215
 1051 001a 8361     		str	r3, [r0, #24]
 410:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1052              		.loc 1 410 3 is_stmt 1 view .LVU216
 410:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1053              		.loc 1 410 28 is_stmt 0 view .LVU217
 1054 001c C361     		str	r3, [r0, #28]
 411:Core/Src/main.c ****   {
 1055              		.loc 1 411 3 is_stmt 1 view .LVU218
 411:Core/Src/main.c ****   {
 1056              		.loc 1 411 7 is_stmt 0 view .LVU219
 1057 001e FFF7FEFF 		bl	HAL_UART_Init
 1058              	.LVL68:
 411:Core/Src/main.c ****   {
 1059              		.loc 1 411 6 view .LVU220
 1060 0022 00B9     		cbnz	r0, .L65
 419:Core/Src/main.c **** 
 1061              		.loc 1 419 1 view .LVU221
 1062 0024 08BD     		pop	{r3, pc}
 1063              	.L65:
 413:Core/Src/main.c ****   }
 1064              		.loc 1 413 5 is_stmt 1 view .LVU222
 1065 0026 FFF7FEFF 		bl	Error_Handler
 1066              	.LVL69:
 1067              	.L67:
 1068 002a 00BF     		.align	2
 1069              	.L66:
 1070 002c 00000000 		.word	.LANCHOR4
 1071 0030 00440040 		.word	1073759232
 1072              		.cfi_endproc
 1073              	.LFE150:
 1075              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1076              		.align	1
 1077              		.syntax unified
 1078              		.thumb
 1079              		.thumb_func
 1080              		.fpu fpv4-sp-d16
 1082              	MX_USART1_UART_Init:
 1083              	.LFB149:
 361:Core/Src/main.c **** 
 1084              		.loc 1 361 1 view -0
 1085              		.cfi_startproc
 1086              		@ args = 0, pretend = 0, frame = 0
 1087              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc2bV7eb.s 			page 48


 1088 0000 08B5     		push	{r3, lr}
 1089              	.LCFI21:
 1090              		.cfi_def_cfa_offset 8
 1091              		.cfi_offset 3, -8
 1092              		.cfi_offset 14, -4
 370:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1093              		.loc 1 370 3 view .LVU224
 370:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1094              		.loc 1 370 19 is_stmt 0 view .LVU225
 1095 0002 0A48     		ldr	r0, .L72
 1096 0004 0A4B     		ldr	r3, .L72+4
 1097 0006 0360     		str	r3, [r0]
 371:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1098              		.loc 1 371 3 is_stmt 1 view .LVU226
 371:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1099              		.loc 1 371 24 is_stmt 0 view .LVU227
 1100 0008 4FF4E133 		mov	r3, #115200
 1101 000c 4360     		str	r3, [r0, #4]
 372:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1102              		.loc 1 372 3 is_stmt 1 view .LVU228
 372:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1103              		.loc 1 372 26 is_stmt 0 view .LVU229
 1104 000e 0023     		movs	r3, #0
 1105 0010 8360     		str	r3, [r0, #8]
 373:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1106              		.loc 1 373 3 is_stmt 1 view .LVU230
 373:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1107              		.loc 1 373 24 is_stmt 0 view .LVU231
 1108 0012 C360     		str	r3, [r0, #12]
 374:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1109              		.loc 1 374 3 is_stmt 1 view .LVU232
 374:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1110              		.loc 1 374 22 is_stmt 0 view .LVU233
 1111 0014 0361     		str	r3, [r0, #16]
 375:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1112              		.loc 1 375 3 is_stmt 1 view .LVU234
 375:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1113              		.loc 1 375 20 is_stmt 0 view .LVU235
 1114 0016 0C22     		movs	r2, #12
 1115 0018 4261     		str	r2, [r0, #20]
 376:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1116              		.loc 1 376 3 is_stmt 1 view .LVU236
 376:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1117              		.loc 1 376 25 is_stmt 0 view .LVU237
 1118 001a 8361     		str	r3, [r0, #24]
 377:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1119              		.loc 1 377 3 is_stmt 1 view .LVU238
 377:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1120              		.loc 1 377 28 is_stmt 0 view .LVU239
 1121 001c C361     		str	r3, [r0, #28]
 378:Core/Src/main.c ****   {
 1122              		.loc 1 378 3 is_stmt 1 view .LVU240
 378:Core/Src/main.c ****   {
 1123              		.loc 1 378 7 is_stmt 0 view .LVU241
 1124 001e FFF7FEFF 		bl	HAL_UART_Init
 1125              	.LVL70:
 378:Core/Src/main.c ****   {
ARM GAS  /tmp/cc2bV7eb.s 			page 49


 1126              		.loc 1 378 6 view .LVU242
 1127 0022 00B9     		cbnz	r0, .L71
 386:Core/Src/main.c **** 
 1128              		.loc 1 386 1 view .LVU243
 1129 0024 08BD     		pop	{r3, pc}
 1130              	.L71:
 380:Core/Src/main.c ****   }
 1131              		.loc 1 380 5 is_stmt 1 view .LVU244
 1132 0026 FFF7FEFF 		bl	Error_Handler
 1133              	.LVL71:
 1134              	.L73:
 1135 002a 00BF     		.align	2
 1136              	.L72:
 1137 002c 00000000 		.word	.LANCHOR5
 1138 0030 00100140 		.word	1073811456
 1139              		.cfi_endproc
 1140              	.LFE149:
 1142              		.section	.text.uart_init,"ax",%progbits
 1143              		.align	1
 1144              		.global	uart_init
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
 1150              	uart_init:
 1151              	.LVL72:
 1152              	.LFB141:
 204:Core/Src/main.c ****   switch(uart)
 1153              		.loc 1 204 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 204:Core/Src/main.c ****   switch(uart)
 1157              		.loc 1 204 1 is_stmt 0 view .LVU246
 1158 0000 08B5     		push	{r3, lr}
 1159              	.LCFI22:
 1160              		.cfi_def_cfa_offset 8
 1161              		.cfi_offset 3, -8
 1162              		.cfi_offset 14, -4
 205:Core/Src/main.c ****   {
 1163              		.loc 1 205 3 is_stmt 1 view .LVU247
 1164 0002 10B1     		cbz	r0, .L75
 1165 0004 0128     		cmp	r0, #1
 1166 0006 03D0     		beq	.L76
 1167              	.LVL73:
 1168              	.L74:
 214:Core/Src/main.c **** 
 1169              		.loc 1 214 1 is_stmt 0 view .LVU248
 1170 0008 08BD     		pop	{r3, pc}
 1171              	.LVL74:
 1172              	.L75:
 208:Core/Src/main.c ****     break;
 1173              		.loc 1 208 5 is_stmt 1 view .LVU249
 1174 000a FFF7FEFF 		bl	MX_USART2_UART_Init
 1175              	.LVL75:
 209:Core/Src/main.c ****   case BOARD_UART:
 1176              		.loc 1 209 5 view .LVU250
ARM GAS  /tmp/cc2bV7eb.s 			page 50


 1177 000e FBE7     		b	.L74
 1178              	.LVL76:
 1179              	.L76:
 211:Core/Src/main.c ****     break;
 1180              		.loc 1 211 5 view .LVU251
 1181 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 1182              	.LVL77:
 212:Core/Src/main.c ****   }
 1183              		.loc 1 212 5 view .LVU252
 214:Core/Src/main.c **** 
 1184              		.loc 1 214 1 is_stmt 0 view .LVU253
 1185 0014 F8E7     		b	.L74
 1186              		.cfi_endproc
 1187              	.LFE141:
 1189              		.section	.text.SystemClock_Config,"ax",%progbits
 1190              		.align	1
 1191              		.global	SystemClock_Config
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1195              		.fpu fpv4-sp-d16
 1197              	SystemClock_Config:
 1198              	.LFB148:
 314:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1199              		.loc 1 314 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 80
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203 0000 00B5     		push	{lr}
 1204              	.LCFI23:
 1205              		.cfi_def_cfa_offset 4
 1206              		.cfi_offset 14, -4
 1207 0002 95B0     		sub	sp, sp, #84
 1208              	.LCFI24:
 1209              		.cfi_def_cfa_offset 88
 315:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1210              		.loc 1 315 3 view .LVU255
 315:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1211              		.loc 1 315 22 is_stmt 0 view .LVU256
 1212 0004 3022     		movs	r2, #48
 1213 0006 0021     		movs	r1, #0
 1214 0008 08A8     		add	r0, sp, #32
 1215 000a FFF7FEFF 		bl	memset
 1216              	.LVL78:
 316:Core/Src/main.c **** 
 1217              		.loc 1 316 3 is_stmt 1 view .LVU257
 316:Core/Src/main.c **** 
 1218              		.loc 1 316 22 is_stmt 0 view .LVU258
 1219 000e 0023     		movs	r3, #0
 1220 0010 0393     		str	r3, [sp, #12]
 1221 0012 0493     		str	r3, [sp, #16]
 1222 0014 0593     		str	r3, [sp, #20]
 1223 0016 0693     		str	r3, [sp, #24]
 1224 0018 0793     		str	r3, [sp, #28]
 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1225              		.loc 1 320 3 is_stmt 1 view .LVU259
 1226              	.LBB12:
ARM GAS  /tmp/cc2bV7eb.s 			page 51


 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1227              		.loc 1 320 3 view .LVU260
 1228 001a 0193     		str	r3, [sp, #4]
 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1229              		.loc 1 320 3 view .LVU261
 1230 001c 1E4A     		ldr	r2, .L85
 1231 001e 116C     		ldr	r1, [r2, #64]
 1232 0020 41F08051 		orr	r1, r1, #268435456
 1233 0024 1164     		str	r1, [r2, #64]
 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1234              		.loc 1 320 3 view .LVU262
 1235 0026 126C     		ldr	r2, [r2, #64]
 1236 0028 02F08052 		and	r2, r2, #268435456
 1237 002c 0192     		str	r2, [sp, #4]
 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1238              		.loc 1 320 3 view .LVU263
 1239 002e 019A     		ldr	r2, [sp, #4]
 1240              	.LBE12:
 320:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1241              		.loc 1 320 3 view .LVU264
 321:Core/Src/main.c **** 
 1242              		.loc 1 321 3 view .LVU265
 1243              	.LBB13:
 321:Core/Src/main.c **** 
 1244              		.loc 1 321 3 view .LVU266
 1245 0030 0293     		str	r3, [sp, #8]
 321:Core/Src/main.c **** 
 1246              		.loc 1 321 3 view .LVU267
 1247 0032 1A4A     		ldr	r2, .L85+4
 1248 0034 1168     		ldr	r1, [r2]
 1249 0036 41F44041 		orr	r1, r1, #49152
 1250 003a 1160     		str	r1, [r2]
 321:Core/Src/main.c **** 
 1251              		.loc 1 321 3 view .LVU268
 1252 003c 1268     		ldr	r2, [r2]
 1253 003e 02F44042 		and	r2, r2, #49152
 1254 0042 0292     		str	r2, [sp, #8]
 321:Core/Src/main.c **** 
 1255              		.loc 1 321 3 view .LVU269
 1256 0044 029A     		ldr	r2, [sp, #8]
 1257              	.LBE13:
 321:Core/Src/main.c **** 
 1258              		.loc 1 321 3 view .LVU270
 326:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1259              		.loc 1 326 3 view .LVU271
 326:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1260              		.loc 1 326 36 is_stmt 0 view .LVU272
 1261 0046 0221     		movs	r1, #2
 1262 0048 0891     		str	r1, [sp, #32]
 327:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1263              		.loc 1 327 3 is_stmt 1 view .LVU273
 327:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1264              		.loc 1 327 30 is_stmt 0 view .LVU274
 1265 004a 0122     		movs	r2, #1
 1266 004c 0B92     		str	r2, [sp, #44]
 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1267              		.loc 1 328 3 is_stmt 1 view .LVU275
ARM GAS  /tmp/cc2bV7eb.s 			page 52


 328:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1268              		.loc 1 328 41 is_stmt 0 view .LVU276
 1269 004e 1022     		movs	r2, #16
 1270 0050 0C92     		str	r2, [sp, #48]
 329:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1271              		.loc 1 329 3 is_stmt 1 view .LVU277
 329:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1272              		.loc 1 329 34 is_stmt 0 view .LVU278
 1273 0052 0E91     		str	r1, [sp, #56]
 330:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1274              		.loc 1 330 3 is_stmt 1 view .LVU279
 330:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1275              		.loc 1 330 35 is_stmt 0 view .LVU280
 1276 0054 0F93     		str	r3, [sp, #60]
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1277              		.loc 1 331 3 is_stmt 1 view .LVU281
 331:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1278              		.loc 1 331 30 is_stmt 0 view .LVU282
 1279 0056 1092     		str	r2, [sp, #64]
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1280              		.loc 1 332 3 is_stmt 1 view .LVU283
 332:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1281              		.loc 1 332 30 is_stmt 0 view .LVU284
 1282 0058 4FF4A873 		mov	r3, #336
 1283 005c 1193     		str	r3, [sp, #68]
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1284              		.loc 1 333 3 is_stmt 1 view .LVU285
 333:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1285              		.loc 1 333 30 is_stmt 0 view .LVU286
 1286 005e 0423     		movs	r3, #4
 1287 0060 1293     		str	r3, [sp, #72]
 334:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1288              		.loc 1 334 3 is_stmt 1 view .LVU287
 334:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1289              		.loc 1 334 30 is_stmt 0 view .LVU288
 1290 0062 1393     		str	r3, [sp, #76]
 335:Core/Src/main.c ****   {
 1291              		.loc 1 335 3 is_stmt 1 view .LVU289
 335:Core/Src/main.c ****   {
 1292              		.loc 1 335 7 is_stmt 0 view .LVU290
 1293 0064 08A8     		add	r0, sp, #32
 1294 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1295              	.LVL79:
 335:Core/Src/main.c ****   {
 1296              		.loc 1 335 6 view .LVU291
 1297 006a 80B9     		cbnz	r0, .L83
 342:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1298              		.loc 1 342 3 is_stmt 1 view .LVU292
 342:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1299              		.loc 1 342 31 is_stmt 0 view .LVU293
 1300 006c 0F23     		movs	r3, #15
 1301 006e 0393     		str	r3, [sp, #12]
 344:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1302              		.loc 1 344 3 is_stmt 1 view .LVU294
 344:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1303              		.loc 1 344 34 is_stmt 0 view .LVU295
 1304 0070 0221     		movs	r1, #2
ARM GAS  /tmp/cc2bV7eb.s 			page 53


 1305 0072 0491     		str	r1, [sp, #16]
 345:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1306              		.loc 1 345 3 is_stmt 1 view .LVU296
 345:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1307              		.loc 1 345 35 is_stmt 0 view .LVU297
 1308 0074 0023     		movs	r3, #0
 1309 0076 0593     		str	r3, [sp, #20]
 346:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1310              		.loc 1 346 3 is_stmt 1 view .LVU298
 346:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1311              		.loc 1 346 36 is_stmt 0 view .LVU299
 1312 0078 4FF48052 		mov	r2, #4096
 1313 007c 0692     		str	r2, [sp, #24]
 347:Core/Src/main.c **** 
 1314              		.loc 1 347 3 is_stmt 1 view .LVU300
 347:Core/Src/main.c **** 
 1315              		.loc 1 347 36 is_stmt 0 view .LVU301
 1316 007e 0793     		str	r3, [sp, #28]
 349:Core/Src/main.c ****   {
 1317              		.loc 1 349 3 is_stmt 1 view .LVU302
 349:Core/Src/main.c ****   {
 1318              		.loc 1 349 7 is_stmt 0 view .LVU303
 1319 0080 03A8     		add	r0, sp, #12
 1320 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1321              	.LVL80:
 349:Core/Src/main.c ****   {
 1322              		.loc 1 349 6 view .LVU304
 1323 0086 20B9     		cbnz	r0, .L84
 353:Core/Src/main.c **** 
 1324              		.loc 1 353 1 view .LVU305
 1325 0088 15B0     		add	sp, sp, #84
 1326              	.LCFI25:
 1327              		.cfi_remember_state
 1328              		.cfi_def_cfa_offset 4
 1329              		@ sp needed
 1330 008a 5DF804FB 		ldr	pc, [sp], #4
 1331              	.L83:
 1332              	.LCFI26:
 1333              		.cfi_restore_state
 337:Core/Src/main.c ****   }
 1334              		.loc 1 337 5 is_stmt 1 view .LVU306
 1335 008e FFF7FEFF 		bl	Error_Handler
 1336              	.LVL81:
 1337              	.L84:
 351:Core/Src/main.c ****   }
 1338              		.loc 1 351 5 view .LVU307
 1339 0092 FFF7FEFF 		bl	Error_Handler
 1340              	.LVL82:
 1341              	.L86:
 1342 0096 00BF     		.align	2
 1343              	.L85:
 1344 0098 00380240 		.word	1073887232
 1345 009c 00700040 		.word	1073770496
 1346              		.cfi_endproc
 1347              	.LFE148:
 1349              		.section	.text.initHardware,"ax",%progbits
 1350              		.align	1
ARM GAS  /tmp/cc2bV7eb.s 			page 54


 1351              		.syntax unified
 1352              		.thumb
 1353              		.thumb_func
 1354              		.fpu fpv4-sp-d16
 1356              	initHardware:
 1357              	.LVL83:
 1358              	.LFB134:
 105:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1359              		.loc 1 105 1 view -0
 1360              		.cfi_startproc
 1361              		@ args = 0, pretend = 0, frame = 0
 1362              		@ frame_needed = 0, uses_anonymous_args = 0
 105:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1363              		.loc 1 105 1 is_stmt 0 view .LVU309
 1364 0000 08B5     		push	{r3, lr}
 1365              	.LCFI27:
 1366              		.cfi_def_cfa_offset 8
 1367              		.cfi_offset 3, -8
 1368              		.cfi_offset 14, -4
 107:Core/Src/main.c **** 
 1369              		.loc 1 107 3 is_stmt 1 view .LVU310
 1370 0002 FFF7FEFF 		bl	HAL_Init
 1371              	.LVL84:
 110:Core/Src/main.c **** 
 1372              		.loc 1 110 3 view .LVU311
 1373 0006 FFF7FEFF 		bl	SystemClock_Config
 1374              	.LVL85:
 113:Core/Src/main.c ****   
 1375              		.loc 1 113 3 view .LVU312
 1376 000a FFF7FEFF 		bl	MX_GPIO_Init
 1377              	.LVL86:
 116:Core/Src/main.c ****   //uart_init();
 1378              		.loc 1 116 3 view .LVU313
 1379 000e 0120     		movs	r0, #1
 1380 0010 FFF7FEFF 		bl	uart_init
 1381              	.LVL87:
 118:Core/Src/main.c **** 
 1382              		.loc 1 118 3 view .LVU314
 1383 0014 0020     		movs	r0, #0
 1384 0016 FFF7FEFF 		bl	uart_init
 1385              	.LVL88:
 120:Core/Src/main.c **** }
 1386              		.loc 1 120 3 view .LVU315
 1387 001a 0020     		movs	r0, #0
 1388 001c FFF7FEFF 		bl	setLED
 1389              	.LVL89:
 121:Core/Src/main.c **** 
 1390              		.loc 1 121 1 is_stmt 0 view .LVU316
 1391 0020 08BD     		pop	{r3, pc}
 1392              		.cfi_endproc
 1393              	.LFE134:
 1395              		.section	.text.initHardware_car,"ax",%progbits
 1396              		.align	1
 1397              		.global	initHardware_car
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
ARM GAS  /tmp/cc2bV7eb.s 			page 55


 1401              		.fpu fpv4-sp-d16
 1403              	initHardware_car:
 1404              	.LVL90:
 1405              	.LFB135:
 124:Core/Src/main.c ****   initHardware(argc, argv);
 1406              		.loc 1 124 1 is_stmt 1 view -0
 1407              		.cfi_startproc
 1408              		@ args = 0, pretend = 0, frame = 0
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/main.c ****   initHardware(argc, argv);
 1410              		.loc 1 124 1 is_stmt 0 view .LVU318
 1411 0000 08B5     		push	{r3, lr}
 1412              	.LCFI28:
 1413              		.cfi_def_cfa_offset 8
 1414              		.cfi_offset 3, -8
 1415              		.cfi_offset 14, -4
 125:Core/Src/main.c **** }
 1416              		.loc 1 125 3 is_stmt 1 view .LVU319
 1417 0002 FFF7FEFF 		bl	initHardware
 1418              	.LVL91:
 126:Core/Src/main.c **** 
 1419              		.loc 1 126 1 is_stmt 0 view .LVU320
 1420 0006 08BD     		pop	{r3, pc}
 1421              		.cfi_endproc
 1422              	.LFE135:
 1424              		.section	.text.initHardware_fob,"ax",%progbits
 1425              		.align	1
 1426              		.global	initHardware_fob
 1427              		.syntax unified
 1428              		.thumb
 1429              		.thumb_func
 1430              		.fpu fpv4-sp-d16
 1432              	initHardware_fob:
 1433              	.LVL92:
 1434              	.LFB136:
 129:Core/Src/main.c ****   initHardware(argc, argv);
 1435              		.loc 1 129 1 is_stmt 1 view -0
 1436              		.cfi_startproc
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 129:Core/Src/main.c ****   initHardware(argc, argv);
 1439              		.loc 1 129 1 is_stmt 0 view .LVU322
 1440 0000 08B5     		push	{r3, lr}
 1441              	.LCFI29:
 1442              		.cfi_def_cfa_offset 8
 1443              		.cfi_offset 3, -8
 1444              		.cfi_offset 14, -4
 130:Core/Src/main.c **** }
 1445              		.loc 1 130 3 is_stmt 1 view .LVU323
 1446 0002 FFF7FEFF 		bl	initHardware
 1447              	.LVL93:
 131:Core/Src/main.c **** 
 1448              		.loc 1 131 1 is_stmt 0 view .LVU324
 1449 0006 08BD     		pop	{r3, pc}
 1450              		.cfi_endproc
 1451              	.LFE136:
 1453              		.global	feature3_flag
ARM GAS  /tmp/cc2bV7eb.s 			page 56


 1454              		.global	feature2_flag
 1455              		.global	feature1_flag
 1456              		.global	unlock_flag
 1457              		.global	huart2
 1458              		.global	huart1
 1459              		.section	.rodata
 1460              		.align	2
 1461              		.set	.LANCHOR0,. + 0
 1462              	.LC1:
 1463 0000 64656661 		.ascii	"default_unlock\000"
 1463      756C745F 
 1463      756E6C6F 
 1463      636B00
 1464 000f 00000000 		.space	49
 1464      00000000 
 1464      00000000 
 1464      00000000 
 1464      00000000 
 1465              	.LC3:
 1466 0040 64656661 		.ascii	"default_feature1\000"
 1466      756C745F 
 1466      66656174 
 1466      75726531 
 1466      00
 1467 0051 00000000 		.space	47
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1467      00000000 
 1468              	.LC5:
 1469 0080 64656661 		.ascii	"default_feature2\000"
 1469      756C745F 
 1469      66656174 
 1469      75726532 
 1469      00
 1470 0091 00000000 		.space	47
 1470      00000000 
 1470      00000000 
 1470      00000000 
 1470      00000000 
 1471              	.LC7:
 1472 00c0 64656661 		.ascii	"default_feature3\000"
 1472      756C745F 
 1472      66656174 
 1472      75726533 
 1472      00
 1473 00d1 00000000 		.space	47
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1473      00000000 
 1474              		.section	.bss.history.1,"aw",%nobits
 1475              		.align	2
 1476              		.set	.LANCHOR1,. + 0
 1479              	history.1:
 1480 0000 00000000 		.space	4
 1481              		.section	.bss.huart1,"aw",%nobits
ARM GAS  /tmp/cc2bV7eb.s 			page 57


 1482              		.align	2
 1483              		.set	.LANCHOR5,. + 0
 1486              	huart1:
 1487 0000 00000000 		.space	72
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1487      00000000 
 1488              		.section	.bss.huart2,"aw",%nobits
 1489              		.align	2
 1490              		.set	.LANCHOR4,. + 0
 1493              	huart2:
 1494 0000 00000000 		.space	72
 1494      00000000 
 1494      00000000 
 1494      00000000 
 1494      00000000 
 1495              		.section	.bss.latched.0,"aw",%nobits
 1496              		.set	.LANCHOR2,. + 0
 1499              	latched.0:
 1500 0000 00       		.space	1
 1501              		.section	.flags,"a"
 1502              		.align	2
 1505              	feature3_flag:
 1506 0000 64656661 		.ascii	"default_feature3\000"
 1506      756C745F 
 1506      66656174 
 1506      75726533 
 1506      00
 1507 0011 00000000 		.space	47
 1507      00000000 
 1507      00000000 
 1507      00000000 
 1507      00000000 
 1510              	feature2_flag:
 1511 0040 64656661 		.ascii	"default_feature2\000"
 1511      756C745F 
 1511      66656174 
 1511      75726532 
 1511      00
 1512 0051 00000000 		.space	47
 1512      00000000 
 1512      00000000 
 1512      00000000 
 1512      00000000 
 1515              	feature1_flag:
 1516 0080 64656661 		.ascii	"default_feature1\000"
 1516      756C745F 
 1516      66656174 
 1516      75726531 
 1516      00
 1517 0091 00000000 		.space	47
 1517      00000000 
 1517      00000000 
 1517      00000000 
 1517      00000000 
 1520              	unlock_flag:
ARM GAS  /tmp/cc2bV7eb.s 			page 58


 1521 00c0 64656661 		.ascii	"default_unlock\000"
 1521      756C745F 
 1521      756E6C6F 
 1521      636B00
 1522 00cf 00000000 		.space	49
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1522      00000000 
 1523              		.section	.rodata.uart_base,"a"
 1524              		.align	2
 1525              		.set	.LANCHOR3,. + 0
 1528              	uart_base:
 1529 0000 00000000 		.word	huart2
 1530 0004 00000000 		.word	huart1
 1531              		.text
 1532              	.Letext0:
 1533              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1534              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1535              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1536              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1537              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1538              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1539              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1540              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1541              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1542              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 1543              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1544              		.file 14 "../../application/inc/uart.h"
 1545              		.file 15 "../../application/inc/dataFormats.h"
 1546              		.file 16 "../../application/inc/platform.h"
 1547              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 1548              		.file 18 "/usr/include/newlib/string.h"
 1549              		.file 19 "<built-in>"
 1550              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc2bV7eb.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc2bV7eb.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc2bV7eb.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc2bV7eb.s:165    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/cc2bV7eb.s:172    .rodata.readVar.str1.4:0000000000000000 $d
     /tmp/cc2bV7eb.s:188    .text.readVar:0000000000000000 $t
     /tmp/cc2bV7eb.s:195    .text.readVar:0000000000000000 readVar
     /tmp/cc2bV7eb.s:365    .text.readVar:00000000000000dc $d
     /tmp/cc2bV7eb.s:379    .text.saveFobState:0000000000000000 $t
     /tmp/cc2bV7eb.s:386    .text.saveFobState:0000000000000000 saveFobState
     /tmp/cc2bV7eb.s:513    .text.saveFobState:00000000000000a8 $d
     /tmp/cc2bV7eb.s:518    .text.setLED:0000000000000000 $t
     /tmp/cc2bV7eb.s:525    .text.setLED:0000000000000000 setLED
     /tmp/cc2bV7eb.s:554    .text.setLED:0000000000000014 $d
     /tmp/cc2bV7eb.s:559    .text.buttonPressed:0000000000000000 $t
     /tmp/cc2bV7eb.s:566    .text.buttonPressed:0000000000000000 buttonPressed
     /tmp/cc2bV7eb.s:635    .text.buttonPressed:0000000000000040 $d
     /tmp/cc2bV7eb.s:642    .text.uart_avail:0000000000000000 $t
     /tmp/cc2bV7eb.s:649    .text.uart_avail:0000000000000000 uart_avail
     /tmp/cc2bV7eb.s:670    .text.uart_avail:0000000000000010 $d
     /tmp/cc2bV7eb.s:675    .text.uart_readb:0000000000000000 $t
     /tmp/cc2bV7eb.s:682    .text.uart_readb:0000000000000000 uart_readb
     /tmp/cc2bV7eb.s:720    .text.uart_readb:000000000000001c $d
     /tmp/cc2bV7eb.s:725    .text.uart_read:0000000000000000 $t
     /tmp/cc2bV7eb.s:732    .text.uart_read:0000000000000000 uart_read
     /tmp/cc2bV7eb.s:768    .text.uart_read:0000000000000018 $d
     /tmp/cc2bV7eb.s:773    .text.uart_readline:0000000000000000 $t
     /tmp/cc2bV7eb.s:780    .text.uart_readline:0000000000000000 uart_readline
     /tmp/cc2bV7eb.s:867    .text.uart_readline:0000000000000048 $d
     /tmp/cc2bV7eb.s:872    .text.uart_writeb:0000000000000000 $t
     /tmp/cc2bV7eb.s:879    .text.uart_writeb:0000000000000000 uart_writeb
     /tmp/cc2bV7eb.s:917    .text.uart_writeb:0000000000000020 $d
     /tmp/cc2bV7eb.s:922    .text.uart_write:0000000000000000 $t
     /tmp/cc2bV7eb.s:929    .text.uart_write:0000000000000000 uart_write
     /tmp/cc2bV7eb.s:965    .text.uart_write:0000000000000018 $d
     /tmp/cc2bV7eb.s:970    .text.Error_Handler:0000000000000000 $t
     /tmp/cc2bV7eb.s:977    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc2bV7eb.s:1009   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cc2bV7eb.s:1015   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cc2bV7eb.s:1070   .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/cc2bV7eb.s:1076   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/cc2bV7eb.s:1082   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/cc2bV7eb.s:1137   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/cc2bV7eb.s:1143   .text.uart_init:0000000000000000 $t
     /tmp/cc2bV7eb.s:1150   .text.uart_init:0000000000000000 uart_init
     /tmp/cc2bV7eb.s:1190   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc2bV7eb.s:1197   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc2bV7eb.s:1344   .text.SystemClock_Config:0000000000000098 $d
     /tmp/cc2bV7eb.s:1350   .text.initHardware:0000000000000000 $t
     /tmp/cc2bV7eb.s:1356   .text.initHardware:0000000000000000 initHardware
     /tmp/cc2bV7eb.s:1396   .text.initHardware_car:0000000000000000 $t
     /tmp/cc2bV7eb.s:1403   .text.initHardware_car:0000000000000000 initHardware_car
     /tmp/cc2bV7eb.s:1425   .text.initHardware_fob:0000000000000000 $t
     /tmp/cc2bV7eb.s:1432   .text.initHardware_fob:0000000000000000 initHardware_fob
     /tmp/cc2bV7eb.s:1505   .flags:0000000000000000 feature3_flag
     /tmp/cc2bV7eb.s:1510   .flags:0000000000000040 feature2_flag
ARM GAS  /tmp/cc2bV7eb.s 			page 60


     /tmp/cc2bV7eb.s:1515   .flags:0000000000000080 feature1_flag
     /tmp/cc2bV7eb.s:1520   .flags:00000000000000c0 unlock_flag
     /tmp/cc2bV7eb.s:1493   .bss.huart2:0000000000000000 huart2
     /tmp/cc2bV7eb.s:1486   .bss.huart1:0000000000000000 huart1
     /tmp/cc2bV7eb.s:1460   .rodata:0000000000000000 $d
     /tmp/cc2bV7eb.s:1475   .bss.history.1:0000000000000000 $d
     /tmp/cc2bV7eb.s:1479   .bss.history.1:0000000000000000 history.1
     /tmp/cc2bV7eb.s:1482   .bss.huart1:0000000000000000 $d
     /tmp/cc2bV7eb.s:1489   .bss.huart2:0000000000000000 $d
     /tmp/cc2bV7eb.s:1499   .bss.latched.0:0000000000000000 latched.0
     /tmp/cc2bV7eb.s:1500   .bss.latched.0:0000000000000000 $d
     /tmp/cc2bV7eb.s:1502   .flags:0000000000000000 $d
     /tmp/cc2bV7eb.s:1524   .rodata.uart_base:0000000000000000 $d
     /tmp/cc2bV7eb.s:1528   .rodata.uart_base:0000000000000000 uart_base

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
strcmp
memset
memcpy
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Program
HAL_FLASH_Lock
HAL_GPIO_ReadPin
HAL_UART_Receive
HAL_UART_Transmit
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
