m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/nineOdd_tb
veightIsToUsingTwo_tb
Z0 !s110 1603175530
!i10b 1
!s100 n7j@J>74bkiUVOM^RIzYS3
IE@XjFb=3aY0Q0e6PbBLf62
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb
w1603175495
8/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/eightIsToUsingTwo_tb.v
F/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/eightIsToUsingTwo_tb.v
L0 4
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1603175530.000000
!s107 /home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/eightIsToUsingTwo_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/eightIsToUsingTwo_tb.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
neight@is@to@using@two_tb
vmux2X1
R0
!i10b 1
!s100 kSUdS@l_7HQPRcPPn^Xf12
IC20o66URibE_0mW6R2f090
R1
R2
w1603175446
8/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux2X1.v
F/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux2X1.v
L0 4
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux2X1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux2X1.v|
!i113 1
R5
R6
nmux2@x1
vmux8X1Using2X1
R0
!i10b 1
!s100 Yb;dEMG8dD@hdc3mMVZo61
IiW^:7SU5PiCB04]<K5cQ[3
R1
R2
w1603175470
8/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux8X1Using2X1.v
F/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux8X1Using2X1.v
L0 4
R3
r1
!s85 0
31
R4
!s107 /home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux8X1Using2X1.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/eightIsToUsingTwo_tb/mux8X1Using2X1.v|
!i113 1
R5
R6
nmux8@x1@using2@x1
