

================================================================
== Synthesis Summary Report of 'two_full_adders_cascaded'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 06:59:20 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        two_full_adders_cascaded
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |           Modules          | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |   |          |     |
    |           & Loops          | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF|    LUT   | URAM|
    +----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+
    |+ two_full_adders_cascaded  |     -|  7.00|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|  14 (~0%)|    -|
    +----------------------------+------+------+---------+--------+----------+---------+------+----------+------+----+---+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| cout  | ap_vld  | out       | 1        |
| sum_i | ap_ovld | in        | 4        |
| sum_o | ap_ovld | out       | 4        |
| x     | ap_none | in        | 4        |
| y     | ap_none | in        | 4        |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-----------------+
| Argument | Direction | Datatype        |
+----------+-----------+-----------------+
| x        | in        | array<bool, 4>& |
| y        | in        | array<bool, 4>& |
| cout     | out       | bool&           |
| sum      | inout     | array<bool, 4>& |
+----------+-----------+-----------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| x        | x            | port    |
| y        | y            | port    |
| cout     | cout         | port    |
| cout     | cout_ap_vld  | port    |
| sum      | sum_i        | port    |
| sum      | sum_o        | port    |
| sum      | sum_o_ap_vld | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

