#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Feb 24 21:44:26 2024
# Process ID: 133468
# Current directory: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5
# Command line: vivado.exe -log Proyecto_TADSE_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Proyecto_TADSE_wrapper.tcl -notrace
# Log file: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper.vdi
# Journal file: D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5\vivado.jou
#-----------------------------------------------------------
source Proyecto_TADSE_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_Circuito_para_pruebas_0_0/Proyecto_TADSE_Circuito_para_pruebas_0_0.dcp' for cell 'Proyecto_TADSE_i/Circuito_para_pruebas_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp' for cell 'Proyecto_TADSE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp' for cell 'Proyecto_TADSE_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp' for cell 'Proyecto_TADSE_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xlconcat_0_0/Proyecto_TADSE_xlconcat_0_0.dcp' for cell 'Proyecto_TADSE_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp' for cell 'Proyecto_TADSE_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.xdc] for cell 'Proyecto_TADSE_i/processing_system7_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/xadc_wiz_0/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0_board.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1089.063 ; gain = 510.000
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.xdc] for cell 'Proyecto_TADSE_i/clk_wiz_0/inst'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1_board.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.xdc] for cell 'Proyecto_TADSE_i/rst_ps7_0_50M/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_processing_system7_0_0/Proyecto_TADSE_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xadc_wiz_0_0/Proyecto_TADSE_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_clk_wiz_0_0/Proyecto_TADSE_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_rst_ps7_0_50M_1/Proyecto_TADSE_rst_ps7_0_50M_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_xbar_1/Proyecto_TADSE_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/metastability-tool/embedded_hard/hard_v2/project_1.srcs/sources_1/bd/Proyecto_TADSE/ip/Proyecto_TADSE_auto_pc_0/Proyecto_TADSE_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1091.348 ; gain = 820.637
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1091.348 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 274a1ed25

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1058b04eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1095.426 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 52 cells.
Phase 2 Constant propagation | Checksum: 2d3c7df27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1095.426 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 189 unconnected nets.
INFO: [Opt 31-11] Eliminated 176 unconnected cells.
Phase 3 Sweep | Checksum: 222a66900

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.426 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1e6113665

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.426 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1095.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1e6113665

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1095.426 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e6113665

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1095.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1095.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1095.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1095.426 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1039aa2fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.301 ; gain = 26.875
Phase 1 Placer Initialization | Checksum: c1fa1c10

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e6de998f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6de998f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad4b5bac

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b7453596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b7453596

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 17b28ce8e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ea3afb83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1998ce52f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.301 ; gain = 26.875
Phase 3 Detail Placement | Checksum: 22b70f538

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1122.301 ; gain = 26.875

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.674. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 143fefc02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1125.156 ; gain = 29.730
Phase 4.1 Post Commit Optimization | Checksum: 143fefc02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1125.156 ; gain = 29.730

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 143fefc02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.156 ; gain = 29.730

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 143fefc02

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.156 ; gain = 29.730

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bef231a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.156 ; gain = 29.730
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bef231a4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.156 ; gain = 29.730
Ending Placer Task | Checksum: a0da8c76

Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1125.156 ; gain = 29.730
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1125.156 ; gain = 29.730
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1125.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1125.527 ; gain = 0.371
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1125.527 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1125.527 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6743b972 ConstDB: 0 ShapeSum: 3996d304 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 164c96500

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.227 ; gain = 137.164

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 164c96500

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.227 ; gain = 137.164

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 164c96500

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.227 ; gain = 137.164

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 164c96500

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.227 ; gain = 137.164
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 161c4cc1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1270.094 ; gain = 144.031
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.509 | TNS=-13.561| WHS=-2.259 | THS=-69.372|

Phase 2 Router Initialization | Checksum: 1b023707b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1270.094 ; gain = 144.031

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20f9707ce

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 1303.691 ; gain = 177.629

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1d1353951

Time (s): cpu = 00:04:29 ; elapsed = 00:03:24 . Memory (MB): peak = 1565.145 ; gain = 439.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-23.557| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 19015e921

Time (s): cpu = 00:04:29 ; elapsed = 00:03:24 . Memory (MB): peak = 1565.145 ; gain = 439.082

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1e020b1af

Time (s): cpu = 00:04:29 ; elapsed = 00:03:25 . Memory (MB): peak = 1565.145 ; gain = 439.082
Phase 4.1.2 GlobIterForTiming | Checksum: 1a266203a

Time (s): cpu = 00:04:35 ; elapsed = 00:03:29 . Memory (MB): peak = 1565.145 ; gain = 439.082
Phase 4.1 Global Iteration 0 | Checksum: 1a266203a

Time (s): cpu = 00:04:35 ; elapsed = 00:03:29 . Memory (MB): peak = 1565.145 ; gain = 439.082

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2077230f0

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.904 | TNS=-23.532| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1de3107e3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082
Phase 4 Rip-up And Reroute | Checksum: 1de3107e3

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be1a66af

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-23.520| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1be35f3d9

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1be35f3d9

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082
Phase 5 Delay and Skew Optimization | Checksum: 1be35f3d9

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 23050636d

Time (s): cpu = 00:04:36 ; elapsed = 00:03:31 . Memory (MB): peak = 1565.145 ; gain = 439.082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-23.450| WHS=-0.278 | THS=-0.746 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 13ae49b80

Time (s): cpu = 00:04:59 ; elapsed = 00:03:48 . Memory (MB): peak = 1765.867 ; gain = 639.805
Phase 6.1 Hold Fix Iter | Checksum: 13ae49b80

Time (s): cpu = 00:04:59 ; elapsed = 00:03:48 . Memory (MB): peak = 1765.867 ; gain = 639.805

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-36.027| WHS=-0.072 | THS=-0.072 |

INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.607 | TNS=-36.027| WHS=-0.072 | THS=-0.072 |

Phase 6.2 Additional Hold Fix | Checksum: b5095b05

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805
WARNING: [Route 35-468] The router encountered 23 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[17]_i_1/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I3
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I0
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_6/I2
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_3/I0
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_2/I4
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Logica_usuario/Circuito_test_metaestabilidad/Contador_de_eventos/desbordamiento_signal_reg_i_4/I1
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/I3
	.. and 13 more pins.

Phase 6 Post Hold Fix | Checksum: b5095b05

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.91136 %
  Global Horizontal Routing Utilization  = 1.07936 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
Phase 7 Route finalize | Checksum: bbc001dd

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bbc001dd

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cc199e10

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: d428553d

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.607 | TNS=-36.027| WHS=-0.072 | THS=-0.072 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: d428553d

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805
WARNING: [Route 35-459] Router was unable to fix hold violation on 1 pins. This could be due to a combination of congestion, blockages and run-time limitations. Such pins are:
	Proyecto_TADSE_i/Circuito_para_pruebas_0/U0/Circuito_para_pruebas_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/I5

Resolution: You may try high effort hold fixing by turning on param route.enableGlobalHoldIter.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:10 ; elapsed = 00:04:00 . Memory (MB): peak = 1765.867 ; gain = 639.805

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:12 ; elapsed = 00:04:02 . Memory (MB): peak = 1765.867 ; gain = 640.340
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.556 . Memory (MB): peak = 1765.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/metastability-tool/embedded_hard/hard_v2/project_1.runs/impl_5/Proyecto_TADSE_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file Proyecto_TADSE_wrapper_power_routed.rpt -pb Proyecto_TADSE_wrapper_power_summary_routed.pb -rpx Proyecto_TADSE_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 21:49:30 2024...
