-- Gabriel Calper
-- Electronic Engineering
-- RA : 1886762

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Sig is
    port
    (
        reset               :       in          std_logic;
        clock               :       in          std_logic;
        A1                  :       in          std_logic_vector(3 downto 0);
        O1                  :       out         std_logic_vector(2 downto 0)
    );
end Sig;

architecture Behavior of SigVar is
    signal wire_1_A1    :   std_logic_vector(3 downto 0);
begin
    process(clock, reset)
    begin
        if reset = '1' then
            O1 <= "000";
        elsif rising_edge(clock) then
            case(wire_1_A1)is
                when "000"=> O1 <= "000";
                when others => O1 <= "000";
            end case ;
        end if;
    end process ;

    A1 <= wire_1_A1;
end Behavior ;