// Seed: 3821256093
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    output tri id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri id_12,
    output supply1 id_13,
    output uwire id_14,
    input tri0 id_15
    , id_17
);
  wire id_18;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output wire id_2
);
  wire  id_4;
  logic id_5;
  ;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1
  );
  wire id_7;
  ;
endmodule
