head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_23_2:1.1.2.2
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2013.01.04.14.59.32;	author yufeng;	state Exp;
branches;
next	1.2;

1.2
date	2012.09.12.16.25.47;	author rearnsha;	state Exp;
branches;
next	1.1;

1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2013.02.12.14.37.23;	author yufeng;	state Exp;
branches;
next	;


desc
@@


1.3
log
@opcodes/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* aarch64-opc.c (aarch64_print_operand): Change to print
	AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
	in comment.
	* aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
	from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
	OP_MOV_IMM_WIDE.

gas/testsuite/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* gas/aarch64/int-insns.d: Update.
	* gas/aarch64/mov.d: Update.
	* gas/aarch64/reloc-insn.d: Update.

ld/testsuite/

2013-01-04  Yufeng Zhang  <yufeng.zhang@@arm.com>

	* ld-aarch64/emit-relocs-264.d: Append the '-Mno-aliases' option to
	the objdump directive.
	* ld-aarch64/emit-relocs-266.d: Ditto.
	* ld-aarch64/emit-relocs-268.d: Ditto.
	* ld-aarch64/emit-relocs-269.d: Ditto.
	* ld-aarch64/emit-relocs-270.d: Ditto.
	* ld-aarch64/emit-relocs-271.d: Ditto.
	* ld-aarch64/emit-relocs-272.d: Ditto.
@
text
@#objdump: -dr

.*:     file format .*

Disassembly of section \.text:

0000000000000000 <.*>:
   0:	d281ffe0 	mov	x0, #0xfff                 	// #4095
   4:	9280ffe0 	mov	x0, #0xfffffffffffff800    	// #-2048
   8:	d2a24681 	mov	x1, #0x12340000            	// #305397760
   c:	f28acf01 	movk	x1, #0x5678
  10:	92a00001 	movn	x1, #0x0, lsl #16
  14:	f29f0001 	movk	x1, #0xf800
  18:	d2d55761 	mov	x1, #0xaabb00000000        	// #187720135606272
  1c:	f2b99ba1 	movk	x1, #0xccdd, lsl #16
  20:	f29ddfe1 	movk	x1, #0xeeff
  24:	d2c00001 	movz	x1, #0x0, lsl #32
			24: R_AARCH64_MOVW_UABS_G2	\.data\+0x8
  28:	f2a00001 	movk	x1, #0x0, lsl #16
			28: R_AARCH64_MOVW_UABS_G1_NC	\.data\+0x8
  2c:	f2800001 	movk	x1, #0x0
			2c: R_AARCH64_MOVW_UABS_G0_NC	\.data\+0x8
  30:	d2c00001 	movz	x1, #0x0, lsl #32
			30: R_AARCH64_MOVW_UABS_G2	xdata
  34:	f2a00001 	movk	x1, #0x0, lsl #16
			34: R_AARCH64_MOVW_UABS_G1_NC	xdata
  38:	f2800001 	movk	x1, #0x0
			38: R_AARCH64_MOVW_UABS_G0_NC	xdata
  3c:	92c00001 	movn	x1, #0x0, lsl #32
  40:	f2bfffe1 	movk	x1, #0xffff, lsl #16
  44:	f29f0001 	movk	x1, #0xf800
  48:	d2ffffe1 	mov	x1, #0xffff000000000000    	// #-281474976710656
  4c:	f2dfffe1 	movk	x1, #0xffff, lsl #32
  50:	f2bfffe1 	movk	x1, #0xffff, lsl #16
  54:	f29f0001 	movk	x1, #0xf800
  58:	d2ffdb81 	mov	x1, #0xfedc000000000000    	// #-82190693199511552
  5c:	f2d75301 	movk	x1, #0xba98, lsl #32
  60:	f2aeca81 	movk	x1, #0x7654, lsl #16
  64:	f2864201 	movk	x1, #0x3210
  68:	58000960 	ldr	x0, 194 <llit>
  6c:	58000001 	ldr	x1, 0 <func>
			6c: R_AARCH64_LD_PREL_LO19	\.data\+0x8
  70:	58000002 	ldr	x2, 0 <xdata>
			70: R_AARCH64_LD_PREL_LO19	xdata\+0xc
  74:	10000900 	adr	x0, 194 <llit>
  78:	10000001 	adr	x1, 0 <func>
			78: R_AARCH64_ADR_PREL_LO21	\.data\+0x8
  7c:	10000002 	adr	x2, 0 <func>
			7c: R_AARCH64_ADR_PREL_LO21	\.data\+0x1000
  80:	10000003 	adr	x3, 0 <xlit>
			80: R_AARCH64_ADR_PREL_LO21	xlit
  84:	10000004 	adr	x4, 0 <xdata>
			84: R_AARCH64_ADR_PREL_LO21	xdata\+0x10
  88:	10000005 	adr	x5, 0 <xdata>
			88: R_AARCH64_ADR_PREL_LO21	xdata\+0xff8
  8c:	90000000 	adrp	x0, 0 <func>
			8c: R_AARCH64_ADR_PREL_PG_HI21	\.text\+0x194
  90:	90000001 	adrp	x1, 0 <func>
			90: R_AARCH64_ADR_PREL_PG_HI21	\.data\+0x8
  94:	90000002 	adrp	x2, 0 <func>
			94: R_AARCH64_ADR_PREL_PG_HI21	\.data\+0x1000
  98:	90000003 	adrp	x3, 0 <xlit>
			98: R_AARCH64_ADR_PREL_PG_HI21	xlit
  9c:	90000004 	adrp	x4, 0 <xdata>
			9c: R_AARCH64_ADR_PREL_PG_HI21	xdata\+0x10
  a0:	90000005 	adrp	x5, 0 <xdata>
			a0: R_AARCH64_ADR_PREL_PG_HI21	xdata\+0xff8
  a4:	90000000 	adrp	x0, 0 <func>
			a4: R_AARCH64_ADR_PREL_PG_HI21	\.text\+0x194
  a8:	90000001 	adrp	x1, 0 <func>
			a8: R_AARCH64_ADR_PREL_PG_HI21	\.data\+0x8
  ac:	90000002 	adrp	x2, 0 <func>
			ac: R_AARCH64_ADR_PREL_PG_HI21	\.data\+0x1000
  b0:	90000003 	adrp	x3, 0 <xlit>
			b0: R_AARCH64_ADR_PREL_PG_HI21	xlit
  b4:	90000004 	adrp	x4, 0 <xdata>
			b4: R_AARCH64_ADR_PREL_PG_HI21	xdata\+0x10
  b8:	90000005 	adrp	x5, 0 <xdata>
			b8: R_AARCH64_ADR_PREL_PG_HI21	xdata\+0xff8
  bc:	91000000 	add	x0, x0, #0x0
			bc: R_AARCH64_ADD_ABS_LO12_NC	\.text\+0x194
  c0:	91000021 	add	x1, x1, #0x0
			c0: R_AARCH64_ADD_ABS_LO12_NC	\.data\+0x8
  c4:	91000042 	add	x2, x2, #0x0
			c4: R_AARCH64_ADD_ABS_LO12_NC	\.data\+0x1000
  c8:	91000063 	add	x3, x3, #0x0
			c8: R_AARCH64_ADD_ABS_LO12_NC	xlit
  cc:	91000084 	add	x4, x4, #0x0
			cc: R_AARCH64_ADD_ABS_LO12_NC	xdata\+0x10
  d0:	910000a5 	add	x5, x5, #0x0
			d0: R_AARCH64_ADD_ABS_LO12_NC	xdata\+0xff8
  d4:	913ffcc6 	add	x6, x6, #0xfff
  d8:	39400000 	ldrb	w0, \[x0\]
			d8: R_AARCH64_LDST8_ABS_LO12_NC	\.text\+0x194
  dc:	39400021 	ldrb	w1, \[x1\]
			dc: R_AARCH64_LDST8_ABS_LO12_NC	\.data\+0x8
  e0:	39400042 	ldrb	w2, \[x2\]
			e0: R_AARCH64_LDST8_ABS_LO12_NC	\.data\+0x1000
  e4:	39400063 	ldrb	w3, \[x3\]
			e4: R_AARCH64_LDST8_ABS_LO12_NC	xlit
  e8:	39400084 	ldrb	w4, \[x4\]
			e8: R_AARCH64_LDST8_ABS_LO12_NC	xdata\+0x10
  ec:	394000a5 	ldrb	w5, \[x5\]
			ec: R_AARCH64_LDST8_ABS_LO12_NC	xdata\+0xff8
  f0:	397ffcc6 	ldrb	w6, \[x6,#4095\]
  f4:	36000520 	tbz	w0, #0, 198 <lab>
  f8:	b6f80001 	tbz	x1, #63, 0 <xlab>
			f8: R_AARCH64_TSTBR14	xlab
  fc:	374004e2 	tbnz	w2, #8, 198 <lab>
 100:	b7780002 	tbnz	x2, #47, 0 <xlab>
			100: R_AARCH64_TSTBR14	xlab
 104:	540004a0 	b\.eq	198 <lab>
 108:	54000000 	b\.eq	0 <xlab>
			108: R_AARCH64_CONDBR19	xlab
 10c:	b4000460 	cbz	x0, 198 <lab>
 110:	b500001e 	cbnz	x30, 0 <xlab>
			110: R_AARCH64_CONDBR19	xlab
 114:	14000021 	b	198 <lab>
 118:	14000000 	b	0 <xlab>
			118: R_AARCH64_JUMP26	xlab
 11c:	9400001f 	bl	198 <lab>
 120:	94000000 	bl	0 <xlab>
			120: R_AARCH64_CALL26	xlab
 124:	d2e24680 	mov	x0, #0x1234000000000000    	// #1311673391471656960
 128:	f2cacf00 	movk	x0, #0x5678, lsl #32
 12c:	f2b35780 	movk	x0, #0x9abc, lsl #16
 130:	f29bde00 	movk	x0, #0xdef0
 134:	d2ffdb80 	mov	x0, #0xfedc000000000000    	// #-82190693199511552
 138:	f2d75300 	movk	x0, #0xba98, lsl #32
 13c:	f2aeca80 	movk	x0, #0x7654, lsl #16
 140:	f2864200 	movk	x0, #0x3210
 144:	b2440c00 	orr	x0, x0, #0xf000000000000000
 148:	927cec00 	and	x0, x0, #0xfffffffffffffff0
 14c:	121c6c00 	and	w0, w0, #0xfffffff0
 150:	d1200000 	sub	x0, x0, #0x800
 154:	913ffc00 	add	x0, x0, #0xfff
 158:	91200000 	add	x0, x0, #0x800
 15c:	d13ffc00 	sub	x0, x0, #0xfff
 160:	d41fffe1 	svc	#0xffff
 164:	f8500420 	ldr	x0, \[x1\],#-256
 168:	f8500c20 	ldr	x0, \[x1,#-256\]!
 16c:	f8500020 	ldr	x0, \[x1,#-256\]
 170:	f97ffc20 	ldr	x0, \[x1,#32760\]
 174:	79400000 	ldrh	w0, \[x0\]
			174: R_AARCH64_LDST16_ABS_LO12_NC	\.text\+0x194
 178:	b9400021 	ldr	w1, \[x1\]
			178: R_AARCH64_LDST32_ABS_LO12_NC	\.data\+0x8
 17c:	f9400042 	ldr	x2, \[x2\]
			17c: R_AARCH64_LDST64_ABS_LO12_NC	\.data\+0x1000
 180:	3dc00063 	ldr	q3, \[x3\]
			180: R_AARCH64_LDST128_ABS_LO12_NC	xlit
 184:	f98000f0 	prfm	pstl1keep, \[x7\]
			184: R_AARCH64_LDST64_ABS_LO12_NC	\.data\+0x100c
 188:	58000000 	ldr	x0, 1 <func\+0x1>
			188: R_AARCH64_GOT_LD_PREL19	cdata
 18c:	39400001 	ldrb	w1, \[x0\]
 190:	d65f03c0 	ret

0000000000000194 <llit>:
 194:	deadf00d 	\.word	0xdeadf00d
@


1.2
log
@2012-09-11  Chris Schlumberger-Socha  <chris.schlumberger-socha@@arm.com>

	bfd/

	* bfd-in2.h: Regenerated.
	* elf64-aarch64.c
	(elf64_aarch64_howto_table): Add R_AARCH64_GOT_LD_PREL19 reloc to HOWTO.
	(elf64_aarch64_reloc_map): Add reloc entry.
	(aarch64_resolve_relocation): Likewise.
	(bfd_elf_aarch64_put_addend): Likewise.
	(aarch64_reloc_got_type): Likewise.
	(elf64_aarch64_final_link_relocate): Likewise.
	(lf64_aarch64_check_relocs): Likewise.
	(elf64_aarch64_check_relocs): New case for R_AARCH64_ADR_PREL_LO21
	reloc.
	* libbfd.h: Regenerated.
	* reloc.c (R_AARCH64_GOT_LD_PREL19): New reloc.

	gas/

	* config/tc-aarch64.c
	(reloc_table): Add reloc to table entry.
	(parse_address_main): Add support for #:<reloc_op>:<symbol>.
	(parse_operands): Check for unused reloc.
	(md_apply_fix): New case for reloc.
	(aarch64_force_relocation): Likewise.

	gas/testsuite

	* gas/aarch64/reloc-insn.d
	(BFD_RELOC_AARCH64_GOT_LD_PREL19): Add expected asm for new reloc test.
	* gas/aarch64/reloc-insn.s
	(BFD_RELOC_AARCH64_GOT_LD_PREL19): Add test for reloc.

	include/

	* elf/aarch64.h (R_AARCH64_GOT_LD_PREL19): New reloc.

	ld/testsuite

	* ld-aarch64/aarch64-elf.exp: New reloc tests.
	* ld-aarch64/emit-relocs-309-low-bad.d: New file. Expected asm for test
	failure (lower bound overflow).
	* ld-aarch64/emit-relocs-309-low.d: New file. Expected asm for test
	success (lower bound).
	* ld-aarch64/emit-relocs-309-up-bad.d: New file. Expected asm for test
	failure (upper bound overflow).
	* ld-aarch64/emit-relocs-309-up.d: New file. Expected asm for test
	success (upper bound).
	* ld-aarch64/emit-relocs-309.s: New file. Asm for new reloc tests.
@
text
@d8 3
a10 3
   0:	d281ffe0 	movz	x0, #0xfff
   4:	9280ffe0 	movn	x0, #0x7ff
   8:	d2a24681 	movz	x1, #0x1234, lsl #16
d14 1
a14 1
  18:	d2d55761 	movz	x1, #0xaabb, lsl #32
d32 1
a32 1
  48:	d2ffffe1 	movz	x1, #0xffff, lsl #48
d36 1
a36 1
  58:	d2ffdb81 	movz	x1, #0xfedc, lsl #48
d124 1
a124 1
 124:	d2e24680 	movz	x0, #0x1234, lsl #48
d128 1
a128 1
 134:	d2ffdb80 	movz	x0, #0xfedc, lsl #48
a158 1

@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@d40 1
a40 1
  68:	58000920 	ldr	x0, 18c <llit>
d45 1
a45 1
  74:	100008c0 	adr	x0, 18c <llit>
d57 1
a57 1
			8c: R_AARCH64_ADR_PREL_PG_HI21	\.text\+0x18c
d69 1
a69 1
			a4: R_AARCH64_ADR_PREL_PG_HI21	\.text\+0x18c
d81 1
a81 1
			bc: R_AARCH64_ADD_ABS_LO12_NC	\.text\+0x18c
d94 1
a94 1
			d8: R_AARCH64_LDST8_ABS_LO12_NC	\.text\+0x18c
d106 1
a106 1
  f4:	360004e0 	tbz	w0, #0, 190 <lab>
d109 1
a109 1
  fc:	374004a2 	tbnz	w2, #8, 190 <lab>
d112 1
a112 1
 104:	54000460 	b\.eq	190 <lab>
d115 1
a115 1
 10c:	b4000420 	cbz	x0, 190 <lab>
d118 1
a118 1
 114:	1400001f 	b	190 <lab>
d121 1
a121 1
 11c:	9400001d 	bl	190 <lab>
d145 1
a145 1
			174: R_AARCH64_LDST16_ABS_LO12_NC	\.text\+0x18c
d154 4
a157 1
 188:	d65f03c0 	ret
d159 3
a161 2
000000000000018c <llit>:
 18c:	deadf00d 	\.word	0xdeadf00d
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@


1.1.2.2
log
@Fix the disassembler to display MOVZ and MOVN as MOV.

opcodes/

	* aarch64-opc.c (aarch64_print_operand): Change to print
	AARCH64_OPND_IMM_MOV in hexadecimal in the instruction and in decimal
	in comment.
	* aarch64-tbl.h (aarch64_opcode_table): Remove the 'F_PSEUDO' flag
	from the opcode entries of OP_MOV_IMM_LOG, OP_MOV_IMM_WIDEN and
	OP_MOV_IMM_WIDE.

gas/testsuite/

	* gas/aarch64/int-insns.d: Update.
	* gas/aarch64/mov.d: Update.
	* gas/aarch64/reloc-insn.d: Update.

ld/testsuite/

	* ld-aarch64/emit-relocs-264.d: Append the '-Mno-aliases' option to
	the objdump directive.
	* ld-aarch64/emit-relocs-266.d: Ditto.
	* ld-aarch64/emit-relocs-268.d: Ditto.
	* ld-aarch64/emit-relocs-269.d: Ditto.
	* ld-aarch64/emit-relocs-270.d: Ditto.
	* ld-aarch64/emit-relocs-271.d: Ditto.
	* ld-aarch64/emit-relocs-272.d: Ditto.
@
text
@d8 3
a10 3
   0:	d281ffe0 	mov	x0, #0xfff                 	// #4095
   4:	9280ffe0 	mov	x0, #0xfffffffffffff800    	// #-2048
   8:	d2a24681 	mov	x1, #0x12340000            	// #305397760
d14 1
a14 1
  18:	d2d55761 	mov	x1, #0xaabb00000000        	// #187720135606272
d32 1
a32 1
  48:	d2ffffe1 	mov	x1, #0xffff000000000000    	// #-281474976710656
d36 1
a36 1
  58:	d2ffdb81 	mov	x1, #0xfedc000000000000    	// #-82190693199511552
d124 1
a124 1
 124:	d2e24680 	mov	x0, #0x1234000000000000    	// #1311673391471656960
d128 1
a128 1
 134:	d2ffdb80 	mov	x0, #0xfedc000000000000    	// #-82190693199511552
@


