
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035027                       # Number of seconds simulated
sim_ticks                                 35027159328                       # Number of ticks simulated
final_tick                               563075619999                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153691                       # Simulator instruction rate (inst/s)
host_op_rate                                   193839                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2442681                       # Simulator tick rate (ticks/s)
host_mem_usage                               16889172                       # Number of bytes of host memory used
host_seconds                                 14339.64                       # Real time elapsed on the host
sim_insts                                  2203874938                       # Number of instructions simulated
sim_ops                                    2779577304                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       626048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       588672                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1218560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       802560                       # Number of bytes written to this memory
system.physmem.bytes_written::total            802560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4599                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9520                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6270                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6270                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51160                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17873216                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16806159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                34789004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51160                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58469                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             109629                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22912506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22912506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22912506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51160                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17873216                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16806159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               57701510                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83997985                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31114516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25364908                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2077635                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13064374                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12154291                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351662                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92027                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31123492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170945831                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31114516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15505953                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37969512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11047521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5100495                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15361174                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1004879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83137826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.548222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45168314     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2510884      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4701025      5.65%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4664021      5.61%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2908618      3.50%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304670      2.77%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1445186      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1361141      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18073967     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83137826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370420                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035118                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32451865                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5041732                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36476081                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224104                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8944036                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5265815                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205115593                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1401                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8944036                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34805796                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         974617                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       844243                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34300928                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3268198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197806937                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1356481                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002098                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277730562                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922850042                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922850042                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       106025993                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35209                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9109686                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18302936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9350670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       116114                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3083458                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186440742                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148500968                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       293209                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63077232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192903915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83137826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898361                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28337225     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18148855     21.83%     55.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11906186     14.32%     70.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7851162      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8285939      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3994136      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3162580      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717605      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       734138      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83137826                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         925645     72.42%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177066     13.85%     86.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175459     13.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124211859     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994787      1.34%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14360102      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7917314      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148500968                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767911                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278170                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008607                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381711141                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249552115                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145097137                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149779138                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       462325                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7109501                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1965                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2259628                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8944036                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         500203                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88867                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186474559                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       371470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18302936                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9350670                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69895                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156961                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2454592                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146520977                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13701186                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1979991                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21427800                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20776291                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7726614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744339                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145138363                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145097137                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92473417                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265394678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727388                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348437                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63345601                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2102752                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74193790                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27984103     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20863839     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8670872     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4323418      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4307349      5.81%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1736688      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1742256      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934913      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3630352      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74193790                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3630352                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257038455                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381899767                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 860159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839980                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839980                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190505                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190505                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658198103                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201544328                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188408734                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83997985                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31685768                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25852815                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2112484                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13448445                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12501270                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3275422                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92873                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32827675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172140776                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31685768                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15776692                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37327919                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11029117                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4657596                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15978296                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808031                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83712399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.543050                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46384480     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3047038      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4597119      5.49%     64.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3177509      3.80%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2236228      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2185160      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1313896      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2810818      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17960151     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83712399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377221                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049344                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33760761                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4889854                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35642298                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520547                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8898937                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5338080                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          303                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206162414                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1247                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8898937                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35637954                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         494362                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1680482                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34247382                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2753275                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200041864                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1155114                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       934658                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280500453                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931205011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931205011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172816512                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107683907                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36111                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8179499                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18350194                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9393918                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       110738                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2787547                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186491515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34401                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148989311                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296885                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62166720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190225953                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83712399                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779776                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918026                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29785832     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16795083     20.06%     55.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12127639     14.49%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8049672      9.62%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8128502      9.71%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3915737      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3463176      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       655879      0.78%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       790879      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83712399                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         811924     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        161592     14.13%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170189     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124618943     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881216      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17169      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14640968      9.83%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7831015      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148989311                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773725                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1143705                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383131610                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248693008                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144870348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150133016                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       467414                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7120402                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          374                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2252630                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8898937                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         256618                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        48902                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186525922                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       640403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18350194                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9393918                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17231                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41449                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          374                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1285735                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151268                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2437003                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146253780                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13684894                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2735530                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21323180                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20793387                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7638286                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741158                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144933004                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144870348                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93857630                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266688811                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724688                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351937                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100481061                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123857554                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62668580                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2129507                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74813462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655552                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176900                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28458636     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21500125     28.74%     66.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8127181     10.86%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4548416      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3849055      5.14%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1720604      2.30%     91.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1645625      2.20%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1125731      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3838089      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74813462                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100481061                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123857554                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18371080                       # Number of memory references committed
system.switch_cpus1.commit.loads             11229792                       # Number of loads committed
system.switch_cpus1.commit.membars              17170                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17970504                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111503684                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2561775                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3838089                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257501507                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381956944                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 285586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100481061                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123857554                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100481061                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835958                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835958                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196232                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196232                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656853462                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201479682                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189512440                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34340                       # number of misc regfile writes
system.l2.replacements                           9521                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           653934                       # Total number of references to valid blocks.
system.l2.sampled_refs                          25905                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.243544                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           368.111989                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.411540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2388.668442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.996057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2206.962601                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6585.966078                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4804.883292                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000819                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.145793                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000976                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.134702                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.401975                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.293267                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33963                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28608                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   62571                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18374                       # number of Writeback hits
system.l2.Writeback_hits::total                 18374                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28608                       # number of demand (read+write) hits
system.l2.demand_hits::total                    62571                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33963                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28608                       # number of overall hits
system.l2.overall_hits::total                   62571                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4891                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4599                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9520                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4891                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4599                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9520                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4891                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4599                       # number of overall misses
system.l2.overall_misses::total                  9520                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       716145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    276911584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       837442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    256382004                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       534847175                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       716145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    276911584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       837442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    256382004                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        534847175                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       716145                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    276911584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       837442                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    256382004                       # number of overall miss cycles
system.l2.overall_miss_latency::total       534847175                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33207                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               72091                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18374                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18374                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38854                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                72091                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38854                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               72091                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.125882                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.138495                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.132055                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.125882                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.138495                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.132055                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.125882                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.138495                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.132055                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56616.557759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55747.337247                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56181.425945                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56616.557759                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55747.337247                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56181.425945                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51153.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56616.557759                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 52340.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55747.337247                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56181.425945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6270                       # number of writebacks
system.l2.writebacks::total                      6270                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9520                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9520                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9520                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       635599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    248700955                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       743956                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    229819277                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    479899787                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       635599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    248700955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       743956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    229819277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    479899787                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       635599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    248700955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       743956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    229819277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    479899787                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125882                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.138495                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.132055                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.125882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.138495                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.132055                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.125882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.138495                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.132055                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50848.692496                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49971.575777                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50409.641492                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50848.692496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49971.575777                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50409.641492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45399.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50848.692496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 46497.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49971.575777                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50409.641492                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996371                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015368807                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193021.181425                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996371                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15361158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15361158                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15361158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15361158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15361158                       # number of overall hits
system.cpu0.icache.overall_hits::total       15361158                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       871981                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       871981                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       871981                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       871981                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       871981                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       871981                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15361174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15361174                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15361174                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15361174                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15361174                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15361174                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54498.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54498.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54498.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54498.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       754155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       754155                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       754155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       754155                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       754155                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       754155                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53868.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53868.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38854                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169196897                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39110                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.179928                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.597330                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.402670                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904677                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095323                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10455021                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10455021                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17512798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17512798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17512798                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17512798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       100656                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       100656                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       100656                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        100656                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       100656                       # number of overall misses
system.cpu0.dcache.overall_misses::total       100656                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3090237492                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3090237492                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3090237492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3090237492                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3090237492                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3090237492                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10555677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10555677                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17613454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17613454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17613454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17613454                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009536                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009536                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005715                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30700.976514                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30700.976514                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30700.976514                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30700.976514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30700.976514                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30700.976514                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8812                       # number of writebacks
system.cpu0.dcache.writebacks::total             8812                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        61802                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        61802                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        61802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        61802                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        61802                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        61802                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38854                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38854                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38854                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38854                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    506611400                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    506611400                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    506611400                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    506611400                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    506611400                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    506611400                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13038.847995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13038.847995                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13038.847995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13038.847995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13038.847995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13038.847995                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996054                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019379802                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206449.787879                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996054                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15978276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15978276                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15978276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15978276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15978276                       # number of overall hits
system.cpu1.icache.overall_hits::total       15978276                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1040700                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1040700                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1040700                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1040700                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1040700                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1040700                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15978296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15978296                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15978296                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15978296                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15978296                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15978296                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        52035                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        52035                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        52035                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        52035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        52035                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        52035                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       855244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       855244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       855244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       855244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       855244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       855244                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53452.750000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53452.750000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33207                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164248445                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33463                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4908.359830                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.709009                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.290991                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901207                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098793                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10416654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10416654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7106948                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7106948                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17201                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17201                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17170                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17170                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17523602                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17523602                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17523602                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17523602                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67026                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67026                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67026                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67026                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67026                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67026                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1739900021                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1739900021                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1739900021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1739900021                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1739900021                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1739900021                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10483680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10483680                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7106948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7106948                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17201                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17170                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17590628                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17590628                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17590628                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17590628                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006393                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006393                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003810                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003810                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003810                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003810                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25958.583550                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25958.583550                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25958.583550                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25958.583550                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25958.583550                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25958.583550                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9562                       # number of writebacks
system.cpu1.dcache.writebacks::total             9562                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        33819                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        33819                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        33819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        33819                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        33819                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        33819                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33207                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33207                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33207                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33207                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33207                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    491229381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    491229381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    491229381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    491229381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    491229381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    491229381                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003167                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14792.946698                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14792.946698                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14792.946698                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14792.946698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14792.946698                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14792.946698                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
