{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752276768708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752276768710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:32:48 2025 " "Processing started: Fri Jul 11 20:32:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752276768710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276768710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cofre2 -c Cofre2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cofre2 -c Cofre2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276768711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752276769305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752276769305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "E:/cofre 10/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752276776125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276776125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file output_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_driver " "Found entity 1: output_driver" {  } { { "output_driver.v" "" { Text "E:/cofre 10/output_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752276776126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276776126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofre_digital2.v 1 1 " "Found 1 design units, including 1 entities, in source file cofre_digital2.v" { { "Info" "ISGN_ENTITY_NAME" "1 cofre_digital2 " "Found entity 1: cofre_digital2" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752276776128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276776128 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofre_digital2 " "Elaborating entity \"cofre_digital2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752276776173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 cofre_digital2.v(70) " "Verilog HDL assignment warning at cofre_digital2.v(70): truncated value with size 5 to match size of target (3)" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752276776175 "|cofre_digital2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "cofre_digital2.v" "sm" { Text "E:/cofre 10/cofre_digital2.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752276776178 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "A_sync_d1 state_machine.v(30) " "Verilog HDL or VHDL warning at state_machine.v(30): object \"A_sync_d1\" assigned a value but never read" {  } { { "state_machine.v" "" { Text "E:/cofre 10/state_machine.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752276776186 "|cofre_digital2|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_driver output_driver:od " "Elaborating entity \"output_driver\" for hierarchy \"output_driver:od\"" {  } { { "cofre_digital2.v" "od" { Text "E:/cofre 10/cofre_digital2.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752276776188 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1752276778699 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "state_machine.v" "" { Text "E:/cofre 10/state_machine.v" 55 -1 0 } } { "state_machine.v" "" { Text "E:/cofre 10/state_machine.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752276778732 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752276778732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display0\[1\] VCC " "Pin \"display0\[1\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] VCC " "Pin \"display1\[3\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[1\] VCC " "Pin \"display3\[1\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[1\] VCC " "Pin \"display4\[1\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[2\] VCC " "Pin \"display4\[2\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display5\[3\] VCC " "Pin \"display5\[3\]\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|display5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp0 VCC " "Pin \"dp0\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp0"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp1 VCC " "Pin \"dp1\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp1"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp2 VCC " "Pin \"dp2\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp2"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp3 VCC " "Pin \"dp3\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp3"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp4 VCC " "Pin \"dp4\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp4"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp5 VCC " "Pin \"dp5\" is stuck at VCC" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|dp5"} { "Warning" "WMLS_MLS_STUCK_PIN" "off_leds\[0\] GND " "Pin \"off_leds\[0\]\" is stuck at GND" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|off_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "off_leds\[1\] GND " "Pin \"off_leds\[1\]\" is stuck at GND" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|off_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "off_leds\[2\] GND " "Pin \"off_leds\[2\]\" is stuck at GND" {  } { { "cofre_digital2.v" "" { Text "E:/cofre 10/cofre_digital2.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752276778754 "|cofre_digital2|off_leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752276778754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752276778813 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752276779582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752276779582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752276782688 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752276782688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752276782688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752276782688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752276786661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:33:06 2025 " "Processing ended: Fri Jul 11 20:33:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752276786661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752276786661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752276786661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752276786661 ""}
