<root><simulation><result_generated_time />2023-05-17 20:05:41<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 150, 'OX': 150, 'IY': 152, 'IX': 152, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 32}<im2col_enable />False<total_MAC_operation />6480000<total_data_size_element />{'W': 288, 'I': 739328, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 8.764716066481995, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['C_4', 'OX_2', 'OY_4']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />2520</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [30, 1, 1], 'O': [30, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 3), ('OY', 10)]], [[('C', 1)], [('C', 1)]], [], []]<I />[[], [[('C', 1)], [('C', 1), ('OX', 3), ('OY', 10)]], [], []]<O />[[[('C', 1)], [('C', 1)]], [[], [('OX', 3), ('OY', 10)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 2), ('OY', 3), ('FY', 3), ('FX', 3), ('OX', 25)], [], []]<I />[[('OY', 5), ('OX', 2), ('OY', 3), ('FY', 3)], [('FX', 3), ('OX', 25)], []]<O />[[('OY', 5), ('OX', 2), ('OY', 3), ('FY', 3), ('FX', 3)], [('OX', 25)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [30.0, 750, 1, 1], 'I': [1.0, 8.76, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [272, 184832, 184832], 'O': [240, 180000, 180000], 'O_partial': [240, 0, 0], 'O_final': [0, 180000, 180000]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.53, 0.01, 0.0], 'O': [0.47, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.01, 0.0], 'I': [0.53, 0.01, 0.0], 'O': [0.47, 0.01, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [272, 184832, 184832], 'O': [240, 7200, 180000], 'O_partial': [240, 0, 0], 'O_final': [0, 7200, 180000]}<total_unit_count />{'W': [30, 1, 1, 1], 'I': [30, 30, 1, 1], 'O': [30, 30, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [30, 30, 1, 1], 'O': [30, 30, 1, 1]}<duplicate_unit_count />{'W': [30.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7200, 288], [288, 288], [288, 0]]<I />[[6480000, 739328], [739328, 739328], [739328, 0]]<O />[[(5760000, 6480000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[900, 36], [4, 4], [1, 0]]<I />[[810000, 92416], [11552, 11552], [2888, 0]]<O />[[(720000, 810000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />6480000<idle />214704000</mac_count></basic_info><energy><total_energy />24913467.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[307.2, 2288.0, 3846.4]<O />[566.4, 2230.4, 3747.2]</mem_energy_breakdown><MAC_energy><active_MAC />14165280.0<idle_MAC />10735200.0<total />24900480.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0278<utilization_without_data_loading />0.0293<utilization_spatial />0.0293<utilization_temporal_with_data_loading />0.9488<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />227648<latency_cycle_without_data_loading />216000<ideal_computing_cycle />216000<data_loading><load_cycle_total />11648<load_cycle_individual />{'W': [64, 32, 0], 'I': [512, 11552, 0]}<load_cycle_combined />{'W': 96, 'I': 11552}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-215968], [-216000, -216000], [-216000, -216000]], 'I': [[-215968], [-61568, -33152], [-216000, -216000]], 'O': [[-216000], [-212800, -204800], [-204736, -213184]]}<mem_stall_cycle_shared />{'W': [[-215968], [-216000, 0], [0, 0]], 'I': [[-215968], [-61568, 0], [0, 0]], 'O': [[-216000], [-212800, -204800], [-204736, -213184]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [272, 184832, 184832], 'O': [240, 180000, 180000], 'O_partial': [240, 0, 0], 'O_final': [0, 180000, 180000]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [8160, 184832, 184832], 'O': [7200, 180000, 180000]}<loop_cycles_each_level />{'W': [6750, 6750, 6750], 'I': [90, 6750, 6750], 'O': [270, 6750, 6750]}<top_ir_loop_size />{'W': [25, 1, 1], 'I': [3, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 3.0], [90.7, 27.4], [27.4, 27.4]], 'O': [[8.0, 0.9], [26.7, 26.7], [26.7, 26.7]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 9.1], [272.0, 27.4], [27.4, 27.4]], 'O': [[8.0, 8.0], [240.0, 26.7], [26.7, 26.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 9.1], [272.0, 27.4], [27.4, 0]], 'O': [[8.0, 0.9], [26.7, 26.7], [26.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [298.7, 54.1], [27.4, 26.7]], 'I': [[8.0, 9.1], [298.7, 54.1], [27.4, 26.7]], 'O': [[8.0, 0.9], [298.7, 54.1], [27.4, 26.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 6750], [6750, 6750, 1], [6750, 6750, 1]], 'I': [[1, 1, 6750], [30, 90, 75], [6750, 6750, 1]], 'O': [[1, 1, 6750], [270, 270, 25], [6750, 6750, 1]]}<trans_time_real />{'W': [[0, 1, 6750], [[1, 6750, 1], [0, 6750, 1]], [[0, 6750, 1], [0, 6750, 1]]], 'I': [[0, 1, 6750], [[4, 90, 75], [16, 90, 75]], [[361, 6750, 1], [90, 6750, 1]]], 'O': [[0, 1, 6750], [[4, 270, 25], [14, 270, 25]], [[352, 6750, 1], [88, 6750, 1]]]}<single_stall_cycle />{'W': [[-1], [-6749, -6750], [-6750, -6750]], 'I': [[-1], [-26, -14], [-6389, -6660]], 'O': [[-1], [-266, -256], [-6398, -6662]]}<single_stall_count />{'W': [6749, 0, 0], 'I': [6749, 74, 0], 'O': [6750, 25, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [1184, 0], 'O': [350, 352]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [352, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5566, -6750], [-6400, -6398]], 1: [[-6750, -6750], [-6398, -6750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />120.3<mem_area_percentage />98.9 %</area></results><elapsed_time_second />0</simulation></root>