$date
	Sun Oct 23 02:38:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#932474
b11000 &
b11000 %
1$
b11000 !
1"
#932475
0"
#932478
b1100 &
b1100 %
#932482
b110 &
b110 %
#932486
b11 &
b11 %
#932490
b1010 &
b1010 %
#932494
b101 &
b101 %
#932498
b10000 &
b10000 %
#932502
b1000 &
b1000 %
#932506
b100 &
b100 %
#932510
b10 &
b10 %
#932514
b1 &
b1 %
1#
#932518
b0 &
0#
b0 %
0$
#1919833
b11010 !
1"
#1919834
b11010 &
b11010 %
1$
#1919835
0"
#1919838
b1101 &
b1101 %
#1919842
b101000 &
b101000 %
#1919846
b10100 &
b10100 %
#1919850
b1010 &
b1010 %
#1919854
b101 &
b101 %
#1919858
b10000 &
b10000 %
#1919862
b1000 &
b1000 %
#1919866
b100 &
b100 %
#1919870
b10 &
b10 %
#1919874
b1 &
b1 %
1#
#1919878
b0 &
0#
b0 %
0$
#2944259
b100 !
1"
#2944262
b100 &
b100 %
1$
#2944263
0"
#2944266
b10 &
b10 %
#2944270
b1 &
1#
b1 %
#2944274
b0 &
b0 %
0#
0$
#4500012
