{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 03 11:28:44 2007 " "Info: Processing started: Thu May 03 11:28:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part6 -c part6 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[1\] " "Info: Assuming node \"KEY\[1\]\" is an undefined clock" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[1\] register regn:U_B\|Q\[1\] register regn:U_P\|Q\[14\] 83.63 MHz 11.957 ns Internal " "Info: Clock \"KEY\[1\]\" has Internal fmax of 83.63 MHz between source register \"regn:U_B\|Q\[1\]\" and destination register \"regn:U_P\|Q\[14\]\" (period= 11.957 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.755 ns + Longest register register " "Info: + Longest register to register delay is 11.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_B\|Q\[1\] 1 REG LCFF_X19_Y16_N21 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y16_N21; Fanout = 22; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_B|Q[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.393 ns) 1.791 ns fa:b1_a1\|co~22 2 COMB LCCOMB_X18_Y16_N2 2 " "Info: 2: + IC(1.398 ns) + CELL(0.393 ns) = 1.791 ns; Loc. = LCCOMB_X18_Y16_N2; Fanout = 2; COMB Node = 'fa:b1_a1\|co~22'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.791 ns" { regn:U_B|Q[1] fa:b1_a1|co~22 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.198 ns fa:b1_a2\|co~13 3 COMB LCCOMB_X18_Y16_N26 3 " "Info: 3: + IC(0.257 ns) + CELL(0.150 ns) = 2.198 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 3; COMB Node = 'fa:b1_a2\|co~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { fa:b1_a1|co~22 fa:b1_a2|co~13 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 2.614 ns fa:b1_a3\|co~13 4 COMB LCCOMB_X18_Y16_N30 3 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 2.614 ns; Loc. = LCCOMB_X18_Y16_N30; Fanout = 3; COMB Node = 'fa:b1_a3\|co~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.416 ns" { fa:b1_a2|co~13 fa:b1_a3|co~13 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.150 ns) 3.443 ns fa:b2_a3\|a_xor_b 5 COMB LCCOMB_X19_Y16_N28 2 " "Info: 5: + IC(0.679 ns) + CELL(0.150 ns) = 3.443 ns; Loc. = LCCOMB_X19_Y16_N28; Fanout = 2; COMB Node = 'fa:b2_a3\|a_xor_b'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { fa:b1_a3|co~13 fa:b2_a3|a_xor_b } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.150 ns) 4.048 ns fa:b3_a2\|co~14 6 COMB LCCOMB_X18_Y16_N16 3 " "Info: 6: + IC(0.455 ns) + CELL(0.150 ns) = 4.048 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 3; COMB Node = 'fa:b3_a2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { fa:b2_a3|a_xor_b fa:b3_a2|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 4.592 ns fa:b3_a3\|co~14 7 COMB LCCOMB_X18_Y16_N14 3 " "Info: 7: + IC(0.269 ns) + CELL(0.275 ns) = 4.592 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 3; COMB Node = 'fa:b3_a3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { fa:b3_a2|co~14 fa:b3_a3|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.275 ns) 5.573 ns fa:b4_a3\|a_xor_b 8 COMB LCCOMB_X16_Y16_N24 2 " "Info: 8: + IC(0.706 ns) + CELL(0.275 ns) = 5.573 ns; Loc. = LCCOMB_X16_Y16_N24; Fanout = 2; COMB Node = 'fa:b4_a3\|a_xor_b'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { fa:b3_a3|co~14 fa:b4_a3|a_xor_b } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.275 ns) 6.554 ns fa:b5_a2\|co~14 9 COMB LCCOMB_X14_Y16_N16 3 " "Info: 9: + IC(0.706 ns) + CELL(0.275 ns) = 6.554 ns; Loc. = LCCOMB_X14_Y16_N16; Fanout = 3; COMB Node = 'fa:b5_a2\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { fa:b4_a3|a_xor_b fa:b5_a2|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.420 ns) 7.448 ns fa:b5_a3\|co~14 10 COMB LCCOMB_X14_Y16_N0 3 " "Info: 10: + IC(0.474 ns) + CELL(0.420 ns) = 7.448 ns; Loc. = LCCOMB_X14_Y16_N0; Fanout = 3; COMB Node = 'fa:b5_a3\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { fa:b5_a2|co~14 fa:b5_a3|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.854 ns fa:b5_a4\|co~14 11 COMB LCCOMB_X14_Y16_N24 3 " "Info: 11: + IC(0.256 ns) + CELL(0.150 ns) = 7.854 ns; Loc. = LCCOMB_X14_Y16_N24; Fanout = 3; COMB Node = 'fa:b5_a4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:b5_a3|co~14 fa:b5_a4|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 8.568 ns fa:b5_a5\|co~14 12 COMB LCCOMB_X14_Y16_N2 3 " "Info: 12: + IC(0.276 ns) + CELL(0.438 ns) = 8.568 ns; Loc. = LCCOMB_X14_Y16_N2; Fanout = 3; COMB Node = 'fa:b5_a5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { fa:b5_a4|co~14 fa:b5_a5|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.420 ns) 9.741 ns fa:b6_a5\|a_xor_b 13 COMB LCCOMB_X15_Y17_N12 2 " "Info: 13: + IC(0.753 ns) + CELL(0.420 ns) = 9.741 ns; Loc. = LCCOMB_X15_Y17_N12; Fanout = 2; COMB Node = 'fa:b6_a5\|a_xor_b'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.173 ns" { fa:b5_a5|co~14 fa:b6_a5|a_xor_b } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.436 ns) 10.451 ns fa:b7_a4\|co~14 14 COMB LCCOMB_X15_Y17_N10 2 " "Info: 14: + IC(0.274 ns) + CELL(0.436 ns) = 10.451 ns; Loc. = LCCOMB_X15_Y17_N10; Fanout = 2; COMB Node = 'fa:b7_a4\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { fa:b6_a5|a_xor_b fa:b7_a4|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 10.856 ns fa:b7_a5\|co~14 15 COMB LCCOMB_X15_Y17_N28 2 " "Info: 15: + IC(0.255 ns) + CELL(0.150 ns) = 10.856 ns; Loc. = LCCOMB_X15_Y17_N28; Fanout = 2; COMB Node = 'fa:b7_a5\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { fa:b7_a4|co~14 fa:b7_a5|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 11.262 ns fa:b7_a6\|co~14 16 COMB LCCOMB_X15_Y17_N26 2 " "Info: 16: + IC(0.256 ns) + CELL(0.150 ns) = 11.262 ns; Loc. = LCCOMB_X15_Y17_N26; Fanout = 2; COMB Node = 'fa:b7_a6\|co~14'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { fa:b7_a5|co~14 fa:b7_a6|co~14 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 11.671 ns fa:b7_a7\|s~12 17 COMB LCCOMB_X15_Y17_N2 1 " "Info: 17: + IC(0.259 ns) + CELL(0.150 ns) = 11.671 ns; Loc. = LCCOMB_X15_Y17_N2; Fanout = 1; COMB Node = 'fa:b7_a7\|s~12'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { fa:b7_a6|co~14 fa:b7_a7|s~12 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 11.755 ns regn:U_P\|Q\[14\] 18 REG LCFF_X15_Y17_N3 7 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 11.755 ns; Loc. = LCFF_X15_Y17_N3; Fanout = 7; REG Node = 'regn:U_P\|Q\[14\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fa:b7_a7|s~12 regn:U_P|Q[14] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.216 ns ( 35.87 % ) " "Info: Total cell delay = 4.216 ns ( 35.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.539 ns ( 64.13 % ) " "Info: Total interconnect delay = 7.539 ns ( 64.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { regn:U_B|Q[1] fa:b1_a1|co~22 fa:b1_a2|co~13 fa:b1_a3|co~13 fa:b2_a3|a_xor_b fa:b3_a2|co~14 fa:b3_a3|co~14 fa:b4_a3|a_xor_b fa:b5_a2|co~14 fa:b5_a3|co~14 fa:b5_a4|co~14 fa:b5_a5|co~14 fa:b6_a5|a_xor_b fa:b7_a4|co~14 fa:b7_a5|co~14 fa:b7_a6|co~14 fa:b7_a7|s~12 regn:U_P|Q[14] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.755 ns" { regn:U_B|Q[1] fa:b1_a1|co~22 fa:b1_a2|co~13 fa:b1_a3|co~13 fa:b2_a3|a_xor_b fa:b3_a2|co~14 fa:b3_a3|co~14 fa:b4_a3|a_xor_b fa:b5_a2|co~14 fa:b5_a3|co~14 fa:b5_a4|co~14 fa:b5_a5|co~14 fa:b6_a5|a_xor_b fa:b7_a4|co~14 fa:b7_a5|co~14 fa:b7_a6|co~14 fa:b7_a7|s~12 regn:U_P|Q[14] } { 0.000ns 1.398ns 0.257ns 0.266ns 0.679ns 0.455ns 0.269ns 0.706ns 0.706ns 0.474ns 0.256ns 0.276ns 0.753ns 0.274ns 0.255ns 0.256ns 0.259ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 0.438ns 0.420ns 0.436ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.012 ns - Smallest " "Info: - Smallest clock skew is 0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.621 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.621 ns regn:U_P\|Q\[14\] 4 REG LCFF_X15_Y17_N3 7 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X15_Y17_N3; Fanout = 7; REG Node = 'regn:U_P\|Q\[14\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { KEY[1]~clkctrl regn:U_P|Q[14] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.53 % ) " "Info: Total cell delay = 1.534 ns ( 58.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 41.47 % ) " "Info: Total interconnect delay = 1.087 ns ( 41.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.609 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[1\]\" to source register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.609 ns regn:U_B\|Q\[1\] 4 REG LCFF_X19_Y16_N21 22 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X19_Y16_N21; Fanout = 22; REG Node = 'regn:U_B\|Q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.80 % ) " "Info: Total cell delay = 1.534 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.20 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { regn:U_B|Q[1] fa:b1_a1|co~22 fa:b1_a2|co~13 fa:b1_a3|co~13 fa:b2_a3|a_xor_b fa:b3_a2|co~14 fa:b3_a3|co~14 fa:b4_a3|a_xor_b fa:b5_a2|co~14 fa:b5_a3|co~14 fa:b5_a4|co~14 fa:b5_a5|co~14 fa:b6_a5|a_xor_b fa:b7_a4|co~14 fa:b7_a5|co~14 fa:b7_a6|co~14 fa:b7_a7|s~12 regn:U_P|Q[14] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "11.755 ns" { regn:U_B|Q[1] fa:b1_a1|co~22 fa:b1_a2|co~13 fa:b1_a3|co~13 fa:b2_a3|a_xor_b fa:b3_a2|co~14 fa:b3_a3|co~14 fa:b4_a3|a_xor_b fa:b5_a2|co~14 fa:b5_a3|co~14 fa:b5_a4|co~14 fa:b5_a5|co~14 fa:b6_a5|a_xor_b fa:b7_a4|co~14 fa:b7_a5|co~14 fa:b7_a6|co~14 fa:b7_a7|s~12 regn:U_P|Q[14] } { 0.000ns 1.398ns 0.257ns 0.266ns 0.679ns 0.455ns 0.269ns 0.706ns 0.706ns 0.474ns 0.256ns 0.276ns 0.753ns 0.274ns 0.255ns 0.256ns 0.259ns 0.000ns } { 0.000ns 0.393ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 0.420ns 0.150ns 0.438ns 0.420ns 0.436ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[14] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_B|Q[1] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "regn:U_A\|Q\[5\] SW\[13\] KEY\[1\] 4.063 ns register " "Info: tsu for register \"regn:U_A\|Q\[5\]\" (data pin = \"SW\[13\]\", clock pin = \"KEY\[1\]\") is 4.063 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.708 ns + Longest pin register " "Info: + Longest pin to register delay is 6.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns SW\[13\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'SW\[13\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.510 ns) + CELL(0.366 ns) 6.708 ns regn:U_A\|Q\[5\] 2 REG LCFF_X19_Y16_N23 22 " "Info: 2: + IC(5.510 ns) + CELL(0.366 ns) = 6.708 ns; Loc. = LCFF_X19_Y16_N23; Fanout = 22; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.876 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.198 ns ( 17.86 % ) " "Info: Total cell delay = 1.198 ns ( 17.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.510 ns ( 82.14 % ) " "Info: Total interconnect delay = 5.510 ns ( 82.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.510ns } { 0.000ns 0.832ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.609 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[1\]\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.609 ns regn:U_A\|Q\[5\] 4 REG LCFF_X19_Y16_N23 22 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X19_Y16_N23; Fanout = 22; REG Node = 'regn:U_A\|Q\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.80 % ) " "Info: Total cell delay = 1.534 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.20 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.708 ns" { SW[13] regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.708 ns" { SW[13] SW[13]~combout regn:U_A|Q[5] } { 0.000ns 0.000ns 5.510ns } { 0.000ns 0.832ns 0.366ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[5] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[1\] HEX2\[3\] regn:U_P\|Q\[9\] 11.810 ns register " "Info: tco from clock \"KEY\[1\]\" to destination pin \"HEX2\[3\]\" through register \"regn:U_P\|Q\[9\]\" is 11.810 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] source 2.621 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.537 ns) 2.621 ns regn:U_P\|Q\[9\] 4 REG LCFF_X14_Y17_N29 7 " "Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X14_Y17_N29; Fanout = 7; REG Node = 'regn:U_P\|Q\[9\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { KEY[1]~clkctrl regn:U_P|Q[9] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.53 % ) " "Info: Total cell delay = 1.534 ns ( 58.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.087 ns ( 41.47 % ) " "Info: Total interconnect delay = 1.087 ns ( 41.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[9] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.939 ns + Longest register pin " "Info: + Longest register to pin delay is 8.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regn:U_P\|Q\[9\] 1 REG LCFF_X14_Y17_N29 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y17_N29; Fanout = 7; REG Node = 'regn:U_P\|Q\[9\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { regn:U_P|Q[9] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.438 ns) 1.781 ns hex7seg:digit_2\|Mux3~17 2 COMB LCCOMB_X19_Y14_N0 1 " "Info: 2: + IC(1.343 ns) + CELL(0.438 ns) = 1.781 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 1; COMB Node = 'hex7seg:digit_2\|Mux3~17'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.781 ns" { regn:U_P|Q[9] hex7seg:digit_2|Mux3~17 } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 211 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.486 ns) + CELL(2.672 ns) 8.939 ns HEX2\[3\] 3 PIN PIN_AC26 0 " "Info: 3: + IC(4.486 ns) + CELL(2.672 ns) = 8.939 ns; Loc. = PIN_AC26; Fanout = 0; PIN Node = 'HEX2\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.158 ns" { hex7seg:digit_2|Mux3~17 HEX2[3] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 34.79 % ) " "Info: Total cell delay = 3.110 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.829 ns ( 65.21 % ) " "Info: Total interconnect delay = 5.829 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { regn:U_P|Q[9] hex7seg:digit_2|Mux3~17 HEX2[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { regn:U_P|Q[9] hex7seg:digit_2|Mux3~17 HEX2[3] } { 0.000ns 1.343ns 4.486ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[9] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_P|Q[9] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.046ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.939 ns" { regn:U_P|Q[9] hex7seg:digit_2|Mux3~17 HEX2[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.939 ns" { regn:U_P|Q[9] hex7seg:digit_2|Mux3~17 HEX2[3] } { 0.000ns 1.343ns 4.486ns } { 0.000ns 0.438ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "regn:U_A\|Q\[2\] SW\[10\] KEY\[1\] 0.444 ns register " "Info: th for register \"regn:U_A\|Q\[2\]\" (data pin = \"SW\[10\]\", clock pin = \"KEY\[1\]\") is 0.444 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[1\] destination 2.609 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[1\]\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[1\] 1 CLK PIN_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'KEY\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.041 ns) + CELL(0.155 ns) 1.038 ns KEY\[1\]~clk_delay_ctrl 2 COMB CLKDELAYCTRL_G4 1 " "Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'KEY\[1\]~clk_delay_ctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.196 ns" { KEY[1] KEY[1]~clk_delay_ctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.038 ns KEY\[1\]~clkctrl 3 COMB CLKCTRL_G4 32 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'KEY\[1\]~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { KEY[1]~clk_delay_ctrl KEY[1]~clkctrl } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.609 ns regn:U_A\|Q\[2\] 4 REG LCFF_X19_Y16_N31 16 " "Info: 4: + IC(1.034 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X19_Y16_N31; Fanout = 16; REG Node = 'regn:U_A\|Q\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { KEY[1]~clkctrl regn:U_A|Q[2] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.534 ns ( 58.80 % ) " "Info: Total cell delay = 1.534 ns ( 58.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.075 ns ( 41.20 % ) " "Info: Total interconnect delay = 1.075 ns ( 41.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[2] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.431 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[10\] 1 PIN PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N1; Fanout = 1; PIN Node = 'SW\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 2.431 ns regn:U_A\|Q\[2\] 2 REG LCFF_X19_Y16_N31 16 " "Info: 2: + IC(1.066 ns) + CELL(0.366 ns) = 2.431 ns; Loc. = LCFF_X19_Y16_N31; Fanout = 16; REG Node = 'regn:U_A\|Q\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { SW[10] regn:U_A|Q[2] } "NODE_NAME" } } { "part6.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise6/solutions/part6.VHDL/part6.vhd" 162 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 56.15 % ) " "Info: Total cell delay = 1.365 ns ( 56.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 43.85 % ) " "Info: Total interconnect delay = 1.066 ns ( 43.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { SW[10] regn:U_A|Q[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { SW[10] SW[10]~combout regn:U_A|Q[2] } { 0.000ns 0.000ns 1.066ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { KEY[1] KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { KEY[1] KEY[1]~combout KEY[1]~clk_delay_ctrl KEY[1]~clkctrl regn:U_A|Q[2] } { 0.000ns 0.000ns 0.041ns 0.000ns 1.034ns } { 0.000ns 0.842ns 0.155ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { SW[10] regn:U_A|Q[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.431 ns" { SW[10] SW[10]~combout regn:U_A|Q[2] } { 0.000ns 0.000ns 1.066ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 03 11:28:45 2007 " "Info: Processing ended: Thu May 03 11:28:45 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
