### Hello! I'm Dakshaa ğŸ™‹â€â™€ï¸
5th Semester Electronics(VLSI) Student @ NMIT Bengaluru  

Passionate about bridging Analog & Digital VLSI â€” from CMOS Design to RTL Coding and FPGA Implementation

Working across HDL, simulation, and design tools: 
**Verilog| SystemVerilog| MATLAB| Vivado| Cadence Virtuoso| LTspice**

---

### ğŸš€ Current Projects & Learning
- **Design and Analysis of CMOS Inverter** using *Cadence Virtuoso*
- **Design of 8-bit ALU** and **implementation on FPGA (PYNQ-Z2)**
- **Text Comparison Tool** built using *Python* (Highlights differences word-by-word)
- **MATLAB-based Sigma-Delta ADC** *(Ongoing Project)*
- Currently learning **SystemVerilog Constrained Randomization** and **UVM Basics**


### ğŸ› ï¸ Tools & Tech Stack

#### Languages & HDLs  
![Verilog](https://img.shields.io/badge/HDL-Verilog-blue?style=flat-square)  
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-purple?style=flat-square)  
![MATLAB](https://img.shields.io/badge/Language-MATLAB-orange?style=flat-square)  
![C](https://img.shields.io/badge/Language-C-00599C?style=flat-square)  
![Python](https://img.shields.io/badge/Language-Python-3776AB?style=flat-square)  

#### Simulation & Design Tools  
![Vivado](https://img.shields.io/badge/Tool-Xilinx%20Vivado-orange?style=flat-square)  
![Cadence Virtuoso](https://img.shields.io/badge/EDA-Cadence%20Virtuoso-6c3483?style=flat-square)  
![LTspice](https://img.shields.io/badge/Tool-LTspice-green?style=flat-square)  

#### Hardware & Platforms  
![PYNQ-Z2](https://img.shields.io/badge/FPGA-PYNQ--Z2-red?style=flat-square)  
![Xilinx](https://img.shields.io/badge/Platform-Xilinx-ffcc00?style=flat-square)  


---

### Let's Connect!
-  [LinkedIn](www.linkedin.com/in/dakshaasreerama)
-  Email: dakshaa1125@gmail.com

---

> â€œIt always seems impossible until it's done.â€ â€“ Nelson Mandela
