// Seed: 2824145016
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire _id_1;
  id_6 :
  assert property (@(posedge !id_6) (id_4))
  else $signed(97);
  ;
  assign id_5[id_1] = 1;
  logic id_7;
  tri [id_1 : -1] id_8;
  assign id_8 = 1 ? 1 : -1;
  module_0 modCall_1 ();
endmodule
