
#include "main.h"



// STM32L433
// ARM®-based Cortex®-M4 32b MCU, (72 MHz max)
// Rom 256KB
// Ram 64KB


__IO uint32_t TimingDelay = 0;

LED<GPIOB_BASE, 9> lcLedRed;

void NMI_Handler(void)
{
  while (1)
  {
  }
}

void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
}


void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
}


void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
}


void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
}


void SVC_Handler(void)
{
  while (1)
  {
  }
}

void DebugMon_Handler(void)
{
  while (1)
  {
  }
}


void PendSV_Handler(void)
{
  while (1)
  {
  }
}


void Delay(__IO uint32_t nTime)
{
  TimingDelay = nTime;

  while(TimingDelay != 0);
}


void TimingDelay_Decrement(void)
{
  if (TimingDelay != 0x00)
  {
    TimingDelay--;
  }
}


void SysTick_Handler(void)
{
  TimingDelay_Decrement();
  HAL_IncTick();
}

void Error_Handler()
{
  while (1)
  {
  };
}


void SysError_Handler()
{
  while (1)
  {
  };
}


enum {
  TRANSFER_WAIT,
  TRANSFER_COMPLETE,
  TRANSFER_ERROR
};


int8_t aTxBuffer[] = "012345678901234567890123456";

/* Buffer used for reception */
#define BUFFER_ALIGNED_SIZE (((BUFFERSIZE+31)/32)*32)
ALIGN_32BYTES(uint8_t aRxBuffer[BUFFER_ALIGNED_SIZE]);

/* transfer state */
__IO uint32_t wTransferState = TRANSFER_WAIT;


DMA_HandleTypeDef handle_GPDMA1_Channel7;

SPI_HandleTypeDef hspi1;

DMA_NodeTypeDef Node_tx;
DMA_QListTypeDef Queue_tx;


/**
  * @brief  DMA Linked-list Queue_tx configuration
  * @param  None
  * @retval None
  */
HAL_StatusTypeDef MX_Queue_tx_Config(void)
{
  HAL_StatusTypeDef ret = HAL_OK;
  /* DMA node configuration declaration */
  DMA_NodeConfTypeDef pNodeConfig;

  /* Set node configuration ################################################*/
  pNodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
  pNodeConfig.Init.Request = GPDMA1_REQUEST_SPI1_TX;
  pNodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
  pNodeConfig.Init.Direction = DMA_MEMORY_TO_PERIPH;
  pNodeConfig.Init.SrcInc = DMA_SINC_INCREMENTED;
  pNodeConfig.Init.DestInc = DMA_DINC_FIXED;
  pNodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_BYTE;
  pNodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
  pNodeConfig.Init.SrcBurstLength = 1;
  pNodeConfig.Init.DestBurstLength = 1;
  pNodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT1 | DMA_DEST_ALLOCATED_PORT0;
  pNodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
  pNodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
  pNodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
  pNodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
  pNodeConfig.SrcAddress = 0;
  pNodeConfig.DstAddress = 0;
  pNodeConfig.DataSize = 0;

  /* Build Node_tx Node */
  if (ret == HAL_OK)
  {
    ret = HAL_DMAEx_List_BuildNode(&pNodeConfig, &Node_tx);
  }

  /* Insert Node_tx to Queue */
  if (ret == HAL_OK)
  {
    ret = HAL_DMAEx_List_InsertNode_Tail(&Queue_tx, &Node_tx);
  }

  return ret;
}





static void MX_GPDMA1_Init(void)
{

  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();

  /* GPDMA1 interrupt Init */
  HAL_NVIC_SetPriority(GPDMA1_Channel7_IRQn, 8, 8);
  HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);

  /* USER CODE BEGIN GPDMA1_Init 1 */

  /* USER CODE END GPDMA1_Init 1 */
  handle_GPDMA1_Channel7.Instance = GPDMA1_Channel7;
  handle_GPDMA1_Channel7.InitLinkedList.Priority = DMA_LOW_PRIORITY_HIGH_WEIGHT;
  handle_GPDMA1_Channel7.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
  handle_GPDMA1_Channel7.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT1;
  handle_GPDMA1_Channel7.InitLinkedList.TransferEventMode = DMA_TCEM_LAST_LL_ITEM_TRANSFER;
  handle_GPDMA1_Channel7.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_NORMAL;
  if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel7) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel7, DMA_CHANNEL_NPRIV) != HAL_OK)
  {
    Error_Handler();
  }

  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}

/**
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{

  /* USER CODE BEGIN ICACHE_Init 0 */

  /* USER CODE END ICACHE_Init 0 */

  /* USER CODE BEGIN ICACHE_Init 1 */

  /* USER CODE END ICACHE_Init 1 */
  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
  {
    Error_Handler();
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}

/**
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  __HAL_RCC_SPI1_CLK_ENABLE();

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = { 0 };

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 0x7;
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
  hspi1.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
  hspi1.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
  {
    Error_Handler();
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi1, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
  {
    Error_Handler();
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

  HAL_NVIC_SetPriority(SPI1_IRQn, 9, 8); // Niedere Prio, wegen busy waiting
  HAL_NVIC_EnableIRQ(SPI1_IRQn);


}

/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();

  LL_GPIO_InitTypeDef GPIO_InitStruct;
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5 | LL_GPIO_PIN_4 | LL_GPIO_PIN_3;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6 | LL_GPIO_PIN_1 | LL_GPIO_PIN_0;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);

}

/* USER CODE BEGIN 4 */
/**
  * @brief  TxRx Transfer completed callback.
  * @param  hspi: SPI handle
  * @note   This example shows a simple way to report end of DMA TxRx transfer, and
  *         you can add your own implementation.
  * @retval None
  */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef* hspi)
{
  UNUSED(hspi);
  /* Turn LED1 on: Transfer in transmission process is complete */
  //BSP_LED_On(LED1);
  /* Turn LED2 on: Transfer in reception process is complete */
  //BSP_LED_On(LED2);
  wTransferState = TRANSFER_COMPLETE;
}




/**
  * @brief  SPI error callbacks.
  * @param  hspi: SPI handle
  * @note   This example shows a simple way to report transfer error, and you can
  *         add your own implementation.
  * @retval None
  */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef* hspi)
{
  UNUSED(hspi);
  wTransferState = TRANSFER_ERROR;
}

/**
  * @brief  Compares two buffers.
  * @param  pBuffer1, pBuffer2: buffers to be compared.
  * @param  BufferLength: buffer's length
  * @retval 0  : pBuffer1 identical to pBuffer2
  *         >0 : pBuffer1 differs from pBuffer2
  */
static uint16_t Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength)
{
  while (BufferLength--)
  {
    if ((*pBuffer1) != *pBuffer2)
    {
      return BufferLength;
    }
    pBuffer1++;
    pBuffer2++;
  }

  return 0;
}



#ifdef  USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */

  /* Infinite loop */
  while (1)
  {
  }
}
#endif



void GPDMA1_Channel7_IRQHandler(void)
{
  GPDMA1_Channel7->CCR &= ~DMA_CCR_EN;
  GPDMA1_Channel7->CFCR = DMA_CFCR_TCF;
  GPIOE->ODR |= (1 << 1);
}

void SPI1_IRQHandler(void)
{
  if ((SPI1->SR & SPI_FLAG_EOT))
  {
    //for (u32 i = 0; i < 100; i++)
    //{
    //  asm("nop");
    //}

    SPI1->IFCR = 0xFFFF; // Clear all flags
    wTransferState = TRANSFER_COMPLETE;
    GPIOE->ODR |= (1 << 6);
  }
  SPI1->CR1 &= ~(SPI_CR1_SPE);

}


void EXTI5_IRQHandler(void)
{

  if (__HAL_GPIO_EXTI_GET_IT(LL_EXTI_LINE_5) != 0x00u)
  {
    __HAL_GPIO_EXTI_CLEAR_IT(LL_EXTI_LINE_5);
    if (GPIOE->IDR & (1 << 0))
    {
      GPIOE->ODR &= ~(1 << 0);
    }
    else
    {
      GPIOE->ODR |= (1 << 0);
    }
  }
}


void MAIN_vTick1000msLp(void)
{
    lcLedRed.Toggle();
}

void cNRF905_Spi_vStopDMA()
{
  // Disable all Interrupt
  // Stop DMA
  GPDMA1_Channel7->CCR &= ~0x0000FF01;

  // Clear all Flags
  GPDMA1_Channel7->CFCR = 0xFFFF;

  //SPI1->CFG1 &= ~(SPI_CFG1_TXDMAEN);
}


void vStartDMA2(uint8* pBuffer, uint32 BufferSize)
{
  cNRF905_Spi_vStopDMA();

  SPI1->IFCR = 0xFFFF; // Clear all flags
  MODIFY_REG(SPI1->CR2, SPI_CR2_TSIZE, BufferSize);
  SPI1->CR1 |= (SPI_CR1_SPE);
  SPI1->CR1 |= SPI_CR1_CSTART;

  for (u32 i = 0; i < BufferSize; i++)
  {
    LL_SPI_TransmitData8(SPI1, pBuffer[i]);
  }

}

void vStartDMA(uint8* pBuffer, uint32 BufferSize)
{
  cNRF905_Spi_vStopDMA();

  SPI1->IFCR = 0xFFFF; // Clear all flags
  MODIFY_REG(SPI1->CR2, SPI_CR2_TSIZE, BufferSize);
  SPI1->CR1 |= (SPI_CR1_SPE);
  SPI1->CR1 |= SPI_CR1_CSTART;
  //SPI1->CFG1 |= SPI_CFG1_TXDMAEN;

  GPDMA1_Channel7->CBR1  = BufferSize;
  GPDMA1_Channel7->CSAR  = (uint32)pBuffer;
  GPDMA1_Channel7->CTR1 |= DMA_CTR1_SINC;  // Memory Inc
  GPDMA1_Channel7->CCR  |= (DMA_CCR_TCIE | DMA_CCR_EN);
}


void MAIN_vInitSystem(void)
{
  cClockInfo::Update();
  SysTick_Config(cClockInfo::mstClocks.HCLK_Frequency / 100);

  /* STM32L4xx HAL library initialization:
       - Configure the Flash prefetch
       - Systick timer is configured by default as source of time base, but user
         can eventually implement his proper time base source (a general purpose
         timer for example or other time source), keeping in mind that Time base
         duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
         handled in milliseconds basis.
       - Set NVIC Group Priority to 4
       - Low Level Initialization
     */
  HAL_Init();


  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
  MX_GPIO_Init();
  ////MX_GPDMA1_Init();
  ////MX_SPI1_Init();
  /////* USER CODE BEGIN 2 */
  ////MX_Queue_tx_Config();
  ////HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel7, &Queue_tx);
  ////__HAL_LINKDMA(&hspi1, hdmatx, handle_GPDMA1_Channel7);
  ////
  ////HAL_SPI_RegisterCallback(&hspi1, HAL_SPI_TX_COMPLETE_CB_ID, HAL_SPI_TxRxCpltCallback);
  ////
  /////* Configure User push-button button */
  //////BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
  /////* Wait for User push-button press before starting the Communication */
  //////while (BSP_PB_GetState(BUTTON_USER) != GPIO_PIN_SET)
  //////{
  ////  //BSP_LED_Toggle(LED1);
  ////  //HAL_Delay(100);
  //////}
  //////BSP_LED_Off(LED1);
  ////
  /////*##-2- Start the Full Duplex Communication process ########################*/
/*//// While the SPI in TransmitReceive process, user can transmit data through
  //// "aTxBuffer" buffer & receive data through "aRxBuffer" */
  ////if (HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)aTxBuffer, BUFFERSIZE) != HAL_OK)
  ////{
  ////  /* Transfer error in transmission process */
  ////  Error_Handler();
  ////}

  __HAL_RCC_GPDMA1_CLK_ENABLE();

  /* GPDMA1 interrupt Init */
  HAL_NVIC_SetPriority(GPDMA1_Channel7_IRQn, 8, 8);
  HAL_NVIC_EnableIRQ(GPDMA1_Channel7_IRQn);


  GPDMA1_Channel7->CTR1 = 0x00004008;
  GPDMA1_Channel7->CTR2 = 0x00000407;
  GPDMA1_Channel7->CBR1 = sizeof(aTxBuffer);
  GPDMA1_Channel7->CSAR = (u32)aTxBuffer;
  GPDMA1_Channel7->CDAR = 0x40013020;
  GPDMA1_Channel7->CCR  = 0x00820101;



  __HAL_RCC_SPI1_CLK_ENABLE();
  HAL_NVIC_SetPriority(SPI1_IRQn, 9, 8); // Niedere Prio, wegen busy waiting
  HAL_NVIC_EnableIRQ(SPI1_IRQn);

  //SPI1->CR2  = sizeof(aTxBuffer);
  //SPI1->CFG1 = 0x70078007;
  //SPI1->CFG2 |= 0x04400000;
  //SPI1->CFG2 = 0x04400000;
  //SPI1->IER  = 0x00000008;
  //SPI1->CR1  |= 0x00001001;
  //SPI1->CR1  |= 1;

  __HAL_RCC_SPI1_CLK_ENABLE();

  SPI_HandleTypeDef lhSpi = {};

  /* SD_SPI Config */
  lhSpi.Instance = SPI1;
  lhSpi.Init.Mode = SPI_MODE_MASTER;
  lhSpi.Init.Direction = SPI_DIRECTION_2LINES;
  lhSpi.Init.DataSize = SPI_DATASIZE_8BIT;
  lhSpi.Init.CLKPolarity = SPI_POLARITY_LOW;
  lhSpi.Init.CLKPhase = SPI_PHASE_1EDGE;
  lhSpi.Init.NSS = SPI_NSS_SOFT;
  lhSpi.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
  lhSpi.Init.FirstBit = SPI_FIRSTBIT_MSB;
  lhSpi.Init.TIMode = SPI_TIMODE_DISABLE;
  lhSpi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  lhSpi.Init.CRCPolynomial = 7;
  lhSpi.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  lhSpi.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
  if (HAL_SPI_Init(&lhSpi) != HAL_OK)
  {
    //Error_Handler();
  }

  //mSPI->CR1 |= (SPI_CR1_SPE);
  //mSPI->CFG1 |= (SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);

  SPI1->CR2  = sizeof(aTxBuffer);
  SPI1->IER |= SPI_IER_EOTIE;

  SPI1->CFG1 |= (SPI_CFG1_TXDMAEN);


  LL_EXTI_SetEXTISource(LL_EXTI_EXTI_PORTE, LL_EXTI_EXTI_LINE5);

  ////
  ////// PE05 is connected to EXTI_Line5
  LL_EXTI_InitTypeDef EXTI_InitStruct;
  LL_EXTI_StructInit(&EXTI_InitStruct);

  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_5;
  EXTI_InitStruct.LineCommand = ENABLE;
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
  LL_EXTI_Init(&EXTI_InitStruct);

  // Add IRQ vector to NVIC
  HAL_NVIC_SetPriority(EXTI5_IRQn, 9, 8);  // Niedere Prio, wegen busy waiting
  HAL_NVIC_EnableIRQ(EXTI5_IRQn);

  ////switch (wTransferState)
  ////{
  ////case TRANSFER_COMPLETE:
  ////  /*##-4- Compare the sent and received buffers ##############################*/
  ////  if (Buffercmp((uint8_t*)aTxBuffer, (uint8_t*)aRxBuffer, BUFFERSIZE))
  ////  {
  ////    /* Processing Error */
  ////    Error_Handler();
  ////  }
  ////  break;
  ////default:
  ////  Error_Handler();
  ////  break;
  ////}

  CycCall_Start(NULL /*1ms_HP*/,
                NULL /*10ms_HP*/,
                NULL /*100ms_HP*/,
                NULL /*1s_HP*/,

                NULL               /*1ms_LP*/,
                NULL               /*10ms_LP*/,
                NULL               /*100ms_LP*/,
                MAIN_vTick1000msLp /*1s_LP*/);

}




int main(void)
{
  MAIN_vInitSystem();

  while (1)
  {
    u32 i;
    CycCall_vIdle();

    for (i = 0; i < 10000; i++)
    {
      asm("nop");
    }


    //wTransferState = TRANSFER_WAIT;
    //
    //GPIOE->ODR &= ~(1 << 6);
    //GPIOE->ODR &= ~(1 << 1);
    //
    //vStartDMA((u8*)aTxBuffer, sizeof(aTxBuffer));
    //
    //while (wTransferState == TRANSFER_WAIT)
    //{
    //}
    //
    //for (i = 0; i < 10000; i++)
    //{
    //  asm("nop");
    //}
    //
    //
    //wTransferState = TRANSFER_WAIT;
    //
    //GPIOE->ODR &= ~(1 << 6);
    //GPIOE->ODR &= ~(1 << 1);
    //
    //vStartDMA2((u8*)aTxBuffer, 14);
    //
    //while (wTransferState == TRANSFER_WAIT)
    //{
    //}

  }
}


/**
 * @brief  System Clock Configuration
  *         The system Clock is configured as follows :
  *            System Clock source            = PLL (MSI)
  *            SYSCLK(Hz)                     = 160000000
  *            HCLK(Hz)                       = 160000000
  *            AHB Prescaler                  = 1
  *            APB1 Prescaler                 = 1
  *            APB2 Prescaler                 = 1
  *            MSI Frequency(Hz)              = 4000000
  *            PLL_MBOOST                     = 1
  *            PLL_M                          = 1
  *            PLL_N                          = 80
  *            PLL_Q                          = 2
  *            PLL_R                          = 2
  *            PLL_P                          = 2
  *            Flash Latency(WS)              = 4
  */
static void SystemClock_Config(void)
{
  /* Enable PWR clock */
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_PWR);

  /* Set the regulator supply output voltage */
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
  while (LL_PWR_IsActiveFlag_VOS() == 0)
  {
  }

  ///* Switch to SMPS regulator instead of LDO */
  //LL_PWR_SetRegulatorSupply(LL_PWR_SMPS_SUPPLY);
  //while (LL_PWR_IsActiveFlag_REGULATOR() != 1)
  //{
  //}

  /* Enable MSI oscillator */
  LL_RCC_MSIS_SetRange(LL_RCC_MSISRANGE_4);
  LL_RCC_MSI_SetCalibTrimming(10, LL_RCC_MSI_OSCILLATOR_0);
  LL_RCC_MSIS_Enable();
  while (LL_RCC_MSIS_IsReady() != 1)
  {
  }

  /* Set FLASH latency */
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);

  /* Configure PLL clock source */
  LL_RCC_PLL1_SetMainSource(LL_RCC_PLL1SOURCE_MSIS);

  /* Enable the EPOD to reach max frequency */
  LL_PWR_EnableEPODBooster();
  while (LL_PWR_IsActiveFlag_BOOST() == 0)
  {
  }

  /* Main PLL configuration and activation */
  LL_RCC_PLL1_EnableDomain_SYS();
  LL_RCC_PLL1FRACN_Disable();
  LL_RCC_PLL1_SetVCOInputRange(LL_RCC_PLLINPUTRANGE_4_8);
  LL_RCC_SetPll1EPodPrescaler(LL_RCC_PLL1MBOOST_DIV_1);
  LL_RCC_PLL1_SetDivider(1);
  LL_RCC_PLL1_SetN(80);
  LL_RCC_PLL1_SetP(2);
  LL_RCC_PLL1_SetQ(2);
  LL_RCC_PLL1_SetR(2);

  LL_RCC_PLL1_Enable();
  while (LL_RCC_PLL1_IsReady() != 1)
  {
  }

  /* Set AHB, APB1, APB2 and APB3 prescalers */
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
  LL_RCC_SetAPB3Prescaler(LL_RCC_APB3_DIV_1);

  /* Set PLL1 as System Clock Source */
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL1);
  while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL1)
  {
  }

  /* Set systick to 1ms with frequency set to 160MHz */
  LL_Init1msTick(160000000);

  /* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
  LL_SetSystemCoreClock(160000000);
}


// This is called from the Startup Code, before the c++ contructors
void MainSystemInit()
{
  SystemInit();
  SystemClock_Config(); // Decomment for 16Mhz HSI
  SystemCoreClockUpdate();
}

