module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q);
    
    
    always@(posedge clk or posedge areset)
    begin
        if (areset == 1)
            q <= 4'b0;
        else if (load == 1)
            q <= data;
        
        
        else if (ena==1)
            q <= q>>1;
            

    end
    
    
    
    
    
    

endmodule
