AArch64 MP+rel+CAS-no-RnRs-addr

{
  int z = 1;

  0: X0 = x;    1: X0 = x;
  0: X2 = y;    1: X2 = y;
                1: X4 = z;
}

P0            | P1                      ;

MOV W1, #1    | LDR W1, [X2]            ;
STR W1, [X0]  | EOR W6, W1, W1          ;
MOV W3, #1    | ADD X4, X4, W6, SXTW    ;
STLR W3, [X2] | MOV W3, #1              ;
              | CAS W10, W3, [X4]       ;
              | EOR W5, W10, W10        ;
              | LDR W7, [X0, W5, SXTW]  ;

exists 1: X1 = 1 /\ 1: X7 = 0
