1.
write q1.sv verilog
2.
start analysis + elaboration and check state machine diagram
3.
write tb_q1.sv
4.
