/* Parameters for limesuite device version */

rf_driver: {
    name: "limesuite", // name of the plugin library trx_name.so
    logLevel: 3, // OPTIONAL, enable printing of additional information: 0-critical, (default)1-error, 2-warning, 3-info, 4-verbose, 5-debug


    // dev%i represents individual RF SOC configuration

    dev0: "LimeSDR-X3" // OPTIONAL, handle of which device to use
    dev0_chipIndex: 0, // OPTIONAL, will use 0 if not specified
    dev0_ini: "config/rf_driver/someFile.ini", // OPTIONAL, will use defaults settings as base.
    dev0_maxChannelsToUse: 2 // OPTIONAL, how many channels to use from this device, be default all channels are allowed

    dev0_rxPath: "LNAH",
    dev0_txPath: "BAND2",

    //dev0_rx_lo_override: 1.9e6, // OPTIONAL, force set RxLO frequency
    //dev0_tx_lo_override: 2.0e6, // OPTIONAL, force set TxLO frequency

    // gain parameter overrides:
    dev0_rx_oversample: 0, // OPTIONAL, by default 0 (automatic max available oversample), 1, 2, 4, 8...
    dev0_tx_oversample: 0, // OPTIONAL, by default 0 (automatic max available oversample), 1, 2, 4, 8...

    dev0_rx_gfir_enable: 0, // OPTIONAL, by default 0
    //dev0_rx_gfir_bandwidth: 5e6, // OPTIONAL, by default is set to host's expected bandwidth
    dev0_tx_gfir_enable: 0, // OPTIONAL, by default 0
    //dev0_tx_gfir_bandwidth: 5e6, // OPTIONAL, by default is set to host's expected bandwidth

    dev0_rx_power_dBm: 0, // OPTIONAL, hint about absolute RX power in dBm, assuming a square signal of maximum amplitude
    dev0_tx_power_dBm: 0, // OPTIONAL, hint about absolute TX power in dBm, assuming a square signal of maximum amplitude

    dev0_rx_calibration: "none", // all, none, filter, dciq
    dev0_tx_calibration: "none", // all, none, filter, dciq

    dev0_ch0_pa_dac: 65535, // OPTIONAL, PA DAC value

    //dev0_double_freq_conversion_to_lower_side: 1 // OPTIONAL, negates Q channel value

    //dev0_writeRegisters: "AAAABBBB;CCCCDDDD"; // OPTIONAL, 32bit(16:addr, 16:data) SPI values to be written to FPGA


    // port%i represents logical samples streaming cell, it can be individual device, or aggregate of many devices
    port0: "dev0"
    // port0: "dev0,dev1,dev2"

    port0_linkFormat: "I16" // OPTIONAL, data transfer format to hardware: I12, I16
    // port0_syncPPS: 1, // OPTIONAL, start sampling on next PPS, default 0

    port0_usePoll: 1, // OPTIONAL, sleep until data is available
    port0_rxSamplesInPacket: 256, // OPTIONAL, number of samples in single Rx packet, max 512
    port0_rxPacketsInBatch: 2, // OPTIONAL, number of Rx packets in each data transfer, max depends on 'rxSamplesInPacket', rxSamplesInPacket*rxPacketsInBatch should be < 4080, will be clamped to max available value
    port0_txMaxPacketsInBatch: 8, // OPTIONAL, max number of Tx packets in each data transfer, max 8
    port0_txSamplesInPacket: 256, // OPTIONAL, number of samples in single Rx packet, max 512

},
tx_time_offset: 0, /* normally slightly negative*/
tx_pad_duration: 30, //40
rx_ta_offset: 22, //24, 26 max
tx_gain: 0.0, /* TX gain (in dB) */
rx_gain: 0.0, /* RX gain (in dB) */

