#VHDL_UART_FIFO
a UART Module with TX FIFO and RX FIFO ,Keypad,4-digit seven segment displays and ws2812 implemented using VHDL on the tang nano 20k FPGA Board.
![Asic journey - UART_FIFO (4)](https://github.com/user-attachments/assets/58d5ac9d-5ae0-403b-9a61-300df99d36c3)
