0 1 3 the
1 2 4 memory
2 3 5 access
3 4 6 and
4 5 7 load
5 6 8 register
6 7 2 on
7 8 1 informations
8 9 9 are
9 10 12 the
10 11 13 m
11 12 14 stage
12 13 15 404
13 14 11 to
14 15 10 transferred
15 16 16 . 0.305167386793
16
0 17 3 the
17 18 4 memory
18 19 5 access
19 20 6 and
20 21 7 load
21 22 8 register
22 23 9 are
23 24 2 on
24 25 1 informations
25 26 12 the
26 27 13 m
27 28 14 stage
28 29 15 404
29 30 11 to
30 31 10 transferred
31 32 16 . 1.45886505395
32
0 33 3 the
33 34 4 memory
34 35 5 access
35 36 6 and
36 37 7 load
37 38 2 on
38 39 1 informations
39 40 8 register
40 41 9 are
41 42 12 the
42 43 13 m
43 44 14 stage
44 45 15 404
45 46 11 to
46 47 10 transferred
47 48 16 . 6.21460809842
48
0 49 3 the
49 50 4 memory
50 51 5 access
51 52 6 and
52 53 7 load
53 54 8 register
54 55 1 informations
55 56 2 on
56 57 9 are
57 58 12 the
58 59 13 m
59 60 14 stage
60 61 15 404
61 62 11 to
62 63 10 transferred
63 64 16 . 3.75075485783
64
0 65 3 the
65 66 4 memory
66 67 5 access
67 68 6 and
68 69 2 on
69 70 7 load
70 71 8 register
71 72 1 informations
72 73 9 are
73 74 12 the
74 75 13 m
75 76 14 stage
76 77 15 404
77 78 11 to
78 79 10 transferred
79 80 16 . 6.50229017087
80
0 81 4 memory
81 82 3 the
82 83 5 access
83 84 6 and
84 85 7 load
85 86 8 register
86 87 2 on
87 88 1 informations
88 89 9 are
89 90 12 the
90 91 13 m
91 92 14 stage
92 93 15 404
93 94 11 to
94 95 10 transferred
95 96 16 . 6.21460809842
96
0 97 3 the
97 98 4 memory
98 99 6 and
99 100 5 access
100 101 7 load
101 102 8 register
102 103 2 on
103 104 1 informations
104 105 9 are
105 106 12 the
106 107 13 m
107 108 14 stage
108 109 15 404
109 110 11 to
110 111 10 transferred
111 112 16 . 7.60090245954
112
0 113 3 the
113 114 4 memory
114 115 5 access
115 116 6 and
116 117 7 load
117 118 8 register
118 119 2 on
119 120 1 informations
120 121 9 are
121 122 13 m
122 123 12 the
123 124 14 stage
124 125 15 404
125 126 11 to
126 127 10 transferred
127 128 16 . 6.90775527898
128
