$date
	Wed Nov 05 15:47:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram16x8 $end
$var wire 4 ! pc [3:0] $end
$var wire 8 " data_out [7:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & load $end
$var reg 4 ' next_pc [3:0] $end
$var reg 1 ( rst $end
$var reg 1 ) we $end
$scope module u_pc $end
$var wire 1 $ clk $end
$var wire 1 & load $end
$var wire 4 * next_pc [3:0] $end
$var wire 1 ( rst $end
$var reg 4 + pc [3:0] $end
$upscope $end
$scope module u_ram $end
$var wire 4 , addr [3:0] $end
$var wire 1 $ clk $end
$var wire 8 - data_in [7:0] $end
$var wire 1 ) we $end
$var reg 8 . data_out [7:0] $end
$scope begin init_mem $end
$var integer 32 / i [31:0] $end
$upscope $end
$upscope $end
$scope begin stim $end
$var reg 8 0 ascii [7:0] $end
$var integer 32 1 csv [31:0] $end
$var integer 32 2 cycle [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 2
b10000000000000000000000000000011 1
b0 0
b10000 /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
1(
b0 '
0&
b0 %
0$
b0 #
bx "
b0 !
$end
#5
b1000001 "
b1000001 .
1$
#10
0$
#15
1$
#20
0(
0$
#21
b1 2
#25
b1 !
b1 +
1$
#26
b1011010 %
b1011010 -
1)
b1 #
b1 ,
b10 2
b1000001 0
#30
0$
#35
b10 !
b10 +
b1000010 "
b1000010 .
1$
#36
b0 %
b0 -
0)
b10 #
b10 ,
b11 2
b1000010 0
#40
0$
#45
b11 !
b11 +
b1000011 "
b1000011 .
1$
#46
b11 #
b11 ,
b100 2
b1000011 0
#50
0$
#55
b100 !
b100 +
b1000100 "
b1000100 .
1$
#56
b100 #
b100 ,
b101 2
b1000100 0
#60
0$
#65
b101 !
b101 +
b1000101 "
b1000101 .
1$
#66
b101 #
b101 ,
b110 2
b1000101 0
#70
0$
#75
b110 !
b110 +
b1000110 "
b1000110 .
1$
#76
b110 #
b110 ,
b111 2
b1000110 0
#80
0$
#85
b111 !
b111 +
b1000111 "
b1000111 .
1$
#86
b111 #
b111 ,
b1000 2
b1000111 0
#90
0$
#95
b1000 !
b1000 +
b1001000 "
b1001000 .
1$
#96
b1000 #
b1000 ,
b1001 2
b1001000 0
#100
0$
#105
b1001 !
b1001 +
b1001001 "
b1001001 .
1$
#106
b1001 #
b1001 ,
b1010 2
b1001001 0
#110
0$
#115
b1010 !
b1010 +
b1001010 "
b1001010 .
1$
#116
b1010 #
b1010 ,
b1011 2
b1001010 0
#120
0$
#125
b1011 !
b1011 +
b1001011 "
b1001011 .
1$
#126
b1011 #
b1011 ,
b1100 2
b1001011 0
#130
0$
#135
b1100 !
b1100 +
b1001100 "
b1001100 .
1$
#136
b1100 #
b1100 ,
b1101 2
b1001100 0
#140
0$
#145
b1101 !
b1101 +
b1001101 "
b1001101 .
1$
#146
b1101 #
b1101 ,
b1110 2
b1001101 0
#150
0$
#155
b1110 !
b1110 +
b1001110 "
b1001110 .
1$
#156
b1110 #
b1110 ,
b1111 2
b1001110 0
#160
0$
#165
b1111 !
b1111 +
b1001111 "
b1001111 .
1$
#166
b1111 #
b1111 ,
b10000 2
b1001111 0
#170
0$
#175
b0 !
b0 +
b1010000 "
b1010000 .
1$
#176
b0 #
b0 ,
b10001 2
b1010000 0
#180
0$
#185
b1 !
b1 +
b1000001 "
b1000001 .
1$
#186
b1 #
b1 ,
b10010 2
b1000001 0
#190
0$
#195
b10 !
b10 +
b1011010 "
b1011010 .
1$
#196
b10 #
b10 ,
b10011 2
b1011010 0
#200
0$
#205
b11 !
b11 +
b1000011 "
b1000011 .
1$
#206
b11 #
b11 ,
b10100 2
b1000011 0
#210
0$
#215
b100 !
b100 +
b1000100 "
b1000100 .
1$
#216
b10101 2
b1000100 0
