
../repos/dvidelabs-flatcc-3b39ef7/test/monster_test_prefix/monster_test_prefix:     file format elf32-littlearm


Disassembly of section .init:

00012268 <.init>:
   12268:	push	{r3, lr}
   1226c:	bl	1236c <_start@@Base+0x3c>
   12270:	pop	{r3, pc}

Disassembly of section .plt:

00012274 <free@plt-0x14>:
   12274:	push	{lr}		; (str lr, [sp, #-4]!)
   12278:	ldr	lr, [pc, #4]	; 12284 <free@plt-0x4>
   1227c:	add	lr, pc, lr
   12280:	ldr	pc, [lr, #8]!
   12284:	andeq	ip, r1, ip, ror sp

00012288 <free@plt>:
   12288:	add	ip, pc, #0, 12
   1228c:	add	ip, ip, #28, 20	; 0x1c000
   12290:	ldr	pc, [ip, #3452]!	; 0xd7c

00012294 <memcpy@plt>:
   12294:	add	ip, pc, #0, 12
   12298:	add	ip, ip, #28, 20	; 0x1c000
   1229c:	ldr	pc, [ip, #3444]!	; 0xd74

000122a0 <memcmp@plt>:
   122a0:	add	ip, pc, #0, 12
   122a4:	add	ip, ip, #28, 20	; 0x1c000
   122a8:	ldr	pc, [ip, #3436]!	; 0xd6c

000122ac <realloc@plt>:
   122ac:	add	ip, pc, #0, 12
   122b0:	add	ip, ip, #28, 20	; 0x1c000
   122b4:	ldr	pc, [ip, #3428]!	; 0xd64

000122b8 <malloc@plt>:
   122b8:	add	ip, pc, #0, 12
   122bc:	add	ip, ip, #28, 20	; 0x1c000
   122c0:	ldr	pc, [ip, #3420]!	; 0xd5c

000122c4 <__libc_start_main@plt>:
   122c4:	add	ip, pc, #0, 12
   122c8:	add	ip, ip, #28, 20	; 0x1c000
   122cc:	ldr	pc, [ip, #3412]!	; 0xd54

000122d0 <__gmon_start__@plt>:
   122d0:	add	ip, pc, #0, 12
   122d4:	add	ip, ip, #28, 20	; 0x1c000
   122d8:	ldr	pc, [ip, #3404]!	; 0xd4c

000122dc <strlen@plt>:
   122dc:	add	ip, pc, #0, 12
   122e0:	add	ip, ip, #28, 20	; 0x1c000
   122e4:	ldr	pc, [ip, #3396]!	; 0xd44

000122e8 <posix_memalign@plt>:
   122e8:	add	ip, pc, #0, 12
   122ec:	add	ip, ip, #28, 20	; 0x1c000
   122f0:	ldr	pc, [ip, #3388]!	; 0xd3c

000122f4 <memset@plt>:
   122f4:	add	ip, pc, #0, 12
   122f8:	add	ip, ip, #28, 20	; 0x1c000
   122fc:	ldr	pc, [ip, #3380]!	; 0xd34

00012300 <strncpy@plt>:
   12300:	add	ip, pc, #0, 12
   12304:	add	ip, ip, #28, 20	; 0x1c000
   12308:	ldr	pc, [ip, #3372]!	; 0xd2c

0001230c <memchr@plt>:
   1230c:	add	ip, pc, #0, 12
   12310:	add	ip, ip, #28, 20	; 0x1c000
   12314:	ldr	pc, [ip, #3364]!	; 0xd24

00012318 <abort@plt>:
   12318:	add	ip, pc, #0, 12
   1231c:	add	ip, ip, #28, 20	; 0x1c000
   12320:	ldr	pc, [ip, #3356]!	; 0xd1c

00012324 <__assert_fail@plt>:
   12324:	add	ip, pc, #0, 12
   12328:	add	ip, ip, #28, 20	; 0x1c000
   1232c:	ldr	pc, [ip, #3348]!	; 0xd14

Disassembly of section .text:

00012330 <_start@@Base>:
   12330:	mov	fp, #0
   12334:	mov	lr, #0
   12338:	pop	{r1}		; (ldr r1, [sp], #4)
   1233c:	mov	r2, sp
   12340:	push	{r2}		; (str r2, [sp, #-4]!)
   12344:	push	{r0}		; (str r0, [sp, #-4]!)
   12348:	ldr	ip, [pc, #16]	; 12360 <_start@@Base+0x30>
   1234c:	push	{ip}		; (str ip, [sp, #-4]!)
   12350:	ldr	r0, [pc, #12]	; 12364 <_start@@Base+0x34>
   12354:	ldr	r3, [pc, #12]	; 12368 <_start@@Base+0x38>
   12358:	bl	122c4 <__libc_start_main@plt>
   1235c:	bl	12318 <abort@plt>
   12360:	andeq	sp, r1, ip, ror #13
   12364:	andeq	r3, r1, r8, lsl #25
   12368:	andeq	sp, r1, ip, lsl #13
   1236c:	ldr	r3, [pc, #20]	; 12388 <_start@@Base+0x58>
   12370:	ldr	r2, [pc, #20]	; 1238c <_start@@Base+0x5c>
   12374:	add	r3, pc, r3
   12378:	ldr	r2, [r3, r2]
   1237c:	cmp	r2, #0
   12380:	bxeq	lr
   12384:	b	122d0 <__gmon_start__@plt>
   12388:	andeq	ip, r1, r4, lsl #25
   1238c:	andeq	r0, r0, r8, asr #32
   12390:	ldr	r0, [pc, #24]	; 123b0 <_start@@Base+0x80>
   12394:	ldr	r3, [pc, #24]	; 123b4 <_start@@Base+0x84>
   12398:	cmp	r3, r0
   1239c:	bxeq	lr
   123a0:	ldr	r3, [pc, #16]	; 123b8 <_start@@Base+0x88>
   123a4:	cmp	r3, #0
   123a8:	bxeq	lr
   123ac:	bx	r3
   123b0:	andeq	pc, r2, r4, rrx
   123b4:	andeq	pc, r2, r4, rrx
   123b8:	andeq	r0, r0, r0
   123bc:	ldr	r0, [pc, #36]	; 123e8 <_start@@Base+0xb8>
   123c0:	ldr	r1, [pc, #36]	; 123ec <_start@@Base+0xbc>
   123c4:	sub	r1, r1, r0
   123c8:	asr	r1, r1, #2
   123cc:	add	r1, r1, r1, lsr #31
   123d0:	asrs	r1, r1, #1
   123d4:	bxeq	lr
   123d8:	ldr	r3, [pc, #16]	; 123f0 <_start@@Base+0xc0>
   123dc:	cmp	r3, #0
   123e0:	bxeq	lr
   123e4:	bx	r3
   123e8:	andeq	pc, r2, r4, rrx
   123ec:	andeq	pc, r2, r4, rrx
   123f0:	andeq	r0, r0, r0
   123f4:	push	{r4, lr}
   123f8:	ldr	r4, [pc, #24]	; 12418 <_start@@Base+0xe8>
   123fc:	ldrb	r3, [r4]
   12400:	cmp	r3, #0
   12404:	popne	{r4, pc}
   12408:	bl	12390 <_start@@Base+0x60>
   1240c:	mov	r3, #1
   12410:	strb	r3, [r4]
   12414:	pop	{r4, pc}
   12418:	andeq	pc, r2, r4, rrx
   1241c:	b	123bc <_start@@Base+0x8c>
   12420:	str	fp, [sp, #-8]!
   12424:	str	lr, [sp, #4]
   12428:	add	fp, sp, #4
   1242c:	sub	sp, sp, #8
   12430:	str	r0, [fp, #-8]
   12434:	str	r1, [fp, #-12]
   12438:	mov	r3, #0
   1243c:	mov	r2, #0
   12440:	ldr	r1, [fp, #-12]
   12444:	ldr	r0, [fp, #-8]
   12448:	bl	1612c <flatcc_builder_start_buffer@@Base>
   1244c:	mov	r3, r0
   12450:	mov	r0, r3
   12454:	sub	sp, fp, #4
   12458:	ldr	fp, [sp]
   1245c:	add	sp, sp, #4
   12460:	pop	{pc}		; (ldr pc, [sp], #4)
   12464:	str	fp, [sp, #-8]!
   12468:	str	lr, [sp, #4]
   1246c:	add	fp, sp, #4
   12470:	sub	sp, sp, #8
   12474:	str	r0, [fp, #-8]
   12478:	str	r1, [fp, #-12]
   1247c:	ldr	r1, [fp, #-12]
   12480:	ldr	r0, [fp, #-8]
   12484:	bl	1629c <flatcc_builder_end_buffer@@Base>
   12488:	mov	r3, r0
   1248c:	mov	r0, r3
   12490:	sub	sp, fp, #4
   12494:	ldr	fp, [sp]
   12498:	add	sp, sp, #4
   1249c:	pop	{pc}		; (ldr pc, [sp], #4)
   124a0:	str	fp, [sp, #-8]!
   124a4:	str	lr, [sp, #4]
   124a8:	add	fp, sp, #4
   124ac:	sub	sp, sp, #8
   124b0:	str	r0, [fp, #-8]
   124b4:	mov	r1, #36	; 0x24
   124b8:	ldr	r0, [fp, #-8]
   124bc:	bl	17264 <flatcc_builder_start_table@@Base>
   124c0:	mov	r3, r0
   124c4:	mov	r0, r3
   124c8:	sub	sp, fp, #4
   124cc:	ldr	fp, [sp]
   124d0:	add	sp, sp, #4
   124d4:	pop	{pc}		; (ldr pc, [sp], #4)
   124d8:	str	fp, [sp, #-8]!
   124dc:	str	lr, [sp, #4]
   124e0:	add	fp, sp, #4
   124e4:	sub	sp, sp, #8
   124e8:	str	r0, [fp, #-8]
   124ec:	mov	r2, #1
   124f0:	ldr	r3, [pc, #88]	; 12550 <_start@@Base+0x220>
   124f4:	add	r3, pc, r3
   124f8:	mov	r1, r3
   124fc:	ldr	r0, [fp, #-8]
   12500:	bl	17d24 <flatcc_builder_check_required@@Base>
   12504:	mov	r3, r0
   12508:	cmp	r3, #0
   1250c:	bne	12530 <_start@@Base+0x200>
   12510:	ldr	r3, [pc, #60]	; 12554 <_start@@Base+0x224>
   12514:	add	r3, pc, r3
   12518:	movw	r2, #2398	; 0x95e
   1251c:	ldr	r1, [pc, #52]	; 12558 <_start@@Base+0x228>
   12520:	add	r1, pc, r1
   12524:	ldr	r0, [pc, #48]	; 1255c <_start@@Base+0x22c>
   12528:	add	r0, pc, r0
   1252c:	bl	12324 <__assert_fail@plt>
   12530:	ldr	r0, [fp, #-8]
   12534:	bl	17e18 <flatcc_builder_end_table@@Base>
   12538:	mov	r3, r0
   1253c:	mov	r0, r3
   12540:	sub	sp, fp, #4
   12544:	ldr	fp, [sp]
   12548:	add	sp, sp, #4
   1254c:	pop	{pc}		; (ldr pc, [sp], #4)
   12550:	andeq	fp, r0, r8, lsr r2
   12554:	andeq	fp, r0, ip, ror #6
   12558:	andeq	fp, r0, r0, lsl r2
   1255c:	andeq	fp, r0, r8, lsl #5
   12560:	str	fp, [sp, #-8]!
   12564:	str	lr, [sp, #4]
   12568:	add	fp, sp, #4
   1256c:	sub	sp, sp, #16
   12570:	str	r0, [fp, #-16]
   12574:	str	r1, [fp, #-20]	; 0xffffffec
   12578:	ldr	r3, [fp, #-20]	; 0xffffffec
   1257c:	cmp	r3, #0
   12580:	beq	125b4 <_start@@Base+0x284>
   12584:	mov	r1, #3
   12588:	ldr	r0, [fp, #-16]
   1258c:	bl	19ad8 <flatcc_builder_table_add_offset@@Base>
   12590:	str	r0, [fp, #-8]
   12594:	ldr	r3, [fp, #-8]
   12598:	cmp	r3, #0
   1259c:	beq	125b4 <_start@@Base+0x284>
   125a0:	ldr	r3, [fp, #-8]
   125a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   125a8:	str	r2, [r3]
   125ac:	mov	r3, #0
   125b0:	b	125b8 <_start@@Base+0x288>
   125b4:	mvn	r3, #0
   125b8:	mov	r0, r3
   125bc:	sub	sp, fp, #4
   125c0:	ldr	fp, [sp]
   125c4:	add	sp, sp, #4
   125c8:	pop	{pc}		; (ldr pc, [sp], #4)
   125cc:	str	fp, [sp, #-8]!
   125d0:	str	lr, [sp, #4]
   125d4:	add	fp, sp, #4
   125d8:	sub	sp, sp, #8
   125dc:	str	r0, [fp, #-8]
   125e0:	str	r1, [fp, #-12]
   125e4:	ldr	r1, [fp, #-12]
   125e8:	ldr	r0, [fp, #-8]
   125ec:	bl	19684 <flatcc_builder_create_string_str@@Base>
   125f0:	mov	r3, r0
   125f4:	mov	r1, r3
   125f8:	ldr	r0, [fp, #-8]
   125fc:	bl	12560 <_start@@Base+0x230>
   12600:	mov	r3, r0
   12604:	mov	r0, r3
   12608:	sub	sp, fp, #4
   1260c:	ldr	fp, [sp]
   12610:	add	sp, sp, #4
   12614:	pop	{pc}		; (ldr pc, [sp], #4)
   12618:	str	fp, [sp, #-8]!
   1261c:	str	lr, [sp, #4]
   12620:	add	fp, sp, #4
   12624:	sub	sp, sp, #8
   12628:	str	r0, [fp, #-8]
   1262c:	ldr	r3, [pc, #64]	; 12674 <_start@@Base+0x344>
   12630:	add	r3, pc, r3
   12634:	mov	r1, r3
   12638:	ldr	r0, [fp, #-8]
   1263c:	bl	12420 <_start@@Base+0xf0>
   12640:	mov	r3, r0
   12644:	cmp	r3, #0
   12648:	bne	1265c <_start@@Base+0x32c>
   1264c:	ldr	r0, [fp, #-8]
   12650:	bl	124a0 <_start@@Base+0x170>
   12654:	mov	r3, r0
   12658:	b	12660 <_start@@Base+0x330>
   1265c:	mvn	r3, #0
   12660:	mov	r0, r3
   12664:	sub	sp, fp, #4
   12668:	ldr	fp, [sp]
   1266c:	add	sp, sp, #4
   12670:	pop	{pc}		; (ldr pc, [sp], #4)
   12674:	andeq	fp, r0, ip, lsr r2
   12678:	str	fp, [sp, #-8]!
   1267c:	str	lr, [sp, #4]
   12680:	add	fp, sp, #4
   12684:	sub	sp, sp, #8
   12688:	str	r0, [fp, #-8]
   1268c:	ldr	r0, [fp, #-8]
   12690:	bl	124d8 <_start@@Base+0x1a8>
   12694:	mov	r3, r0
   12698:	mov	r1, r3
   1269c:	ldr	r0, [fp, #-8]
   126a0:	bl	12464 <_start@@Base+0x134>
   126a4:	mov	r3, r0
   126a8:	mov	r0, r3
   126ac:	sub	sp, fp, #4
   126b0:	ldr	fp, [sp]
   126b4:	add	sp, sp, #4
   126b8:	pop	{pc}		; (ldr pc, [sp], #4)
   126bc:	str	fp, [sp, #-8]!
   126c0:	str	lr, [sp, #4]
   126c4:	add	fp, sp, #4
   126c8:	sub	sp, sp, #8
   126cc:	str	r0, [fp, #-8]
   126d0:	ldr	r3, [fp, #-8]
   126d4:	ldrb	r3, [r3, #12]
   126d8:	cmp	r3, #1
   126dc:	bne	126fc <_start@@Base+0x3cc>
   126e0:	ldr	r3, [pc, #44]	; 12714 <_start@@Base+0x3e4>
   126e4:	add	r3, pc, r3
   126e8:	mov	r1, r3
   126ec:	ldr	r0, [fp, #-8]
   126f0:	bl	1c988 <flatcc_verify_union_table@@Base>
   126f4:	mov	r3, r0
   126f8:	b	12700 <_start@@Base+0x3d0>
   126fc:	mov	r3, #0
   12700:	mov	r0, r3
   12704:	sub	sp, fp, #4
   12708:	ldr	fp, [sp]
   1270c:	add	sp, sp, #4
   12710:	pop	{pc}		; (ldr pc, [sp], #4)
   12714:	strdeq	r0, [r0], -ip
   12718:	str	fp, [sp, #-8]!
   1271c:	str	lr, [sp, #4]
   12720:	add	fp, sp, #4
   12724:	sub	sp, sp, #8
   12728:	str	r0, [fp, #-8]
   1272c:	ldr	r3, [fp, #-8]
   12730:	ldrb	r3, [r3, #12]
   12734:	sub	r3, r3, #1
   12738:	cmp	r3, #3
   1273c:	addls	pc, pc, r3, lsl #2
   12740:	b	127c4 <_start@@Base+0x494>
   12744:	b	12754 <_start@@Base+0x424>
   12748:	b	12770 <_start@@Base+0x440>
   1274c:	b	1278c <_start@@Base+0x45c>
   12750:	b	127a8 <_start@@Base+0x478>
   12754:	ldr	r3, [pc, #128]	; 127dc <_start@@Base+0x4ac>
   12758:	add	r3, pc, r3
   1275c:	mov	r1, r3
   12760:	ldr	r0, [fp, #-8]
   12764:	bl	1c988 <flatcc_verify_union_table@@Base>
   12768:	mov	r3, r0
   1276c:	b	127c8 <_start@@Base+0x498>
   12770:	ldr	r3, [pc, #104]	; 127e0 <_start@@Base+0x4b0>
   12774:	add	r3, pc, r3
   12778:	mov	r1, r3
   1277c:	ldr	r0, [fp, #-8]
   12780:	bl	1c988 <flatcc_verify_union_table@@Base>
   12784:	mov	r3, r0
   12788:	b	127c8 <_start@@Base+0x498>
   1278c:	ldr	r3, [pc, #80]	; 127e4 <_start@@Base+0x4b4>
   12790:	add	r3, pc, r3
   12794:	mov	r1, r3
   12798:	ldr	r0, [fp, #-8]
   1279c:	bl	1c988 <flatcc_verify_union_table@@Base>
   127a0:	mov	r3, r0
   127a4:	b	127c8 <_start@@Base+0x498>
   127a8:	ldr	r3, [pc, #56]	; 127e8 <_start@@Base+0x4b8>
   127ac:	add	r3, pc, r3
   127b0:	mov	r1, r3
   127b4:	ldr	r0, [fp, #-8]
   127b8:	bl	1c988 <flatcc_verify_union_table@@Base>
   127bc:	mov	r3, r0
   127c0:	b	127c8 <_start@@Base+0x498>
   127c4:	mov	r3, #0
   127c8:	mov	r0, r3
   127cc:	sub	sp, fp, #4
   127d0:	ldr	fp, [sp]
   127d4:	add	sp, sp, #4
   127d8:	pop	{pc}		; (ldr pc, [sp], #4)
   127dc:	andeq	r0, r0, r4, lsr sl
   127e0:	andeq	r0, r0, r0, lsr r2
   127e4:	andeq	r0, r0, r4, ror r1
   127e8:			; <UNDEFINED> instruction: 0x000004b4
   127ec:	str	fp, [sp, #-8]!
   127f0:	str	lr, [sp, #4]
   127f4:	add	fp, sp, #4
   127f8:	sub	sp, sp, #8
   127fc:	str	r0, [fp, #-8]
   12800:	ldr	r3, [fp, #-8]
   12804:	ldrb	r3, [r3, #12]
   12808:	cmp	r3, #9
   1280c:	beq	1287c <_start@@Base+0x54c>
   12810:	cmp	r3, #9
   12814:	bgt	1282c <_start@@Base+0x4fc>
   12818:	cmp	r3, #2
   1281c:	beq	12848 <_start@@Base+0x518>
   12820:	cmp	r3, #8
   12824:	beq	12864 <_start@@Base+0x534>
   12828:	b	128cc <_start@@Base+0x59c>
   1282c:	cmp	r3, #11
   12830:	beq	128ac <_start@@Base+0x57c>
   12834:	cmp	r3, #11
   12838:	blt	12894 <_start@@Base+0x564>
   1283c:	cmp	r3, #255	; 0xff
   12840:	beq	128bc <_start@@Base+0x58c>
   12844:	b	128cc <_start@@Base+0x59c>
   12848:	ldr	r3, [pc, #148]	; 128e4 <_start@@Base+0x5b4>
   1284c:	add	r3, pc, r3
   12850:	mov	r1, r3
   12854:	ldr	r0, [fp, #-8]
   12858:	bl	1c988 <flatcc_verify_union_table@@Base>
   1285c:	mov	r3, r0
   12860:	b	128d0 <_start@@Base+0x5a0>
   12864:	mov	r2, #2
   12868:	mov	r1, #2
   1286c:	ldr	r0, [fp, #-8]
   12870:	bl	1c9f8 <flatcc_verify_union_struct@@Base>
   12874:	mov	r3, r0
   12878:	b	128d0 <_start@@Base+0x5a0>
   1287c:	mov	r2, #4
   12880:	mov	r1, #4
   12884:	ldr	r0, [fp, #-8]
   12888:	bl	1c9f8 <flatcc_verify_union_struct@@Base>
   1288c:	mov	r3, r0
   12890:	b	128d0 <_start@@Base+0x5a0>
   12894:	mov	r2, #4
   12898:	mov	r1, #4
   1289c:	ldr	r0, [fp, #-8]
   128a0:	bl	1c9f8 <flatcc_verify_union_struct@@Base>
   128a4:	mov	r3, r0
   128a8:	b	128d0 <_start@@Base+0x5a0>
   128ac:	ldr	r0, [fp, #-8]
   128b0:	bl	1ca58 <flatcc_verify_union_string@@Base>
   128b4:	mov	r3, r0
   128b8:	b	128d0 <_start@@Base+0x5a0>
   128bc:	ldr	r0, [fp, #-8]
   128c0:	bl	1ca58 <flatcc_verify_union_string@@Base>
   128c4:	mov	r3, r0
   128c8:	b	128d0 <_start@@Base+0x5a0>
   128cc:	mov	r3, #0
   128d0:	mov	r0, r3
   128d4:	sub	sp, fp, #4
   128d8:	ldr	fp, [sp]
   128dc:	add	sp, sp, #4
   128e0:	pop	{pc}		; (ldr pc, [sp], #4)
   128e4:	andeq	r1, r0, ip, lsr #5
   128e8:	push	{fp}		; (str fp, [sp, #-4]!)
   128ec:	add	fp, sp, #0
   128f0:	sub	sp, sp, #12
   128f4:	str	r0, [fp, #-8]
   128f8:	mov	r3, #0
   128fc:	mov	r0, r3
   12900:	add	sp, fp, #0
   12904:	pop	{fp}		; (ldr fp, [sp], #4)
   12908:	bx	lr
   1290c:	push	{fp}		; (str fp, [sp, #-4]!)
   12910:	add	fp, sp, #0
   12914:	sub	sp, sp, #12
   12918:	str	r0, [fp, #-8]
   1291c:	mov	r3, #0
   12920:	mov	r0, r3
   12924:	add	sp, fp, #0
   12928:	pop	{fp}		; (ldr fp, [sp], #4)
   1292c:	bx	lr
   12930:	push	{fp}		; (str fp, [sp, #-4]!)
   12934:	add	fp, sp, #0
   12938:	sub	sp, sp, #12
   1293c:	str	r0, [fp, #-8]
   12940:	mov	r3, #0
   12944:	mov	r0, r3
   12948:	add	sp, fp, #0
   1294c:	pop	{fp}		; (ldr fp, [sp], #4)
   12950:	bx	lr
   12954:	str	fp, [sp, #-8]!
   12958:	str	lr, [sp, #4]
   1295c:	add	fp, sp, #4
   12960:	sub	sp, sp, #16
   12964:	str	r0, [fp, #-16]
   12968:	mov	r3, #1
   1296c:	mov	r2, #0
   12970:	mov	r1, #0
   12974:	ldr	r0, [fp, #-16]
   12978:	bl	1c4e0 <flatcc_verify_field@@Base>
   1297c:	str	r0, [fp, #-8]
   12980:	ldr	r3, [fp, #-8]
   12984:	cmp	r3, #0
   12988:	beq	12994 <_start@@Base+0x664>
   1298c:	ldr	r3, [fp, #-8]
   12990:	b	12998 <_start@@Base+0x668>
   12994:	mov	r3, #0
   12998:	mov	r0, r3
   1299c:	sub	sp, fp, #4
   129a0:	ldr	fp, [sp]
   129a4:	add	sp, sp, #4
   129a8:	pop	{pc}		; (ldr pc, [sp], #4)
   129ac:	str	fp, [sp, #-8]!
   129b0:	str	lr, [sp, #4]
   129b4:	add	fp, sp, #4
   129b8:	sub	sp, sp, #16
   129bc:	str	r0, [fp, #-16]
   129c0:	mov	r3, #1
   129c4:	mov	r2, #1
   129c8:	mov	r1, #0
   129cc:	ldr	r0, [fp, #-16]
   129d0:	bl	1c4e0 <flatcc_verify_field@@Base>
   129d4:	str	r0, [fp, #-8]
   129d8:	ldr	r3, [fp, #-8]
   129dc:	cmp	r3, #0
   129e0:	beq	129ec <_start@@Base+0x6bc>
   129e4:	ldr	r3, [fp, #-8]
   129e8:	b	12a74 <_start@@Base+0x744>
   129ec:	mov	r3, #1
   129f0:	mov	r2, #1
   129f4:	mov	r1, #1
   129f8:	ldr	r0, [fp, #-16]
   129fc:	bl	1c4e0 <flatcc_verify_field@@Base>
   12a00:	str	r0, [fp, #-8]
   12a04:	ldr	r3, [fp, #-8]
   12a08:	cmp	r3, #0
   12a0c:	beq	12a18 <_start@@Base+0x6e8>
   12a10:	ldr	r3, [fp, #-8]
   12a14:	b	12a74 <_start@@Base+0x744>
   12a18:	mov	r3, #1
   12a1c:	mov	r2, #1
   12a20:	mov	r1, #2
   12a24:	ldr	r0, [fp, #-16]
   12a28:	bl	1c4e0 <flatcc_verify_field@@Base>
   12a2c:	str	r0, [fp, #-8]
   12a30:	ldr	r3, [fp, #-8]
   12a34:	cmp	r3, #0
   12a38:	beq	12a44 <_start@@Base+0x714>
   12a3c:	ldr	r3, [fp, #-8]
   12a40:	b	12a74 <_start@@Base+0x744>
   12a44:	mov	r3, #1
   12a48:	mov	r2, #1
   12a4c:	mov	r1, #3
   12a50:	ldr	r0, [fp, #-16]
   12a54:	bl	1c4e0 <flatcc_verify_field@@Base>
   12a58:	str	r0, [fp, #-8]
   12a5c:	ldr	r3, [fp, #-8]
   12a60:	cmp	r3, #0
   12a64:	beq	12a70 <_start@@Base+0x740>
   12a68:	ldr	r3, [fp, #-8]
   12a6c:	b	12a74 <_start@@Base+0x744>
   12a70:	mov	r3, #0
   12a74:	mov	r0, r3
   12a78:	sub	sp, fp, #4
   12a7c:	ldr	fp, [sp]
   12a80:	add	sp, sp, #4
   12a84:	pop	{pc}		; (ldr pc, [sp], #4)
   12a88:	str	fp, [sp, #-8]!
   12a8c:	str	lr, [sp, #4]
   12a90:	add	fp, sp, #4
   12a94:	sub	sp, sp, #16
   12a98:	str	r0, [fp, #-16]
   12a9c:	mov	r3, #1
   12aa0:	mov	r2, #0
   12aa4:	mov	r1, #0
   12aa8:	ldr	r0, [fp, #-16]
   12aac:	bl	1c4e0 <flatcc_verify_field@@Base>
   12ab0:	str	r0, [fp, #-8]
   12ab4:	ldr	r3, [fp, #-8]
   12ab8:	cmp	r3, #0
   12abc:	beq	12ac8 <_start@@Base+0x798>
   12ac0:	ldr	r3, [fp, #-8]
   12ac4:	b	12ba8 <_start@@Base+0x878>
   12ac8:	mov	r3, #8
   12acc:	mov	r2, #8
   12ad0:	mov	r1, #1
   12ad4:	ldr	r0, [fp, #-16]
   12ad8:	bl	1c4e0 <flatcc_verify_field@@Base>
   12adc:	str	r0, [fp, #-8]
   12ae0:	ldr	r3, [fp, #-8]
   12ae4:	cmp	r3, #0
   12ae8:	beq	12af4 <_start@@Base+0x7c4>
   12aec:	ldr	r3, [fp, #-8]
   12af0:	b	12ba8 <_start@@Base+0x878>
   12af4:	mov	r3, #8
   12af8:	mov	r2, #8
   12afc:	mov	r1, #2
   12b00:	ldr	r0, [fp, #-16]
   12b04:	bl	1c4e0 <flatcc_verify_field@@Base>
   12b08:	str	r0, [fp, #-8]
   12b0c:	ldr	r3, [fp, #-8]
   12b10:	cmp	r3, #0
   12b14:	beq	12b20 <_start@@Base+0x7f0>
   12b18:	ldr	r3, [fp, #-8]
   12b1c:	b	12ba8 <_start@@Base+0x878>
   12b20:	mov	r3, #4
   12b24:	mov	r2, #4
   12b28:	mov	r1, #3
   12b2c:	ldr	r0, [fp, #-16]
   12b30:	bl	1c4e0 <flatcc_verify_field@@Base>
   12b34:	str	r0, [fp, #-8]
   12b38:	ldr	r3, [fp, #-8]
   12b3c:	cmp	r3, #0
   12b40:	beq	12b4c <_start@@Base+0x81c>
   12b44:	ldr	r3, [fp, #-8]
   12b48:	b	12ba8 <_start@@Base+0x878>
   12b4c:	mov	r3, #8
   12b50:	mov	r2, #8
   12b54:	mov	r1, #4
   12b58:	ldr	r0, [fp, #-16]
   12b5c:	bl	1c4e0 <flatcc_verify_field@@Base>
   12b60:	str	r0, [fp, #-8]
   12b64:	ldr	r3, [fp, #-8]
   12b68:	cmp	r3, #0
   12b6c:	beq	12b78 <_start@@Base+0x848>
   12b70:	ldr	r3, [fp, #-8]
   12b74:	b	12ba8 <_start@@Base+0x878>
   12b78:	mov	r3, #8
   12b7c:	mov	r2, #8
   12b80:	mov	r1, #5
   12b84:	ldr	r0, [fp, #-16]
   12b88:	bl	1c4e0 <flatcc_verify_field@@Base>
   12b8c:	str	r0, [fp, #-8]
   12b90:	ldr	r3, [fp, #-8]
   12b94:	cmp	r3, #0
   12b98:	beq	12ba4 <_start@@Base+0x874>
   12b9c:	ldr	r3, [fp, #-8]
   12ba0:	b	12ba8 <_start@@Base+0x878>
   12ba4:	mov	r3, #0
   12ba8:	mov	r0, r3
   12bac:	sub	sp, fp, #4
   12bb0:	ldr	fp, [sp]
   12bb4:	add	sp, sp, #4
   12bb8:	pop	{pc}		; (ldr pc, [sp], #4)
   12bbc:	str	fp, [sp, #-8]!
   12bc0:	str	lr, [sp, #4]
   12bc4:	add	fp, sp, #4
   12bc8:	sub	sp, sp, #16
   12bcc:	str	r0, [fp, #-16]
   12bd0:	mov	r2, #0
   12bd4:	mov	r1, #0
   12bd8:	ldr	r0, [fp, #-16]
   12bdc:	bl	1c570 <flatcc_verify_string_field@@Base>
   12be0:	str	r0, [fp, #-8]
   12be4:	ldr	r3, [fp, #-8]
   12be8:	cmp	r3, #0
   12bec:	beq	12bf8 <_start@@Base+0x8c8>
   12bf0:	ldr	r3, [fp, #-8]
   12bf4:	b	12c54 <_start@@Base+0x924>
   12bf8:	mov	r3, #8
   12bfc:	mov	r2, #8
   12c00:	mov	r1, #1
   12c04:	ldr	r0, [fp, #-16]
   12c08:	bl	1c4e0 <flatcc_verify_field@@Base>
   12c0c:	str	r0, [fp, #-8]
   12c10:	ldr	r3, [fp, #-8]
   12c14:	cmp	r3, #0
   12c18:	beq	12c24 <_start@@Base+0x8f4>
   12c1c:	ldr	r3, [fp, #-8]
   12c20:	b	12c54 <_start@@Base+0x924>
   12c24:	mov	r3, #2
   12c28:	mov	r2, #2
   12c2c:	mov	r1, #2
   12c30:	ldr	r0, [fp, #-16]
   12c34:	bl	1c4e0 <flatcc_verify_field@@Base>
   12c38:	str	r0, [fp, #-8]
   12c3c:	ldr	r3, [fp, #-8]
   12c40:	cmp	r3, #0
   12c44:	beq	12c50 <_start@@Base+0x920>
   12c48:	ldr	r3, [fp, #-8]
   12c4c:	b	12c54 <_start@@Base+0x924>
   12c50:	mov	r3, #0
   12c54:	mov	r0, r3
   12c58:	sub	sp, fp, #4
   12c5c:	ldr	fp, [sp]
   12c60:	add	sp, sp, #4
   12c64:	pop	{pc}		; (ldr pc, [sp], #4)
   12c68:	str	fp, [sp, #-8]!
   12c6c:	str	lr, [sp, #4]
   12c70:	add	fp, sp, #4
   12c74:	sub	sp, sp, #16
   12c78:	str	r0, [fp, #-16]
   12c7c:	ldr	r3, [pc, #160]	; 12d24 <_start@@Base+0x9f4>
   12c80:	add	r3, pc, r3
   12c84:	mov	r2, #0
   12c88:	mov	r1, #0
   12c8c:	ldr	r0, [fp, #-16]
   12c90:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   12c94:	str	r0, [fp, #-8]
   12c98:	ldr	r3, [fp, #-8]
   12c9c:	cmp	r3, #0
   12ca0:	beq	12cac <_start@@Base+0x97c>
   12ca4:	ldr	r3, [fp, #-8]
   12ca8:	b	12d10 <_start@@Base+0x9e0>
   12cac:	ldr	r3, [pc, #116]	; 12d28 <_start@@Base+0x9f8>
   12cb0:	add	r3, pc, r3
   12cb4:	mov	r2, #0
   12cb8:	mov	r1, #1
   12cbc:	ldr	r0, [fp, #-16]
   12cc0:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   12cc4:	str	r0, [fp, #-8]
   12cc8:	ldr	r3, [fp, #-8]
   12ccc:	cmp	r3, #0
   12cd0:	beq	12cdc <_start@@Base+0x9ac>
   12cd4:	ldr	r3, [fp, #-8]
   12cd8:	b	12d10 <_start@@Base+0x9e0>
   12cdc:	ldr	r3, [pc, #72]	; 12d2c <_start@@Base+0x9fc>
   12ce0:	add	r3, pc, r3
   12ce4:	mov	r2, #0
   12ce8:	mov	r1, #3
   12cec:	ldr	r0, [fp, #-16]
   12cf0:	bl	1d448 <flatcc_verify_union_vector_field@@Base>
   12cf4:	str	r0, [fp, #-8]
   12cf8:	ldr	r3, [fp, #-8]
   12cfc:	cmp	r3, #0
   12d00:	beq	12d0c <_start@@Base+0x9dc>
   12d04:	ldr	r3, [fp, #-8]
   12d08:	b	12d10 <_start@@Base+0x9e0>
   12d0c:	mov	r3, #0
   12d10:	mov	r0, r3
   12d14:	sub	sp, fp, #4
   12d18:	ldr	fp, [sp]
   12d1c:	add	sp, sp, #4
   12d20:	pop	{pc}		; (ldr pc, [sp], #4)
   12d24:	andeq	r0, r0, r8, lsr #1
   12d28:	andeq	r0, r0, r0, lsr #29
   12d2c:			; <UNDEFINED> instruction: 0xfffffa30
   12d30:	str	fp, [sp, #-8]!
   12d34:	str	lr, [sp, #4]
   12d38:	add	fp, sp, #4
   12d3c:	sub	sp, sp, #16
   12d40:	str	r0, [fp, #-16]
   12d44:	ldr	r3, [pc, #160]	; 12dec <_start@@Base+0xabc>
   12d48:	add	r3, pc, r3
   12d4c:	mov	r2, #0
   12d50:	mov	r1, #0
   12d54:	ldr	r0, [fp, #-16]
   12d58:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   12d5c:	str	r0, [fp, #-8]
   12d60:	ldr	r3, [fp, #-8]
   12d64:	cmp	r3, #0
   12d68:	beq	12d74 <_start@@Base+0xa44>
   12d6c:	ldr	r3, [fp, #-8]
   12d70:	b	12dd8 <_start@@Base+0xaa8>
   12d74:	ldr	r3, [pc, #116]	; 12df0 <_start@@Base+0xac0>
   12d78:	add	r3, pc, r3
   12d7c:	mov	r2, #0
   12d80:	mov	r1, #1
   12d84:	ldr	r0, [fp, #-16]
   12d88:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   12d8c:	str	r0, [fp, #-8]
   12d90:	ldr	r3, [fp, #-8]
   12d94:	cmp	r3, #0
   12d98:	beq	12da4 <_start@@Base+0xa74>
   12d9c:	ldr	r3, [fp, #-8]
   12da0:	b	12dd8 <_start@@Base+0xaa8>
   12da4:	ldr	r3, [pc, #72]	; 12df4 <_start@@Base+0xac4>
   12da8:	add	r3, pc, r3
   12dac:	mov	r2, #0
   12db0:	mov	r1, #2
   12db4:	ldr	r0, [fp, #-16]
   12db8:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   12dbc:	str	r0, [fp, #-8]
   12dc0:	ldr	r3, [fp, #-8]
   12dc4:	cmp	r3, #0
   12dc8:	beq	12dd4 <_start@@Base+0xaa4>
   12dcc:	ldr	r3, [fp, #-8]
   12dd0:	b	12dd8 <_start@@Base+0xaa8>
   12dd4:	mov	r3, #0
   12dd8:	mov	r0, r3
   12ddc:	sub	sp, fp, #4
   12de0:	ldr	fp, [sp]
   12de4:	add	sp, sp, #4
   12de8:	pop	{pc}		; (ldr pc, [sp], #4)
   12dec:	andeq	r0, r0, r8, lsr #1
   12df0:	andeq	r0, r0, r4, lsr #4
   12df4:	andeq	r0, r0, r8, ror r2
   12df8:	str	fp, [sp, #-8]!
   12dfc:	str	lr, [sp, #4]
   12e00:	add	fp, sp, #4
   12e04:	sub	sp, sp, #16
   12e08:	str	r0, [fp, #-16]
   12e0c:	mov	r2, #0
   12e10:	mov	r1, #0
   12e14:	ldr	r0, [fp, #-16]
   12e18:	bl	1c570 <flatcc_verify_string_field@@Base>
   12e1c:	str	r0, [fp, #-8]
   12e20:	ldr	r3, [fp, #-8]
   12e24:	cmp	r3, #0
   12e28:	beq	12e34 <_start@@Base+0xb04>
   12e2c:	ldr	r3, [fp, #-8]
   12e30:	b	12f90 <_start@@Base+0xc60>
   12e34:	mov	r3, #4
   12e38:	mov	r2, #4
   12e3c:	mov	r1, #1
   12e40:	ldr	r0, [fp, #-16]
   12e44:	bl	1c4e0 <flatcc_verify_field@@Base>
   12e48:	str	r0, [fp, #-8]
   12e4c:	ldr	r3, [fp, #-8]
   12e50:	cmp	r3, #0
   12e54:	beq	12e60 <_start@@Base+0xb30>
   12e58:	ldr	r3, [fp, #-8]
   12e5c:	b	12f90 <_start@@Base+0xc60>
   12e60:	mov	r2, #0
   12e64:	mov	r1, #2
   12e68:	ldr	r0, [fp, #-16]
   12e6c:	bl	1c570 <flatcc_verify_string_field@@Base>
   12e70:	str	r0, [fp, #-8]
   12e74:	ldr	r3, [fp, #-8]
   12e78:	cmp	r3, #0
   12e7c:	beq	12e88 <_start@@Base+0xb58>
   12e80:	ldr	r3, [fp, #-8]
   12e84:	b	12f90 <_start@@Base+0xc60>
   12e88:	mov	r3, #8
   12e8c:	mov	r2, #8
   12e90:	mov	r1, #3
   12e94:	ldr	r0, [fp, #-16]
   12e98:	bl	1c4e0 <flatcc_verify_field@@Base>
   12e9c:	str	r0, [fp, #-8]
   12ea0:	ldr	r3, [fp, #-8]
   12ea4:	cmp	r3, #0
   12ea8:	beq	12eb4 <_start@@Base+0xb84>
   12eac:	ldr	r3, [fp, #-8]
   12eb0:	b	12f90 <_start@@Base+0xc60>
   12eb4:	mov	r2, #0
   12eb8:	mov	r1, #4
   12ebc:	ldr	r0, [fp, #-16]
   12ec0:	bl	1c570 <flatcc_verify_string_field@@Base>
   12ec4:	str	r0, [fp, #-8]
   12ec8:	ldr	r3, [fp, #-8]
   12ecc:	cmp	r3, #0
   12ed0:	beq	12edc <_start@@Base+0xbac>
   12ed4:	ldr	r3, [fp, #-8]
   12ed8:	b	12f90 <_start@@Base+0xc60>
   12edc:	mov	r3, #8
   12ee0:	mov	r2, #8
   12ee4:	mov	r1, #5
   12ee8:	ldr	r0, [fp, #-16]
   12eec:	bl	1c4e0 <flatcc_verify_field@@Base>
   12ef0:	str	r0, [fp, #-8]
   12ef4:	ldr	r3, [fp, #-8]
   12ef8:	cmp	r3, #0
   12efc:	beq	12f08 <_start@@Base+0xbd8>
   12f00:	ldr	r3, [fp, #-8]
   12f04:	b	12f90 <_start@@Base+0xc60>
   12f08:	mov	r3, #4
   12f0c:	mov	r2, #4
   12f10:	mov	r1, #6
   12f14:	ldr	r0, [fp, #-16]
   12f18:	bl	1c4e0 <flatcc_verify_field@@Base>
   12f1c:	str	r0, [fp, #-8]
   12f20:	ldr	r3, [fp, #-8]
   12f24:	cmp	r3, #0
   12f28:	beq	12f34 <_start@@Base+0xc04>
   12f2c:	ldr	r3, [fp, #-8]
   12f30:	b	12f90 <_start@@Base+0xc60>
   12f34:	mov	r3, #8
   12f38:	mov	r2, #8
   12f3c:	mov	r1, #7
   12f40:	ldr	r0, [fp, #-16]
   12f44:	bl	1c4e0 <flatcc_verify_field@@Base>
   12f48:	str	r0, [fp, #-8]
   12f4c:	ldr	r3, [fp, #-8]
   12f50:	cmp	r3, #0
   12f54:	beq	12f60 <_start@@Base+0xc30>
   12f58:	ldr	r3, [fp, #-8]
   12f5c:	b	12f90 <_start@@Base+0xc60>
   12f60:	mov	r3, #4
   12f64:	mov	r2, #4
   12f68:	mov	r1, #8
   12f6c:	ldr	r0, [fp, #-16]
   12f70:	bl	1c4e0 <flatcc_verify_field@@Base>
   12f74:	str	r0, [fp, #-8]
   12f78:	ldr	r3, [fp, #-8]
   12f7c:	cmp	r3, #0
   12f80:	beq	12f8c <_start@@Base+0xc5c>
   12f84:	ldr	r3, [fp, #-8]
   12f88:	b	12f90 <_start@@Base+0xc60>
   12f8c:	mov	r3, #0
   12f90:	mov	r0, r3
   12f94:	sub	sp, fp, #4
   12f98:	ldr	fp, [sp]
   12f9c:	add	sp, sp, #4
   12fa0:	pop	{pc}		; (ldr pc, [sp], #4)
   12fa4:	str	fp, [sp, #-8]!
   12fa8:	str	lr, [sp, #4]
   12fac:	add	fp, sp, #4
   12fb0:	sub	sp, sp, #16
   12fb4:	str	r0, [fp, #-16]
   12fb8:	mov	r3, #8
   12fbc:	mov	r2, #8
   12fc0:	mov	r1, #0
   12fc4:	ldr	r0, [fp, #-16]
   12fc8:	bl	1c4e0 <flatcc_verify_field@@Base>
   12fcc:	str	r0, [fp, #-8]
   12fd0:	ldr	r3, [fp, #-8]
   12fd4:	cmp	r3, #0
   12fd8:	beq	12fe4 <_start@@Base+0xcb4>
   12fdc:	ldr	r3, [fp, #-8]
   12fe0:	b	13014 <_start@@Base+0xce4>
   12fe4:	mov	r3, #4
   12fe8:	mov	r2, #4
   12fec:	mov	r1, #1
   12ff0:	ldr	r0, [fp, #-16]
   12ff4:	bl	1c4e0 <flatcc_verify_field@@Base>
   12ff8:	str	r0, [fp, #-8]
   12ffc:	ldr	r3, [fp, #-8]
   13000:	cmp	r3, #0
   13004:	beq	13010 <_start@@Base+0xce0>
   13008:	ldr	r3, [fp, #-8]
   1300c:	b	13014 <_start@@Base+0xce4>
   13010:	mov	r3, #0
   13014:	mov	r0, r3
   13018:	sub	sp, fp, #4
   1301c:	ldr	fp, [sp]
   13020:	add	sp, sp, #4
   13024:	pop	{pc}		; (ldr pc, [sp], #4)
   13028:	str	fp, [sp, #-8]!
   1302c:	str	lr, [sp, #4]
   13030:	add	fp, sp, #4
   13034:	sub	sp, sp, #16
   13038:	str	r0, [fp, #-16]
   1303c:	mov	r3, #8
   13040:	mov	r2, #8
   13044:	mov	r1, #0
   13048:	ldr	r0, [fp, #-16]
   1304c:	bl	1c4e0 <flatcc_verify_field@@Base>
   13050:	str	r0, [fp, #-8]
   13054:	ldr	r3, [fp, #-8]
   13058:	cmp	r3, #0
   1305c:	beq	13068 <_start@@Base+0xd38>
   13060:	ldr	r3, [fp, #-8]
   13064:	b	13098 <_start@@Base+0xd68>
   13068:	mov	r3, #4
   1306c:	mov	r2, #4
   13070:	mov	r1, #1
   13074:	ldr	r0, [fp, #-16]
   13078:	bl	1c4e0 <flatcc_verify_field@@Base>
   1307c:	str	r0, [fp, #-8]
   13080:	ldr	r3, [fp, #-8]
   13084:	cmp	r3, #0
   13088:	beq	13094 <_start@@Base+0xd64>
   1308c:	ldr	r3, [fp, #-8]
   13090:	b	13098 <_start@@Base+0xd68>
   13094:	mov	r3, #0
   13098:	mov	r0, r3
   1309c:	sub	sp, fp, #4
   130a0:	ldr	fp, [sp]
   130a4:	add	sp, sp, #4
   130a8:	pop	{pc}		; (ldr pc, [sp], #4)
   130ac:	str	fp, [sp, #-8]!
   130b0:	str	lr, [sp, #4]
   130b4:	add	fp, sp, #4
   130b8:	sub	sp, sp, #24
   130bc:	str	r0, [fp, #-16]
   130c0:	mvn	r3, #0
   130c4:	str	r3, [sp, #4]
   130c8:	mov	r3, #1
   130cc:	str	r3, [sp]
   130d0:	mov	r3, #1
   130d4:	mov	r2, #0
   130d8:	mov	r1, #0
   130dc:	ldr	r0, [fp, #-16]
   130e0:	bl	1c630 <flatcc_verify_vector_field@@Base>
   130e4:	str	r0, [fp, #-8]
   130e8:	ldr	r3, [fp, #-8]
   130ec:	cmp	r3, #0
   130f0:	beq	130fc <_start@@Base+0xdcc>
   130f4:	ldr	r3, [fp, #-8]
   130f8:	b	1317c <_start@@Base+0xe4c>
   130fc:	mvn	r3, #0
   13100:	str	r3, [sp, #4]
   13104:	mov	r3, #1
   13108:	str	r3, [sp]
   1310c:	mov	r3, #1
   13110:	mov	r2, #0
   13114:	mov	r1, #1
   13118:	ldr	r0, [fp, #-16]
   1311c:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13120:	str	r0, [fp, #-8]
   13124:	ldr	r3, [fp, #-8]
   13128:	cmp	r3, #0
   1312c:	beq	13138 <_start@@Base+0xe08>
   13130:	ldr	r3, [fp, #-8]
   13134:	b	1317c <_start@@Base+0xe4c>
   13138:	ldr	r3, [pc, #80]	; 13190 <_start@@Base+0xe60>
   1313c:	add	r3, pc, r3
   13140:	str	r3, [sp, #4]
   13144:	mov	r3, #1
   13148:	str	r3, [sp]
   1314c:	mov	r3, #0
   13150:	mov	r2, #0
   13154:	mov	r1, #2
   13158:	ldr	r0, [fp, #-16]
   1315c:	bl	1d070 <flatcc_verify_table_as_nested_root@@Base>
   13160:	str	r0, [fp, #-8]
   13164:	ldr	r3, [fp, #-8]
   13168:	cmp	r3, #0
   1316c:	beq	13178 <_start@@Base+0xe48>
   13170:	ldr	r3, [fp, #-8]
   13174:	b	1317c <_start@@Base+0xe4c>
   13178:	mov	r3, #0
   1317c:	mov	r0, r3
   13180:	sub	sp, fp, #4
   13184:	ldr	fp, [sp]
   13188:	add	sp, sp, #4
   1318c:	pop	{pc}		; (ldr pc, [sp], #4)
   13190:	andeq	r0, r0, r0, asr r0
   13194:	str	fp, [sp, #-8]!
   13198:	str	lr, [sp, #4]
   1319c:	add	fp, sp, #4
   131a0:	sub	sp, sp, #24
   131a4:	str	r0, [fp, #-16]
   131a8:	mov	r3, #16
   131ac:	mov	r2, #32
   131b0:	mov	r1, #0
   131b4:	ldr	r0, [fp, #-16]
   131b8:	bl	1c4e0 <flatcc_verify_field@@Base>
   131bc:	str	r0, [fp, #-8]
   131c0:	ldr	r3, [fp, #-8]
   131c4:	cmp	r3, #0
   131c8:	beq	131d4 <_start@@Base+0xea4>
   131cc:	ldr	r3, [fp, #-8]
   131d0:	b	13824 <_start@@Base+0x14f4>
   131d4:	mov	r3, #2
   131d8:	mov	r2, #2
   131dc:	mov	r1, #2
   131e0:	ldr	r0, [fp, #-16]
   131e4:	bl	1c4e0 <flatcc_verify_field@@Base>
   131e8:	str	r0, [fp, #-8]
   131ec:	ldr	r3, [fp, #-8]
   131f0:	cmp	r3, #0
   131f4:	beq	13200 <_start@@Base+0xed0>
   131f8:	ldr	r3, [fp, #-8]
   131fc:	b	13824 <_start@@Base+0x14f4>
   13200:	mov	r3, #2
   13204:	mov	r2, #2
   13208:	mov	r1, #1
   1320c:	ldr	r0, [fp, #-16]
   13210:	bl	1c4e0 <flatcc_verify_field@@Base>
   13214:	str	r0, [fp, #-8]
   13218:	ldr	r3, [fp, #-8]
   1321c:	cmp	r3, #0
   13220:	beq	1322c <_start@@Base+0xefc>
   13224:	ldr	r3, [fp, #-8]
   13228:	b	13824 <_start@@Base+0x14f4>
   1322c:	mov	r2, #1
   13230:	mov	r1, #3
   13234:	ldr	r0, [fp, #-16]
   13238:	bl	1c570 <flatcc_verify_string_field@@Base>
   1323c:	str	r0, [fp, #-8]
   13240:	ldr	r3, [fp, #-8]
   13244:	cmp	r3, #0
   13248:	beq	13254 <_start@@Base+0xf24>
   1324c:	ldr	r3, [fp, #-8]
   13250:	b	13824 <_start@@Base+0x14f4>
   13254:	mov	r3, #1
   13258:	mov	r2, #1
   1325c:	mov	r1, #6
   13260:	ldr	r0, [fp, #-16]
   13264:	bl	1c4e0 <flatcc_verify_field@@Base>
   13268:	str	r0, [fp, #-8]
   1326c:	ldr	r3, [fp, #-8]
   13270:	cmp	r3, #0
   13274:	beq	13280 <_start@@Base+0xf50>
   13278:	ldr	r3, [fp, #-8]
   1327c:	b	13824 <_start@@Base+0x14f4>
   13280:	mvn	r3, #0
   13284:	str	r3, [sp, #4]
   13288:	mov	r3, #1
   1328c:	str	r3, [sp]
   13290:	mov	r3, #1
   13294:	mov	r2, #0
   13298:	mov	r1, #5
   1329c:	ldr	r0, [fp, #-16]
   132a0:	bl	1c630 <flatcc_verify_vector_field@@Base>
   132a4:	str	r0, [fp, #-8]
   132a8:	ldr	r3, [fp, #-8]
   132ac:	cmp	r3, #0
   132b0:	beq	132bc <_start@@Base+0xf8c>
   132b4:	ldr	r3, [fp, #-8]
   132b8:	b	13824 <_start@@Base+0x14f4>
   132bc:	ldr	r3, [pc, #1396]	; 13838 <_start@@Base+0x1508>
   132c0:	add	r3, pc, r3
   132c4:	mov	r2, #0
   132c8:	mov	r1, #11
   132cc:	ldr	r0, [fp, #-16]
   132d0:	bl	1c8ac <flatcc_verify_table_vector_field@@Base>
   132d4:	str	r0, [fp, #-8]
   132d8:	ldr	r3, [fp, #-8]
   132dc:	cmp	r3, #0
   132e0:	beq	132ec <_start@@Base+0xfbc>
   132e4:	ldr	r3, [fp, #-8]
   132e8:	b	13824 <_start@@Base+0x14f4>
   132ec:	mov	r2, #0
   132f0:	mov	r1, #10
   132f4:	ldr	r0, [fp, #-16]
   132f8:	bl	1c710 <flatcc_verify_string_vector_field@@Base>
   132fc:	str	r0, [fp, #-8]
   13300:	ldr	r3, [fp, #-8]
   13304:	cmp	r3, #0
   13308:	beq	13314 <_start@@Base+0xfe4>
   1330c:	ldr	r3, [fp, #-8]
   13310:	b	13824 <_start@@Base+0x14f4>
   13314:	mov	r2, #0
   13318:	mov	r1, #28
   1331c:	ldr	r0, [fp, #-16]
   13320:	bl	1c710 <flatcc_verify_string_vector_field@@Base>
   13324:	str	r0, [fp, #-8]
   13328:	ldr	r3, [fp, #-8]
   1332c:	cmp	r3, #0
   13330:	beq	1333c <_start@@Base+0x100c>
   13334:	ldr	r3, [fp, #-8]
   13338:	b	13824 <_start@@Base+0x14f4>
   1333c:	mvn	r3, #0
   13340:	str	r3, [sp, #4]
   13344:	mov	r3, #1
   13348:	str	r3, [sp]
   1334c:	mov	r3, #1
   13350:	mov	r2, #0
   13354:	mov	r1, #24
   13358:	ldr	r0, [fp, #-16]
   1335c:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13360:	str	r0, [fp, #-8]
   13364:	ldr	r3, [fp, #-8]
   13368:	cmp	r3, #0
   1336c:	beq	13378 <_start@@Base+0x1048>
   13370:	ldr	r3, [fp, #-8]
   13374:	b	13824 <_start@@Base+0x14f4>
   13378:	mvn	r3, #-536870912	; 0xe0000000
   1337c:	str	r3, [sp, #4]
   13380:	mov	r3, #4
   13384:	str	r3, [sp]
   13388:	mov	r3, #8
   1338c:	mov	r2, #0
   13390:	mov	r1, #29
   13394:	ldr	r0, [fp, #-16]
   13398:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1339c:	str	r0, [fp, #-8]
   133a0:	ldr	r3, [fp, #-8]
   133a4:	cmp	r3, #0
   133a8:	beq	133b4 <_start@@Base+0x1084>
   133ac:	ldr	r3, [fp, #-8]
   133b0:	b	13824 <_start@@Base+0x14f4>
   133b4:	ldr	r3, [pc, #1152]	; 1383c <_start@@Base+0x150c>
   133b8:	add	r3, pc, r3
   133bc:	mov	r2, #0
   133c0:	mov	r1, #12
   133c4:	ldr	r0, [fp, #-16]
   133c8:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   133cc:	str	r0, [fp, #-8]
   133d0:	ldr	r3, [fp, #-8]
   133d4:	cmp	r3, #0
   133d8:	beq	133e4 <_start@@Base+0x10b4>
   133dc:	ldr	r3, [fp, #-8]
   133e0:	b	13824 <_start@@Base+0x14f4>
   133e4:	ldr	r3, [pc, #1108]	; 13840 <_start@@Base+0x1510>
   133e8:	add	r3, pc, r3
   133ec:	mov	r2, #0
   133f0:	mov	r1, #8
   133f4:	ldr	r0, [fp, #-16]
   133f8:	bl	1d1dc <flatcc_verify_union_field@@Base>
   133fc:	str	r0, [fp, #-8]
   13400:	ldr	r3, [fp, #-8]
   13404:	cmp	r3, #0
   13408:	beq	13414 <_start@@Base+0x10e4>
   1340c:	ldr	r3, [fp, #-8]
   13410:	b	13824 <_start@@Base+0x14f4>
   13414:	mvn	r3, #-1073741824	; 0xc0000000
   13418:	str	r3, [sp, #4]
   1341c:	mov	r3, #2
   13420:	str	r3, [sp]
   13424:	mov	r3, #4
   13428:	mov	r2, #0
   1342c:	mov	r1, #9
   13430:	ldr	r0, [fp, #-16]
   13434:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13438:	str	r0, [fp, #-8]
   1343c:	ldr	r3, [fp, #-8]
   13440:	cmp	r3, #0
   13444:	beq	13450 <_start@@Base+0x1120>
   13448:	ldr	r3, [fp, #-8]
   1344c:	b	13824 <_start@@Base+0x14f4>
   13450:	mvn	r3, #-1073741824	; 0xc0000000
   13454:	str	r3, [sp, #4]
   13458:	mov	r3, #2
   1345c:	str	r3, [sp]
   13460:	mov	r3, #4
   13464:	mov	r2, #0
   13468:	mov	r1, #31
   1346c:	ldr	r0, [fp, #-16]
   13470:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13474:	str	r0, [fp, #-8]
   13478:	ldr	r3, [fp, #-8]
   1347c:	cmp	r3, #0
   13480:	beq	1348c <_start@@Base+0x115c>
   13484:	ldr	r3, [fp, #-8]
   13488:	b	13824 <_start@@Base+0x14f4>
   1348c:	ldr	r3, [pc, #944]	; 13844 <_start@@Base+0x1514>
   13490:	add	r3, pc, r3
   13494:	str	r3, [sp, #4]
   13498:	mov	r3, #1
   1349c:	str	r3, [sp]
   134a0:	mov	r3, #0
   134a4:	mov	r2, #0
   134a8:	mov	r1, #13
   134ac:	ldr	r0, [fp, #-16]
   134b0:	bl	1d070 <flatcc_verify_table_as_nested_root@@Base>
   134b4:	str	r0, [fp, #-8]
   134b8:	ldr	r3, [fp, #-8]
   134bc:	cmp	r3, #0
   134c0:	beq	134cc <_start@@Base+0x119c>
   134c4:	ldr	r3, [fp, #-8]
   134c8:	b	13824 <_start@@Base+0x14f4>
   134cc:	ldr	r3, [pc, #884]	; 13848 <_start@@Base+0x1518>
   134d0:	add	r3, pc, r3
   134d4:	mov	r2, #0
   134d8:	mov	r1, #14
   134dc:	ldr	r0, [fp, #-16]
   134e0:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   134e4:	str	r0, [fp, #-8]
   134e8:	ldr	r3, [fp, #-8]
   134ec:	cmp	r3, #0
   134f0:	beq	134fc <_start@@Base+0x11cc>
   134f4:	ldr	r3, [fp, #-8]
   134f8:	b	13824 <_start@@Base+0x14f4>
   134fc:	mov	r3, #1
   13500:	mov	r2, #1
   13504:	mov	r1, #15
   13508:	ldr	r0, [fp, #-16]
   1350c:	bl	1c4e0 <flatcc_verify_field@@Base>
   13510:	str	r0, [fp, #-8]
   13514:	ldr	r3, [fp, #-8]
   13518:	cmp	r3, #0
   1351c:	beq	13528 <_start@@Base+0x11f8>
   13520:	ldr	r3, [fp, #-8]
   13524:	b	13824 <_start@@Base+0x14f4>
   13528:	mov	r3, #4
   1352c:	mov	r2, #4
   13530:	mov	r1, #16
   13534:	ldr	r0, [fp, #-16]
   13538:	bl	1c4e0 <flatcc_verify_field@@Base>
   1353c:	str	r0, [fp, #-8]
   13540:	ldr	r3, [fp, #-8]
   13544:	cmp	r3, #0
   13548:	beq	13554 <_start@@Base+0x1224>
   1354c:	ldr	r3, [fp, #-8]
   13550:	b	13824 <_start@@Base+0x14f4>
   13554:	mov	r3, #4
   13558:	mov	r2, #4
   1355c:	mov	r1, #17
   13560:	ldr	r0, [fp, #-16]
   13564:	bl	1c4e0 <flatcc_verify_field@@Base>
   13568:	str	r0, [fp, #-8]
   1356c:	ldr	r3, [fp, #-8]
   13570:	cmp	r3, #0
   13574:	beq	13580 <_start@@Base+0x1250>
   13578:	ldr	r3, [fp, #-8]
   1357c:	b	13824 <_start@@Base+0x14f4>
   13580:	mov	r3, #8
   13584:	mov	r2, #8
   13588:	mov	r1, #18
   1358c:	ldr	r0, [fp, #-16]
   13590:	bl	1c4e0 <flatcc_verify_field@@Base>
   13594:	str	r0, [fp, #-8]
   13598:	ldr	r3, [fp, #-8]
   1359c:	cmp	r3, #0
   135a0:	beq	135ac <_start@@Base+0x127c>
   135a4:	ldr	r3, [fp, #-8]
   135a8:	b	13824 <_start@@Base+0x14f4>
   135ac:	mov	r3, #8
   135b0:	mov	r2, #8
   135b4:	mov	r1, #19
   135b8:	ldr	r0, [fp, #-16]
   135bc:	bl	1c4e0 <flatcc_verify_field@@Base>
   135c0:	str	r0, [fp, #-8]
   135c4:	ldr	r3, [fp, #-8]
   135c8:	cmp	r3, #0
   135cc:	beq	135d8 <_start@@Base+0x12a8>
   135d0:	ldr	r3, [fp, #-8]
   135d4:	b	13824 <_start@@Base+0x14f4>
   135d8:	mov	r3, #4
   135dc:	mov	r2, #4
   135e0:	mov	r1, #20
   135e4:	ldr	r0, [fp, #-16]
   135e8:	bl	1c4e0 <flatcc_verify_field@@Base>
   135ec:	str	r0, [fp, #-8]
   135f0:	ldr	r3, [fp, #-8]
   135f4:	cmp	r3, #0
   135f8:	beq	13604 <_start@@Base+0x12d4>
   135fc:	ldr	r3, [fp, #-8]
   13600:	b	13824 <_start@@Base+0x14f4>
   13604:	mov	r3, #4
   13608:	mov	r2, #4
   1360c:	mov	r1, #21
   13610:	ldr	r0, [fp, #-16]
   13614:	bl	1c4e0 <flatcc_verify_field@@Base>
   13618:	str	r0, [fp, #-8]
   1361c:	ldr	r3, [fp, #-8]
   13620:	cmp	r3, #0
   13624:	beq	13630 <_start@@Base+0x1300>
   13628:	ldr	r3, [fp, #-8]
   1362c:	b	13824 <_start@@Base+0x14f4>
   13630:	mov	r3, #8
   13634:	mov	r2, #8
   13638:	mov	r1, #22
   1363c:	ldr	r0, [fp, #-16]
   13640:	bl	1c4e0 <flatcc_verify_field@@Base>
   13644:	str	r0, [fp, #-8]
   13648:	ldr	r3, [fp, #-8]
   1364c:	cmp	r3, #0
   13650:	beq	1365c <_start@@Base+0x132c>
   13654:	ldr	r3, [fp, #-8]
   13658:	b	13824 <_start@@Base+0x14f4>
   1365c:	mov	r3, #8
   13660:	mov	r2, #8
   13664:	mov	r1, #23
   13668:	ldr	r0, [fp, #-16]
   1366c:	bl	1c4e0 <flatcc_verify_field@@Base>
   13670:	str	r0, [fp, #-8]
   13674:	ldr	r3, [fp, #-8]
   13678:	cmp	r3, #0
   1367c:	beq	13688 <_start@@Base+0x1358>
   13680:	ldr	r3, [fp, #-8]
   13684:	b	13824 <_start@@Base+0x14f4>
   13688:	mov	r3, #4
   1368c:	mov	r2, #4
   13690:	mov	r1, #25
   13694:	ldr	r0, [fp, #-16]
   13698:	bl	1c4e0 <flatcc_verify_field@@Base>
   1369c:	str	r0, [fp, #-8]
   136a0:	ldr	r3, [fp, #-8]
   136a4:	cmp	r3, #0
   136a8:	beq	136b4 <_start@@Base+0x1384>
   136ac:	ldr	r3, [fp, #-8]
   136b0:	b	13824 <_start@@Base+0x14f4>
   136b4:	mov	r3, #4
   136b8:	mov	r2, #4
   136bc:	mov	r1, #26
   136c0:	ldr	r0, [fp, #-16]
   136c4:	bl	1c4e0 <flatcc_verify_field@@Base>
   136c8:	str	r0, [fp, #-8]
   136cc:	ldr	r3, [fp, #-8]
   136d0:	cmp	r3, #0
   136d4:	beq	136e0 <_start@@Base+0x13b0>
   136d8:	ldr	r3, [fp, #-8]
   136dc:	b	13824 <_start@@Base+0x14f4>
   136e0:	mov	r3, #4
   136e4:	mov	r2, #4
   136e8:	mov	r1, #27
   136ec:	ldr	r0, [fp, #-16]
   136f0:	bl	1c4e0 <flatcc_verify_field@@Base>
   136f4:	str	r0, [fp, #-8]
   136f8:	ldr	r3, [fp, #-8]
   136fc:	cmp	r3, #0
   13700:	beq	1370c <_start@@Base+0x13dc>
   13704:	ldr	r3, [fp, #-8]
   13708:	b	13824 <_start@@Base+0x14f4>
   1370c:	mvn	r3, #0
   13710:	str	r3, [sp, #4]
   13714:	mov	r3, #1
   13718:	str	r3, [sp]
   1371c:	mov	r3, #1
   13720:	mov	r2, #0
   13724:	mov	r1, #30
   13728:	ldr	r0, [fp, #-16]
   1372c:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13730:	str	r0, [fp, #-8]
   13734:	ldr	r3, [fp, #-8]
   13738:	cmp	r3, #0
   1373c:	beq	13748 <_start@@Base+0x1418>
   13740:	ldr	r3, [fp, #-8]
   13744:	b	13824 <_start@@Base+0x14f4>
   13748:	mvn	r3, #-536870912	; 0xe0000000
   1374c:	str	r3, [sp, #4]
   13750:	mov	r3, #8
   13754:	str	r3, [sp]
   13758:	mov	r3, #8
   1375c:	mov	r2, #0
   13760:	mov	r1, #32
   13764:	ldr	r0, [fp, #-16]
   13768:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1376c:	str	r0, [fp, #-8]
   13770:	ldr	r3, [fp, #-8]
   13774:	cmp	r3, #0
   13778:	beq	13784 <_start@@Base+0x1454>
   1377c:	ldr	r3, [fp, #-8]
   13780:	b	13824 <_start@@Base+0x14f4>
   13784:	mvn	r3, #-536870912	; 0xe0000000
   13788:	str	r3, [sp, #4]
   1378c:	mov	r3, #8
   13790:	str	r3, [sp]
   13794:	mov	r3, #8
   13798:	mov	r2, #0
   1379c:	mov	r1, #33	; 0x21
   137a0:	ldr	r0, [fp, #-16]
   137a4:	bl	1c630 <flatcc_verify_vector_field@@Base>
   137a8:	str	r0, [fp, #-8]
   137ac:	ldr	r3, [fp, #-8]
   137b0:	cmp	r3, #0
   137b4:	beq	137c0 <_start@@Base+0x1490>
   137b8:	ldr	r3, [fp, #-8]
   137bc:	b	13824 <_start@@Base+0x14f4>
   137c0:	ldr	r3, [pc, #132]	; 1384c <_start@@Base+0x151c>
   137c4:	add	r3, pc, r3
   137c8:	mov	r2, #0
   137cc:	mov	r1, #34	; 0x22
   137d0:	ldr	r0, [fp, #-16]
   137d4:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   137d8:	str	r0, [fp, #-8]
   137dc:	ldr	r3, [fp, #-8]
   137e0:	cmp	r3, #0
   137e4:	beq	137f0 <_start@@Base+0x14c0>
   137e8:	ldr	r3, [fp, #-8]
   137ec:	b	13824 <_start@@Base+0x14f4>
   137f0:	ldr	r3, [pc, #88]	; 13850 <_start@@Base+0x1520>
   137f4:	add	r3, pc, r3
   137f8:	mov	r2, #0
   137fc:	mov	r1, #35	; 0x23
   13800:	ldr	r0, [fp, #-16]
   13804:	bl	1c7d0 <flatcc_verify_table_field@@Base>
   13808:	str	r0, [fp, #-8]
   1380c:	ldr	r3, [fp, #-8]
   13810:	cmp	r3, #0
   13814:	beq	13820 <_start@@Base+0x14f0>
   13818:	ldr	r3, [fp, #-8]
   1381c:	b	13824 <_start@@Base+0x14f4>
   13820:	mov	r3, #0
   13824:	mov	r0, r3
   13828:	sub	sp, fp, #4
   1382c:	ldr	fp, [sp]
   13830:	add	sp, sp, #4
   13834:	pop	{pc}		; (ldr pc, [sp], #4)
   13838:			; <UNDEFINED> instruction: 0xfffffecc
   1383c:			; <UNDEFINED> instruction: 0xfffffdd4
   13840:			; <UNDEFINED> instruction: 0xfffff328
   13844:			; <UNDEFINED> instruction: 0xfffffcfc
   13848:			; <UNDEFINED> instruction: 0xfffff6e4
   1384c:			; <UNDEFINED> instruction: 0xfffff11c
   13850:			; <UNDEFINED> instruction: 0xfffff8b0
   13854:	str	fp, [sp, #-8]!
   13858:	str	lr, [sp, #4]
   1385c:	add	fp, sp, #4
   13860:	sub	sp, sp, #16
   13864:	str	r0, [fp, #-8]
   13868:	str	r1, [fp, #-12]
   1386c:	str	r2, [fp, #-16]
   13870:	ldr	r3, [pc, #40]	; 138a0 <_start@@Base+0x1570>
   13874:	add	r3, pc, r3
   13878:	ldr	r2, [fp, #-16]
   1387c:	ldr	r1, [fp, #-12]
   13880:	ldr	r0, [fp, #-8]
   13884:	bl	1ce14 <flatcc_verify_table_as_root@@Base>
   13888:	mov	r3, r0
   1388c:	mov	r0, r3
   13890:	sub	sp, fp, #4
   13894:	ldr	fp, [sp]
   13898:	add	sp, sp, #4
   1389c:	pop	{pc}		; (ldr pc, [sp], #4)
   138a0:			; <UNDEFINED> instruction: 0xfffff918
   138a4:	str	fp, [sp, #-8]!
   138a8:	str	lr, [sp, #4]
   138ac:	add	fp, sp, #4
   138b0:	sub	sp, sp, #24
   138b4:	str	r0, [fp, #-16]
   138b8:	mov	r3, #1
   138bc:	mov	r2, #1
   138c0:	mov	r1, #0
   138c4:	ldr	r0, [fp, #-16]
   138c8:	bl	1c4e0 <flatcc_verify_field@@Base>
   138cc:	str	r0, [fp, #-8]
   138d0:	ldr	r3, [fp, #-8]
   138d4:	cmp	r3, #0
   138d8:	beq	138e4 <_start@@Base+0x15b4>
   138dc:	ldr	r3, [fp, #-8]
   138e0:	b	13aec <_start@@Base+0x17bc>
   138e4:	mov	r3, #1
   138e8:	mov	r2, #1
   138ec:	mov	r1, #1
   138f0:	ldr	r0, [fp, #-16]
   138f4:	bl	1c4e0 <flatcc_verify_field@@Base>
   138f8:	str	r0, [fp, #-8]
   138fc:	ldr	r3, [fp, #-8]
   13900:	cmp	r3, #0
   13904:	beq	13910 <_start@@Base+0x15e0>
   13908:	ldr	r3, [fp, #-8]
   1390c:	b	13aec <_start@@Base+0x17bc>
   13910:	mov	r3, #2
   13914:	mov	r2, #2
   13918:	mov	r1, #2
   1391c:	ldr	r0, [fp, #-16]
   13920:	bl	1c4e0 <flatcc_verify_field@@Base>
   13924:	str	r0, [fp, #-8]
   13928:	ldr	r3, [fp, #-8]
   1392c:	cmp	r3, #0
   13930:	beq	1393c <_start@@Base+0x160c>
   13934:	ldr	r3, [fp, #-8]
   13938:	b	13aec <_start@@Base+0x17bc>
   1393c:	mov	r3, #2
   13940:	mov	r2, #2
   13944:	mov	r1, #3
   13948:	ldr	r0, [fp, #-16]
   1394c:	bl	1c4e0 <flatcc_verify_field@@Base>
   13950:	str	r0, [fp, #-8]
   13954:	ldr	r3, [fp, #-8]
   13958:	cmp	r3, #0
   1395c:	beq	13968 <_start@@Base+0x1638>
   13960:	ldr	r3, [fp, #-8]
   13964:	b	13aec <_start@@Base+0x17bc>
   13968:	mov	r3, #4
   1396c:	mov	r2, #4
   13970:	mov	r1, #4
   13974:	ldr	r0, [fp, #-16]
   13978:	bl	1c4e0 <flatcc_verify_field@@Base>
   1397c:	str	r0, [fp, #-8]
   13980:	ldr	r3, [fp, #-8]
   13984:	cmp	r3, #0
   13988:	beq	13994 <_start@@Base+0x1664>
   1398c:	ldr	r3, [fp, #-8]
   13990:	b	13aec <_start@@Base+0x17bc>
   13994:	mov	r3, #4
   13998:	mov	r2, #4
   1399c:	mov	r1, #5
   139a0:	ldr	r0, [fp, #-16]
   139a4:	bl	1c4e0 <flatcc_verify_field@@Base>
   139a8:	str	r0, [fp, #-8]
   139ac:	ldr	r3, [fp, #-8]
   139b0:	cmp	r3, #0
   139b4:	beq	139c0 <_start@@Base+0x1690>
   139b8:	ldr	r3, [fp, #-8]
   139bc:	b	13aec <_start@@Base+0x17bc>
   139c0:	mov	r3, #8
   139c4:	mov	r2, #8
   139c8:	mov	r1, #6
   139cc:	ldr	r0, [fp, #-16]
   139d0:	bl	1c4e0 <flatcc_verify_field@@Base>
   139d4:	str	r0, [fp, #-8]
   139d8:	ldr	r3, [fp, #-8]
   139dc:	cmp	r3, #0
   139e0:	beq	139ec <_start@@Base+0x16bc>
   139e4:	ldr	r3, [fp, #-8]
   139e8:	b	13aec <_start@@Base+0x17bc>
   139ec:	mov	r3, #8
   139f0:	mov	r2, #8
   139f4:	mov	r1, #7
   139f8:	ldr	r0, [fp, #-16]
   139fc:	bl	1c4e0 <flatcc_verify_field@@Base>
   13a00:	str	r0, [fp, #-8]
   13a04:	ldr	r3, [fp, #-8]
   13a08:	cmp	r3, #0
   13a0c:	beq	13a18 <_start@@Base+0x16e8>
   13a10:	ldr	r3, [fp, #-8]
   13a14:	b	13aec <_start@@Base+0x17bc>
   13a18:	mov	r3, #4
   13a1c:	mov	r2, #4
   13a20:	mov	r1, #8
   13a24:	ldr	r0, [fp, #-16]
   13a28:	bl	1c4e0 <flatcc_verify_field@@Base>
   13a2c:	str	r0, [fp, #-8]
   13a30:	ldr	r3, [fp, #-8]
   13a34:	cmp	r3, #0
   13a38:	beq	13a44 <_start@@Base+0x1714>
   13a3c:	ldr	r3, [fp, #-8]
   13a40:	b	13aec <_start@@Base+0x17bc>
   13a44:	mov	r3, #8
   13a48:	mov	r2, #8
   13a4c:	mov	r1, #9
   13a50:	ldr	r0, [fp, #-16]
   13a54:	bl	1c4e0 <flatcc_verify_field@@Base>
   13a58:	str	r0, [fp, #-8]
   13a5c:	ldr	r3, [fp, #-8]
   13a60:	cmp	r3, #0
   13a64:	beq	13a70 <_start@@Base+0x1740>
   13a68:	ldr	r3, [fp, #-8]
   13a6c:	b	13aec <_start@@Base+0x17bc>
   13a70:	mvn	r3, #0
   13a74:	str	r3, [sp, #4]
   13a78:	mov	r3, #1
   13a7c:	str	r3, [sp]
   13a80:	mov	r3, #1
   13a84:	mov	r2, #0
   13a88:	mov	r1, #10
   13a8c:	ldr	r0, [fp, #-16]
   13a90:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13a94:	str	r0, [fp, #-8]
   13a98:	ldr	r3, [fp, #-8]
   13a9c:	cmp	r3, #0
   13aa0:	beq	13aac <_start@@Base+0x177c>
   13aa4:	ldr	r3, [fp, #-8]
   13aa8:	b	13aec <_start@@Base+0x17bc>
   13aac:	mvn	r3, #-536870912	; 0xe0000000
   13ab0:	str	r3, [sp, #4]
   13ab4:	mov	r3, #8
   13ab8:	str	r3, [sp]
   13abc:	mov	r3, #8
   13ac0:	mov	r2, #0
   13ac4:	mov	r1, #11
   13ac8:	ldr	r0, [fp, #-16]
   13acc:	bl	1c630 <flatcc_verify_vector_field@@Base>
   13ad0:	str	r0, [fp, #-8]
   13ad4:	ldr	r3, [fp, #-8]
   13ad8:	cmp	r3, #0
   13adc:	beq	13ae8 <_start@@Base+0x17b8>
   13ae0:	ldr	r3, [fp, #-8]
   13ae4:	b	13aec <_start@@Base+0x17bc>
   13ae8:	mov	r3, #0
   13aec:	mov	r0, r3
   13af0:	sub	sp, fp, #4
   13af4:	ldr	fp, [sp]
   13af8:	add	sp, sp, #4
   13afc:	pop	{pc}		; (ldr pc, [sp], #4)
   13b00:	str	fp, [sp, #-8]!
   13b04:	str	lr, [sp, #4]
   13b08:	add	fp, sp, #4
   13b0c:	sub	sp, sp, #16
   13b10:	str	r0, [fp, #-16]
   13b14:	mov	r3, #4
   13b18:	mov	r2, #4
   13b1c:	mov	r1, #0
   13b20:	ldr	r0, [fp, #-16]
   13b24:	bl	1c4e0 <flatcc_verify_field@@Base>
   13b28:	str	r0, [fp, #-8]
   13b2c:	ldr	r3, [fp, #-8]
   13b30:	cmp	r3, #0
   13b34:	beq	13b40 <_start@@Base+0x1810>
   13b38:	ldr	r3, [fp, #-8]
   13b3c:	b	13b44 <_start@@Base+0x1814>
   13b40:	mov	r3, #0
   13b44:	mov	r0, r3
   13b48:	sub	sp, fp, #4
   13b4c:	ldr	fp, [sp]
   13b50:	add	sp, sp, #4
   13b54:	pop	{pc}		; (ldr pc, [sp], #4)
   13b58:	str	fp, [sp, #-8]!
   13b5c:	str	lr, [sp, #4]
   13b60:	add	fp, sp, #4
   13b64:	sub	sp, sp, #16
   13b68:	str	r0, [fp, #-16]
   13b6c:	ldr	r3, [pc, #256]	; 13c74 <_start@@Base+0x1944>
   13b70:	add	r3, pc, r3
   13b74:	mov	r2, #0
   13b78:	mov	r1, #1
   13b7c:	ldr	r0, [fp, #-16]
   13b80:	bl	1d1dc <flatcc_verify_union_field@@Base>
   13b84:	str	r0, [fp, #-8]
   13b88:	ldr	r3, [fp, #-8]
   13b8c:	cmp	r3, #0
   13b90:	beq	13b9c <_start@@Base+0x186c>
   13b94:	ldr	r3, [fp, #-8]
   13b98:	b	13c60 <_start@@Base+0x1930>
   13b9c:	ldr	r3, [pc, #212]	; 13c78 <_start@@Base+0x1948>
   13ba0:	add	r3, pc, r3
   13ba4:	mov	r2, #0
   13ba8:	mov	r1, #3
   13bac:	ldr	r0, [fp, #-16]
   13bb0:	bl	1d1dc <flatcc_verify_union_field@@Base>
   13bb4:	str	r0, [fp, #-8]
   13bb8:	ldr	r3, [fp, #-8]
   13bbc:	cmp	r3, #0
   13bc0:	beq	13bcc <_start@@Base+0x189c>
   13bc4:	ldr	r3, [fp, #-8]
   13bc8:	b	13c60 <_start@@Base+0x1930>
   13bcc:	ldr	r3, [pc, #168]	; 13c7c <_start@@Base+0x194c>
   13bd0:	add	r3, pc, r3
   13bd4:	mov	r2, #0
   13bd8:	mov	r1, #5
   13bdc:	ldr	r0, [fp, #-16]
   13be0:	bl	1d1dc <flatcc_verify_union_field@@Base>
   13be4:	str	r0, [fp, #-8]
   13be8:	ldr	r3, [fp, #-8]
   13bec:	cmp	r3, #0
   13bf0:	beq	13bfc <_start@@Base+0x18cc>
   13bf4:	ldr	r3, [fp, #-8]
   13bf8:	b	13c60 <_start@@Base+0x1930>
   13bfc:	ldr	r3, [pc, #124]	; 13c80 <_start@@Base+0x1950>
   13c00:	add	r3, pc, r3
   13c04:	mov	r2, #0
   13c08:	mov	r1, #7
   13c0c:	ldr	r0, [fp, #-16]
   13c10:	bl	1d1dc <flatcc_verify_union_field@@Base>
   13c14:	str	r0, [fp, #-8]
   13c18:	ldr	r3, [fp, #-8]
   13c1c:	cmp	r3, #0
   13c20:	beq	13c2c <_start@@Base+0x18fc>
   13c24:	ldr	r3, [fp, #-8]
   13c28:	b	13c60 <_start@@Base+0x1930>
   13c2c:	ldr	r3, [pc, #80]	; 13c84 <_start@@Base+0x1954>
   13c30:	add	r3, pc, r3
   13c34:	mov	r2, #0
   13c38:	mov	r1, #9
   13c3c:	ldr	r0, [fp, #-16]
   13c40:	bl	1d448 <flatcc_verify_union_vector_field@@Base>
   13c44:	str	r0, [fp, #-8]
   13c48:	ldr	r3, [fp, #-8]
   13c4c:	cmp	r3, #0
   13c50:	beq	13c5c <_start@@Base+0x192c>
   13c54:	ldr	r3, [fp, #-8]
   13c58:	b	13c60 <_start@@Base+0x1930>
   13c5c:	mov	r3, #0
   13c60:	mov	r0, r3
   13c64:	sub	sp, fp, #4
   13c68:	ldr	fp, [sp]
   13c6c:	add	sp, sp, #4
   13c70:	pop	{pc}		; (ldr pc, [sp], #4)
   13c74:			; <UNDEFINED> instruction: 0xffffec74
   13c78:			; <UNDEFINED> instruction: 0xffffec44
   13c7c:			; <UNDEFINED> instruction: 0xffffec14
   13c80:			; <UNDEFINED> instruction: 0xffffebe4
   13c84:			; <UNDEFINED> instruction: 0xffffebb4

00013c88 <main@@Base>:
   13c88:	str	fp, [sp, #-8]!
   13c8c:	str	lr, [sp, #4]
   13c90:	add	fp, sp, #4
   13c94:	sub	sp, sp, #256	; 0x100
   13c98:	str	r0, [fp, #-256]	; 0xffffff00
   13c9c:	str	r1, [fp, #-260]	; 0xfffffefc
   13ca0:	sub	r3, fp, #252	; 0xfc
   13ca4:	str	r3, [fp, #-8]
   13ca8:	ldr	r0, [fp, #-8]
   13cac:	bl	14b24 <flatcc_builder_init@@Base>
   13cb0:	ldr	r0, [fp, #-8]
   13cb4:	bl	12618 <_start@@Base+0x2e8>
   13cb8:	ldr	r3, [pc, #100]	; 13d24 <main@@Base+0x9c>
   13cbc:	add	r3, pc, r3
   13cc0:	mov	r1, r3
   13cc4:	ldr	r0, [fp, #-8]
   13cc8:	bl	125cc <_start@@Base+0x29c>
   13ccc:	ldr	r0, [fp, #-8]
   13cd0:	bl	12678 <_start@@Base+0x348>
   13cd4:	sub	r3, fp, #20
   13cd8:	mov	r1, r3
   13cdc:	ldr	r0, [fp, #-8]
   13ce0:	bl	19f98 <flatcc_builder_get_direct_buffer@@Base>
   13ce4:	str	r0, [fp, #-12]
   13ce8:	ldr	r3, [fp, #-20]	; 0xffffffec
   13cec:	ldr	r2, [pc, #52]	; 13d28 <main@@Base+0xa0>
   13cf0:	add	r2, pc, r2
   13cf4:	mov	r1, r3
   13cf8:	ldr	r0, [fp, #-12]
   13cfc:	bl	13854 <_start@@Base+0x1524>
   13d00:	str	r0, [fp, #-16]
   13d04:	ldr	r0, [fp, #-8]
   13d08:	bl	14e00 <flatcc_builder_clear@@Base>
   13d0c:	ldr	r3, [fp, #-16]
   13d10:	mov	r0, r3
   13d14:	sub	sp, fp, #4
   13d18:	ldr	fp, [sp]
   13d1c:	add	sp, sp, #4
   13d20:	pop	{pc}		; (ldr pc, [sp], #4)
   13d24:			; <UNDEFINED> instruction: 0x00009bb8
   13d28:	andeq	r9, r0, ip, ror fp
   13d2c:	str	fp, [sp, #-8]!
   13d30:	str	lr, [sp, #4]
   13d34:	add	fp, sp, #4
   13d38:	sub	sp, sp, #16
   13d3c:	str	r0, [fp, #-16]
   13d40:	str	r1, [fp, #-20]	; 0xffffffec
   13d44:	mov	r3, #0
   13d48:	str	r3, [fp, #-12]
   13d4c:	ldr	r3, [fp, #-16]
   13d50:	cmp	r3, #3
   13d54:	bhi	13d60 <main@@Base+0xd8>
   13d58:	mov	r3, #4
   13d5c:	str	r3, [fp, #-16]
   13d60:	sub	r3, fp, #12
   13d64:	ldr	r2, [fp, #-20]	; 0xffffffec
   13d68:	ldr	r1, [fp, #-16]
   13d6c:	mov	r0, r3
   13d70:	bl	122e8 <posix_memalign@plt>
   13d74:	str	r0, [fp, #-8]
   13d78:	ldr	r3, [fp, #-8]
   13d7c:	cmp	r3, #0
   13d80:	beq	13da4 <main@@Base+0x11c>
   13d84:	ldr	r3, [fp, #-12]
   13d88:	cmp	r3, #0
   13d8c:	beq	13da4 <main@@Base+0x11c>
   13d90:	ldr	r3, [fp, #-12]
   13d94:	mov	r0, r3
   13d98:	bl	12288 <free@plt>
   13d9c:	mov	r3, #0
   13da0:	str	r3, [fp, #-12]
   13da4:	ldr	r3, [fp, #-12]
   13da8:	mov	r0, r3
   13dac:	sub	sp, fp, #4
   13db0:	ldr	fp, [sp]
   13db4:	add	sp, sp, #4
   13db8:	pop	{pc}		; (ldr pc, [sp], #4)
   13dbc:	push	{fp}		; (str fp, [sp, #-4]!)
   13dc0:	add	fp, sp, #0
   13dc4:	sub	sp, sp, #12
   13dc8:	str	r0, [fp, #-8]
   13dcc:	ldr	r3, [fp, #-8]
   13dd0:	mov	r0, r3
   13dd4:	add	sp, fp, #0
   13dd8:	pop	{fp}		; (ldr fp, [sp], #4)
   13ddc:	bx	lr
   13de0:	push	{fp}		; (str fp, [sp, #-4]!)
   13de4:	add	fp, sp, #0
   13de8:	sub	sp, sp, #12
   13dec:	mov	r3, r0
   13df0:	strb	r3, [fp, #-5]
   13df4:	ldrb	r3, [fp, #-5]
   13df8:	mov	r0, r3
   13dfc:	add	sp, fp, #0
   13e00:	pop	{fp}		; (ldr fp, [sp], #4)
   13e04:	bx	lr
   13e08:	push	{fp}		; (str fp, [sp, #-4]!)
   13e0c:	add	fp, sp, #0
   13e10:	sub	sp, sp, #12
   13e14:	str	r0, [fp, #-8]
   13e18:	ldr	r3, [fp, #-8]
   13e1c:	mov	r0, r3
   13e20:	add	sp, fp, #0
   13e24:	pop	{fp}		; (ldr fp, [sp], #4)
   13e28:	bx	lr
   13e2c:	push	{fp}		; (str fp, [sp, #-4]!)
   13e30:	add	fp, sp, #0
   13e34:	sub	sp, sp, #12
   13e38:	str	r0, [fp, #-8]
   13e3c:	str	r1, [fp, #-12]
   13e40:	ldr	r3, [fp, #-8]
   13e44:	ldr	r2, [r3]
   13e48:	ldr	r3, [fp, #-8]
   13e4c:	ldr	r3, [r3, #4]
   13e50:	cmp	r2, r3
   13e54:	bne	13e80 <main@@Base+0x1f8>
   13e58:	ldr	r3, [fp, #-12]
   13e5c:	cmp	r3, #0
   13e60:	beq	13e74 <main@@Base+0x1ec>
   13e64:	ldr	r3, [fp, #-8]
   13e68:	ldr	r2, [r3, #24]
   13e6c:	ldr	r3, [fp, #-12]
   13e70:	str	r2, [r3]
   13e74:	ldr	r3, [fp, #-8]
   13e78:	ldr	r3, [r3, #8]
   13e7c:	b	13e9c <main@@Base+0x214>
   13e80:	ldr	r3, [fp, #-12]
   13e84:	cmp	r3, #0
   13e88:	beq	13e98 <main@@Base+0x210>
   13e8c:	ldr	r3, [fp, #-12]
   13e90:	mov	r2, #0
   13e94:	str	r2, [r3]
   13e98:	mov	r3, #0
   13e9c:	mov	r0, r3
   13ea0:	add	sp, fp, #0
   13ea4:	pop	{fp}		; (ldr fp, [sp], #4)
   13ea8:	bx	lr
   13eac:	str	fp, [sp, #-8]!
   13eb0:	str	lr, [sp, #4]
   13eb4:	add	fp, sp, #4
   13eb8:	sub	sp, sp, #16
   13ebc:	str	r0, [fp, #-16]
   13ec0:	str	r1, [fp, #-20]	; 0xffffffec
   13ec4:	ldr	r2, [fp, #-20]	; 0xffffffec
   13ec8:	mov	r1, #0
   13ecc:	ldr	r0, [fp, #-16]
   13ed0:	bl	1230c <memchr@plt>
   13ed4:	str	r0, [fp, #-8]
   13ed8:	ldr	r3, [fp, #-8]
   13edc:	cmp	r3, #0
   13ee0:	beq	13ef4 <main@@Base+0x26c>
   13ee4:	ldr	r2, [fp, #-8]
   13ee8:	ldr	r3, [fp, #-16]
   13eec:	sub	r3, r2, r3
   13ef0:	b	13ef8 <main@@Base+0x270>
   13ef4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13ef8:	mov	r0, r3
   13efc:	sub	sp, fp, #4
   13f00:	ldr	fp, [sp]
   13f04:	add	sp, sp, #4
   13f08:	pop	{pc}		; (ldr pc, [sp], #4)

00013f0c <flatcc_builder_default_alloc@@Base>:
   13f0c:	str	fp, [sp, #-8]!
   13f10:	str	lr, [sp, #4]
   13f14:	add	fp, sp, #4
   13f18:	sub	sp, sp, #24
   13f1c:	str	r0, [fp, #-16]
   13f20:	str	r1, [fp, #-20]	; 0xffffffec
   13f24:	str	r2, [fp, #-24]	; 0xffffffe8
   13f28:	str	r3, [fp, #-28]	; 0xffffffe4
   13f2c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13f30:	cmp	r3, #0
   13f34:	bne	13f78 <flatcc_builder_default_alloc@@Base+0x6c>
   13f38:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f3c:	ldr	r3, [r3]
   13f40:	cmp	r3, #0
   13f44:	beq	13f70 <flatcc_builder_default_alloc@@Base+0x64>
   13f48:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f4c:	ldr	r3, [r3]
   13f50:	mov	r0, r3
   13f54:	bl	12288 <free@plt>
   13f58:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f5c:	mov	r2, #0
   13f60:	str	r2, [r3]
   13f64:	ldr	r3, [fp, #-20]	; 0xffffffec
   13f68:	mov	r2, #0
   13f6c:	str	r2, [r3, #4]
   13f70:	mov	r3, #0
   13f74:	b	140cc <flatcc_builder_default_alloc@@Base+0x1c0>
   13f78:	ldr	r3, [fp, #4]
   13f7c:	sub	r3, r3, #1
   13f80:	cmp	r3, #6
   13f84:	addls	pc, pc, r3, lsl #2
   13f88:	b	13fd8 <flatcc_builder_default_alloc@@Base+0xcc>
   13f8c:	b	13fa8 <flatcc_builder_default_alloc@@Base+0x9c>
   13f90:	b	13fd8 <flatcc_builder_default_alloc@@Base+0xcc>
   13f94:	b	13fd8 <flatcc_builder_default_alloc@@Base+0xcc>
   13f98:	b	13fc0 <flatcc_builder_default_alloc@@Base+0xb4>
   13f9c:	b	13fb4 <flatcc_builder_default_alloc@@Base+0xa8>
   13fa0:	b	13fd8 <flatcc_builder_default_alloc@@Base+0xcc>
   13fa4:	b	13fcc <flatcc_builder_default_alloc@@Base+0xc0>
   13fa8:	mov	r3, #256	; 0x100
   13fac:	str	r3, [fp, #-8]
   13fb0:	b	13fe4 <flatcc_builder_default_alloc@@Base+0xd8>
   13fb4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13fb8:	str	r3, [fp, #-8]
   13fbc:	b	13fe4 <flatcc_builder_default_alloc@@Base+0xd8>
   13fc0:	mov	r3, #288	; 0x120
   13fc4:	str	r3, [fp, #-8]
   13fc8:	b	13fe4 <flatcc_builder_default_alloc@@Base+0xd8>
   13fcc:	mov	r3, #64	; 0x40
   13fd0:	str	r3, [fp, #-8]
   13fd4:	b	13fe4 <flatcc_builder_default_alloc@@Base+0xd8>
   13fd8:	mov	r3, #32
   13fdc:	str	r3, [fp, #-8]
   13fe0:	nop	{0}
   13fe4:	b	13ff4 <flatcc_builder_default_alloc@@Base+0xe8>
   13fe8:	ldr	r3, [fp, #-8]
   13fec:	lsl	r3, r3, #1
   13ff0:	str	r3, [fp, #-8]
   13ff4:	ldr	r2, [fp, #-8]
   13ff8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13ffc:	cmp	r2, r3
   14000:	bcc	13fe8 <flatcc_builder_default_alloc@@Base+0xdc>
   14004:	ldr	r3, [fp, #-20]	; 0xffffffec
   14008:	ldr	r3, [r3, #4]
   1400c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14010:	cmp	r2, r3
   14014:	bhi	14038 <flatcc_builder_default_alloc@@Base+0x12c>
   14018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1401c:	ldr	r3, [r3, #4]
   14020:	lsr	r3, r3, #1
   14024:	ldr	r2, [fp, #-8]
   14028:	cmp	r2, r3
   1402c:	bhi	14038 <flatcc_builder_default_alloc@@Base+0x12c>
   14030:	mov	r3, #0
   14034:	b	140cc <flatcc_builder_default_alloc@@Base+0x1c0>
   14038:	ldr	r3, [fp, #-20]	; 0xffffffec
   1403c:	ldr	r3, [r3]
   14040:	ldr	r1, [fp, #-8]
   14044:	mov	r0, r3
   14048:	bl	122ac <realloc@plt>
   1404c:	str	r0, [fp, #-12]
   14050:	ldr	r3, [fp, #-12]
   14054:	cmp	r3, #0
   14058:	bne	14064 <flatcc_builder_default_alloc@@Base+0x158>
   1405c:	mvn	r3, #0
   14060:	b	140cc <flatcc_builder_default_alloc@@Base+0x1c0>
   14064:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14068:	cmp	r3, #0
   1406c:	beq	140b0 <flatcc_builder_default_alloc@@Base+0x1a4>
   14070:	ldr	r3, [fp, #-20]	; 0xffffffec
   14074:	ldr	r3, [r3, #4]
   14078:	ldr	r2, [fp, #-8]
   1407c:	cmp	r2, r3
   14080:	bls	140b0 <flatcc_builder_default_alloc@@Base+0x1a4>
   14084:	ldr	r3, [fp, #-20]	; 0xffffffec
   14088:	ldr	r3, [r3, #4]
   1408c:	ldr	r2, [fp, #-12]
   14090:	add	r0, r2, r3
   14094:	ldr	r3, [fp, #-20]	; 0xffffffec
   14098:	ldr	r3, [r3, #4]
   1409c:	ldr	r2, [fp, #-8]
   140a0:	sub	r3, r2, r3
   140a4:	mov	r2, r3
   140a8:	mov	r1, #0
   140ac:	bl	122f4 <memset@plt>
   140b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   140b4:	ldr	r2, [fp, #-12]
   140b8:	str	r2, [r3]
   140bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   140c0:	ldr	r2, [fp, #-8]
   140c4:	str	r2, [r3, #4]
   140c8:	mov	r3, #0
   140cc:	mov	r0, r3
   140d0:	sub	sp, fp, #4
   140d4:	ldr	fp, [sp]
   140d8:	add	sp, sp, #4
   140dc:	pop	{pc}		; (ldr pc, [sp], #4)
   140e0:	push	{fp}		; (str fp, [sp, #-4]!)
   140e4:	add	fp, sp, #0
   140e8:	sub	sp, sp, #20
   140ec:	str	r0, [fp, #-16]
   140f0:	str	r1, [fp, #-20]	; 0xffffffec
   140f4:	ldr	r3, [fp, #-16]
   140f8:	add	r3, r3, #52	; 0x34
   140fc:	add	r3, r3, #8
   14100:	str	r3, [fp, #-8]
   14104:	ldr	r3, [fp, #-16]
   14108:	ldr	r2, [r3, #60]	; 0x3c
   1410c:	ldr	r3, [fp, #-16]
   14110:	ldr	r3, [r3, #28]
   14114:	add	r2, r2, r3
   14118:	ldr	r3, [fp, #-16]
   1411c:	str	r2, [r3, #16]
   14120:	ldr	r3, [fp, #-8]
   14124:	ldr	r2, [r3, #4]
   14128:	ldr	r3, [fp, #-16]
   1412c:	ldr	r3, [r3, #28]
   14130:	sub	r2, r2, r3
   14134:	ldr	r3, [fp, #-16]
   14138:	str	r2, [r3, #24]
   1413c:	ldr	r3, [fp, #-16]
   14140:	ldr	r3, [r3, #24]
   14144:	ldr	r2, [fp, #-20]	; 0xffffffec
   14148:	cmp	r2, r3
   1414c:	bcs	1415c <flatcc_builder_default_alloc@@Base+0x250>
   14150:	ldr	r3, [fp, #-16]
   14154:	ldr	r2, [fp, #-20]	; 0xffffffec
   14158:	str	r2, [r3, #24]
   1415c:	ldr	r3, [fp, #-16]
   14160:	ldr	r3, [r3, #32]
   14164:	ldr	r2, [fp, #-20]	; 0xffffffec
   14168:	str	r2, [r3, #4]
   1416c:	nop	{0}
   14170:	add	sp, fp, #0
   14174:	pop	{fp}		; (ldr fp, [sp], #4)
   14178:	bx	lr
   1417c:	str	r4, [sp, #-12]!
   14180:	str	fp, [sp, #4]
   14184:	str	lr, [sp, #8]
   14188:	add	fp, sp, #8
   1418c:	sub	sp, sp, #36	; 0x24
   14190:	str	r0, [fp, #-24]	; 0xffffffe8
   14194:	str	r1, [fp, #-28]	; 0xffffffe4
   14198:	str	r2, [fp, #-32]	; 0xffffffe0
   1419c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   141a0:	add	r3, r3, #52	; 0x34
   141a4:	add	r3, r3, #8
   141a8:	str	r3, [fp, #-16]
   141ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   141b0:	ldr	r4, [r3, #48]	; 0x30
   141b4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   141b8:	ldr	r0, [r3, #40]	; 0x28
   141bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   141c0:	ldr	r2, [r3, #28]
   141c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   141c8:	add	r2, r2, r3
   141cc:	mov	r3, #1
   141d0:	str	r3, [sp]
   141d4:	mov	r3, #1
   141d8:	ldr	r1, [fp, #-16]
   141dc:	blx	r4
   141e0:	mov	r3, r0
   141e4:	cmp	r3, #0
   141e8:	beq	141f4 <flatcc_builder_default_alloc@@Base+0x2e8>
   141ec:	mvn	r3, #0
   141f0:	b	14204 <flatcc_builder_default_alloc@@Base+0x2f8>
   141f4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   141f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   141fc:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   14200:	mov	r3, #0
   14204:	mov	r0, r3
   14208:	sub	sp, fp, #8
   1420c:	ldr	r4, [sp]
   14210:	ldr	fp, [sp, #4]
   14214:	add	sp, sp, #8
   14218:	pop	{pc}		; (ldr pc, [sp], #4)
   1421c:	str	fp, [sp, #-8]!
   14220:	str	lr, [sp, #4]
   14224:	add	fp, sp, #4
   14228:	sub	sp, sp, #16
   1422c:	str	r0, [fp, #-16]
   14230:	str	r1, [fp, #-20]	; 0xffffffec
   14234:	ldr	r3, [fp, #-16]
   14238:	ldr	r3, [r3, #20]
   1423c:	str	r3, [fp, #-8]
   14240:	ldr	r3, [fp, #-16]
   14244:	ldr	r2, [r3, #20]
   14248:	ldr	r3, [fp, #-20]	; 0xffffffec
   1424c:	add	r2, r2, r3
   14250:	ldr	r3, [fp, #-16]
   14254:	str	r2, [r3, #20]
   14258:	ldr	r3, [fp, #-16]
   1425c:	ldr	r2, [r3, #20]
   14260:	ldr	r3, [fp, #-16]
   14264:	ldr	r3, [r3, #24]
   14268:	cmp	r2, r3
   1426c:	bcc	142a0 <flatcc_builder_default_alloc@@Base+0x394>
   14270:	ldr	r3, [fp, #-16]
   14274:	ldr	r3, [r3, #20]
   14278:	add	r3, r3, #1
   1427c:	mvn	r2, #3
   14280:	mov	r1, r3
   14284:	ldr	r0, [fp, #-16]
   14288:	bl	1417c <flatcc_builder_default_alloc@@Base+0x270>
   1428c:	mov	r3, r0
   14290:	cmp	r3, #0
   14294:	beq	142a0 <flatcc_builder_default_alloc@@Base+0x394>
   14298:	mov	r3, #0
   1429c:	b	142b0 <flatcc_builder_default_alloc@@Base+0x3a4>
   142a0:	ldr	r3, [fp, #-16]
   142a4:	ldr	r2, [r3, #16]
   142a8:	ldr	r3, [fp, #-8]
   142ac:	add	r3, r2, r3
   142b0:	mov	r0, r3
   142b4:	sub	sp, fp, #4
   142b8:	ldr	fp, [sp]
   142bc:	add	sp, sp, #4
   142c0:	pop	{pc}		; (ldr pc, [sp], #4)
   142c4:	str	fp, [sp, #-8]!
   142c8:	str	lr, [sp, #4]
   142cc:	add	fp, sp, #4
   142d0:	sub	sp, sp, #8
   142d4:	str	r0, [fp, #-8]
   142d8:	str	r1, [fp, #-12]
   142dc:	ldr	r3, [fp, #-8]
   142e0:	ldr	r2, [r3, #20]
   142e4:	ldr	r3, [fp, #-12]
   142e8:	sub	r2, r2, r3
   142ec:	ldr	r3, [fp, #-8]
   142f0:	str	r2, [r3, #20]
   142f4:	ldr	r3, [fp, #-8]
   142f8:	ldr	r2, [r3, #16]
   142fc:	ldr	r3, [fp, #-8]
   14300:	ldr	r3, [r3, #20]
   14304:	add	r3, r2, r3
   14308:	ldr	r2, [fp, #-12]
   1430c:	mov	r1, #0
   14310:	mov	r0, r3
   14314:	bl	122f4 <memset@plt>
   14318:	nop	{0}
   1431c:	sub	sp, fp, #4
   14320:	ldr	fp, [sp]
   14324:	add	sp, sp, #4
   14328:	pop	{pc}		; (ldr pc, [sp], #4)
   1432c:	str	fp, [sp, #-8]!
   14330:	str	lr, [sp, #4]
   14334:	add	fp, sp, #4
   14338:	sub	sp, sp, #24
   1433c:	str	r0, [fp, #-16]
   14340:	str	r1, [fp, #-20]	; 0xffffffec
   14344:	str	r2, [fp, #-24]	; 0xffffffe8
   14348:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1434c:	ldr	r0, [fp, #-16]
   14350:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   14354:	str	r0, [fp, #-8]
   14358:	ldr	r3, [fp, #-8]
   1435c:	cmp	r3, #0
   14360:	bne	1436c <flatcc_builder_default_alloc@@Base+0x460>
   14364:	mov	r3, #0
   14368:	b	14380 <flatcc_builder_default_alloc@@Base+0x474>
   1436c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14370:	ldr	r1, [fp, #-20]	; 0xffffffec
   14374:	ldr	r0, [fp, #-8]
   14378:	bl	12294 <memcpy@plt>
   1437c:	ldr	r3, [fp, #-8]
   14380:	mov	r0, r3
   14384:	sub	sp, fp, #4
   14388:	ldr	fp, [sp]
   1438c:	add	sp, sp, #4
   14390:	pop	{pc}		; (ldr pc, [sp], #4)
   14394:	str	fp, [sp, #-8]!
   14398:	str	lr, [sp, #4]
   1439c:	add	fp, sp, #4
   143a0:	sub	sp, sp, #24
   143a4:	str	r0, [fp, #-16]
   143a8:	str	r1, [fp, #-20]	; 0xffffffec
   143ac:	mov	r1, r2
   143b0:	mov	r2, r3
   143b4:	mov	r3, r1
   143b8:	strh	r3, [fp, #-22]	; 0xffffffea
   143bc:	mov	r3, r2
   143c0:	strh	r3, [fp, #-24]	; 0xffffffe8
   143c4:	ldr	r3, [fp, #-16]
   143c8:	ldr	r2, [r3, #20]
   143cc:	ldrh	r3, [fp, #-22]	; 0xffffffea
   143d0:	add	r3, r2, r3
   143d4:	sub	r3, r3, #1
   143d8:	ldrh	r2, [fp, #-22]	; 0xffffffea
   143dc:	rsb	r2, r2, #0
   143e0:	and	r3, r3, r2
   143e4:	str	r3, [fp, #-8]
   143e8:	ldr	r2, [fp, #-8]
   143ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   143f0:	add	r2, r2, r3
   143f4:	ldr	r3, [fp, #-16]
   143f8:	str	r2, [r3, #20]
   143fc:	ldr	r3, [fp, #-16]
   14400:	ldr	r2, [r3, #20]
   14404:	ldr	r3, [fp, #-16]
   14408:	ldr	r3, [r3, #24]
   1440c:	cmp	r2, r3
   14410:	bcc	14444 <flatcc_builder_default_alloc@@Base+0x538>
   14414:	ldr	r3, [fp, #-16]
   14418:	ldr	r3, [r3, #20]
   1441c:	add	r3, r3, #1
   14420:	movw	r2, #65532	; 0xfffc
   14424:	mov	r1, r3
   14428:	ldr	r0, [fp, #-16]
   1442c:	bl	1417c <flatcc_builder_default_alloc@@Base+0x270>
   14430:	mov	r3, r0
   14434:	cmp	r3, #0
   14438:	beq	14444 <flatcc_builder_default_alloc@@Base+0x538>
   1443c:	mov	r3, #0
   14440:	b	144a4 <flatcc_builder_default_alloc@@Base+0x598>
   14444:	ldr	r3, [fp, #-8]
   14448:	uxth	r2, r3
   1444c:	ldr	r3, [fp, #-16]
   14450:	ldr	r1, [r3, #4]
   14454:	ldrh	r3, [fp, #-24]	; 0xffffffe8
   14458:	lsl	r3, r3, #1
   1445c:	add	r3, r1, r3
   14460:	add	r2, r2, #4
   14464:	uxth	r2, r2
   14468:	strh	r2, [r3]
   1446c:	ldr	r3, [fp, #-16]
   14470:	ldrh	r3, [r3, #8]
   14474:	ldrh	r2, [fp, #-24]	; 0xffffffe8
   14478:	cmp	r2, r3
   1447c:	bcc	14494 <flatcc_builder_default_alloc@@Base+0x588>
   14480:	ldrh	r3, [fp, #-24]	; 0xffffffe8
   14484:	add	r3, r3, #1
   14488:	uxth	r2, r3
   1448c:	ldr	r3, [fp, #-16]
   14490:	strh	r2, [r3, #8]
   14494:	ldr	r3, [fp, #-16]
   14498:	ldr	r2, [r3, #16]
   1449c:	ldr	r3, [fp, #-8]
   144a0:	add	r3, r2, r3
   144a4:	mov	r0, r3
   144a8:	sub	sp, fp, #4
   144ac:	ldr	fp, [sp]
   144b0:	add	sp, sp, #4
   144b4:	pop	{pc}		; (ldr pc, [sp], #4)
   144b8:	str	fp, [sp, #-8]!
   144bc:	str	lr, [sp, #4]
   144c0:	add	fp, sp, #4
   144c4:	sub	sp, sp, #16
   144c8:	str	r0, [fp, #-16]
   144cc:	mov	r3, r1
   144d0:	strh	r3, [fp, #-18]	; 0xffffffee
   144d4:	ldr	r3, [fp, #-16]
   144d8:	ldr	r3, [r3, #20]
   144dc:	add	r3, r3, #3
   144e0:	bic	r3, r3, #3
   144e4:	str	r3, [fp, #-8]
   144e8:	ldr	r3, [fp, #-8]
   144ec:	add	r2, r3, #4
   144f0:	ldr	r3, [fp, #-16]
   144f4:	str	r2, [r3, #20]
   144f8:	ldr	r3, [fp, #-16]
   144fc:	ldr	r2, [r3, #20]
   14500:	ldr	r3, [fp, #-16]
   14504:	ldr	r3, [r3, #24]
   14508:	cmp	r2, r3
   1450c:	bls	1453c <flatcc_builder_default_alloc@@Base+0x630>
   14510:	ldr	r3, [fp, #-16]
   14514:	ldr	r3, [r3, #20]
   14518:	movw	r2, #65532	; 0xfffc
   1451c:	mov	r1, r3
   14520:	ldr	r0, [fp, #-16]
   14524:	bl	1417c <flatcc_builder_default_alloc@@Base+0x270>
   14528:	mov	r3, r0
   1452c:	cmp	r3, #0
   14530:	beq	1453c <flatcc_builder_default_alloc@@Base+0x630>
   14534:	mov	r3, #0
   14538:	b	145bc <flatcc_builder_default_alloc@@Base+0x6b0>
   1453c:	ldr	r3, [fp, #-8]
   14540:	uxth	r2, r3
   14544:	ldr	r3, [fp, #-16]
   14548:	ldr	r1, [r3, #4]
   1454c:	ldrh	r3, [fp, #-18]	; 0xffffffee
   14550:	lsl	r3, r3, #1
   14554:	add	r3, r1, r3
   14558:	add	r2, r2, #4
   1455c:	uxth	r2, r2
   14560:	strh	r2, [r3]
   14564:	ldr	r3, [fp, #-16]
   14568:	ldrh	r3, [r3, #8]
   1456c:	ldrh	r2, [fp, #-18]	; 0xffffffee
   14570:	cmp	r2, r3
   14574:	bcc	1458c <flatcc_builder_default_alloc@@Base+0x680>
   14578:	ldrh	r3, [fp, #-18]	; 0xffffffee
   1457c:	add	r3, r3, #1
   14580:	uxth	r2, r3
   14584:	ldr	r3, [fp, #-16]
   14588:	strh	r2, [r3, #8]
   1458c:	ldr	r3, [fp, #-16]
   14590:	ldr	r3, [r3]
   14594:	add	r1, r3, #2
   14598:	ldr	r2, [fp, #-16]
   1459c:	str	r1, [r2]
   145a0:	ldr	r2, [fp, #-8]
   145a4:	uxth	r2, r2
   145a8:	strh	r2, [r3]
   145ac:	ldr	r3, [fp, #-16]
   145b0:	ldr	r2, [r3, #16]
   145b4:	ldr	r3, [fp, #-8]
   145b8:	add	r3, r2, r3
   145bc:	mov	r0, r3
   145c0:	sub	sp, fp, #4
   145c4:	ldr	fp, [sp]
   145c8:	add	sp, sp, #4
   145cc:	pop	{pc}		; (ldr pc, [sp], #4)
   145d0:	str	r4, [sp, #-12]!
   145d4:	str	fp, [sp, #4]
   145d8:	str	lr, [sp, #8]
   145dc:	add	fp, sp, #8
   145e0:	sub	sp, sp, #36	; 0x24
   145e4:	str	r0, [fp, #-24]	; 0xffffffe8
   145e8:	str	r1, [fp, #-28]	; 0xffffffe4
   145ec:	str	r2, [fp, #-32]	; 0xffffffe0
   145f0:	str	r3, [fp, #-36]	; 0xffffffdc
   145f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   145f8:	add	r2, r3, #52	; 0x34
   145fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14600:	lsl	r3, r3, #3
   14604:	add	r3, r2, r3
   14608:	str	r3, [fp, #-16]
   1460c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   14610:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14614:	add	r2, r2, r3
   14618:	ldr	r3, [fp, #-16]
   1461c:	ldr	r3, [r3, #4]
   14620:	cmp	r2, r3
   14624:	bls	14684 <flatcc_builder_default_alloc@@Base+0x778>
   14628:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1462c:	ldr	r4, [r3, #48]	; 0x30
   14630:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14634:	ldr	r0, [r3, #40]	; 0x28
   14638:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1463c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   14640:	add	r2, r2, r3
   14644:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14648:	str	r3, [sp]
   1464c:	ldr	r3, [fp, #4]
   14650:	ldr	r1, [fp, #-16]
   14654:	blx	r4
   14658:	mov	r3, r0
   1465c:	cmp	r3, #0
   14660:	beq	14684 <flatcc_builder_default_alloc@@Base+0x778>
   14664:	ldr	r3, [pc, #68]	; 146b0 <flatcc_builder_default_alloc@@Base+0x7a4>
   14668:	add	r3, pc, r3
   1466c:	mov	r2, #308	; 0x134
   14670:	ldr	r1, [pc, #60]	; 146b4 <flatcc_builder_default_alloc@@Base+0x7a8>
   14674:	add	r1, pc, r1
   14678:	ldr	r0, [pc, #56]	; 146b8 <flatcc_builder_default_alloc@@Base+0x7ac>
   1467c:	add	r0, pc, r0
   14680:	bl	12324 <__assert_fail@plt>
   14684:	ldr	r3, [fp, #-16]
   14688:	ldr	r3, [r3]
   1468c:	mov	r2, r3
   14690:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14694:	add	r3, r2, r3
   14698:	mov	r0, r3
   1469c:	sub	sp, fp, #8
   146a0:	ldr	r4, [sp]
   146a4:	ldr	fp, [sp, #4]
   146a8:	add	sp, sp, #8
   146ac:	pop	{pc}		; (ldr pc, [sp], #4)
   146b0:	andeq	r9, r0, r0, ror r8
   146b4:	andeq	r9, r0, r0, lsr r4
   146b8:	andeq	r9, r0, r8, lsl #9
   146bc:	str	fp, [sp, #-8]!
   146c0:	str	lr, [sp, #4]
   146c4:	add	fp, sp, #4
   146c8:	sub	sp, sp, #24
   146cc:	str	r0, [fp, #-16]
   146d0:	str	r1, [fp, #-20]	; 0xffffffec
   146d4:	ldr	r3, [fp, #-16]
   146d8:	ldr	r3, [r3, #32]
   146dc:	ldr	r2, [r3, #16]
   146e0:	ldr	r3, [fp, #-16]
   146e4:	ldr	r3, [r3, #32]
   146e8:	ldrh	r3, [r3, #28]
   146ec:	lsl	r3, r3, #1
   146f0:	add	r3, r2, r3
   146f4:	str	r3, [fp, #-8]
   146f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   146fc:	add	r3, r3, #2
   14700:	lsl	r3, r3, #1
   14704:	str	r3, [fp, #-12]
   14708:	mov	r3, #1
   1470c:	str	r3, [sp]
   14710:	ldr	r3, [fp, #-12]
   14714:	ldr	r2, [fp, #-8]
   14718:	mov	r1, #0
   1471c:	ldr	r0, [fp, #-16]
   14720:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   14724:	mov	r2, r0
   14728:	ldr	r3, [fp, #-16]
   1472c:	str	r2, [r3, #4]
   14730:	ldr	r3, [fp, #-16]
   14734:	ldr	r3, [r3, #4]
   14738:	cmp	r3, #0
   1473c:	bne	14748 <flatcc_builder_default_alloc@@Base+0x83c>
   14740:	mvn	r3, #0
   14744:	b	147c0 <flatcc_builder_default_alloc@@Base+0x8b4>
   14748:	ldr	r3, [fp, #-16]
   1474c:	ldr	r3, [r3, #4]
   14750:	add	r2, r3, #4
   14754:	ldr	r3, [fp, #-16]
   14758:	str	r2, [r3, #4]
   1475c:	ldr	r3, [fp, #-16]
   14760:	ldr	r3, [r3, #32]
   14764:	ldr	r3, [r3, #20]
   14768:	str	r3, [fp, #-8]
   1476c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14770:	lsl	r3, r3, #1
   14774:	add	r3, r3, #1
   14778:	str	r3, [fp, #-12]
   1477c:	mov	r3, #0
   14780:	str	r3, [sp]
   14784:	ldr	r3, [fp, #-12]
   14788:	ldr	r2, [fp, #-8]
   1478c:	mov	r1, #3
   14790:	ldr	r0, [fp, #-16]
   14794:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   14798:	mov	r2, r0
   1479c:	ldr	r3, [fp, #-16]
   147a0:	str	r2, [r3]
   147a4:	ldr	r3, [fp, #-16]
   147a8:	ldr	r3, [r3]
   147ac:	cmp	r3, #0
   147b0:	bne	147bc <flatcc_builder_default_alloc@@Base+0x8b0>
   147b4:	mvn	r3, #0
   147b8:	b	147c0 <flatcc_builder_default_alloc@@Base+0x8b4>
   147bc:	mov	r3, #0
   147c0:	mov	r0, r3
   147c4:	sub	sp, fp, #4
   147c8:	ldr	fp, [sp]
   147cc:	add	sp, sp, #4
   147d0:	pop	{pc}		; (ldr pc, [sp], #4)
   147d4:	str	r4, [sp, #-12]!
   147d8:	str	fp, [sp, #4]
   147dc:	str	lr, [sp, #8]
   147e0:	add	fp, sp, #8
   147e4:	sub	sp, sp, #36	; 0x24
   147e8:	str	r0, [fp, #-32]	; 0xffffffe0
   147ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   147f0:	add	r3, r3, #52	; 0x34
   147f4:	add	r3, r3, #40	; 0x28
   147f8:	str	r3, [fp, #-24]	; 0xffffffe8
   147fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14800:	ldr	r3, [r3, #124]	; 0x7c
   14804:	cmp	r3, #0
   14808:	beq	1482c <flatcc_builder_default_alloc@@Base+0x920>
   1480c:	ldr	r3, [pc, #292]	; 14938 <flatcc_builder_default_alloc@@Base+0xa2c>
   14810:	add	r3, pc, r3
   14814:	movw	r2, #342	; 0x156
   14818:	ldr	r1, [pc, #284]	; 1493c <flatcc_builder_default_alloc@@Base+0xa30>
   1481c:	add	r1, pc, r1
   14820:	ldr	r0, [pc, #280]	; 14940 <flatcc_builder_default_alloc@@Base+0xa34>
   14824:	add	r0, pc, r0
   14828:	bl	12324 <__assert_fail@plt>
   1482c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14830:	ldr	r2, [r3, #124]	; 0x7c
   14834:	mov	r3, #0
   14838:	str	r3, [sp]
   1483c:	mov	r3, #16
   14840:	mov	r1, #6
   14844:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14848:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   1484c:	mov	r3, r0
   14850:	cmp	r3, #0
   14854:	bne	14860 <flatcc_builder_default_alloc@@Base+0x954>
   14858:	mvn	r3, #0
   1485c:	b	14920 <flatcc_builder_default_alloc@@Base+0xa14>
   14860:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14864:	mov	r2, #16
   14868:	str	r2, [r3, #124]	; 0x7c
   1486c:	mov	r3, #256	; 0x100
   14870:	str	r3, [fp, #-16]
   14874:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14878:	ldr	r4, [r3, #48]	; 0x30
   1487c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14880:	ldr	r0, [r3, #40]	; 0x28
   14884:	mov	r3, #5
   14888:	str	r3, [sp]
   1488c:	mov	r3, #1
   14890:	ldr	r2, [fp, #-16]
   14894:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14898:	blx	r4
   1489c:	mov	r3, r0
   148a0:	cmp	r3, #0
   148a4:	beq	148bc <flatcc_builder_default_alloc@@Base+0x9b0>
   148a8:	mvn	r3, #0
   148ac:	b	14920 <flatcc_builder_default_alloc@@Base+0xa14>
   148b0:	ldr	r3, [fp, #-16]
   148b4:	lsl	r3, r3, #1
   148b8:	str	r3, [fp, #-16]
   148bc:	ldr	r3, [fp, #-16]
   148c0:	lsl	r2, r3, #1
   148c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   148c8:	ldr	r3, [r3, #4]
   148cc:	cmp	r2, r3
   148d0:	bls	148b0 <flatcc_builder_default_alloc@@Base+0x9a4>
   148d4:	ldr	r3, [fp, #-16]
   148d8:	lsr	r3, r3, #2
   148dc:	str	r3, [fp, #-16]
   148e0:	mov	r3, #0
   148e4:	str	r3, [fp, #-20]	; 0xffffffec
   148e8:	b	148f8 <flatcc_builder_default_alloc@@Base+0x9ec>
   148ec:	ldr	r3, [fp, #-20]	; 0xffffffec
   148f0:	add	r3, r3, #1
   148f4:	str	r3, [fp, #-20]	; 0xffffffec
   148f8:	mov	r2, #1
   148fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14900:	lsl	r3, r2, r3
   14904:	ldr	r2, [fp, #-16]
   14908:	cmp	r2, r3
   1490c:	bhi	148ec <flatcc_builder_default_alloc@@Base+0x9e0>
   14910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14914:	ldr	r2, [fp, #-20]	; 0xffffffec
   14918:	str	r2, [r3, #116]	; 0x74
   1491c:	mov	r3, #0
   14920:	mov	r0, r3
   14924:	sub	sp, fp, #8
   14928:	ldr	r4, [sp]
   1492c:	ldr	fp, [sp, #4]
   14930:	add	sp, sp, #8
   14934:	pop	{pc}		; (ldr pc, [sp], #4)
   14938:			; <UNDEFINED> instruction: 0x000096bc
   1493c:	andeq	r9, r0, r8, lsl #5
   14940:	andeq	r9, r0, r4, ror #5
   14944:	str	fp, [sp, #-8]!
   14948:	str	lr, [sp, #4]
   1494c:	add	fp, sp, #4
   14950:	sub	sp, sp, #16
   14954:	str	r0, [fp, #-16]
   14958:	str	r1, [fp, #-20]	; 0xffffffec
   1495c:	ldr	r3, [fp, #-16]
   14960:	ldr	r3, [r3, #116]	; 0x74
   14964:	cmp	r3, #0
   14968:	bne	14988 <flatcc_builder_default_alloc@@Base+0xa7c>
   1496c:	ldr	r0, [fp, #-16]
   14970:	bl	147d4 <flatcc_builder_default_alloc@@Base+0x8c8>
   14974:	mov	r3, r0
   14978:	cmp	r3, #0
   1497c:	beq	14988 <flatcc_builder_default_alloc@@Base+0xa7c>
   14980:	mov	r3, #0
   14984:	b	149b4 <flatcc_builder_default_alloc@@Base+0xaa8>
   14988:	ldr	r3, [fp, #-16]
   1498c:	ldr	r3, [r3, #92]	; 0x5c
   14990:	str	r3, [fp, #-8]
   14994:	ldr	r3, [fp, #-16]
   14998:	ldr	r3, [r3, #116]	; 0x74
   1499c:	rsb	r3, r3, #32
   149a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   149a4:	lsr	r3, r2, r3
   149a8:	lsl	r3, r3, #2
   149ac:	ldr	r2, [fp, #-8]
   149b0:	add	r3, r2, r3
   149b4:	mov	r0, r3
   149b8:	sub	sp, fp, #4
   149bc:	ldr	fp, [sp]
   149c0:	add	sp, sp, #4
   149c4:	pop	{pc}		; (ldr pc, [sp], #4)

000149c8 <flatcc_builder_flush_vtable_cache@@Base>:
   149c8:	str	fp, [sp, #-8]!
   149cc:	str	lr, [sp, #4]
   149d0:	add	fp, sp, #4
   149d4:	sub	sp, sp, #16
   149d8:	str	r0, [fp, #-16]
   149dc:	ldr	r3, [fp, #-16]
   149e0:	add	r3, r3, #52	; 0x34
   149e4:	add	r3, r3, #40	; 0x28
   149e8:	str	r3, [fp, #-8]
   149ec:	ldr	r3, [fp, #-16]
   149f0:	ldr	r3, [r3, #116]	; 0x74
   149f4:	cmp	r3, #0
   149f8:	beq	14a34 <flatcc_builder_flush_vtable_cache@@Base+0x6c>
   149fc:	ldr	r3, [fp, #-8]
   14a00:	ldr	r0, [r3]
   14a04:	ldr	r3, [fp, #-8]
   14a08:	ldr	r3, [r3, #4]
   14a0c:	mov	r2, r3
   14a10:	mov	r1, #0
   14a14:	bl	122f4 <memset@plt>
   14a18:	ldr	r3, [fp, #-16]
   14a1c:	mov	r2, #16
   14a20:	str	r2, [r3, #124]	; 0x7c
   14a24:	ldr	r3, [fp, #-16]
   14a28:	mov	r2, #0
   14a2c:	str	r2, [r3, #120]	; 0x78
   14a30:	b	14a38 <flatcc_builder_flush_vtable_cache@@Base+0x70>
   14a34:	nop	{0}
   14a38:	sub	sp, fp, #4
   14a3c:	ldr	fp, [sp]
   14a40:	add	sp, sp, #4
   14a44:	pop	{pc}		; (ldr pc, [sp], #4)

00014a48 <flatcc_builder_custom_init@@Base>:
   14a48:	str	r4, [sp, #-12]!
   14a4c:	str	fp, [sp, #4]
   14a50:	str	lr, [sp, #8]
   14a54:	add	fp, sp, #8
   14a58:	sub	sp, sp, #20
   14a5c:	str	r0, [fp, #-16]
   14a60:	str	r1, [fp, #-20]	; 0xffffffec
   14a64:	str	r2, [fp, #-24]	; 0xffffffe8
   14a68:	str	r3, [fp, #-28]	; 0xffffffe4
   14a6c:	ldr	r4, [pc, #164]	; 14b18 <flatcc_builder_custom_init@@Base+0xd0>
   14a70:	add	r4, pc, r4
   14a74:	mov	r2, #232	; 0xe8
   14a78:	mov	r1, #0
   14a7c:	ldr	r0, [fp, #-16]
   14a80:	bl	122f4 <memset@plt>
   14a84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14a88:	cmp	r3, #0
   14a8c:	bne	14ab4 <flatcc_builder_custom_init@@Base+0x6c>
   14a90:	ldr	r3, [fp, #-16]
   14a94:	mov	r2, #1
   14a98:	str	r2, [r3, #184]	; 0xb8
   14a9c:	ldr	r3, [pc, #120]	; 14b1c <flatcc_builder_custom_init@@Base+0xd4>
   14aa0:	ldr	r3, [r4, r3]
   14aa4:	str	r3, [fp, #-20]	; 0xffffffec
   14aa8:	ldr	r3, [fp, #-16]
   14aac:	add	r3, r3, #188	; 0xbc
   14ab0:	str	r3, [fp, #-24]	; 0xffffffe8
   14ab4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14ab8:	cmp	r3, #0
   14abc:	bne	14acc <flatcc_builder_custom_init@@Base+0x84>
   14ac0:	ldr	r3, [pc, #88]	; 14b20 <flatcc_builder_custom_init@@Base+0xd8>
   14ac4:	ldr	r3, [r4, r3]
   14ac8:	str	r3, [fp, #-28]	; 0xffffffe4
   14acc:	ldr	r3, [fp, #-16]
   14ad0:	ldr	r2, [fp, #4]
   14ad4:	str	r2, [r3, #40]	; 0x28
   14ad8:	ldr	r3, [fp, #-16]
   14adc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14ae0:	str	r2, [r3, #48]	; 0x30
   14ae4:	ldr	r3, [fp, #-16]
   14ae8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   14aec:	str	r2, [r3, #36]	; 0x24
   14af0:	ldr	r3, [fp, #-16]
   14af4:	ldr	r2, [fp, #-20]	; 0xffffffec
   14af8:	str	r2, [r3, #44]	; 0x2c
   14afc:	mov	r3, #0
   14b00:	mov	r0, r3
   14b04:	sub	sp, fp, #8
   14b08:	ldr	r4, [sp]
   14b0c:	ldr	fp, [sp, #4]
   14b10:	add	sp, sp, #8
   14b14:	pop	{pc}		; (ldr pc, [sp], #4)
   14b18:	andeq	sl, r1, r8, lsl #11
   14b1c:	andeq	r0, r0, r0, asr r0
   14b20:	andeq	r0, r0, ip, asr #32

00014b24 <flatcc_builder_init@@Base>:
   14b24:	str	fp, [sp, #-8]!
   14b28:	str	lr, [sp, #4]
   14b2c:	add	fp, sp, #4
   14b30:	sub	sp, sp, #16
   14b34:	str	r0, [fp, #-8]
   14b38:	mov	r3, #0
   14b3c:	str	r3, [sp]
   14b40:	mov	r3, #0
   14b44:	mov	r2, #0
   14b48:	mov	r1, #0
   14b4c:	ldr	r0, [fp, #-8]
   14b50:	bl	14a48 <flatcc_builder_custom_init@@Base>
   14b54:	mov	r3, r0
   14b58:	mov	r0, r3
   14b5c:	sub	sp, fp, #4
   14b60:	ldr	fp, [sp]
   14b64:	add	sp, sp, #4
   14b68:	pop	{pc}		; (ldr pc, [sp], #4)

00014b6c <flatcc_builder_custom_reset@@Base>:
   14b6c:	str	r4, [sp, #-12]!
   14b70:	str	fp, [sp, #4]
   14b74:	str	lr, [sp, #8]
   14b78:	add	fp, sp, #8
   14b7c:	sub	sp, sp, #36	; 0x24
   14b80:	str	r0, [fp, #-24]	; 0xffffffe8
   14b84:	str	r1, [fp, #-28]	; 0xffffffe4
   14b88:	str	r2, [fp, #-32]	; 0xffffffe0
   14b8c:	mov	r3, #0
   14b90:	str	r3, [fp, #-16]
   14b94:	b	14c70 <flatcc_builder_custom_reset@@Base+0x104>
   14b98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14b9c:	add	r2, r3, #52	; 0x34
   14ba0:	ldr	r3, [fp, #-16]
   14ba4:	lsl	r3, r3, #3
   14ba8:	add	r3, r2, r3
   14bac:	str	r3, [fp, #-20]	; 0xffffffec
   14bb0:	ldr	r3, [fp, #-20]	; 0xffffffec
   14bb4:	ldr	r3, [r3]
   14bb8:	cmp	r3, #0
   14bbc:	beq	14c34 <flatcc_builder_custom_reset@@Base+0xc8>
   14bc0:	ldr	r3, [fp, #-16]
   14bc4:	cmp	r3, #5
   14bc8:	beq	14c14 <flatcc_builder_custom_reset@@Base+0xa8>
   14bcc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14bd0:	cmp	r3, #0
   14bd4:	beq	14c14 <flatcc_builder_custom_reset@@Base+0xa8>
   14bd8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14bdc:	ldr	r4, [r3, #48]	; 0x30
   14be0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14be4:	ldr	r0, [r3, #40]	; 0x28
   14be8:	ldr	r3, [fp, #-16]
   14bec:	str	r3, [sp]
   14bf0:	mov	r3, #1
   14bf4:	mov	r2, #1
   14bf8:	ldr	r1, [fp, #-20]	; 0xffffffec
   14bfc:	blx	r4
   14c00:	mov	r3, r0
   14c04:	cmp	r3, #0
   14c08:	beq	14c14 <flatcc_builder_custom_reset@@Base+0xa8>
   14c0c:	mvn	r3, #0
   14c10:	b	14da0 <flatcc_builder_custom_reset@@Base+0x234>
   14c14:	ldr	r3, [fp, #-20]	; 0xffffffec
   14c18:	ldr	r0, [r3]
   14c1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14c20:	ldr	r3, [r3, #4]
   14c24:	mov	r2, r3
   14c28:	mov	r1, #0
   14c2c:	bl	122f4 <memset@plt>
   14c30:	b	14c64 <flatcc_builder_custom_reset@@Base+0xf8>
   14c34:	ldr	r3, [fp, #-20]	; 0xffffffec
   14c38:	ldr	r3, [r3, #4]
   14c3c:	cmp	r3, #0
   14c40:	beq	14c64 <flatcc_builder_custom_reset@@Base+0xf8>
   14c44:	ldr	r3, [pc, #364]	; 14db8 <flatcc_builder_custom_reset@@Base+0x24c>
   14c48:	add	r3, pc, r3
   14c4c:	movw	r2, #434	; 0x1b2
   14c50:	ldr	r1, [pc, #356]	; 14dbc <flatcc_builder_custom_reset@@Base+0x250>
   14c54:	add	r1, pc, r1
   14c58:	ldr	r0, [pc, #352]	; 14dc0 <flatcc_builder_custom_reset@@Base+0x254>
   14c5c:	add	r0, pc, r0
   14c60:	bl	12324 <__assert_fail@plt>
   14c64:	ldr	r3, [fp, #-16]
   14c68:	add	r3, r3, #1
   14c6c:	str	r3, [fp, #-16]
   14c70:	ldr	r3, [fp, #-16]
   14c74:	cmp	r3, #7
   14c78:	ble	14b98 <flatcc_builder_custom_reset@@Base+0x2c>
   14c7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c80:	mov	r2, #0
   14c84:	str	r2, [r3, #120]	; 0x78
   14c88:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c8c:	ldr	r3, [r3, #124]	; 0x7c
   14c90:	cmp	r3, #0
   14c94:	beq	14ca4 <flatcc_builder_custom_reset@@Base+0x138>
   14c98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14c9c:	mov	r2, #16
   14ca0:	str	r2, [r3, #124]	; 0x7c
   14ca4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ca8:	mov	r2, #0
   14cac:	strh	r2, [r3, #128]	; 0x80
   14cb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cb4:	mov	r2, #0
   14cb8:	str	r2, [r3, #136]	; 0x88
   14cbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cc0:	mov	r2, #0
   14cc4:	str	r2, [r3, #140]	; 0x8c
   14cc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ccc:	mov	r2, #0
   14cd0:	str	r2, [r3, #156]	; 0x9c
   14cd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cd8:	mov	r2, #0
   14cdc:	str	r2, [r3, #160]	; 0xa0
   14ce0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14ce4:	mov	r2, #0
   14ce8:	str	r2, [r3, #20]
   14cec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cf0:	mov	r2, #0
   14cf4:	str	r2, [r3, #24]
   14cf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14cfc:	mov	r2, #0
   14d00:	str	r2, [r3, #148]	; 0x94
   14d04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d08:	mov	r2, #0
   14d0c:	str	r2, [r3, #152]	; 0x98
   14d10:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d14:	ldr	r2, [r3, #60]	; 0x3c
   14d18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d1c:	str	r2, [r3, #16]
   14d20:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d24:	ldr	r2, [r3, #76]	; 0x4c
   14d28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d2c:	str	r2, [r3]
   14d30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d34:	ldr	r2, [r3, #52]	; 0x34
   14d38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d3c:	str	r2, [r3, #4]
   14d40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d44:	mov	r2, #0
   14d48:	str	r2, [r3, #32]
   14d4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   14d50:	cmp	r3, #0
   14d54:	beq	14d7c <flatcc_builder_custom_reset@@Base+0x210>
   14d58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d5c:	mov	r2, #0
   14d60:	str	r2, [r3, #172]	; 0xac
   14d64:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d68:	mov	r2, #0
   14d6c:	str	r2, [r3, #176]	; 0xb0
   14d70:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d74:	mov	r2, #0
   14d78:	str	r2, [r3, #180]	; 0xb4
   14d7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d80:	ldr	r3, [r3, #184]	; 0xb8
   14d84:	cmp	r3, #0
   14d88:	beq	14d9c <flatcc_builder_custom_reset@@Base+0x230>
   14d8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14d90:	add	r3, r3, #188	; 0xbc
   14d94:	mov	r0, r3
   14d98:	bl	1aa00 <flatcc_emitter_reset@@Base>
   14d9c:	mov	r3, #0
   14da0:	mov	r0, r3
   14da4:	sub	sp, fp, #8
   14da8:	ldr	r4, [sp]
   14dac:	ldr	fp, [sp, #4]
   14db0:	add	sp, sp, #8
   14db4:	pop	{pc}		; (ldr pc, [sp], #4)
   14db8:	andeq	r9, r0, r0, lsr #5
   14dbc:	andeq	r8, r0, r0, asr lr
   14dc0:			; <UNDEFINED> instruction: 0x00008ebc

00014dc4 <flatcc_builder_reset@@Base>:
   14dc4:	str	fp, [sp, #-8]!
   14dc8:	str	lr, [sp, #4]
   14dcc:	add	fp, sp, #4
   14dd0:	sub	sp, sp, #8
   14dd4:	str	r0, [fp, #-8]
   14dd8:	mov	r2, #0
   14ddc:	mov	r1, #0
   14de0:	ldr	r0, [fp, #-8]
   14de4:	bl	14b6c <flatcc_builder_custom_reset@@Base>
   14de8:	mov	r3, r0
   14dec:	mov	r0, r3
   14df0:	sub	sp, fp, #4
   14df4:	ldr	fp, [sp]
   14df8:	add	sp, sp, #4
   14dfc:	pop	{pc}		; (ldr pc, [sp], #4)

00014e00 <flatcc_builder_clear@@Base>:
   14e00:	str	r4, [sp, #-12]!
   14e04:	str	fp, [sp, #4]
   14e08:	str	lr, [sp, #8]
   14e0c:	add	fp, sp, #8
   14e10:	sub	sp, sp, #28
   14e14:	str	r0, [fp, #-24]	; 0xffffffe8
   14e18:	mov	r3, #0
   14e1c:	str	r3, [fp, #-16]
   14e20:	b	14e70 <flatcc_builder_clear@@Base+0x70>
   14e24:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e28:	add	r2, r3, #52	; 0x34
   14e2c:	ldr	r3, [fp, #-16]
   14e30:	lsl	r3, r3, #3
   14e34:	add	r3, r2, r3
   14e38:	str	r3, [fp, #-20]	; 0xffffffec
   14e3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e40:	ldr	r4, [r3, #48]	; 0x30
   14e44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e48:	ldr	r0, [r3, #40]	; 0x28
   14e4c:	ldr	r3, [fp, #-16]
   14e50:	str	r3, [sp]
   14e54:	mov	r3, #0
   14e58:	mov	r2, #0
   14e5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14e60:	blx	r4
   14e64:	ldr	r3, [fp, #-16]
   14e68:	add	r3, r3, #1
   14e6c:	str	r3, [fp, #-16]
   14e70:	ldr	r3, [fp, #-16]
   14e74:	cmp	r3, #7
   14e78:	ble	14e24 <flatcc_builder_clear@@Base+0x24>
   14e7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e80:	ldr	r3, [r3, #184]	; 0xb8
   14e84:	cmp	r3, #0
   14e88:	beq	14e9c <flatcc_builder_clear@@Base+0x9c>
   14e8c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   14e90:	add	r3, r3, #188	; 0xbc
   14e94:	mov	r0, r3
   14e98:	bl	1ab9c <flatcc_emitter_clear@@Base>
   14e9c:	mov	r2, #232	; 0xe8
   14ea0:	mov	r1, #0
   14ea4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14ea8:	bl	122f4 <memset@plt>
   14eac:	nop	{0}
   14eb0:	sub	sp, fp, #8
   14eb4:	ldr	r4, [sp]
   14eb8:	ldr	fp, [sp, #4]
   14ebc:	add	sp, sp, #8
   14ec0:	pop	{pc}		; (ldr pc, [sp], #4)
   14ec4:	push	{fp}		; (str fp, [sp, #-4]!)
   14ec8:	add	fp, sp, #0
   14ecc:	sub	sp, sp, #12
   14ed0:	str	r0, [fp, #-8]
   14ed4:	mov	r3, r1
   14ed8:	strh	r3, [fp, #-10]
   14edc:	ldr	r3, [fp, #-8]
   14ee0:	ldrh	r3, [r3, #128]	; 0x80
   14ee4:	ldrh	r2, [fp, #-10]
   14ee8:	cmp	r2, r3
   14eec:	bls	14efc <flatcc_builder_clear@@Base+0xfc>
   14ef0:	ldr	r3, [fp, #-8]
   14ef4:	ldrh	r2, [fp, #-10]
   14ef8:	strh	r2, [r3, #128]	; 0x80
   14efc:	nop	{0}
   14f00:	add	sp, fp, #0
   14f04:	pop	{fp}		; (ldr fp, [sp], #4)
   14f08:	bx	lr
   14f0c:	push	{fp}		; (str fp, [sp, #-4]!)
   14f10:	add	fp, sp, #0
   14f14:	sub	sp, sp, #12
   14f18:	str	r0, [fp, #-8]
   14f1c:	mov	r3, r1
   14f20:	strh	r3, [fp, #-10]
   14f24:	ldr	r3, [fp, #-8]
   14f28:	ldrh	r3, [r3]
   14f2c:	ldrh	r2, [fp, #-10]
   14f30:	cmp	r2, r3
   14f34:	bls	14f44 <flatcc_builder_clear@@Base+0x144>
   14f38:	ldr	r3, [fp, #-8]
   14f3c:	ldrh	r2, [fp, #-10]
   14f40:	strh	r2, [r3]
   14f44:	nop	{0}
   14f48:	add	sp, fp, #0
   14f4c:	pop	{fp}		; (ldr fp, [sp], #4)
   14f50:	bx	lr

00014f54 <flatcc_builder_enter_user_frame_ptr@@Base>:
   14f54:	str	fp, [sp, #-8]!
   14f58:	str	lr, [sp, #4]
   14f5c:	add	fp, sp, #4
   14f60:	sub	sp, sp, #24
   14f64:	str	r0, [fp, #-16]
   14f68:	str	r1, [fp, #-20]	; 0xffffffec
   14f6c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f70:	add	r3, r3, #3
   14f74:	bic	r3, r3, #3
   14f78:	add	r3, r3, #4
   14f7c:	str	r3, [fp, #-20]	; 0xffffffec
   14f80:	ldr	r3, [fp, #-16]
   14f84:	ldr	r2, [r3, #228]	; 0xe4
   14f88:	mov	r3, #0
   14f8c:	str	r3, [sp]
   14f90:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f94:	mov	r1, #7
   14f98:	ldr	r0, [fp, #-16]
   14f9c:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   14fa0:	str	r0, [fp, #-8]
   14fa4:	ldr	r3, [fp, #-8]
   14fa8:	cmp	r3, #0
   14fac:	bne	14fb8 <flatcc_builder_enter_user_frame_ptr@@Base+0x64>
   14fb0:	mov	r3, #0
   14fb4:	b	15010 <flatcc_builder_enter_user_frame_ptr@@Base+0xbc>
   14fb8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14fbc:	mov	r1, #0
   14fc0:	ldr	r0, [fp, #-8]
   14fc4:	bl	122f4 <memset@plt>
   14fc8:	ldr	r3, [fp, #-8]
   14fcc:	add	r2, r3, #4
   14fd0:	str	r2, [fp, #-8]
   14fd4:	ldr	r2, [fp, #-16]
   14fd8:	ldr	r2, [r2, #224]	; 0xe0
   14fdc:	str	r2, [r3]
   14fe0:	ldr	r3, [fp, #-16]
   14fe4:	ldr	r3, [r3, #228]	; 0xe4
   14fe8:	add	r2, r3, #4
   14fec:	ldr	r3, [fp, #-16]
   14ff0:	str	r2, [r3, #224]	; 0xe0
   14ff4:	ldr	r3, [fp, #-16]
   14ff8:	ldr	r2, [r3, #228]	; 0xe4
   14ffc:	ldr	r3, [fp, #-20]	; 0xffffffec
   15000:	add	r2, r2, r3
   15004:	ldr	r3, [fp, #-16]
   15008:	str	r2, [r3, #228]	; 0xe4
   1500c:	ldr	r3, [fp, #-8]
   15010:	mov	r0, r3
   15014:	sub	sp, fp, #4
   15018:	ldr	fp, [sp]
   1501c:	add	sp, sp, #4
   15020:	pop	{pc}		; (ldr pc, [sp], #4)

00015024 <flatcc_builder_enter_user_frame@@Base>:
   15024:	str	fp, [sp, #-8]!
   15028:	str	lr, [sp, #4]
   1502c:	add	fp, sp, #4
   15030:	sub	sp, sp, #24
   15034:	str	r0, [fp, #-16]
   15038:	str	r1, [fp, #-20]	; 0xffffffec
   1503c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15040:	add	r3, r3, #3
   15044:	bic	r3, r3, #3
   15048:	add	r3, r3, #4
   1504c:	str	r3, [fp, #-20]	; 0xffffffec
   15050:	ldr	r3, [fp, #-16]
   15054:	ldr	r2, [r3, #228]	; 0xe4
   15058:	mov	r3, #0
   1505c:	str	r3, [sp]
   15060:	ldr	r3, [fp, #-20]	; 0xffffffec
   15064:	mov	r1, #7
   15068:	ldr	r0, [fp, #-16]
   1506c:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   15070:	str	r0, [fp, #-8]
   15074:	ldr	r3, [fp, #-8]
   15078:	cmp	r3, #0
   1507c:	bne	15088 <flatcc_builder_enter_user_frame@@Base+0x64>
   15080:	mov	r3, #0
   15084:	b	150e4 <flatcc_builder_enter_user_frame@@Base+0xc0>
   15088:	ldr	r2, [fp, #-20]	; 0xffffffec
   1508c:	mov	r1, #0
   15090:	ldr	r0, [fp, #-8]
   15094:	bl	122f4 <memset@plt>
   15098:	ldr	r3, [fp, #-8]
   1509c:	add	r2, r3, #4
   150a0:	str	r2, [fp, #-8]
   150a4:	ldr	r2, [fp, #-16]
   150a8:	ldr	r2, [r2, #224]	; 0xe0
   150ac:	str	r2, [r3]
   150b0:	ldr	r3, [fp, #-16]
   150b4:	ldr	r3, [r3, #228]	; 0xe4
   150b8:	add	r2, r3, #4
   150bc:	ldr	r3, [fp, #-16]
   150c0:	str	r2, [r3, #224]	; 0xe0
   150c4:	ldr	r3, [fp, #-16]
   150c8:	ldr	r2, [r3, #228]	; 0xe4
   150cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   150d0:	add	r2, r2, r3
   150d4:	ldr	r3, [fp, #-16]
   150d8:	str	r2, [r3, #228]	; 0xe4
   150dc:	ldr	r3, [fp, #-16]
   150e0:	ldr	r3, [r3, #224]	; 0xe0
   150e4:	mov	r0, r3
   150e8:	sub	sp, fp, #4
   150ec:	ldr	fp, [sp]
   150f0:	add	sp, sp, #4
   150f4:	pop	{pc}		; (ldr pc, [sp], #4)

000150f8 <flatcc_builder_exit_user_frame@@Base>:
   150f8:	str	fp, [sp, #-8]!
   150fc:	str	lr, [sp, #4]
   15100:	add	fp, sp, #4
   15104:	sub	sp, sp, #16
   15108:	str	r0, [fp, #-16]
   1510c:	ldr	r3, [fp, #-16]
   15110:	ldr	r3, [r3, #224]	; 0xe0
   15114:	cmp	r3, #0
   15118:	bne	1513c <flatcc_builder_exit_user_frame@@Base+0x44>
   1511c:	ldr	r3, [pc, #112]	; 15194 <flatcc_builder_exit_user_frame@@Base+0x9c>
   15120:	add	r3, pc, r3
   15124:	movw	r2, #542	; 0x21e
   15128:	ldr	r1, [pc, #104]	; 15198 <flatcc_builder_exit_user_frame@@Base+0xa0>
   1512c:	add	r1, pc, r1
   15130:	ldr	r0, [pc, #100]	; 1519c <flatcc_builder_exit_user_frame@@Base+0xa4>
   15134:	add	r0, pc, r0
   15138:	bl	12324 <__assert_fail@plt>
   1513c:	ldr	r3, [fp, #-16]
   15140:	ldr	r2, [r3, #108]	; 0x6c
   15144:	ldr	r3, [fp, #-16]
   15148:	ldr	r3, [r3, #224]	; 0xe0
   1514c:	add	r3, r2, r3
   15150:	str	r3, [fp, #-8]
   15154:	ldr	r3, [fp, #-16]
   15158:	ldr	r3, [r3, #224]	; 0xe0
   1515c:	sub	r2, r3, #4
   15160:	ldr	r3, [fp, #-16]
   15164:	str	r2, [r3, #228]	; 0xe4
   15168:	ldr	r3, [fp, #-8]
   1516c:	ldr	r2, [r3, #-4]
   15170:	ldr	r3, [fp, #-16]
   15174:	str	r2, [r3, #224]	; 0xe0
   15178:	ldr	r3, [fp, #-16]
   1517c:	ldr	r3, [r3, #224]	; 0xe0
   15180:	mov	r0, r3
   15184:	sub	sp, fp, #4
   15188:	ldr	fp, [sp]
   1518c:	add	sp, sp, #4
   15190:	pop	{pc}		; (ldr pc, [sp], #4)
   15194:	andeq	r8, r0, r4, ror #27
   15198:	andeq	r8, r0, r8, ror r9
   1519c:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>

000151a0 <flatcc_builder_exit_user_frame_at@@Base>:
   151a0:	str	fp, [sp, #-8]!
   151a4:	str	lr, [sp, #4]
   151a8:	add	fp, sp, #4
   151ac:	sub	sp, sp, #8
   151b0:	str	r0, [fp, #-8]
   151b4:	str	r1, [fp, #-12]
   151b8:	ldr	r3, [fp, #-8]
   151bc:	ldr	r3, [r3, #224]	; 0xe0
   151c0:	ldr	r2, [fp, #-12]
   151c4:	cmp	r2, r3
   151c8:	bls	151ec <flatcc_builder_exit_user_frame_at@@Base+0x4c>
   151cc:	ldr	r3, [pc, #68]	; 15218 <flatcc_builder_exit_user_frame_at@@Base+0x78>
   151d0:	add	r3, pc, r3
   151d4:	movw	r2, #551	; 0x227
   151d8:	ldr	r1, [pc, #60]	; 1521c <flatcc_builder_exit_user_frame_at@@Base+0x7c>
   151dc:	add	r1, pc, r1
   151e0:	ldr	r0, [pc, #56]	; 15220 <flatcc_builder_exit_user_frame_at@@Base+0x80>
   151e4:	add	r0, pc, r0
   151e8:	bl	12324 <__assert_fail@plt>
   151ec:	ldr	r3, [fp, #-8]
   151f0:	ldr	r2, [fp, #-12]
   151f4:	str	r2, [r3, #224]	; 0xe0
   151f8:	ldr	r0, [fp, #-8]
   151fc:	bl	150f8 <flatcc_builder_exit_user_frame@@Base>
   15200:	mov	r3, r0
   15204:	mov	r0, r3
   15208:	sub	sp, fp, #4
   1520c:	ldr	fp, [sp]
   15210:	add	sp, sp, #4
   15214:	pop	{pc}		; (ldr pc, [sp], #4)
   15218:	andeq	r8, r0, r4, asr sp
   1521c:	andeq	r8, r0, r8, asr #17
   15220:	andeq	r8, r0, r4, ror #18

00015224 <flatcc_builder_get_current_user_frame@@Base>:
   15224:	push	{fp}		; (str fp, [sp, #-4]!)
   15228:	add	fp, sp, #0
   1522c:	sub	sp, sp, #12
   15230:	str	r0, [fp, #-8]
   15234:	ldr	r3, [fp, #-8]
   15238:	ldr	r3, [r3, #224]	; 0xe0
   1523c:	mov	r0, r3
   15240:	add	sp, fp, #0
   15244:	pop	{fp}		; (ldr fp, [sp], #4)
   15248:	bx	lr

0001524c <flatcc_builder_get_user_frame_ptr@@Base>:
   1524c:	push	{fp}		; (str fp, [sp, #-4]!)
   15250:	add	fp, sp, #0
   15254:	sub	sp, sp, #12
   15258:	str	r0, [fp, #-8]
   1525c:	str	r1, [fp, #-12]
   15260:	ldr	r3, [fp, #-8]
   15264:	ldr	r2, [r3, #108]	; 0x6c
   15268:	ldr	r3, [fp, #-12]
   1526c:	add	r3, r2, r3
   15270:	mov	r0, r3
   15274:	add	sp, fp, #0
   15278:	pop	{fp}		; (ldr fp, [sp], #4)
   1527c:	bx	lr
   15280:	str	fp, [sp, #-8]!
   15284:	str	lr, [sp, #4]
   15288:	add	fp, sp, #4
   1528c:	sub	sp, sp, #16
   15290:	str	r0, [fp, #-8]
   15294:	mov	r3, r1
   15298:	strh	r3, [fp, #-10]
   1529c:	ldr	r3, [fp, #-8]
   152a0:	ldr	r3, [r3, #156]	; 0x9c
   152a4:	add	r2, r3, #1
   152a8:	ldr	r3, [fp, #-8]
   152ac:	str	r2, [r3, #156]	; 0x9c
   152b0:	ldr	r3, [fp, #-8]
   152b4:	ldr	r2, [r3, #156]	; 0x9c
   152b8:	ldr	r3, [fp, #-8]
   152bc:	ldr	r3, [r3, #160]	; 0xa0
   152c0:	cmp	r2, r3
   152c4:	ble	153b8 <flatcc_builder_get_user_frame_ptr@@Base+0x16c>
   152c8:	ldr	r3, [fp, #-8]
   152cc:	ldr	r3, [r3, #176]	; 0xb0
   152d0:	cmp	r3, #0
   152d4:	ble	152f8 <flatcc_builder_get_user_frame_ptr@@Base+0xac>
   152d8:	ldr	r3, [fp, #-8]
   152dc:	ldr	r2, [r3, #156]	; 0x9c
   152e0:	ldr	r3, [fp, #-8]
   152e4:	ldr	r3, [r3, #176]	; 0xb0
   152e8:	cmp	r2, r3
   152ec:	ble	152f8 <flatcc_builder_get_user_frame_ptr@@Base+0xac>
   152f0:	mvn	r3, #0
   152f4:	b	15458 <flatcc_builder_get_user_frame_ptr@@Base+0x20c>
   152f8:	ldr	r3, [fp, #-8]
   152fc:	ldr	r3, [r3, #156]	; 0x9c
   15300:	sub	r3, r3, #1
   15304:	mov	r2, r3
   15308:	mov	r3, r2
   1530c:	lsl	r3, r3, #3
   15310:	add	r3, r3, r2
   15314:	lsl	r3, r3, #2
   15318:	mov	r2, r3
   1531c:	mov	r3, #0
   15320:	str	r3, [sp]
   15324:	mov	r3, #36	; 0x24
   15328:	mov	r1, #4
   1532c:	ldr	r0, [fp, #-8]
   15330:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   15334:	mov	r2, r0
   15338:	ldr	r3, [fp, #-8]
   1533c:	str	r2, [r3, #32]
   15340:	ldr	r3, [fp, #-8]
   15344:	ldr	r3, [r3, #32]
   15348:	cmp	r3, #0
   1534c:	bne	15358 <flatcc_builder_get_user_frame_ptr@@Base+0x10c>
   15350:	mvn	r3, #0
   15354:	b	15458 <flatcc_builder_get_user_frame_ptr@@Base+0x20c>
   15358:	ldr	r3, [fp, #-8]
   1535c:	ldr	r2, [r3, #88]	; 0x58
   15360:	movw	r3, #36409	; 0x8e39
   15364:	movt	r3, #14563	; 0x38e3
   15368:	umull	r2, r3, r3, r2
   1536c:	lsr	r3, r3, #3
   15370:	mov	r2, r3
   15374:	ldr	r3, [fp, #-8]
   15378:	str	r2, [r3, #160]	; 0xa0
   1537c:	ldr	r3, [fp, #-8]
   15380:	ldr	r3, [r3, #176]	; 0xb0
   15384:	cmp	r3, #0
   15388:	ble	153cc <flatcc_builder_get_user_frame_ptr@@Base+0x180>
   1538c:	ldr	r3, [fp, #-8]
   15390:	ldr	r2, [r3, #176]	; 0xb0
   15394:	ldr	r3, [fp, #-8]
   15398:	ldr	r3, [r3, #160]	; 0xa0
   1539c:	cmp	r2, r3
   153a0:	bge	153cc <flatcc_builder_get_user_frame_ptr@@Base+0x180>
   153a4:	ldr	r3, [fp, #-8]
   153a8:	ldr	r2, [r3, #176]	; 0xb0
   153ac:	ldr	r3, [fp, #-8]
   153b0:	str	r2, [r3, #160]	; 0xa0
   153b4:	b	153cc <flatcc_builder_get_user_frame_ptr@@Base+0x180>
   153b8:	ldr	r3, [fp, #-8]
   153bc:	ldr	r3, [r3, #32]
   153c0:	add	r2, r3, #36	; 0x24
   153c4:	ldr	r3, [fp, #-8]
   153c8:	str	r2, [r3, #32]
   153cc:	ldr	r3, [fp, #-8]
   153d0:	ldr	r3, [r3, #32]
   153d4:	ldr	r2, [fp, #-8]
   153d8:	ldr	r2, [r2, #20]
   153dc:	str	r2, [r3, #8]
   153e0:	ldr	r3, [fp, #-8]
   153e4:	ldr	r3, [r3, #32]
   153e8:	ldr	r2, [fp, #-8]
   153ec:	ldrh	r2, [r2, #130]	; 0x82
   153f0:	strh	r2, [r3, #12]
   153f4:	ldr	r3, [fp, #-8]
   153f8:	ldrh	r2, [fp, #-10]
   153fc:	strh	r2, [r3, #130]	; 0x82
   15400:	ldr	r3, [fp, #-8]
   15404:	ldr	r3, [r3, #32]
   15408:	ldr	r2, [fp, #-8]
   1540c:	ldr	r2, [r2, #28]
   15410:	str	r2, [r3]
   15414:	ldr	r3, [fp, #-8]
   15418:	ldr	r3, [r3, #32]
   1541c:	mvn	r2, #3
   15420:	str	r2, [r3, #4]
   15424:	ldr	r3, [fp, #-8]
   15428:	ldr	r2, [r3, #28]
   1542c:	ldr	r3, [fp, #-8]
   15430:	ldr	r3, [r3, #20]
   15434:	add	r3, r2, r3
   15438:	add	r3, r3, #7
   1543c:	bic	r2, r3, #7
   15440:	ldr	r3, [fp, #-8]
   15444:	str	r2, [r3, #28]
   15448:	ldr	r3, [fp, #-8]
   1544c:	mov	r2, #0
   15450:	str	r2, [r3, #20]
   15454:	mov	r3, #0
   15458:	mov	r0, r3
   1545c:	sub	sp, fp, #4
   15460:	ldr	fp, [sp]
   15464:	add	sp, sp, #4
   15468:	pop	{pc}		; (ldr pc, [sp], #4)
   1546c:	str	fp, [sp, #-8]!
   15470:	str	lr, [sp, #4]
   15474:	add	fp, sp, #4
   15478:	sub	sp, sp, #8
   1547c:	str	r0, [fp, #-8]
   15480:	ldr	r3, [fp, #-8]
   15484:	ldr	r0, [r3, #16]
   15488:	ldr	r3, [fp, #-8]
   1548c:	ldr	r3, [r3, #20]
   15490:	mov	r2, r3
   15494:	mov	r1, #0
   15498:	bl	122f4 <memset@plt>
   1549c:	ldr	r3, [fp, #-8]
   154a0:	ldr	r3, [r3, #32]
   154a4:	ldr	r2, [r3, #8]
   154a8:	ldr	r3, [fp, #-8]
   154ac:	str	r2, [r3, #20]
   154b0:	ldr	r3, [fp, #-8]
   154b4:	ldr	r3, [r3, #32]
   154b8:	ldr	r2, [r3]
   154bc:	ldr	r3, [fp, #-8]
   154c0:	str	r2, [r3, #28]
   154c4:	ldr	r3, [fp, #-8]
   154c8:	ldr	r3, [r3, #32]
   154cc:	ldr	r3, [r3, #4]
   154d0:	mov	r1, r3
   154d4:	ldr	r0, [fp, #-8]
   154d8:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   154dc:	ldr	r3, [fp, #-8]
   154e0:	ldrh	r3, [r3, #130]	; 0x82
   154e4:	mov	r1, r3
   154e8:	ldr	r0, [fp, #-8]
   154ec:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   154f0:	ldr	r3, [fp, #-8]
   154f4:	ldr	r3, [r3, #32]
   154f8:	ldrh	r2, [r3, #12]
   154fc:	ldr	r3, [fp, #-8]
   15500:	strh	r2, [r3, #130]	; 0x82
   15504:	ldr	r3, [fp, #-8]
   15508:	ldr	r3, [r3, #32]
   1550c:	sub	r2, r3, #36	; 0x24
   15510:	ldr	r3, [fp, #-8]
   15514:	str	r2, [r3, #32]
   15518:	ldr	r3, [fp, #-8]
   1551c:	ldr	r3, [r3, #156]	; 0x9c
   15520:	sub	r2, r3, #1
   15524:	ldr	r3, [fp, #-8]
   15528:	str	r2, [r3, #156]	; 0x9c
   1552c:	nop	{0}
   15530:	sub	sp, fp, #4
   15534:	ldr	fp, [sp]
   15538:	add	sp, sp, #4
   1553c:	pop	{pc}		; (ldr pc, [sp], #4)
   15540:	push	{fp}		; (str fp, [sp, #-4]!)
   15544:	add	fp, sp, #0
   15548:	sub	sp, sp, #20
   1554c:	str	r0, [fp, #-8]
   15550:	str	r1, [fp, #-12]
   15554:	mov	r3, r2
   15558:	strh	r3, [fp, #-14]
   1555c:	ldr	r3, [fp, #-8]
   15560:	ldr	r3, [r3, #136]	; 0x88
   15564:	mov	r2, r3
   15568:	ldr	r3, [fp, #-12]
   1556c:	sub	r3, r2, r3
   15570:	ldrh	r2, [fp, #-14]
   15574:	sub	r2, r2, #1
   15578:	and	r3, r3, r2
   1557c:	mov	r0, r3
   15580:	add	sp, fp, #0
   15584:	pop	{fp}		; (ldr fp, [sp], #4)
   15588:	bx	lr
   1558c:	push	{fp}		; (str fp, [sp, #-4]!)
   15590:	add	fp, sp, #0
   15594:	sub	sp, sp, #12
   15598:	str	r0, [fp, #-8]
   1559c:	mov	r3, r1
   155a0:	strh	r3, [fp, #-10]
   155a4:	ldr	r3, [fp, #-8]
   155a8:	ldr	r2, [r3, #140]	; 0x8c
   155ac:	ldrh	r3, [fp, #-10]
   155b0:	sub	r3, r3, #1
   155b4:	and	r3, r3, r2
   155b8:	mov	r0, r3
   155bc:	add	sp, fp, #0
   155c0:	pop	{fp}		; (ldr fp, [sp], #4)
   155c4:	bx	lr
   155c8:	str	r4, [sp, #-12]!
   155cc:	str	fp, [sp, #4]
   155d0:	str	lr, [sp, #8]
   155d4:	add	fp, sp, #8
   155d8:	sub	sp, sp, #28
   155dc:	str	r0, [fp, #-24]	; 0xffffffe8
   155e0:	str	r1, [fp, #-28]	; 0xffffffe4
   155e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   155e8:	ldr	r3, [r3, #136]	; 0x88
   155ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   155f0:	ldr	r2, [r2]
   155f4:	sub	r3, r3, r2
   155f8:	str	r3, [fp, #-16]
   155fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15600:	ldr	r3, [r3, #136]	; 0x88
   15604:	ldr	r2, [fp, #-16]
   15608:	cmp	r2, r3
   1560c:	blt	15630 <flatcc_builder_get_user_frame_ptr@@Base+0x3e4>
   15610:	ldr	r3, [pc, #164]	; 156bc <flatcc_builder_get_user_frame_ptr@@Base+0x470>
   15614:	add	r3, pc, r3
   15618:	movw	r2, #647	; 0x287
   1561c:	ldr	r1, [pc, #156]	; 156c0 <flatcc_builder_get_user_frame_ptr@@Base+0x474>
   15620:	add	r1, pc, r1
   15624:	ldr	r0, [pc, #152]	; 156c4 <flatcc_builder_get_user_frame_ptr@@Base+0x478>
   15628:	add	r0, pc, r0
   1562c:	bl	12324 <__assert_fail@plt>
   15630:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15634:	ldr	r4, [r3, #44]	; 0x2c
   15638:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1563c:	ldr	r0, [r3, #36]	; 0x24
   15640:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15644:	add	r1, r3, #8
   15648:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1564c:	ldr	r2, [r3, #4]
   15650:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15654:	ldr	r3, [r3]
   15658:	str	r3, [sp]
   1565c:	ldr	r3, [fp, #-16]
   15660:	blx	r4
   15664:	mov	r3, r0
   15668:	cmp	r3, #0
   1566c:	beq	15690 <flatcc_builder_get_user_frame_ptr@@Base+0x444>
   15670:	ldr	r3, [pc, #80]	; 156c8 <flatcc_builder_get_user_frame_ptr@@Base+0x47c>
   15674:	add	r3, pc, r3
   15678:	movw	r2, #651	; 0x28b
   1567c:	ldr	r1, [pc, #72]	; 156cc <flatcc_builder_get_user_frame_ptr@@Base+0x480>
   15680:	add	r1, pc, r1
   15684:	ldr	r0, [pc, #68]	; 156d0 <flatcc_builder_get_user_frame_ptr@@Base+0x484>
   15688:	add	r0, pc, r0
   1568c:	bl	12324 <__assert_fail@plt>
   15690:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15694:	ldr	r2, [fp, #-16]
   15698:	str	r2, [r3, #136]	; 0x88
   1569c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   156a0:	ldr	r3, [r3, #136]	; 0x88
   156a4:	mov	r0, r3
   156a8:	sub	sp, fp, #8
   156ac:	ldr	r4, [sp]
   156b0:	ldr	fp, [sp, #4]
   156b4:	add	sp, sp, #8
   156b8:	pop	{pc}		; (ldr pc, [sp], #4)
   156bc:	andeq	r8, r0, r0, asr r9
   156c0:	andeq	r8, r0, r4, lsl #9
   156c4:	ldrdeq	r8, [r0], -ip
   156c8:	strdeq	r8, [r0], -r0
   156cc:	andeq	r8, r0, r4, lsr #8
   156d0:	andeq	r8, r0, ip, ror r4
   156d4:	str	r4, [sp, #-12]!
   156d8:	str	fp, [sp, #4]
   156dc:	str	lr, [sp, #8]
   156e0:	add	fp, sp, #8
   156e4:	sub	sp, sp, #28
   156e8:	str	r0, [fp, #-24]	; 0xffffffe8
   156ec:	str	r1, [fp, #-28]	; 0xffffffe4
   156f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   156f4:	ldr	r3, [r3, #140]	; 0x8c
   156f8:	str	r3, [fp, #-16]
   156fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15700:	ldr	r3, [r3]
   15704:	mov	r2, r3
   15708:	ldr	r3, [fp, #-16]
   1570c:	add	r2, r2, r3
   15710:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15714:	str	r2, [r3, #140]	; 0x8c
   15718:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1571c:	ldr	r3, [r3, #140]	; 0x8c
   15720:	ldr	r2, [fp, #-16]
   15724:	cmp	r2, r3
   15728:	ble	1574c <flatcc_builder_get_user_frame_ptr@@Base+0x500>
   1572c:	ldr	r3, [pc, #152]	; 157cc <flatcc_builder_get_user_frame_ptr@@Base+0x580>
   15730:	add	r3, pc, r3
   15734:	movw	r2, #673	; 0x2a1
   15738:	ldr	r1, [pc, #144]	; 157d0 <flatcc_builder_get_user_frame_ptr@@Base+0x584>
   1573c:	add	r1, pc, r1
   15740:	ldr	r0, [pc, #140]	; 157d4 <flatcc_builder_get_user_frame_ptr@@Base+0x588>
   15744:	add	r0, pc, r0
   15748:	bl	12324 <__assert_fail@plt>
   1574c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15750:	ldr	r4, [r3, #44]	; 0x2c
   15754:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15758:	ldr	r0, [r3, #36]	; 0x24
   1575c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15760:	add	r1, r3, #8
   15764:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15768:	ldr	r2, [r3, #4]
   1576c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15770:	ldr	r3, [r3]
   15774:	str	r3, [sp]
   15778:	ldr	r3, [fp, #-16]
   1577c:	blx	r4
   15780:	mov	r3, r0
   15784:	cmp	r3, #0
   15788:	beq	157ac <flatcc_builder_get_user_frame_ptr@@Base+0x560>
   1578c:	ldr	r3, [pc, #68]	; 157d8 <flatcc_builder_get_user_frame_ptr@@Base+0x58c>
   15790:	add	r3, pc, r3
   15794:	movw	r2, #677	; 0x2a5
   15798:	ldr	r1, [pc, #60]	; 157dc <flatcc_builder_get_user_frame_ptr@@Base+0x590>
   1579c:	add	r1, pc, r1
   157a0:	ldr	r0, [pc, #56]	; 157e0 <flatcc_builder_get_user_frame_ptr@@Base+0x594>
   157a4:	add	r0, pc, r0
   157a8:	bl	12324 <__assert_fail@plt>
   157ac:	ldr	r3, [fp, #-16]
   157b0:	add	r3, r3, #1
   157b4:	mov	r0, r3
   157b8:	sub	sp, fp, #8
   157bc:	ldr	r4, [sp]
   157c0:	ldr	fp, [sp, #4]
   157c4:	add	sp, sp, #8
   157c8:	pop	{pc}		; (ldr pc, [sp], #4)
   157cc:	andeq	r8, r0, r8, lsr #16
   157d0:	andeq	r8, r0, r8, ror #6
   157d4:	andeq	r8, r0, r0, asr #7
   157d8:	andeq	r8, r0, r8, asr #15
   157dc:	andeq	r8, r0, r8, lsl #6
   157e0:	andeq	r8, r0, r0, ror #6
   157e4:	str	r4, [sp, #-12]!
   157e8:	str	fp, [sp, #4]
   157ec:	str	lr, [sp, #8]
   157f0:	add	fp, sp, #8
   157f4:	sub	sp, sp, #100	; 0x64
   157f8:	str	r0, [fp, #-96]	; 0xffffffa0
   157fc:	str	r1, [fp, #-100]	; 0xffffff9c
   15800:	str	r3, [fp, #-108]	; 0xffffff94
   15804:	mov	r3, r2
   15808:	strh	r3, [fp, #-102]	; 0xffffff9a
   1580c:	ldr	r4, [pc, #332]	; 15960 <flatcc_builder_get_user_frame_ptr@@Base+0x714>
   15810:	add	r4, pc, r4
   15814:	ldrh	r3, [fp, #-102]	; 0xffffff9a
   15818:	cmp	r3, #0
   1581c:	bne	15844 <flatcc_builder_get_user_frame_ptr@@Base+0x5f8>
   15820:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15824:	ldrh	r3, [r3, #132]	; 0x84
   15828:	cmp	r3, #0
   1582c:	beq	1583c <flatcc_builder_get_user_frame_ptr@@Base+0x5f0>
   15830:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15834:	ldrh	r3, [r3, #132]	; 0x84
   15838:	b	15848 <flatcc_builder_get_user_frame_ptr@@Base+0x5fc>
   1583c:	mov	r3, #1
   15840:	b	15848 <flatcc_builder_get_user_frame_ptr@@Base+0x5fc>
   15844:	ldrh	r3, [fp, #-102]	; 0xffffff9a
   15848:	strh	r3, [fp, #-102]	; 0xffffff9a
   1584c:	mov	r1, #4
   15850:	ldr	r0, [fp, #-100]	; 0xffffff9c
   15854:	bl	14f0c <flatcc_builder_clear@@Base+0x10c>
   15858:	ldrh	r3, [fp, #-102]	; 0xffffff9a
   1585c:	mov	r1, r3
   15860:	ldr	r0, [fp, #-100]	; 0xffffff9c
   15864:	bl	14f0c <flatcc_builder_clear@@Base+0x10c>
   15868:	ldr	r3, [fp, #-108]	; 0xffffff94
   1586c:	cmp	r3, #0
   15870:	bne	15944 <flatcc_builder_get_user_frame_ptr@@Base+0x6f8>
   15874:	ldrh	r3, [fp, #-102]	; 0xffffff9a
   15878:	mov	r1, r3
   1587c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   15880:	bl	1558c <flatcc_builder_get_user_frame_ptr@@Base+0x340>
   15884:	str	r0, [fp, #-16]
   15888:	ldr	r3, [fp, #-16]
   1588c:	cmp	r3, #0
   15890:	beq	15944 <flatcc_builder_get_user_frame_ptr@@Base+0x6f8>
   15894:	mov	r3, #0
   15898:	str	r3, [fp, #-88]	; 0xffffffa8
   1589c:	mov	r3, #0
   158a0:	str	r3, [fp, #-84]	; 0xffffffac
   158a4:	ldr	r3, [fp, #-16]
   158a8:	cmp	r3, #0
   158ac:	beq	15908 <flatcc_builder_get_user_frame_ptr@@Base+0x6bc>
   158b0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   158b4:	ldr	r3, [fp, #-16]
   158b8:	add	r3, r2, r3
   158bc:	str	r3, [fp, #-88]	; 0xffffffa8
   158c0:	ldr	r3, [fp, #-84]	; 0xffffffac
   158c4:	add	r3, r3, #1
   158c8:	lsl	r3, r3, #3
   158cc:	sub	r2, fp, #12
   158d0:	add	r3, r2, r3
   158d4:	ldr	r2, [pc, #136]	; 15964 <flatcc_builder_get_user_frame_ptr@@Base+0x718>
   158d8:	ldr	r2, [r4, r2]
   158dc:	str	r2, [r3, #-76]	; 0xffffffb4
   158e0:	ldr	r3, [fp, #-84]	; 0xffffffac
   158e4:	add	r3, r3, #1
   158e8:	lsl	r3, r3, #3
   158ec:	sub	r2, fp, #12
   158f0:	add	r3, r2, r3
   158f4:	ldr	r2, [fp, #-16]
   158f8:	str	r2, [r3, #-72]	; 0xffffffb8
   158fc:	ldr	r3, [fp, #-84]	; 0xffffffac
   15900:	add	r3, r3, #1
   15904:	str	r3, [fp, #-84]	; 0xffffffac
   15908:	sub	r3, fp, #88	; 0x58
   1590c:	mov	r1, r3
   15910:	ldr	r0, [fp, #-96]	; 0xffffffa0
   15914:	bl	156d4 <flatcc_builder_get_user_frame_ptr@@Base+0x488>
   15918:	mov	r3, r0
   1591c:	cmp	r3, #0
   15920:	bne	15944 <flatcc_builder_get_user_frame_ptr@@Base+0x6f8>
   15924:	ldr	r3, [pc, #60]	; 15968 <flatcc_builder_get_user_frame_ptr@@Base+0x71c>
   15928:	add	r3, pc, r3
   1592c:	movw	r2, #702	; 0x2be
   15930:	ldr	r1, [pc, #52]	; 1596c <flatcc_builder_get_user_frame_ptr@@Base+0x720>
   15934:	add	r1, pc, r1
   15938:	ldr	r0, [pc, #48]	; 15970 <flatcc_builder_get_user_frame_ptr@@Base+0x724>
   1593c:	add	r0, pc, r0
   15940:	bl	12324 <__assert_fail@plt>
   15944:	mov	r3, #0
   15948:	mov	r0, r3
   1594c:	sub	sp, fp, #8
   15950:	ldr	r4, [sp]
   15954:	ldr	fp, [sp, #4]
   15958:	add	sp, sp, #8
   1595c:	pop	{pc}		; (ldr pc, [sp], #4)
   15960:	andeq	r9, r1, r8, ror #15
   15964:	andeq	r0, r0, r4, asr #32
   15968:	andeq	r8, r0, r0, lsr #12
   1596c:	andeq	r8, r0, r0, ror r1
   15970:	andeq	r8, r0, r8, asr #3

00015974 <flatcc_builder_embed_buffer@@Base>:
   15974:	str	r4, [sp, #-12]!
   15978:	str	fp, [sp, #4]
   1597c:	str	lr, [sp, #8]
   15980:	add	fp, sp, #8
   15984:	sub	sp, sp, #108	; 0x6c
   15988:	str	r0, [fp, #-104]	; 0xffffff98
   1598c:	str	r2, [fp, #-112]	; 0xffffff90
   15990:	str	r3, [fp, #-116]	; 0xffffff8c
   15994:	mov	r3, r1
   15998:	strh	r3, [fp, #-106]	; 0xffffff96
   1599c:	ldr	r4, [pc, #504]	; 15b9c <flatcc_builder_embed_buffer@@Base+0x228>
   159a0:	add	r4, pc, r4
   159a4:	ldr	r3, [fp, #8]
   159a8:	and	r3, r3, #2
   159ac:	str	r3, [fp, #-16]
   159b0:	ldr	r3, [fp, #-104]	; 0xffffff98
   159b4:	ldr	r3, [r3, #152]	; 0x98
   159b8:	cmp	r3, #0
   159bc:	movne	r3, #1
   159c0:	moveq	r3, #0
   159c4:	uxtb	r3, r3
   159c8:	ldrh	r2, [fp, #-106]	; 0xffffff96
   159cc:	add	r1, fp, #4
   159d0:	ldr	r0, [fp, #-104]	; 0xffffff98
   159d4:	bl	157e4 <flatcc_builder_get_user_frame_ptr@@Base+0x598>
   159d8:	mov	r3, r0
   159dc:	cmp	r3, #0
   159e0:	beq	159ec <flatcc_builder_embed_buffer@@Base+0x78>
   159e4:	mov	r3, #0
   159e8:	b	15b84 <flatcc_builder_embed_buffer@@Base+0x210>
   159ec:	ldr	r3, [fp, #-16]
   159f0:	cmp	r3, #0
   159f4:	beq	15a00 <flatcc_builder_embed_buffer@@Base+0x8c>
   159f8:	mov	r2, #4
   159fc:	b	15a04 <flatcc_builder_embed_buffer@@Base+0x90>
   15a00:	mov	r2, #0
   15a04:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15a08:	add	r3, r2, r3
   15a0c:	ldrh	r2, [fp, #4]
   15a10:	mov	r1, r3
   15a14:	ldr	r0, [fp, #-104]	; 0xffffff98
   15a18:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   15a1c:	str	r0, [fp, #-20]	; 0xffffffec
   15a20:	ldr	r2, [fp, #-116]	; 0xffffff8c
   15a24:	ldr	r3, [fp, #-20]	; 0xffffffec
   15a28:	add	r3, r2, r3
   15a2c:	mov	r0, r3
   15a30:	bl	13dbc <main@@Base+0x134>
   15a34:	mov	r3, r0
   15a38:	str	r3, [fp, #-24]	; 0xffffffe8
   15a3c:	mov	r3, #0
   15a40:	str	r3, [fp, #-96]	; 0xffffffa0
   15a44:	mov	r3, #0
   15a48:	str	r3, [fp, #-92]	; 0xffffffa4
   15a4c:	ldr	r3, [fp, #-104]	; 0xffffff98
   15a50:	ldr	r3, [r3, #152]	; 0x98
   15a54:	cmp	r3, #0
   15a58:	beq	15aac <flatcc_builder_embed_buffer@@Base+0x138>
   15a5c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15a60:	add	r3, r3, #4
   15a64:	str	r3, [fp, #-96]	; 0xffffffa0
   15a68:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15a6c:	add	r3, r3, #1
   15a70:	lsl	r3, r3, #3
   15a74:	sub	r2, fp, #12
   15a78:	add	r3, r2, r3
   15a7c:	sub	r2, fp, #24
   15a80:	str	r2, [r3, #-84]	; 0xffffffac
   15a84:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15a88:	add	r3, r3, #1
   15a8c:	lsl	r3, r3, #3
   15a90:	sub	r2, fp, #12
   15a94:	add	r3, r2, r3
   15a98:	mov	r2, #4
   15a9c:	str	r2, [r3, #-80]	; 0xffffffb0
   15aa0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15aa4:	add	r3, r3, #1
   15aa8:	str	r3, [fp, #-92]	; 0xffffffa4
   15aac:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15ab0:	cmp	r3, #0
   15ab4:	beq	15b0c <flatcc_builder_embed_buffer@@Base+0x198>
   15ab8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15abc:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15ac0:	add	r3, r2, r3
   15ac4:	str	r3, [fp, #-96]	; 0xffffffa0
   15ac8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15acc:	add	r3, r3, #1
   15ad0:	lsl	r3, r3, #3
   15ad4:	sub	r2, fp, #12
   15ad8:	add	r3, r2, r3
   15adc:	ldr	r2, [fp, #-112]	; 0xffffff90
   15ae0:	str	r2, [r3, #-84]	; 0xffffffac
   15ae4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15ae8:	add	r3, r3, #1
   15aec:	lsl	r3, r3, #3
   15af0:	sub	r2, fp, #12
   15af4:	add	r3, r2, r3
   15af8:	ldr	r2, [fp, #-116]	; 0xffffff8c
   15afc:	str	r2, [r3, #-80]	; 0xffffffb0
   15b00:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15b04:	add	r3, r3, #1
   15b08:	str	r3, [fp, #-92]	; 0xffffffa4
   15b0c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15b10:	cmp	r3, #0
   15b14:	beq	15b70 <flatcc_builder_embed_buffer@@Base+0x1fc>
   15b18:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15b1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15b20:	add	r3, r2, r3
   15b24:	str	r3, [fp, #-96]	; 0xffffffa0
   15b28:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15b2c:	add	r3, r3, #1
   15b30:	lsl	r3, r3, #3
   15b34:	sub	r2, fp, #12
   15b38:	add	r3, r2, r3
   15b3c:	ldr	r2, [pc, #92]	; 15ba0 <flatcc_builder_embed_buffer@@Base+0x22c>
   15b40:	ldr	r2, [r4, r2]
   15b44:	str	r2, [r3, #-84]	; 0xffffffac
   15b48:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15b4c:	add	r3, r3, #1
   15b50:	lsl	r3, r3, #3
   15b54:	sub	r2, fp, #12
   15b58:	add	r3, r2, r3
   15b5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15b60:	str	r2, [r3, #-80]	; 0xffffffb0
   15b64:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15b68:	add	r3, r3, #1
   15b6c:	str	r3, [fp, #-92]	; 0xffffffa4
   15b70:	sub	r3, fp, #96	; 0x60
   15b74:	mov	r1, r3
   15b78:	ldr	r0, [fp, #-104]	; 0xffffff98
   15b7c:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   15b80:	mov	r3, r0
   15b84:	mov	r0, r3
   15b88:	sub	sp, fp, #8
   15b8c:	ldr	r4, [sp]
   15b90:	ldr	fp, [sp, #4]
   15b94:	add	sp, sp, #8
   15b98:	pop	{pc}		; (ldr pc, [sp], #4)
   15b9c:	andeq	r9, r1, r8, asr r6
   15ba0:	andeq	r0, r0, r4, asr #32

00015ba4 <flatcc_builder_create_buffer@@Base>:
   15ba4:	str	r4, [sp, #-12]!
   15ba8:	str	fp, [sp, #4]
   15bac:	str	lr, [sp, #8]
   15bb0:	add	fp, sp, #8
   15bb4:	sub	sp, sp, #132	; 0x84
   15bb8:	str	r0, [fp, #-128]	; 0xffffff80
   15bbc:	str	r1, [fp, #-132]	; 0xffffff7c
   15bc0:	str	r3, [fp, #-140]	; 0xffffff74
   15bc4:	mov	r3, r2
   15bc8:	strh	r3, [fp, #-134]	; 0xffffff7a
   15bcc:	ldr	r4, [pc, #944]	; 15f84 <flatcc_builder_create_buffer@@Base+0x3e0>
   15bd0:	add	r4, pc, r4
   15bd4:	mov	r3, #0
   15bd8:	str	r3, [fp, #-16]
   15bdc:	mov	r3, #0
   15be0:	str	r3, [fp, #-120]	; 0xffffff88
   15be4:	ldr	r3, [fp, #8]
   15be8:	and	r3, r3, #1
   15bec:	cmp	r3, #0
   15bf0:	movne	r3, #1
   15bf4:	moveq	r3, #0
   15bf8:	uxtb	r3, r3
   15bfc:	str	r3, [fp, #-20]	; 0xffffffec
   15c00:	ldr	r3, [fp, #8]
   15c04:	and	r3, r3, #2
   15c08:	cmp	r3, #0
   15c0c:	movne	r3, #1
   15c10:	moveq	r3, #0
   15c14:	uxtb	r3, r3
   15c18:	str	r3, [fp, #-24]	; 0xffffffe8
   15c1c:	ldrh	r2, [fp, #-134]	; 0xffffff7a
   15c20:	ldr	r3, [fp, #-20]	; 0xffffffec
   15c24:	add	r1, fp, #4
   15c28:	ldr	r0, [fp, #-128]	; 0xffffff80
   15c2c:	bl	157e4 <flatcc_builder_get_user_frame_ptr@@Base+0x598>
   15c30:	mov	r3, r0
   15c34:	cmp	r3, #0
   15c38:	beq	15c44 <flatcc_builder_create_buffer@@Base+0xa0>
   15c3c:	mov	r3, #0
   15c40:	b	15f6c <flatcc_builder_create_buffer@@Base+0x3c8>
   15c44:	ldrh	r3, [fp, #4]
   15c48:	mov	r1, r3
   15c4c:	ldr	r0, [fp, #-128]	; 0xffffff80
   15c50:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   15c54:	ldr	r3, [fp, #-132]	; 0xffffff7c
   15c58:	cmp	r3, #0
   15c5c:	beq	15c94 <flatcc_builder_create_buffer@@Base+0xf0>
   15c60:	ldr	r3, [fp, #-132]	; 0xffffff7c
   15c64:	ldr	r3, [r3]
   15c68:	str	r3, [fp, #-120]	; 0xffffff88
   15c6c:	ldr	r3, [fp, #-120]	; 0xffffff88
   15c70:	mov	r0, r3
   15c74:	bl	13e08 <main@@Base+0x180>
   15c78:	mov	r3, r0
   15c7c:	str	r3, [fp, #-120]	; 0xffffff88
   15c80:	ldr	r3, [fp, #-120]	; 0xffffff88
   15c84:	mov	r0, r3
   15c88:	bl	13dbc <main@@Base+0x134>
   15c8c:	mov	r3, r0
   15c90:	str	r3, [fp, #-120]	; 0xffffff88
   15c94:	ldr	r3, [fp, #-120]	; 0xffffff88
   15c98:	cmp	r3, #0
   15c9c:	beq	15ca8 <flatcc_builder_create_buffer@@Base+0x104>
   15ca0:	mov	r3, #4
   15ca4:	b	15cac <flatcc_builder_create_buffer@@Base+0x108>
   15ca8:	mov	r3, #0
   15cac:	str	r3, [fp, #-16]
   15cb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15cb4:	cmp	r3, #0
   15cb8:	beq	15cc4 <flatcc_builder_create_buffer@@Base+0x120>
   15cbc:	mov	r2, #4
   15cc0:	b	15cc8 <flatcc_builder_create_buffer@@Base+0x124>
   15cc4:	mov	r2, #0
   15cc8:	ldr	r3, [fp, #-16]
   15ccc:	add	r3, r2, r3
   15cd0:	add	r3, r3, #4
   15cd4:	ldrh	r2, [fp, #4]
   15cd8:	mov	r1, r3
   15cdc:	ldr	r0, [fp, #-128]	; 0xffffff80
   15ce0:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   15ce4:	str	r0, [fp, #-28]	; 0xffffffe4
   15ce8:	mov	r3, #0
   15cec:	str	r3, [fp, #-116]	; 0xffffff8c
   15cf0:	mov	r3, #0
   15cf4:	str	r3, [fp, #-112]	; 0xffffff90
   15cf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   15cfc:	cmp	r3, #0
   15d00:	bne	15d10 <flatcc_builder_create_buffer@@Base+0x16c>
   15d04:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15d08:	cmp	r3, #0
   15d0c:	beq	15d60 <flatcc_builder_create_buffer@@Base+0x1bc>
   15d10:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15d14:	add	r3, r3, #4
   15d18:	str	r3, [fp, #-116]	; 0xffffff8c
   15d1c:	ldr	r3, [fp, #-112]	; 0xffffff90
   15d20:	add	r3, r3, #1
   15d24:	lsl	r3, r3, #3
   15d28:	sub	r2, fp, #12
   15d2c:	add	r3, r2, r3
   15d30:	sub	r2, fp, #44	; 0x2c
   15d34:	str	r2, [r3, #-104]	; 0xffffff98
   15d38:	ldr	r3, [fp, #-112]	; 0xffffff90
   15d3c:	add	r3, r3, #1
   15d40:	lsl	r3, r3, #3
   15d44:	sub	r2, fp, #12
   15d48:	add	r3, r2, r3
   15d4c:	mov	r2, #4
   15d50:	str	r2, [r3, #-100]	; 0xffffff9c
   15d54:	ldr	r3, [fp, #-112]	; 0xffffff90
   15d58:	add	r3, r3, #1
   15d5c:	str	r3, [fp, #-112]	; 0xffffff90
   15d60:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15d64:	add	r3, r3, #4
   15d68:	str	r3, [fp, #-116]	; 0xffffff8c
   15d6c:	ldr	r3, [fp, #-112]	; 0xffffff90
   15d70:	add	r3, r3, #1
   15d74:	lsl	r3, r3, #3
   15d78:	sub	r2, fp, #12
   15d7c:	add	r3, r2, r3
   15d80:	sub	r2, fp, #40	; 0x28
   15d84:	str	r2, [r3, #-104]	; 0xffffff98
   15d88:	ldr	r3, [fp, #-112]	; 0xffffff90
   15d8c:	add	r3, r3, #1
   15d90:	lsl	r3, r3, #3
   15d94:	sub	r2, fp, #12
   15d98:	add	r3, r2, r3
   15d9c:	mov	r2, #4
   15da0:	str	r2, [r3, #-100]	; 0xffffff9c
   15da4:	ldr	r3, [fp, #-112]	; 0xffffff90
   15da8:	add	r3, r3, #1
   15dac:	str	r3, [fp, #-112]	; 0xffffff90
   15db0:	ldr	r3, [fp, #-16]
   15db4:	cmp	r3, #0
   15db8:	beq	15e10 <flatcc_builder_create_buffer@@Base+0x26c>
   15dbc:	ldr	r2, [fp, #-116]	; 0xffffff8c
   15dc0:	ldr	r3, [fp, #-16]
   15dc4:	add	r3, r2, r3
   15dc8:	str	r3, [fp, #-116]	; 0xffffff8c
   15dcc:	ldr	r3, [fp, #-112]	; 0xffffff90
   15dd0:	add	r3, r3, #1
   15dd4:	lsl	r3, r3, #3
   15dd8:	sub	r2, fp, #12
   15ddc:	add	r3, r2, r3
   15de0:	sub	r2, fp, #120	; 0x78
   15de4:	str	r2, [r3, #-104]	; 0xffffff98
   15de8:	ldr	r3, [fp, #-112]	; 0xffffff90
   15dec:	add	r3, r3, #1
   15df0:	lsl	r3, r3, #3
   15df4:	sub	r2, fp, #12
   15df8:	add	r3, r2, r3
   15dfc:	ldr	r2, [fp, #-16]
   15e00:	str	r2, [r3, #-100]	; 0xffffff9c
   15e04:	ldr	r3, [fp, #-112]	; 0xffffff90
   15e08:	add	r3, r3, #1
   15e0c:	str	r3, [fp, #-112]	; 0xffffff90
   15e10:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15e14:	cmp	r3, #0
   15e18:	beq	15e74 <flatcc_builder_create_buffer@@Base+0x2d0>
   15e1c:	ldr	r2, [fp, #-116]	; 0xffffff8c
   15e20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15e24:	add	r3, r2, r3
   15e28:	str	r3, [fp, #-116]	; 0xffffff8c
   15e2c:	ldr	r3, [fp, #-112]	; 0xffffff90
   15e30:	add	r3, r3, #1
   15e34:	lsl	r3, r3, #3
   15e38:	sub	r2, fp, #12
   15e3c:	add	r3, r2, r3
   15e40:	ldr	r2, [pc, #320]	; 15f88 <flatcc_builder_create_buffer@@Base+0x3e4>
   15e44:	ldr	r2, [r4, r2]
   15e48:	str	r2, [r3, #-104]	; 0xffffff98
   15e4c:	ldr	r3, [fp, #-112]	; 0xffffff90
   15e50:	add	r3, r3, #1
   15e54:	lsl	r3, r3, #3
   15e58:	sub	r2, fp, #12
   15e5c:	add	r3, r2, r3
   15e60:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15e64:	str	r2, [r3, #-100]	; 0xffffff9c
   15e68:	ldr	r3, [fp, #-112]	; 0xffffff90
   15e6c:	add	r3, r3, #1
   15e70:	str	r3, [fp, #-112]	; 0xffffff90
   15e74:	ldr	r3, [fp, #-128]	; 0xffffff80
   15e78:	ldr	r3, [r3, #136]	; 0x88
   15e7c:	mov	r2, r3
   15e80:	ldr	r3, [fp, #-116]	; 0xffffff8c
   15e84:	sub	r3, r2, r3
   15e88:	ldr	r2, [fp, #-20]	; 0xffffffec
   15e8c:	cmp	r2, #0
   15e90:	bne	15ea0 <flatcc_builder_create_buffer@@Base+0x2fc>
   15e94:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15e98:	cmp	r2, #0
   15e9c:	beq	15ea8 <flatcc_builder_create_buffer@@Base+0x304>
   15ea0:	mov	r2, #4
   15ea4:	b	15eac <flatcc_builder_create_buffer@@Base+0x308>
   15ea8:	mov	r2, #0
   15eac:	add	r3, r2, r3
   15eb0:	str	r3, [fp, #-32]	; 0xffffffe0
   15eb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   15eb8:	cmp	r3, #0
   15ebc:	beq	15ee8 <flatcc_builder_create_buffer@@Base+0x344>
   15ec0:	ldr	r3, [fp, #-128]	; 0xffffff80
   15ec4:	ldr	r3, [r3, #144]	; 0x90
   15ec8:	mov	r2, r3
   15ecc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15ed0:	sub	r3, r2, r3
   15ed4:	mov	r0, r3
   15ed8:	bl	13dbc <main@@Base+0x134>
   15edc:	mov	r3, r0
   15ee0:	str	r3, [fp, #-44]	; 0xffffffd4
   15ee4:	b	15f0c <flatcc_builder_create_buffer@@Base+0x368>
   15ee8:	ldr	r3, [fp, #-128]	; 0xffffff80
   15eec:	ldr	r3, [r3, #140]	; 0x8c
   15ef0:	mov	r2, r3
   15ef4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15ef8:	sub	r3, r2, r3
   15efc:	mov	r0, r3
   15f00:	bl	13dbc <main@@Base+0x134>
   15f04:	mov	r3, r0
   15f08:	str	r3, [fp, #-44]	; 0xffffffd4
   15f0c:	ldr	r2, [fp, #-140]	; 0xffffff74
   15f10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   15f14:	sub	r3, r2, r3
   15f18:	mov	r0, r3
   15f1c:	bl	13dbc <main@@Base+0x134>
   15f20:	mov	r3, r0
   15f24:	str	r3, [fp, #-40]	; 0xffffffd8
   15f28:	sub	r3, fp, #116	; 0x74
   15f2c:	mov	r1, r3
   15f30:	ldr	r0, [fp, #-128]	; 0xffffff80
   15f34:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   15f38:	str	r0, [fp, #-36]	; 0xffffffdc
   15f3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15f40:	cmp	r3, #0
   15f44:	bne	15f68 <flatcc_builder_create_buffer@@Base+0x3c4>
   15f48:	ldr	r3, [pc, #60]	; 15f8c <flatcc_builder_create_buffer@@Base+0x3e8>
   15f4c:	add	r3, pc, r3
   15f50:	mov	r2, #772	; 0x304
   15f54:	ldr	r1, [pc, #52]	; 15f90 <flatcc_builder_create_buffer@@Base+0x3ec>
   15f58:	add	r1, pc, r1
   15f5c:	ldr	r0, [pc, #48]	; 15f94 <flatcc_builder_create_buffer@@Base+0x3f0>
   15f60:	add	r0, pc, r0
   15f64:	bl	12324 <__assert_fail@plt>
   15f68:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15f6c:	mov	r0, r3
   15f70:	sub	sp, fp, #8
   15f74:	ldr	r4, [sp]
   15f78:	ldr	fp, [sp, #4]
   15f7c:	add	sp, sp, #8
   15f80:	pop	{pc}		; (ldr pc, [sp], #4)
   15f84:	andeq	r9, r1, r8, lsr #8
   15f88:	andeq	r0, r0, r4, asr #32
   15f8c:	andeq	r8, r0, r4, lsr #32
   15f90:	andeq	r7, r0, ip, asr #22
   15f94:	andeq	r7, r0, r4, lsr #23

00015f98 <flatcc_builder_create_struct@@Base>:
   15f98:	str	r4, [sp, #-12]!
   15f9c:	str	fp, [sp, #4]
   15fa0:	str	lr, [sp, #8]
   15fa4:	add	fp, sp, #8
   15fa8:	sub	sp, sp, #100	; 0x64
   15fac:	str	r0, [fp, #-96]	; 0xffffffa0
   15fb0:	str	r1, [fp, #-100]	; 0xffffff9c
   15fb4:	str	r2, [fp, #-104]	; 0xffffff98
   15fb8:	strh	r3, [fp, #-106]	; 0xffffff96
   15fbc:	ldr	r4, [pc, #340]	; 16118 <flatcc_builder_create_struct@@Base+0x180>
   15fc0:	add	r4, pc, r4
   15fc4:	ldrh	r3, [fp, #-106]	; 0xffffff96
   15fc8:	cmp	r3, #0
   15fcc:	bne	15ff0 <flatcc_builder_create_struct@@Base+0x58>
   15fd0:	ldr	r3, [pc, #324]	; 1611c <flatcc_builder_create_struct@@Base+0x184>
   15fd4:	add	r3, pc, r3
   15fd8:	movw	r2, #783	; 0x30f
   15fdc:	ldr	r1, [pc, #316]	; 16120 <flatcc_builder_create_struct@@Base+0x188>
   15fe0:	add	r1, pc, r1
   15fe4:	ldr	r0, [pc, #312]	; 16124 <flatcc_builder_create_struct@@Base+0x18c>
   15fe8:	add	r0, pc, r0
   15fec:	bl	12324 <__assert_fail@plt>
   15ff0:	ldrh	r3, [fp, #-106]	; 0xffffff96
   15ff4:	mov	r1, r3
   15ff8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   15ffc:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   16000:	ldrh	r3, [fp, #-106]	; 0xffffff96
   16004:	mov	r2, r3
   16008:	ldr	r1, [fp, #-104]	; 0xffffff98
   1600c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   16010:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   16014:	str	r0, [fp, #-16]
   16018:	mov	r3, #0
   1601c:	str	r3, [fp, #-88]	; 0xffffffa8
   16020:	mov	r3, #0
   16024:	str	r3, [fp, #-84]	; 0xffffffac
   16028:	ldr	r3, [fp, #-104]	; 0xffffff98
   1602c:	cmp	r3, #0
   16030:	beq	16088 <flatcc_builder_create_struct@@Base+0xf0>
   16034:	ldr	r2, [fp, #-88]	; 0xffffffa8
   16038:	ldr	r3, [fp, #-104]	; 0xffffff98
   1603c:	add	r3, r2, r3
   16040:	str	r3, [fp, #-88]	; 0xffffffa8
   16044:	ldr	r3, [fp, #-84]	; 0xffffffac
   16048:	add	r3, r3, #1
   1604c:	lsl	r3, r3, #3
   16050:	sub	r2, fp, #12
   16054:	add	r3, r2, r3
   16058:	ldr	r2, [fp, #-100]	; 0xffffff9c
   1605c:	str	r2, [r3, #-76]	; 0xffffffb4
   16060:	ldr	r3, [fp, #-84]	; 0xffffffac
   16064:	add	r3, r3, #1
   16068:	lsl	r3, r3, #3
   1606c:	sub	r2, fp, #12
   16070:	add	r3, r2, r3
   16074:	ldr	r2, [fp, #-104]	; 0xffffff98
   16078:	str	r2, [r3, #-72]	; 0xffffffb8
   1607c:	ldr	r3, [fp, #-84]	; 0xffffffac
   16080:	add	r3, r3, #1
   16084:	str	r3, [fp, #-84]	; 0xffffffac
   16088:	ldr	r3, [fp, #-16]
   1608c:	cmp	r3, #0
   16090:	beq	160ec <flatcc_builder_create_struct@@Base+0x154>
   16094:	ldr	r2, [fp, #-88]	; 0xffffffa8
   16098:	ldr	r3, [fp, #-16]
   1609c:	add	r3, r2, r3
   160a0:	str	r3, [fp, #-88]	; 0xffffffa8
   160a4:	ldr	r3, [fp, #-84]	; 0xffffffac
   160a8:	add	r3, r3, #1
   160ac:	lsl	r3, r3, #3
   160b0:	sub	r2, fp, #12
   160b4:	add	r3, r2, r3
   160b8:	ldr	r2, [pc, #104]	; 16128 <flatcc_builder_create_struct@@Base+0x190>
   160bc:	ldr	r2, [r4, r2]
   160c0:	str	r2, [r3, #-76]	; 0xffffffb4
   160c4:	ldr	r3, [fp, #-84]	; 0xffffffac
   160c8:	add	r3, r3, #1
   160cc:	lsl	r3, r3, #3
   160d0:	sub	r2, fp, #12
   160d4:	add	r3, r2, r3
   160d8:	ldr	r2, [fp, #-16]
   160dc:	str	r2, [r3, #-72]	; 0xffffffb8
   160e0:	ldr	r3, [fp, #-84]	; 0xffffffac
   160e4:	add	r3, r3, #1
   160e8:	str	r3, [fp, #-84]	; 0xffffffac
   160ec:	sub	r3, fp, #88	; 0x58
   160f0:	mov	r1, r3
   160f4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   160f8:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   160fc:	mov	r3, r0
   16100:	mov	r0, r3
   16104:	sub	sp, fp, #8
   16108:	ldr	r4, [sp]
   1610c:	ldr	fp, [sp, #4]
   16110:	add	sp, sp, #8
   16114:	pop	{pc}		; (ldr pc, [sp], #4)
   16118:	andeq	r9, r1, r8, lsr r0
   1611c:			; <UNDEFINED> instruction: 0x00007fbc
   16120:	andeq	r7, r0, r4, asr #21
   16124:	andeq	r7, r0, r0, lsl #23
   16128:	andeq	r0, r0, r4, asr #32

0001612c <flatcc_builder_start_buffer@@Base>:
   1612c:	str	r4, [sp, #-12]!
   16130:	str	fp, [sp, #4]
   16134:	str	lr, [sp, #8]
   16138:	add	fp, sp, #8
   1613c:	sub	sp, sp, #20
   16140:	str	r0, [fp, #-16]
   16144:	str	r1, [fp, #-20]	; 0xffffffec
   16148:	str	r3, [fp, #-28]	; 0xffffffe4
   1614c:	mov	r3, r2
   16150:	strh	r3, [fp, #-22]	; 0xffffffea
   16154:	ldr	r4, [pc, #312]	; 16294 <flatcc_builder_start_buffer@@Base+0x168>
   16158:	add	r4, pc, r4
   1615c:	ldr	r3, [fp, #-16]
   16160:	ldrh	r3, [r3, #128]	; 0x80
   16164:	mov	r1, r3
   16168:	ldr	r0, [fp, #-16]
   1616c:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   16170:	mov	r3, r0
   16174:	cmp	r3, #0
   16178:	beq	16184 <flatcc_builder_start_buffer@@Base+0x58>
   1617c:	mvn	r3, #0
   16180:	b	1627c <flatcc_builder_start_buffer@@Base+0x150>
   16184:	ldr	r3, [fp, #-16]
   16188:	mov	r2, #1
   1618c:	strh	r2, [r3, #128]	; 0x80
   16190:	ldr	r3, [fp, #-16]
   16194:	ldr	r3, [r3, #32]
   16198:	ldr	r2, [fp, #-16]
   1619c:	ldrh	r2, [r2, #132]	; 0x84
   161a0:	strh	r2, [r3, #34]	; 0x22
   161a4:	ldr	r3, [fp, #-16]
   161a8:	ldrh	r2, [fp, #-22]	; 0xffffffea
   161ac:	strh	r2, [r3, #132]	; 0x84
   161b0:	ldr	r3, [fp, #-16]
   161b4:	ldr	r3, [r3, #32]
   161b8:	ldr	r2, [fp, #-16]
   161bc:	ldrh	r2, [r2, #164]	; 0xa4
   161c0:	strh	r2, [r3, #32]
   161c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   161c8:	uxth	r2, r3
   161cc:	ldr	r3, [fp, #-16]
   161d0:	strh	r2, [r3, #164]	; 0xa4
   161d4:	ldr	r3, [fp, #-16]
   161d8:	ldr	r3, [r3, #32]
   161dc:	ldr	r2, [fp, #-16]
   161e0:	ldr	r2, [r2, #144]	; 0x90
   161e4:	str	r2, [r3, #20]
   161e8:	ldr	r3, [fp, #-16]
   161ec:	ldr	r3, [r3, #32]
   161f0:	ldr	r2, [fp, #-16]
   161f4:	ldr	r2, [r2, #152]	; 0x98
   161f8:	str	r2, [r3, #28]
   161fc:	ldr	r3, [fp, #-16]
   16200:	ldr	r2, [r3, #136]	; 0x88
   16204:	ldr	r3, [fp, #-16]
   16208:	str	r2, [r3, #144]	; 0x90
   1620c:	ldr	r3, [fp, #-16]
   16210:	ldr	r3, [r3, #148]	; 0x94
   16214:	add	r1, r3, #1
   16218:	ldr	r2, [fp, #-16]
   1621c:	str	r1, [r2, #148]	; 0x94
   16220:	ldr	r2, [fp, #-16]
   16224:	str	r3, [r2, #152]	; 0x98
   16228:	ldr	r3, [fp, #-16]
   1622c:	ldr	r3, [r3, #32]
   16230:	ldr	r2, [fp, #-16]
   16234:	ldr	r2, [r2, #168]	; 0xa8
   16238:	str	r2, [r3, #16]
   1623c:	ldr	r3, [fp, #-16]
   16240:	add	r2, r3, #168	; 0xa8
   16244:	ldr	r3, [fp, #-20]	; 0xffffffec
   16248:	cmp	r3, #0
   1624c:	beq	16258 <flatcc_builder_start_buffer@@Base+0x12c>
   16250:	ldr	r3, [fp, #-20]	; 0xffffffec
   16254:	b	16260 <flatcc_builder_start_buffer@@Base+0x134>
   16258:	ldr	r3, [pc, #56]	; 16298 <flatcc_builder_start_buffer@@Base+0x16c>
   1625c:	ldr	r3, [r4, r3]
   16260:	ldr	r3, [r3]
   16264:	str	r3, [r2]
   16268:	ldr	r3, [fp, #-16]
   1626c:	ldr	r3, [r3, #32]
   16270:	mov	r2, #1
   16274:	strh	r2, [r3, #14]
   16278:	mov	r3, #0
   1627c:	mov	r0, r3
   16280:	sub	sp, fp, #8
   16284:	ldr	r4, [sp]
   16288:	ldr	fp, [sp, #4]
   1628c:	add	sp, sp, #8
   16290:	pop	{pc}		; (ldr pc, [sp], #4)
   16294:	andeq	r8, r1, r0, lsr #29
   16298:	andeq	r0, r0, r4, asr #32

0001629c <flatcc_builder_end_buffer@@Base>:
   1629c:	str	fp, [sp, #-8]!
   162a0:	str	lr, [sp, #4]
   162a4:	add	fp, sp, #4
   162a8:	sub	sp, sp, #24
   162ac:	str	r0, [fp, #-16]
   162b0:	str	r1, [fp, #-20]	; 0xffffffec
   162b4:	ldr	r3, [fp, #-16]
   162b8:	ldrh	r3, [r3, #164]	; 0xa4
   162bc:	and	r3, r3, #2
   162c0:	str	r3, [fp, #-8]
   162c4:	ldr	r3, [fp, #-16]
   162c8:	ldr	r3, [r3, #152]	; 0x98
   162cc:	cmp	r3, #0
   162d0:	movne	r3, #1
   162d4:	moveq	r3, #0
   162d8:	uxtb	r3, r3
   162dc:	mov	r2, r3
   162e0:	ldr	r3, [fp, #-8]
   162e4:	orr	r3, r3, r2
   162e8:	str	r3, [fp, #-8]
   162ec:	ldr	r3, [fp, #-16]
   162f0:	ldr	r3, [r3, #32]
   162f4:	ldrh	r3, [r3, #14]
   162f8:	cmp	r3, #1
   162fc:	beq	16320 <flatcc_builder_end_buffer@@Base+0x84>
   16300:	ldr	r3, [pc, #232]	; 163f0 <flatcc_builder_end_buffer@@Base+0x154>
   16304:	add	r3, pc, r3
   16308:	movw	r2, #838	; 0x346
   1630c:	ldr	r1, [pc, #224]	; 163f4 <flatcc_builder_end_buffer@@Base+0x158>
   16310:	add	r1, pc, r1
   16314:	ldr	r0, [pc, #220]	; 163f8 <flatcc_builder_end_buffer@@Base+0x15c>
   16318:	add	r0, pc, r0
   1631c:	bl	12324 <__assert_fail@plt>
   16320:	ldr	r3, [fp, #-16]
   16324:	ldrh	r3, [r3, #132]	; 0x84
   16328:	mov	r1, r3
   1632c:	ldr	r0, [fp, #-16]
   16330:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   16334:	ldr	r3, [fp, #-16]
   16338:	add	r1, r3, #168	; 0xa8
   1633c:	ldr	r3, [fp, #-16]
   16340:	ldrh	r0, [r3, #132]	; 0x84
   16344:	ldr	r3, [fp, #-16]
   16348:	ldrh	r3, [r3, #128]	; 0x80
   1634c:	ldr	r2, [fp, #-8]
   16350:	str	r2, [sp, #4]
   16354:	str	r3, [sp]
   16358:	ldr	r3, [fp, #-20]	; 0xffffffec
   1635c:	mov	r2, r0
   16360:	ldr	r0, [fp, #-16]
   16364:	bl	15ba4 <flatcc_builder_create_buffer@@Base>
   16368:	str	r0, [fp, #-12]
   1636c:	ldr	r3, [fp, #-12]
   16370:	cmp	r3, #0
   16374:	bne	16380 <flatcc_builder_end_buffer@@Base+0xe4>
   16378:	mov	r3, #0
   1637c:	b	163dc <flatcc_builder_end_buffer@@Base+0x140>
   16380:	ldr	r3, [fp, #-16]
   16384:	ldr	r3, [r3, #32]
   16388:	ldr	r2, [r3, #20]
   1638c:	ldr	r3, [fp, #-16]
   16390:	str	r2, [r3, #144]	; 0x90
   16394:	ldr	r3, [fp, #-16]
   16398:	ldr	r3, [r3, #32]
   1639c:	ldr	r2, [r3, #28]
   163a0:	ldr	r3, [fp, #-16]
   163a4:	str	r2, [r3, #152]	; 0x98
   163a8:	ldr	r3, [fp, #-16]
   163ac:	ldr	r3, [r3, #32]
   163b0:	ldr	r2, [r3, #16]
   163b4:	ldr	r3, [fp, #-16]
   163b8:	str	r2, [r3, #168]	; 0xa8
   163bc:	ldr	r3, [fp, #-16]
   163c0:	ldr	r3, [r3, #32]
   163c4:	ldrh	r2, [r3, #32]
   163c8:	ldr	r3, [fp, #-16]
   163cc:	strh	r2, [r3, #164]	; 0xa4
   163d0:	ldr	r0, [fp, #-16]
   163d4:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   163d8:	ldr	r3, [fp, #-12]
   163dc:	mov	r0, r3
   163e0:	sub	sp, fp, #4
   163e4:	ldr	fp, [sp]
   163e8:	add	sp, sp, #4
   163ec:	pop	{pc}		; (ldr pc, [sp], #4)
   163f0:	andeq	r7, r0, ip, lsr #25
   163f4:	muleq	r0, r4, r7
   163f8:	andeq	r7, r0, ip, asr r8

000163fc <flatcc_builder_start_struct@@Base>:
   163fc:	str	fp, [sp, #-8]!
   16400:	str	lr, [sp, #4]
   16404:	add	fp, sp, #4
   16408:	sub	sp, sp, #16
   1640c:	str	r0, [fp, #-8]
   16410:	str	r1, [fp, #-12]
   16414:	mov	r3, r2
   16418:	strh	r3, [fp, #-14]
   1641c:	ldrh	r3, [fp, #-14]
   16420:	mov	r1, r3
   16424:	ldr	r0, [fp, #-8]
   16428:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   1642c:	mov	r3, r0
   16430:	cmp	r3, #0
   16434:	beq	16440 <flatcc_builder_start_struct@@Base+0x44>
   16438:	mov	r3, #0
   1643c:	b	1646c <flatcc_builder_start_struct@@Base+0x70>
   16440:	ldr	r3, [fp, #-8]
   16444:	ldr	r3, [r3, #32]
   16448:	mov	r2, #2
   1644c:	strh	r2, [r3, #14]
   16450:	mvn	r1, #3
   16454:	ldr	r0, [fp, #-8]
   16458:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   1645c:	ldr	r1, [fp, #-12]
   16460:	ldr	r0, [fp, #-8]
   16464:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   16468:	mov	r3, r0
   1646c:	mov	r0, r3
   16470:	sub	sp, fp, #4
   16474:	ldr	fp, [sp]
   16478:	add	sp, sp, #4
   1647c:	pop	{pc}		; (ldr pc, [sp], #4)

00016480 <flatcc_builder_struct_edit@@Base>:
   16480:	push	{fp}		; (str fp, [sp, #-4]!)
   16484:	add	fp, sp, #0
   16488:	sub	sp, sp, #12
   1648c:	str	r0, [fp, #-8]
   16490:	ldr	r3, [fp, #-8]
   16494:	ldr	r3, [r3, #16]
   16498:	mov	r0, r3
   1649c:	add	sp, fp, #0
   164a0:	pop	{fp}		; (ldr fp, [sp], #4)
   164a4:	bx	lr

000164a8 <flatcc_builder_end_struct@@Base>:
   164a8:	str	fp, [sp, #-8]!
   164ac:	str	lr, [sp, #4]
   164b0:	add	fp, sp, #4
   164b4:	sub	sp, sp, #16
   164b8:	str	r0, [fp, #-16]
   164bc:	ldr	r3, [fp, #-16]
   164c0:	ldr	r3, [r3, #32]
   164c4:	ldrh	r3, [r3, #14]
   164c8:	cmp	r3, #2
   164cc:	beq	164f0 <flatcc_builder_end_struct@@Base+0x48>
   164d0:	ldr	r3, [pc, #112]	; 16548 <flatcc_builder_end_struct@@Base+0xa0>
   164d4:	add	r3, pc, r3
   164d8:	mov	r2, #872	; 0x368
   164dc:	ldr	r1, [pc, #104]	; 1654c <flatcc_builder_end_struct@@Base+0xa4>
   164e0:	add	r1, pc, r1
   164e4:	ldr	r0, [pc, #100]	; 16550 <flatcc_builder_end_struct@@Base+0xa8>
   164e8:	add	r0, pc, r0
   164ec:	bl	12324 <__assert_fail@plt>
   164f0:	ldr	r3, [fp, #-16]
   164f4:	ldr	r1, [r3, #16]
   164f8:	ldr	r3, [fp, #-16]
   164fc:	ldr	r2, [r3, #20]
   16500:	ldr	r3, [fp, #-16]
   16504:	ldrh	r3, [r3, #130]	; 0x82
   16508:	ldr	r0, [fp, #-16]
   1650c:	bl	15f98 <flatcc_builder_create_struct@@Base>
   16510:	str	r0, [fp, #-8]
   16514:	ldr	r3, [fp, #-8]
   16518:	cmp	r3, #0
   1651c:	bne	16528 <flatcc_builder_end_struct@@Base+0x80>
   16520:	mov	r3, #0
   16524:	b	16534 <flatcc_builder_end_struct@@Base+0x8c>
   16528:	ldr	r0, [fp, #-16]
   1652c:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   16530:	ldr	r3, [fp, #-8]
   16534:	mov	r0, r3
   16538:	sub	sp, fp, #4
   1653c:	ldr	fp, [sp]
   16540:	add	sp, sp, #4
   16544:	pop	{pc}		; (ldr pc, [sp], #4)
   16548:	strdeq	r7, [r0], -r8
   1654c:	andeq	r7, r0, r4, asr #11
   16550:			; <UNDEFINED> instruction: 0x000076b8
   16554:	str	fp, [sp, #-8]!
   16558:	str	lr, [sp, #4]
   1655c:	add	fp, sp, #4
   16560:	sub	sp, sp, #24
   16564:	str	r0, [fp, #-16]
   16568:	str	r1, [fp, #-20]	; 0xffffffec
   1656c:	str	r2, [fp, #-24]	; 0xffffffe8
   16570:	ldr	r3, [fp, #-16]
   16574:	ldr	r3, [r3, #32]
   16578:	ldr	r3, [r3, #20]
   1657c:	str	r3, [fp, #-8]
   16580:	ldr	r2, [fp, #-8]
   16584:	ldr	r3, [fp, #-20]	; 0xffffffec
   16588:	add	r3, r2, r3
   1658c:	str	r3, [fp, #-12]
   16590:	ldr	r2, [fp, #-8]
   16594:	ldr	r3, [fp, #-12]
   16598:	cmp	r2, r3
   1659c:	bhi	165b0 <flatcc_builder_end_struct@@Base+0x108>
   165a0:	ldr	r2, [fp, #-12]
   165a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   165a8:	cmp	r2, r3
   165ac:	bls	165f8 <flatcc_builder_end_struct@@Base+0x150>
   165b0:	ldr	r2, [fp, #-8]
   165b4:	ldr	r3, [fp, #-12]
   165b8:	cmp	r2, r3
   165bc:	bhi	165d0 <flatcc_builder_end_struct@@Base+0x128>
   165c0:	ldr	r2, [fp, #-12]
   165c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   165c8:	cmp	r2, r3
   165cc:	bls	165f0 <flatcc_builder_end_struct@@Base+0x148>
   165d0:	ldr	r3, [pc, #72]	; 16620 <flatcc_builder_end_struct@@Base+0x178>
   165d4:	add	r3, pc, r3
   165d8:	mov	r2, #892	; 0x37c
   165dc:	ldr	r1, [pc, #64]	; 16624 <flatcc_builder_end_struct@@Base+0x17c>
   165e0:	add	r1, pc, r1
   165e4:	ldr	r0, [pc, #60]	; 16628 <flatcc_builder_end_struct@@Base+0x180>
   165e8:	add	r0, pc, r0
   165ec:	bl	12324 <__assert_fail@plt>
   165f0:	mvn	r3, #0
   165f4:	b	1660c <flatcc_builder_end_struct@@Base+0x164>
   165f8:	ldr	r3, [fp, #-16]
   165fc:	ldr	r3, [r3, #32]
   16600:	ldr	r2, [fp, #-12]
   16604:	str	r2, [r3, #20]
   16608:	mov	r3, #0
   1660c:	mov	r0, r3
   16610:	sub	sp, fp, #4
   16614:	ldr	fp, [sp]
   16618:	add	sp, sp, #4
   1661c:	pop	{pc}		; (ldr pc, [sp], #4)
   16620:	andeq	r7, r0, r4, lsl sl
   16624:	andeq	r7, r0, r4, asr #9
   16628:	andeq	r7, r0, r4, ror #11

0001662c <flatcc_builder_extend_vector@@Base>:
   1662c:	str	fp, [sp, #-8]!
   16630:	str	lr, [sp, #4]
   16634:	add	fp, sp, #4
   16638:	sub	sp, sp, #8
   1663c:	str	r0, [fp, #-8]
   16640:	str	r1, [fp, #-12]
   16644:	ldr	r3, [fp, #-8]
   16648:	ldr	r3, [r3, #32]
   1664c:	ldr	r3, [r3, #24]
   16650:	mov	r2, r3
   16654:	ldr	r1, [fp, #-12]
   16658:	ldr	r0, [fp, #-8]
   1665c:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   16660:	mov	r3, r0
   16664:	cmp	r3, #0
   16668:	beq	16674 <flatcc_builder_extend_vector@@Base+0x48>
   1666c:	mov	r3, #0
   16670:	b	16698 <flatcc_builder_extend_vector@@Base+0x6c>
   16674:	ldr	r3, [fp, #-8]
   16678:	ldr	r3, [r3, #32]
   1667c:	ldr	r3, [r3, #16]
   16680:	ldr	r2, [fp, #-12]
   16684:	mul	r3, r2, r3
   16688:	mov	r1, r3
   1668c:	ldr	r0, [fp, #-8]
   16690:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   16694:	mov	r3, r0
   16698:	mov	r0, r3
   1669c:	sub	sp, fp, #4
   166a0:	ldr	fp, [sp]
   166a4:	add	sp, sp, #4
   166a8:	pop	{pc}		; (ldr pc, [sp], #4)

000166ac <flatcc_builder_vector_push@@Base>:
   166ac:	str	fp, [sp, #-8]!
   166b0:	str	lr, [sp, #4]
   166b4:	add	fp, sp, #4
   166b8:	sub	sp, sp, #8
   166bc:	str	r0, [fp, #-8]
   166c0:	str	r1, [fp, #-12]
   166c4:	ldr	r3, [fp, #-8]
   166c8:	ldr	r3, [r3, #32]
   166cc:	ldrh	r3, [r3, #14]
   166d0:	cmp	r3, #4
   166d4:	beq	166f8 <flatcc_builder_vector_push@@Base+0x4c>
   166d8:	ldr	r3, [pc, #208]	; 167b0 <flatcc_builder_vector_push@@Base+0x104>
   166dc:	add	r3, pc, r3
   166e0:	movw	r2, #907	; 0x38b
   166e4:	ldr	r1, [pc, #200]	; 167b4 <flatcc_builder_vector_push@@Base+0x108>
   166e8:	add	r1, pc, r1
   166ec:	ldr	r0, [pc, #196]	; 167b8 <flatcc_builder_vector_push@@Base+0x10c>
   166f0:	add	r0, pc, r0
   166f4:	bl	12324 <__assert_fail@plt>
   166f8:	ldr	r3, [fp, #-8]
   166fc:	ldr	r3, [r3, #32]
   16700:	ldr	r2, [r3, #20]
   16704:	ldr	r3, [fp, #-8]
   16708:	ldr	r3, [r3, #32]
   1670c:	ldr	r3, [r3, #24]
   16710:	cmp	r2, r3
   16714:	bls	16760 <flatcc_builder_vector_push@@Base+0xb4>
   16718:	ldr	r3, [fp, #-8]
   1671c:	ldr	r3, [r3, #32]
   16720:	ldr	r2, [r3, #20]
   16724:	ldr	r3, [fp, #-8]
   16728:	ldr	r3, [r3, #32]
   1672c:	ldr	r3, [r3, #24]
   16730:	cmp	r2, r3
   16734:	bls	16758 <flatcc_builder_vector_push@@Base+0xac>
   16738:	ldr	r3, [pc, #124]	; 167bc <flatcc_builder_vector_push@@Base+0x110>
   1673c:	add	r3, pc, r3
   16740:	mov	r2, #908	; 0x38c
   16744:	ldr	r1, [pc, #116]	; 167c0 <flatcc_builder_vector_push@@Base+0x114>
   16748:	add	r1, pc, r1
   1674c:	ldr	r0, [pc, #112]	; 167c4 <flatcc_builder_vector_push@@Base+0x118>
   16750:	add	r0, pc, r0
   16754:	bl	12324 <__assert_fail@plt>
   16758:	mov	r3, #0
   1675c:	b	1679c <flatcc_builder_vector_push@@Base+0xf0>
   16760:	ldr	r3, [fp, #-8]
   16764:	ldr	r3, [r3, #32]
   16768:	ldr	r2, [r3, #20]
   1676c:	ldr	r3, [fp, #-8]
   16770:	ldr	r3, [r3, #32]
   16774:	add	r2, r2, #1
   16778:	str	r2, [r3, #20]
   1677c:	ldr	r3, [fp, #-8]
   16780:	ldr	r3, [r3, #32]
   16784:	ldr	r3, [r3, #16]
   16788:	mov	r2, r3
   1678c:	ldr	r1, [fp, #-12]
   16790:	ldr	r0, [fp, #-8]
   16794:	bl	1432c <flatcc_builder_default_alloc@@Base+0x420>
   16798:	mov	r3, r0
   1679c:	mov	r0, r3
   167a0:	sub	sp, fp, #4
   167a4:	ldr	fp, [sp]
   167a8:	add	sp, sp, #4
   167ac:	pop	{pc}		; (ldr pc, [sp], #4)
   167b0:	andeq	r7, r0, r0, lsr #18
   167b4:			; <UNDEFINED> instruction: 0x000073bc
   167b8:	strdeq	r7, [r0], -r8
   167bc:	andeq	r7, r0, r0, asr #17
   167c0:	andeq	r7, r0, ip, asr r3
   167c4:	andeq	r7, r0, r4, asr #9

000167c8 <flatcc_builder_append_vector@@Base>:
   167c8:	str	fp, [sp, #-8]!
   167cc:	str	lr, [sp, #4]
   167d0:	add	fp, sp, #4
   167d4:	sub	sp, sp, #16
   167d8:	str	r0, [fp, #-8]
   167dc:	str	r1, [fp, #-12]
   167e0:	str	r2, [fp, #-16]
   167e4:	ldr	r3, [fp, #-8]
   167e8:	ldr	r3, [r3, #32]
   167ec:	ldrh	r3, [r3, #14]
   167f0:	cmp	r3, #4
   167f4:	beq	16818 <flatcc_builder_append_vector@@Base+0x50>
   167f8:	ldr	r3, [pc, #132]	; 16884 <flatcc_builder_append_vector@@Base+0xbc>
   167fc:	add	r3, pc, r3
   16800:	movw	r2, #915	; 0x393
   16804:	ldr	r1, [pc, #124]	; 16888 <flatcc_builder_append_vector@@Base+0xc0>
   16808:	add	r1, pc, r1
   1680c:	ldr	r0, [pc, #120]	; 1688c <flatcc_builder_append_vector@@Base+0xc4>
   16810:	add	r0, pc, r0
   16814:	bl	12324 <__assert_fail@plt>
   16818:	ldr	r3, [fp, #-8]
   1681c:	ldr	r3, [r3, #32]
   16820:	ldr	r3, [r3, #24]
   16824:	mov	r2, r3
   16828:	ldr	r1, [fp, #-16]
   1682c:	ldr	r0, [fp, #-8]
   16830:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   16834:	mov	r3, r0
   16838:	cmp	r3, #0
   1683c:	beq	16848 <flatcc_builder_append_vector@@Base+0x80>
   16840:	mov	r3, #0
   16844:	b	16870 <flatcc_builder_append_vector@@Base+0xa8>
   16848:	ldr	r3, [fp, #-8]
   1684c:	ldr	r3, [r3, #32]
   16850:	ldr	r3, [r3, #16]
   16854:	ldr	r2, [fp, #-16]
   16858:	mul	r3, r2, r3
   1685c:	mov	r2, r3
   16860:	ldr	r1, [fp, #-12]
   16864:	ldr	r0, [fp, #-8]
   16868:	bl	1432c <flatcc_builder_default_alloc@@Base+0x420>
   1686c:	mov	r3, r0
   16870:	mov	r0, r3
   16874:	sub	sp, fp, #4
   16878:	ldr	fp, [sp]
   1687c:	add	sp, sp, #4
   16880:	pop	{pc}		; (ldr pc, [sp], #4)
   16884:	andeq	r7, r0, ip, lsl r8
   16888:	muleq	r0, ip, r2
   1688c:	ldrdeq	r7, [r0], -r8

00016890 <flatcc_builder_extend_offset_vector@@Base>:
   16890:	str	fp, [sp, #-8]!
   16894:	str	lr, [sp, #4]
   16898:	add	fp, sp, #4
   1689c:	sub	sp, sp, #8
   168a0:	str	r0, [fp, #-8]
   168a4:	str	r1, [fp, #-12]
   168a8:	mvn	r2, #-1073741824	; 0xc0000000
   168ac:	ldr	r1, [fp, #-12]
   168b0:	ldr	r0, [fp, #-8]
   168b4:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   168b8:	mov	r3, r0
   168bc:	cmp	r3, #0
   168c0:	beq	168cc <flatcc_builder_extend_offset_vector@@Base+0x3c>
   168c4:	mov	r3, #0
   168c8:	b	168e4 <flatcc_builder_extend_offset_vector@@Base+0x54>
   168cc:	ldr	r3, [fp, #-12]
   168d0:	lsl	r3, r3, #2
   168d4:	mov	r1, r3
   168d8:	ldr	r0, [fp, #-8]
   168dc:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   168e0:	mov	r3, r0
   168e4:	mov	r0, r3
   168e8:	sub	sp, fp, #4
   168ec:	ldr	fp, [sp]
   168f0:	add	sp, sp, #4
   168f4:	pop	{pc}		; (ldr pc, [sp], #4)

000168f8 <flatcc_builder_offset_vector_push@@Base>:
   168f8:	str	fp, [sp, #-8]!
   168fc:	str	lr, [sp, #4]
   16900:	add	fp, sp, #4
   16904:	sub	sp, sp, #16
   16908:	str	r0, [fp, #-16]
   1690c:	str	r1, [fp, #-20]	; 0xffffffec
   16910:	ldr	r3, [fp, #-16]
   16914:	ldr	r3, [r3, #32]
   16918:	ldrh	r3, [r3, #14]
   1691c:	cmp	r3, #5
   16920:	beq	16944 <flatcc_builder_offset_vector_push@@Base+0x4c>
   16924:	ldr	r3, [pc, #152]	; 169c4 <flatcc_builder_offset_vector_push@@Base+0xcc>
   16928:	add	r3, pc, r3
   1692c:	movw	r2, #934	; 0x3a6
   16930:	ldr	r1, [pc, #144]	; 169c8 <flatcc_builder_offset_vector_push@@Base+0xd0>
   16934:	add	r1, pc, r1
   16938:	ldr	r0, [pc, #140]	; 169cc <flatcc_builder_offset_vector_push@@Base+0xd4>
   1693c:	add	r0, pc, r0
   16940:	bl	12324 <__assert_fail@plt>
   16944:	ldr	r3, [fp, #-16]
   16948:	ldr	r3, [r3, #32]
   1694c:	ldr	r3, [r3, #20]
   16950:	cmn	r3, #-1073741823	; 0xc0000001
   16954:	bne	16960 <flatcc_builder_offset_vector_push@@Base+0x68>
   16958:	mov	r3, #0
   1695c:	b	169b0 <flatcc_builder_offset_vector_push@@Base+0xb8>
   16960:	ldr	r3, [fp, #-16]
   16964:	ldr	r3, [r3, #32]
   16968:	ldr	r2, [r3, #20]
   1696c:	ldr	r3, [fp, #-16]
   16970:	ldr	r3, [r3, #32]
   16974:	add	r2, r2, #1
   16978:	str	r2, [r3, #20]
   1697c:	mov	r1, #4
   16980:	ldr	r0, [fp, #-16]
   16984:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   16988:	str	r0, [fp, #-8]
   1698c:	ldr	r3, [fp, #-8]
   16990:	cmp	r3, #0
   16994:	bne	169a0 <flatcc_builder_offset_vector_push@@Base+0xa8>
   16998:	mov	r3, #0
   1699c:	b	169b0 <flatcc_builder_offset_vector_push@@Base+0xb8>
   169a0:	ldr	r3, [fp, #-8]
   169a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   169a8:	str	r2, [r3]
   169ac:	ldr	r3, [fp, #-8]
   169b0:	mov	r0, r3
   169b4:	sub	sp, fp, #4
   169b8:	ldr	fp, [sp]
   169bc:	add	sp, sp, #4
   169c0:	pop	{pc}		; (ldr pc, [sp], #4)
   169c4:	andeq	r7, r0, r0, lsl r7
   169c8:	andeq	r7, r0, r0, ror r1
   169cc:	andeq	r7, r0, r8, lsl r3

000169d0 <flatcc_builder_append_offset_vector@@Base>:
   169d0:	str	fp, [sp, #-8]!
   169d4:	str	lr, [sp, #4]
   169d8:	add	fp, sp, #4
   169dc:	sub	sp, sp, #16
   169e0:	str	r0, [fp, #-8]
   169e4:	str	r1, [fp, #-12]
   169e8:	str	r2, [fp, #-16]
   169ec:	ldr	r3, [fp, #-8]
   169f0:	ldr	r3, [r3, #32]
   169f4:	ldrh	r3, [r3, #14]
   169f8:	cmp	r3, #5
   169fc:	beq	16a20 <flatcc_builder_append_offset_vector@@Base+0x50>
   16a00:	ldr	r3, [pc, #108]	; 16a74 <flatcc_builder_append_offset_vector@@Base+0xa4>
   16a04:	add	r3, pc, r3
   16a08:	mov	r2, #948	; 0x3b4
   16a0c:	ldr	r1, [pc, #100]	; 16a78 <flatcc_builder_append_offset_vector@@Base+0xa8>
   16a10:	add	r1, pc, r1
   16a14:	ldr	r0, [pc, #96]	; 16a7c <flatcc_builder_append_offset_vector@@Base+0xac>
   16a18:	add	r0, pc, r0
   16a1c:	bl	12324 <__assert_fail@plt>
   16a20:	mvn	r2, #-1073741824	; 0xc0000000
   16a24:	ldr	r1, [fp, #-16]
   16a28:	ldr	r0, [fp, #-8]
   16a2c:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   16a30:	mov	r3, r0
   16a34:	cmp	r3, #0
   16a38:	beq	16a44 <flatcc_builder_append_offset_vector@@Base+0x74>
   16a3c:	mov	r3, #0
   16a40:	b	16a60 <flatcc_builder_append_offset_vector@@Base+0x90>
   16a44:	ldr	r3, [fp, #-16]
   16a48:	lsl	r3, r3, #2
   16a4c:	mov	r2, r3
   16a50:	ldr	r1, [fp, #-12]
   16a54:	ldr	r0, [fp, #-8]
   16a58:	bl	1432c <flatcc_builder_default_alloc@@Base+0x420>
   16a5c:	mov	r3, r0
   16a60:	mov	r0, r3
   16a64:	sub	sp, fp, #4
   16a68:	ldr	fp, [sp]
   16a6c:	add	sp, sp, #4
   16a70:	pop	{pc}		; (ldr pc, [sp], #4)
   16a74:	andeq	r7, r0, r8, asr r6
   16a78:	muleq	r0, r4, r0
   16a7c:	andeq	r7, r0, ip, lsr r2

00016a80 <flatcc_builder_extend_string@@Base>:
   16a80:	str	fp, [sp, #-8]!
   16a84:	str	lr, [sp, #4]
   16a88:	add	fp, sp, #4
   16a8c:	sub	sp, sp, #8
   16a90:	str	r0, [fp, #-8]
   16a94:	str	r1, [fp, #-12]
   16a98:	ldr	r3, [fp, #-8]
   16a9c:	ldr	r3, [r3, #32]
   16aa0:	ldrh	r3, [r3, #14]
   16aa4:	cmp	r3, #6
   16aa8:	beq	16acc <flatcc_builder_extend_string@@Base+0x4c>
   16aac:	ldr	r3, [pc, #96]	; 16b14 <flatcc_builder_extend_string@@Base+0x94>
   16ab0:	add	r3, pc, r3
   16ab4:	movw	r2, #957	; 0x3bd
   16ab8:	ldr	r1, [pc, #88]	; 16b18 <flatcc_builder_extend_string@@Base+0x98>
   16abc:	add	r1, pc, r1
   16ac0:	ldr	r0, [pc, #84]	; 16b1c <flatcc_builder_extend_string@@Base+0x9c>
   16ac4:	add	r0, pc, r0
   16ac8:	bl	12324 <__assert_fail@plt>
   16acc:	mvn	r2, #0
   16ad0:	ldr	r1, [fp, #-12]
   16ad4:	ldr	r0, [fp, #-8]
   16ad8:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   16adc:	mov	r3, r0
   16ae0:	cmp	r3, #0
   16ae4:	beq	16af0 <flatcc_builder_extend_string@@Base+0x70>
   16ae8:	mov	r3, #0
   16aec:	b	16b00 <flatcc_builder_extend_string@@Base+0x80>
   16af0:	ldr	r1, [fp, #-12]
   16af4:	ldr	r0, [fp, #-8]
   16af8:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   16afc:	mov	r3, r0
   16b00:	mov	r0, r3
   16b04:	sub	sp, fp, #4
   16b08:	ldr	fp, [sp]
   16b0c:	add	sp, sp, #4
   16b10:	pop	{pc}		; (ldr pc, [sp], #4)
   16b14:	ldrdeq	r7, [r0], -r0
   16b18:	andeq	r6, r0, r8, ror #31
   16b1c:	andeq	r7, r0, r4, asr #3

00016b20 <flatcc_builder_append_string@@Base>:
   16b20:	str	fp, [sp, #-8]!
   16b24:	str	lr, [sp, #4]
   16b28:	add	fp, sp, #4
   16b2c:	sub	sp, sp, #16
   16b30:	str	r0, [fp, #-8]
   16b34:	str	r1, [fp, #-12]
   16b38:	str	r2, [fp, #-16]
   16b3c:	ldr	r3, [fp, #-8]
   16b40:	ldr	r3, [r3, #32]
   16b44:	ldrh	r3, [r3, #14]
   16b48:	cmp	r3, #6
   16b4c:	beq	16b70 <flatcc_builder_append_string@@Base+0x50>
   16b50:	ldr	r3, [pc, #100]	; 16bbc <flatcc_builder_append_string@@Base+0x9c>
   16b54:	add	r3, pc, r3
   16b58:	movw	r2, #966	; 0x3c6
   16b5c:	ldr	r1, [pc, #92]	; 16bc0 <flatcc_builder_append_string@@Base+0xa0>
   16b60:	add	r1, pc, r1
   16b64:	ldr	r0, [pc, #88]	; 16bc4 <flatcc_builder_append_string@@Base+0xa4>
   16b68:	add	r0, pc, r0
   16b6c:	bl	12324 <__assert_fail@plt>
   16b70:	mvn	r2, #0
   16b74:	ldr	r1, [fp, #-16]
   16b78:	ldr	r0, [fp, #-8]
   16b7c:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   16b80:	mov	r3, r0
   16b84:	cmp	r3, #0
   16b88:	beq	16b94 <flatcc_builder_append_string@@Base+0x74>
   16b8c:	mov	r3, #0
   16b90:	b	16ba8 <flatcc_builder_append_string@@Base+0x88>
   16b94:	ldr	r2, [fp, #-16]
   16b98:	ldr	r1, [fp, #-12]
   16b9c:	ldr	r0, [fp, #-8]
   16ba0:	bl	1432c <flatcc_builder_default_alloc@@Base+0x420>
   16ba4:	mov	r3, r0
   16ba8:	mov	r0, r3
   16bac:	sub	sp, fp, #4
   16bb0:	ldr	fp, [sp]
   16bb4:	add	sp, sp, #4
   16bb8:	pop	{pc}		; (ldr pc, [sp], #4)
   16bbc:	andeq	r7, r0, ip, asr #10
   16bc0:	andeq	r6, r0, r4, asr #30
   16bc4:	andeq	r7, r0, r0, lsr #2

00016bc8 <flatcc_builder_append_string_str@@Base>:
   16bc8:	str	fp, [sp, #-8]!
   16bcc:	str	lr, [sp, #4]
   16bd0:	add	fp, sp, #4
   16bd4:	sub	sp, sp, #8
   16bd8:	str	r0, [fp, #-8]
   16bdc:	str	r1, [fp, #-12]
   16be0:	ldr	r0, [fp, #-12]
   16be4:	bl	122dc <strlen@plt>
   16be8:	mov	r3, r0
   16bec:	mov	r2, r3
   16bf0:	ldr	r1, [fp, #-12]
   16bf4:	ldr	r0, [fp, #-8]
   16bf8:	bl	16b20 <flatcc_builder_append_string@@Base>
   16bfc:	mov	r3, r0
   16c00:	mov	r0, r3
   16c04:	sub	sp, fp, #4
   16c08:	ldr	fp, [sp]
   16c0c:	add	sp, sp, #4
   16c10:	pop	{pc}		; (ldr pc, [sp], #4)

00016c14 <flatcc_builder_append_string_strn@@Base>:
   16c14:	str	fp, [sp, #-8]!
   16c18:	str	lr, [sp, #4]
   16c1c:	add	fp, sp, #4
   16c20:	sub	sp, sp, #16
   16c24:	str	r0, [fp, #-8]
   16c28:	str	r1, [fp, #-12]
   16c2c:	str	r2, [fp, #-16]
   16c30:	ldr	r1, [fp, #-16]
   16c34:	ldr	r0, [fp, #-12]
   16c38:	bl	13eac <main@@Base+0x224>
   16c3c:	mov	r3, r0
   16c40:	mov	r2, r3
   16c44:	ldr	r1, [fp, #-12]
   16c48:	ldr	r0, [fp, #-8]
   16c4c:	bl	16b20 <flatcc_builder_append_string@@Base>
   16c50:	mov	r3, r0
   16c54:	mov	r0, r3
   16c58:	sub	sp, fp, #4
   16c5c:	ldr	fp, [sp]
   16c60:	add	sp, sp, #4
   16c64:	pop	{pc}		; (ldr pc, [sp], #4)

00016c68 <flatcc_builder_truncate_vector@@Base>:
   16c68:	str	fp, [sp, #-8]!
   16c6c:	str	lr, [sp, #4]
   16c70:	add	fp, sp, #4
   16c74:	sub	sp, sp, #8
   16c78:	str	r0, [fp, #-8]
   16c7c:	str	r1, [fp, #-12]
   16c80:	ldr	r3, [fp, #-8]
   16c84:	ldr	r3, [r3, #32]
   16c88:	ldrh	r3, [r3, #14]
   16c8c:	cmp	r3, #4
   16c90:	beq	16cb4 <flatcc_builder_truncate_vector@@Base+0x4c>
   16c94:	ldr	r3, [pc, #200]	; 16d64 <flatcc_builder_truncate_vector@@Base+0xfc>
   16c98:	add	r3, pc, r3
   16c9c:	movw	r2, #985	; 0x3d9
   16ca0:	ldr	r1, [pc, #192]	; 16d68 <flatcc_builder_truncate_vector@@Base+0x100>
   16ca4:	add	r1, pc, r1
   16ca8:	ldr	r0, [pc, #188]	; 16d6c <flatcc_builder_truncate_vector@@Base+0x104>
   16cac:	add	r0, pc, r0
   16cb0:	bl	12324 <__assert_fail@plt>
   16cb4:	ldr	r3, [fp, #-8]
   16cb8:	ldr	r3, [r3, #32]
   16cbc:	ldr	r3, [r3, #20]
   16cc0:	ldr	r2, [fp, #-12]
   16cc4:	cmp	r2, r3
   16cc8:	bls	16d0c <flatcc_builder_truncate_vector@@Base+0xa4>
   16ccc:	ldr	r3, [fp, #-8]
   16cd0:	ldr	r3, [r3, #32]
   16cd4:	ldr	r3, [r3, #20]
   16cd8:	ldr	r2, [fp, #-12]
   16cdc:	cmp	r2, r3
   16ce0:	bls	16d04 <flatcc_builder_truncate_vector@@Base+0x9c>
   16ce4:	ldr	r3, [pc, #132]	; 16d70 <flatcc_builder_truncate_vector@@Base+0x108>
   16ce8:	add	r3, pc, r3
   16cec:	movw	r2, #986	; 0x3da
   16cf0:	ldr	r1, [pc, #124]	; 16d74 <flatcc_builder_truncate_vector@@Base+0x10c>
   16cf4:	add	r1, pc, r1
   16cf8:	ldr	r0, [pc, #120]	; 16d78 <flatcc_builder_truncate_vector@@Base+0x110>
   16cfc:	add	r0, pc, r0
   16d00:	bl	12324 <__assert_fail@plt>
   16d04:	mvn	r3, #0
   16d08:	b	16d50 <flatcc_builder_truncate_vector@@Base+0xe8>
   16d0c:	ldr	r3, [fp, #-8]
   16d10:	ldr	r3, [r3, #32]
   16d14:	ldr	r1, [r3, #20]
   16d18:	ldr	r3, [fp, #-8]
   16d1c:	ldr	r3, [r3, #32]
   16d20:	ldr	r2, [fp, #-12]
   16d24:	sub	r2, r1, r2
   16d28:	str	r2, [r3, #20]
   16d2c:	ldr	r3, [fp, #-8]
   16d30:	ldr	r3, [r3, #32]
   16d34:	ldr	r3, [r3, #16]
   16d38:	ldr	r2, [fp, #-12]
   16d3c:	mul	r3, r2, r3
   16d40:	mov	r1, r3
   16d44:	ldr	r0, [fp, #-8]
   16d48:	bl	142c4 <flatcc_builder_default_alloc@@Base+0x3b8>
   16d4c:	mov	r3, #0
   16d50:	mov	r0, r3
   16d54:	sub	sp, fp, #4
   16d58:	ldr	fp, [sp]
   16d5c:	add	sp, sp, #4
   16d60:	pop	{pc}		; (ldr pc, [sp], #4)
   16d64:	andeq	r7, r0, r8, lsr #8
   16d68:	andeq	r6, r0, r0, lsl #28
   16d6c:	andeq	r6, r0, ip, lsr pc
   16d70:	ldrdeq	r7, [r0], -r8
   16d74:			; <UNDEFINED> instruction: 0x00006db0
   16d78:			; <UNDEFINED> instruction: 0x00006fb8

00016d7c <flatcc_builder_truncate_offset_vector@@Base>:
   16d7c:	str	fp, [sp, #-8]!
   16d80:	str	lr, [sp, #4]
   16d84:	add	fp, sp, #4
   16d88:	sub	sp, sp, #8
   16d8c:	str	r0, [fp, #-8]
   16d90:	str	r1, [fp, #-12]
   16d94:	ldr	r3, [fp, #-8]
   16d98:	ldr	r3, [r3, #32]
   16d9c:	ldrh	r3, [r3, #14]
   16da0:	cmp	r3, #5
   16da4:	beq	16dc8 <flatcc_builder_truncate_offset_vector@@Base+0x4c>
   16da8:	ldr	r3, [pc, #200]	; 16e78 <flatcc_builder_truncate_offset_vector@@Base+0xfc>
   16dac:	add	r3, pc, r3
   16db0:	movw	r2, #994	; 0x3e2
   16db4:	ldr	r1, [pc, #192]	; 16e7c <flatcc_builder_truncate_offset_vector@@Base+0x100>
   16db8:	add	r1, pc, r1
   16dbc:	ldr	r0, [pc, #188]	; 16e80 <flatcc_builder_truncate_offset_vector@@Base+0x104>
   16dc0:	add	r0, pc, r0
   16dc4:	bl	12324 <__assert_fail@plt>
   16dc8:	ldr	r3, [fp, #-8]
   16dcc:	ldr	r3, [r3, #32]
   16dd0:	ldr	r3, [r3, #20]
   16dd4:	ldr	r2, [fp, #-12]
   16dd8:	cmp	r2, r3
   16ddc:	bls	16e20 <flatcc_builder_truncate_offset_vector@@Base+0xa4>
   16de0:	ldr	r3, [fp, #-8]
   16de4:	ldr	r3, [r3, #32]
   16de8:	ldr	r3, [r3, #20]
   16dec:	ldr	r2, [fp, #-12]
   16df0:	cmp	r2, r3
   16df4:	bls	16e18 <flatcc_builder_truncate_offset_vector@@Base+0x9c>
   16df8:	ldr	r3, [pc, #132]	; 16e84 <flatcc_builder_truncate_offset_vector@@Base+0x108>
   16dfc:	add	r3, pc, r3
   16e00:	movw	r2, #995	; 0x3e3
   16e04:	ldr	r1, [pc, #124]	; 16e88 <flatcc_builder_truncate_offset_vector@@Base+0x10c>
   16e08:	add	r1, pc, r1
   16e0c:	ldr	r0, [pc, #120]	; 16e8c <flatcc_builder_truncate_offset_vector@@Base+0x110>
   16e10:	add	r0, pc, r0
   16e14:	bl	12324 <__assert_fail@plt>
   16e18:	mvn	r3, #0
   16e1c:	b	16e64 <flatcc_builder_truncate_offset_vector@@Base+0xe8>
   16e20:	ldr	r3, [fp, #-8]
   16e24:	ldr	r3, [r3, #32]
   16e28:	ldr	r1, [r3, #20]
   16e2c:	ldr	r3, [fp, #-8]
   16e30:	ldr	r3, [r3, #32]
   16e34:	ldr	r2, [fp, #-12]
   16e38:	sub	r2, r1, r2
   16e3c:	str	r2, [r3, #20]
   16e40:	ldr	r3, [fp, #-8]
   16e44:	ldr	r3, [r3, #32]
   16e48:	ldr	r3, [r3, #16]
   16e4c:	ldr	r2, [fp, #-12]
   16e50:	mul	r3, r2, r3
   16e54:	mov	r1, r3
   16e58:	ldr	r0, [fp, #-8]
   16e5c:	bl	142c4 <flatcc_builder_default_alloc@@Base+0x3b8>
   16e60:	mov	r3, #0
   16e64:	mov	r0, r3
   16e68:	sub	sp, fp, #4
   16e6c:	ldr	fp, [sp]
   16e70:	add	sp, sp, #4
   16e74:	pop	{pc}		; (ldr pc, [sp], #4)
   16e78:	andeq	r7, r0, r4, lsr r3
   16e7c:	andeq	r6, r0, ip, ror #25
   16e80:	muleq	r0, r4, lr
   16e84:	andeq	r7, r0, r4, ror #5
   16e88:	muleq	r0, ip, ip
   16e8c:	andeq	r6, r0, r8, asr #29

00016e90 <flatcc_builder_truncate_string@@Base>:
   16e90:	str	fp, [sp, #-8]!
   16e94:	str	lr, [sp, #4]
   16e98:	add	fp, sp, #4
   16e9c:	sub	sp, sp, #8
   16ea0:	str	r0, [fp, #-8]
   16ea4:	str	r1, [fp, #-12]
   16ea8:	ldr	r3, [fp, #-8]
   16eac:	ldr	r3, [r3, #32]
   16eb0:	ldrh	r3, [r3, #14]
   16eb4:	cmp	r3, #6
   16eb8:	beq	16edc <flatcc_builder_truncate_string@@Base+0x4c>
   16ebc:	ldr	r3, [pc, #180]	; 16f78 <flatcc_builder_truncate_string@@Base+0xe8>
   16ec0:	add	r3, pc, r3
   16ec4:	movw	r2, #1003	; 0x3eb
   16ec8:	ldr	r1, [pc, #172]	; 16f7c <flatcc_builder_truncate_string@@Base+0xec>
   16ecc:	add	r1, pc, r1
   16ed0:	ldr	r0, [pc, #168]	; 16f80 <flatcc_builder_truncate_string@@Base+0xf0>
   16ed4:	add	r0, pc, r0
   16ed8:	bl	12324 <__assert_fail@plt>
   16edc:	ldr	r3, [fp, #-8]
   16ee0:	ldr	r3, [r3, #32]
   16ee4:	ldr	r3, [r3, #20]
   16ee8:	ldr	r2, [fp, #-12]
   16eec:	cmp	r2, r3
   16ef0:	bls	16f34 <flatcc_builder_truncate_string@@Base+0xa4>
   16ef4:	ldr	r3, [fp, #-8]
   16ef8:	ldr	r3, [r3, #32]
   16efc:	ldr	r3, [r3, #20]
   16f00:	ldr	r2, [fp, #-12]
   16f04:	cmp	r2, r3
   16f08:	bls	16f2c <flatcc_builder_truncate_string@@Base+0x9c>
   16f0c:	ldr	r3, [pc, #112]	; 16f84 <flatcc_builder_truncate_string@@Base+0xf4>
   16f10:	add	r3, pc, r3
   16f14:	mov	r2, #1004	; 0x3ec
   16f18:	ldr	r1, [pc, #104]	; 16f88 <flatcc_builder_truncate_string@@Base+0xf8>
   16f1c:	add	r1, pc, r1
   16f20:	ldr	r0, [pc, #100]	; 16f8c <flatcc_builder_truncate_string@@Base+0xfc>
   16f24:	add	r0, pc, r0
   16f28:	bl	12324 <__assert_fail@plt>
   16f2c:	mvn	r3, #0
   16f30:	b	16f64 <flatcc_builder_truncate_string@@Base+0xd4>
   16f34:	ldr	r3, [fp, #-8]
   16f38:	ldr	r3, [r3, #32]
   16f3c:	ldr	r1, [r3, #20]
   16f40:	ldr	r3, [fp, #-8]
   16f44:	ldr	r3, [r3, #32]
   16f48:	ldr	r2, [fp, #-12]
   16f4c:	sub	r2, r1, r2
   16f50:	str	r2, [r3, #20]
   16f54:	ldr	r1, [fp, #-12]
   16f58:	ldr	r0, [fp, #-8]
   16f5c:	bl	142c4 <flatcc_builder_default_alloc@@Base+0x3b8>
   16f60:	mov	r3, #0
   16f64:	mov	r0, r3
   16f68:	sub	sp, fp, #4
   16f6c:	ldr	fp, [sp]
   16f70:	add	sp, sp, #4
   16f74:	pop	{pc}		; (ldr pc, [sp], #4)
   16f78:	andeq	r7, r0, r8, asr #4
   16f7c:	ldrdeq	r6, [r0], -r8
   16f80:			; <UNDEFINED> instruction: 0x00006db4
   16f84:	strdeq	r7, [r0], -r8
   16f88:	andeq	r6, r0, r8, lsl #23
   16f8c:	strdeq	r6, [r0], -r0

00016f90 <flatcc_builder_start_vector@@Base>:
   16f90:	str	fp, [sp, #-8]!
   16f94:	str	lr, [sp, #4]
   16f98:	add	fp, sp, #4
   16f9c:	sub	sp, sp, #16
   16fa0:	str	r0, [fp, #-8]
   16fa4:	str	r1, [fp, #-12]
   16fa8:	str	r3, [fp, #-20]	; 0xffffffec
   16fac:	mov	r3, r2
   16fb0:	strh	r3, [fp, #-14]
   16fb4:	sub	r3, fp, #14
   16fb8:	mov	r1, #4
   16fbc:	mov	r0, r3
   16fc0:	bl	14f0c <flatcc_builder_clear@@Base+0x10c>
   16fc4:	ldrh	r3, [fp, #-14]
   16fc8:	mov	r1, r3
   16fcc:	ldr	r0, [fp, #-8]
   16fd0:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   16fd4:	mov	r3, r0
   16fd8:	cmp	r3, #0
   16fdc:	beq	16fe8 <flatcc_builder_start_vector@@Base+0x58>
   16fe0:	mvn	r3, #0
   16fe4:	b	17038 <flatcc_builder_start_vector@@Base+0xa8>
   16fe8:	ldr	r3, [fp, #-8]
   16fec:	ldr	r3, [r3, #32]
   16ff0:	ldr	r2, [fp, #-12]
   16ff4:	str	r2, [r3, #16]
   16ff8:	ldr	r3, [fp, #-8]
   16ffc:	ldr	r3, [r3, #32]
   17000:	mov	r2, #0
   17004:	str	r2, [r3, #20]
   17008:	ldr	r3, [fp, #-8]
   1700c:	ldr	r3, [r3, #32]
   17010:	ldr	r2, [fp, #-20]	; 0xffffffec
   17014:	str	r2, [r3, #24]
   17018:	ldr	r3, [fp, #-8]
   1701c:	ldr	r3, [r3, #32]
   17020:	mov	r2, #4
   17024:	strh	r2, [r3, #14]
   17028:	mvn	r1, #3
   1702c:	ldr	r0, [fp, #-8]
   17030:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   17034:	mov	r3, #0
   17038:	mov	r0, r3
   1703c:	sub	sp, fp, #4
   17040:	ldr	fp, [sp]
   17044:	add	sp, sp, #4
   17048:	pop	{pc}		; (ldr pc, [sp], #4)

0001704c <flatcc_builder_start_offset_vector@@Base>:
   1704c:	str	fp, [sp, #-8]!
   17050:	str	lr, [sp, #4]
   17054:	add	fp, sp, #4
   17058:	sub	sp, sp, #8
   1705c:	str	r0, [fp, #-8]
   17060:	mov	r1, #4
   17064:	ldr	r0, [fp, #-8]
   17068:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   1706c:	mov	r3, r0
   17070:	cmp	r3, #0
   17074:	beq	17080 <flatcc_builder_start_offset_vector@@Base+0x34>
   17078:	mvn	r3, #0
   1707c:	b	170c0 <flatcc_builder_start_offset_vector@@Base+0x74>
   17080:	ldr	r3, [fp, #-8]
   17084:	ldr	r3, [r3, #32]
   17088:	mov	r2, #4
   1708c:	str	r2, [r3, #16]
   17090:	ldr	r3, [fp, #-8]
   17094:	ldr	r3, [r3, #32]
   17098:	mov	r2, #0
   1709c:	str	r2, [r3, #20]
   170a0:	ldr	r3, [fp, #-8]
   170a4:	ldr	r3, [r3, #32]
   170a8:	mov	r2, #5
   170ac:	strh	r2, [r3, #14]
   170b0:	mvn	r1, #3
   170b4:	ldr	r0, [fp, #-8]
   170b8:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   170bc:	mov	r3, #0
   170c0:	mov	r0, r3
   170c4:	sub	sp, fp, #4
   170c8:	ldr	fp, [sp]
   170cc:	add	sp, sp, #4
   170d0:	pop	{pc}		; (ldr pc, [sp], #4)

000170d4 <flatcc_builder_create_offset_vector@@Base>:
   170d4:	str	fp, [sp, #-8]!
   170d8:	str	lr, [sp, #4]
   170dc:	add	fp, sp, #4
   170e0:	sub	sp, sp, #24
   170e4:	str	r0, [fp, #-16]
   170e8:	str	r1, [fp, #-20]	; 0xffffffec
   170ec:	str	r2, [fp, #-24]	; 0xffffffe8
   170f0:	ldr	r0, [fp, #-16]
   170f4:	bl	1704c <flatcc_builder_start_offset_vector@@Base>
   170f8:	mov	r3, r0
   170fc:	cmp	r3, #0
   17100:	beq	1710c <flatcc_builder_create_offset_vector@@Base+0x38>
   17104:	mov	r3, #0
   17108:	b	17154 <flatcc_builder_create_offset_vector@@Base+0x80>
   1710c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17110:	ldr	r0, [fp, #-16]
   17114:	bl	16890 <flatcc_builder_extend_offset_vector@@Base>
   17118:	str	r0, [fp, #-8]
   1711c:	ldr	r3, [fp, #-8]
   17120:	cmp	r3, #0
   17124:	bne	17130 <flatcc_builder_create_offset_vector@@Base+0x5c>
   17128:	mov	r3, #0
   1712c:	b	17154 <flatcc_builder_create_offset_vector@@Base+0x80>
   17130:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17134:	lsl	r3, r3, #2
   17138:	mov	r2, r3
   1713c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17140:	ldr	r0, [fp, #-8]
   17144:	bl	12294 <memcpy@plt>
   17148:	ldr	r0, [fp, #-16]
   1714c:	bl	18754 <flatcc_builder_end_offset_vector@@Base>
   17150:	mov	r3, r0
   17154:	mov	r0, r3
   17158:	sub	sp, fp, #4
   1715c:	ldr	fp, [sp]
   17160:	add	sp, sp, #4
   17164:	pop	{pc}		; (ldr pc, [sp], #4)

00017168 <flatcc_builder_start_string@@Base>:
   17168:	str	fp, [sp, #-8]!
   1716c:	str	lr, [sp, #4]
   17170:	add	fp, sp, #4
   17174:	sub	sp, sp, #8
   17178:	str	r0, [fp, #-8]
   1717c:	mov	r1, #1
   17180:	ldr	r0, [fp, #-8]
   17184:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   17188:	mov	r3, r0
   1718c:	cmp	r3, #0
   17190:	beq	1719c <flatcc_builder_start_string@@Base+0x34>
   17194:	mvn	r3, #0
   17198:	b	171dc <flatcc_builder_start_string@@Base+0x74>
   1719c:	ldr	r3, [fp, #-8]
   171a0:	ldr	r3, [r3, #32]
   171a4:	mov	r2, #1
   171a8:	str	r2, [r3, #16]
   171ac:	ldr	r3, [fp, #-8]
   171b0:	ldr	r3, [r3, #32]
   171b4:	mov	r2, #0
   171b8:	str	r2, [r3, #20]
   171bc:	ldr	r3, [fp, #-8]
   171c0:	ldr	r3, [r3, #32]
   171c4:	mov	r2, #6
   171c8:	strh	r2, [r3, #14]
   171cc:	mvn	r1, #3
   171d0:	ldr	r0, [fp, #-8]
   171d4:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   171d8:	mov	r3, #0
   171dc:	mov	r0, r3
   171e0:	sub	sp, fp, #4
   171e4:	ldr	fp, [sp]
   171e8:	add	sp, sp, #4
   171ec:	pop	{pc}		; (ldr pc, [sp], #4)

000171f0 <flatcc_builder_reserve_table@@Base>:
   171f0:	str	fp, [sp, #-8]!
   171f4:	str	lr, [sp, #4]
   171f8:	add	fp, sp, #4
   171fc:	sub	sp, sp, #8
   17200:	str	r0, [fp, #-8]
   17204:	str	r1, [fp, #-12]
   17208:	ldr	r3, [fp, #-12]
   1720c:	cmp	r3, #0
   17210:	bge	17234 <flatcc_builder_reserve_table@@Base+0x44>
   17214:	ldr	r3, [pc, #60]	; 17258 <flatcc_builder_reserve_table@@Base+0x68>
   17218:	add	r3, pc, r3
   1721c:	movw	r2, #1065	; 0x429
   17220:	ldr	r1, [pc, #52]	; 1725c <flatcc_builder_reserve_table@@Base+0x6c>
   17224:	add	r1, pc, r1
   17228:	ldr	r0, [pc, #48]	; 17260 <flatcc_builder_reserve_table@@Base+0x70>
   1722c:	add	r0, pc, r0
   17230:	bl	12324 <__assert_fail@plt>
   17234:	ldr	r1, [fp, #-12]
   17238:	ldr	r0, [fp, #-8]
   1723c:	bl	146bc <flatcc_builder_default_alloc@@Base+0x7b0>
   17240:	mov	r3, r0
   17244:	mov	r0, r3
   17248:	sub	sp, fp, #4
   1724c:	ldr	fp, [sp]
   17250:	add	sp, sp, #4
   17254:	pop	{pc}		; (ldr pc, [sp], #4)
   17258:	andeq	r6, r0, r0, lsl pc
   1725c:	andeq	r6, r0, r0, lsl #17
   17260:	andeq	r6, r0, ip, lsl #22

00017264 <flatcc_builder_start_table@@Base>:
   17264:	str	fp, [sp, #-8]!
   17268:	str	lr, [sp, #4]
   1726c:	add	fp, sp, #4
   17270:	sub	sp, sp, #8
   17274:	str	r0, [fp, #-8]
   17278:	str	r1, [fp, #-12]
   1727c:	mov	r1, #4
   17280:	ldr	r0, [fp, #-8]
   17284:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   17288:	mov	r3, r0
   1728c:	cmp	r3, #0
   17290:	beq	1729c <flatcc_builder_start_table@@Base+0x38>
   17294:	mvn	r3, #0
   17298:	b	1737c <flatcc_builder_start_table@@Base+0x118>
   1729c:	ldr	r3, [fp, #-8]
   172a0:	ldr	r3, [r3, #4]
   172a4:	mov	r1, r3
   172a8:	ldr	r3, [fp, #-8]
   172ac:	ldr	r3, [r3, #52]	; 0x34
   172b0:	mov	r2, r3
   172b4:	ldr	r3, [fp, #-8]
   172b8:	ldr	r3, [r3, #32]
   172bc:	sub	r2, r1, r2
   172c0:	str	r2, [r3, #16]
   172c4:	ldr	r3, [fp, #-8]
   172c8:	ldr	r3, [r3]
   172cc:	mov	r1, r3
   172d0:	ldr	r3, [fp, #-8]
   172d4:	ldr	r3, [r3, #76]	; 0x4c
   172d8:	mov	r2, r3
   172dc:	ldr	r3, [fp, #-8]
   172e0:	ldr	r3, [r3, #32]
   172e4:	sub	r2, r1, r2
   172e8:	str	r2, [r3, #20]
   172ec:	ldr	r3, [fp, #-8]
   172f0:	ldr	r3, [r3, #32]
   172f4:	ldr	r2, [fp, #-8]
   172f8:	ldr	r2, [r2, #12]
   172fc:	str	r2, [r3, #24]
   17300:	ldr	r3, [fp, #-8]
   17304:	ldr	r3, [r3, #32]
   17308:	ldr	r2, [fp, #-8]
   1730c:	ldrh	r2, [r2, #8]
   17310:	strh	r2, [r3, #28]
   17314:	ldr	r3, [fp, #-8]
   17318:	mov	r2, #0
   1731c:	str	r2, [r3, #12]
   17320:	ldr	r2, [fp, #-8]
   17324:	movw	r3, #15186	; 0x3b52
   17328:	movt	r3, #12137	; 0x2f69
   1732c:	str	r3, [r2, #12]
   17330:	ldr	r3, [fp, #-8]
   17334:	mov	r2, #0
   17338:	strh	r2, [r3, #8]
   1733c:	ldr	r3, [fp, #-8]
   17340:	ldr	r3, [r3, #32]
   17344:	mov	r2, #3
   17348:	strh	r2, [r3, #14]
   1734c:	ldr	r1, [fp, #-12]
   17350:	ldr	r0, [fp, #-8]
   17354:	bl	146bc <flatcc_builder_default_alloc@@Base+0x7b0>
   17358:	mov	r3, r0
   1735c:	cmp	r3, #0
   17360:	beq	1736c <flatcc_builder_start_table@@Base+0x108>
   17364:	mvn	r3, #0
   17368:	b	1737c <flatcc_builder_start_table@@Base+0x118>
   1736c:	movw	r1, #65532	; 0xfffc
   17370:	ldr	r0, [fp, #-8]
   17374:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   17378:	mov	r3, #0
   1737c:	mov	r0, r3
   17380:	sub	sp, fp, #4
   17384:	ldr	fp, [sp]
   17388:	add	sp, sp, #4
   1738c:	pop	{pc}		; (ldr pc, [sp], #4)

00017390 <flatcc_builder_create_vtable@@Base>:
   17390:	str	fp, [sp, #-8]!
   17394:	str	lr, [sp, #4]
   17398:	add	fp, sp, #4
   1739c:	sub	sp, sp, #96	; 0x60
   173a0:	str	r0, [fp, #-88]	; 0xffffffa8
   173a4:	str	r1, [fp, #-92]	; 0xffffffa4
   173a8:	mov	r3, r2
   173ac:	strh	r3, [fp, #-94]	; 0xffffffa2
   173b0:	mov	r3, #0
   173b4:	str	r3, [fp, #-80]	; 0xffffffb0
   173b8:	mov	r3, #0
   173bc:	str	r3, [fp, #-76]	; 0xffffffb4
   173c0:	ldrh	r3, [fp, #-94]	; 0xffffffa2
   173c4:	cmp	r3, #0
   173c8:	beq	17420 <flatcc_builder_create_vtable@@Base+0x90>
   173cc:	ldr	r2, [fp, #-80]	; 0xffffffb0
   173d0:	ldrh	r3, [fp, #-94]	; 0xffffffa2
   173d4:	add	r3, r2, r3
   173d8:	str	r3, [fp, #-80]	; 0xffffffb0
   173dc:	ldr	r3, [fp, #-76]	; 0xffffffb4
   173e0:	add	r3, r3, #1
   173e4:	lsl	r3, r3, #3
   173e8:	sub	r2, fp, #4
   173ec:	add	r3, r2, r3
   173f0:	ldr	r2, [fp, #-92]	; 0xffffffa4
   173f4:	str	r2, [r3, #-76]	; 0xffffffb4
   173f8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   173fc:	ldrh	r2, [fp, #-94]	; 0xffffffa2
   17400:	add	r3, r3, #1
   17404:	lsl	r3, r3, #3
   17408:	sub	r1, fp, #4
   1740c:	add	r3, r1, r3
   17410:	str	r2, [r3, #-72]	; 0xffffffb8
   17414:	ldr	r3, [fp, #-76]	; 0xffffffb4
   17418:	add	r3, r3, #1
   1741c:	str	r3, [fp, #-76]	; 0xffffffb4
   17420:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17424:	ldr	r3, [r3, #152]	; 0x98
   17428:	cmp	r3, #0
   1742c:	bne	17468 <flatcc_builder_create_vtable@@Base+0xd8>
   17430:	ldr	r3, [fp, #-88]	; 0xffffffa8
   17434:	ldr	r3, [r3, #180]	; 0xb4
   17438:	cmp	r3, #0
   1743c:	bne	17468 <flatcc_builder_create_vtable@@Base+0xd8>
   17440:	sub	r3, fp, #80	; 0x50
   17444:	mov	r1, r3
   17448:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1744c:	bl	156d4 <flatcc_builder_get_user_frame_ptr@@Base+0x488>
   17450:	str	r0, [fp, #-8]
   17454:	ldr	r3, [fp, #-8]
   17458:	cmp	r3, #0
   1745c:	bne	1749c <flatcc_builder_create_vtable@@Base+0x10c>
   17460:	mov	r3, #0
   17464:	b	174a0 <flatcc_builder_create_vtable@@Base+0x110>
   17468:	sub	r3, fp, #80	; 0x50
   1746c:	mov	r1, r3
   17470:	ldr	r0, [fp, #-88]	; 0xffffffa8
   17474:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   17478:	str	r0, [fp, #-8]
   1747c:	ldr	r3, [fp, #-8]
   17480:	cmp	r3, #0
   17484:	bne	17490 <flatcc_builder_create_vtable@@Base+0x100>
   17488:	mov	r3, #0
   1748c:	b	174a0 <flatcc_builder_create_vtable@@Base+0x110>
   17490:	ldr	r3, [fp, #-8]
   17494:	add	r3, r3, #1
   17498:	str	r3, [fp, #-8]
   1749c:	ldr	r3, [fp, #-8]
   174a0:	mov	r0, r3
   174a4:	sub	sp, fp, #4
   174a8:	ldr	fp, [sp]
   174ac:	add	sp, sp, #4
   174b0:	pop	{pc}		; (ldr pc, [sp], #4)

000174b4 <flatcc_builder_create_cached_vtable@@Base>:
   174b4:	str	fp, [sp, #-8]!
   174b8:	str	lr, [sp, #4]
   174bc:	add	fp, sp, #4
   174c0:	sub	sp, sp, #48	; 0x30
   174c4:	str	r0, [fp, #-32]	; 0xffffffe0
   174c8:	str	r1, [fp, #-36]	; 0xffffffdc
   174cc:	str	r3, [fp, #-44]	; 0xffffffd4
   174d0:	mov	r3, r2
   174d4:	strh	r3, [fp, #-38]	; 0xffffffda
   174d8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   174dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   174e0:	bl	14944 <flatcc_builder_default_alloc@@Base+0xa38>
   174e4:	str	r0, [fp, #-20]	; 0xffffffec
   174e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   174ec:	cmp	r3, #0
   174f0:	bne	174fc <flatcc_builder_create_cached_vtable@@Base+0x48>
   174f4:	mov	r3, #0
   174f8:	b	177c0 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   174fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   17500:	str	r3, [fp, #-12]
   17504:	ldr	r3, [fp, #-12]
   17508:	ldr	r3, [r3]
   1750c:	str	r3, [fp, #-16]
   17510:	mov	r3, #0
   17514:	str	r3, [fp, #-8]
   17518:	b	1761c <flatcc_builder_create_cached_vtable@@Base+0x168>
   1751c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17520:	ldr	r2, [r3, #100]	; 0x64
   17524:	ldr	r3, [fp, #-16]
   17528:	add	r3, r2, r3
   1752c:	str	r3, [fp, #-24]	; 0xffffffe8
   17530:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17534:	ldr	r2, [r3, #68]	; 0x44
   17538:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1753c:	ldr	r3, [r3, #8]
   17540:	add	r3, r2, r3
   17544:	str	r3, [fp, #-28]	; 0xffffffe4
   17548:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1754c:	ldrh	r3, [r3]
   17550:	ldrh	r2, [fp, #-38]	; 0xffffffda
   17554:	cmp	r2, r3
   17558:	bne	1757c <flatcc_builder_create_cached_vtable@@Base+0xc8>
   1755c:	ldrh	r3, [fp, #-38]	; 0xffffffda
   17560:	mov	r2, r3
   17564:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17568:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1756c:	bl	122a0 <memcmp@plt>
   17570:	mov	r3, r0
   17574:	cmp	r3, #0
   17578:	beq	17598 <flatcc_builder_create_cached_vtable@@Base+0xe4>
   1757c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17580:	add	r3, r3, #12
   17584:	str	r3, [fp, #-12]
   17588:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1758c:	ldr	r3, [r3, #12]
   17590:	str	r3, [fp, #-16]
   17594:	b	1761c <flatcc_builder_create_cached_vtable@@Base+0x168>
   17598:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1759c:	ldr	r2, [r3, #4]
   175a0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   175a4:	ldr	r3, [r3, #152]	; 0x98
   175a8:	cmp	r2, r3
   175ac:	beq	175d4 <flatcc_builder_create_cached_vtable@@Base+0x120>
   175b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175b4:	str	r3, [fp, #-8]
   175b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175bc:	add	r3, r3, #12
   175c0:	str	r3, [fp, #-12]
   175c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175c8:	ldr	r3, [r3, #12]
   175cc:	str	r3, [fp, #-16]
   175d0:	b	1761c <flatcc_builder_create_cached_vtable@@Base+0x168>
   175d4:	ldr	r2, [fp, #-12]
   175d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   175dc:	cmp	r2, r3
   175e0:	beq	17610 <flatcc_builder_create_cached_vtable@@Base+0x15c>
   175e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   175e8:	ldr	r2, [r3, #12]
   175ec:	ldr	r3, [fp, #-12]
   175f0:	str	r2, [r3]
   175f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   175f8:	ldr	r2, [r3]
   175fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17600:	str	r2, [r3, #12]
   17604:	ldr	r3, [fp, #-20]	; 0xffffffec
   17608:	ldr	r2, [fp, #-16]
   1760c:	str	r2, [r3]
   17610:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17614:	ldr	r3, [r3]
   17618:	b	177c0 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   1761c:	ldr	r3, [fp, #-16]
   17620:	cmp	r3, #0
   17624:	bne	1751c <flatcc_builder_create_cached_vtable@@Base+0x68>
   17628:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1762c:	ldr	r2, [r3, #124]	; 0x7c
   17630:	mov	r3, #0
   17634:	str	r3, [sp]
   17638:	mov	r3, #16
   1763c:	mov	r1, #6
   17640:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17644:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   17648:	str	r0, [fp, #-24]	; 0xffffffe8
   1764c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17650:	cmp	r3, #0
   17654:	bne	17660 <flatcc_builder_create_cached_vtable@@Base+0x1ac>
   17658:	mov	r3, #0
   1765c:	b	177c0 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   17660:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17664:	ldr	r3, [r3, #124]	; 0x7c
   17668:	str	r3, [fp, #-16]
   1766c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17670:	ldr	r3, [r3, #124]	; 0x7c
   17674:	add	r2, r3, #16
   17678:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1767c:	str	r2, [r3, #124]	; 0x7c
   17680:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17684:	ldr	r2, [r3, #152]	; 0x98
   17688:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1768c:	str	r2, [r3, #4]
   17690:	ldr	r3, [fp, #-20]	; 0xffffffec
   17694:	ldr	r2, [r3]
   17698:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1769c:	str	r2, [r3, #12]
   176a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   176a4:	ldr	r2, [fp, #-16]
   176a8:	str	r2, [r3]
   176ac:	ldrh	r3, [fp, #-38]	; 0xffffffda
   176b0:	mov	r2, r3
   176b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
   176b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   176bc:	bl	17390 <flatcc_builder_create_vtable@@Base>
   176c0:	mov	r2, r0
   176c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176c8:	str	r2, [r3]
   176cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176d0:	ldr	r3, [r3]
   176d4:	cmp	r3, #0
   176d8:	bne	176e4 <flatcc_builder_create_cached_vtable@@Base+0x230>
   176dc:	mov	r3, #0
   176e0:	b	177c0 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   176e4:	ldr	r3, [fp, #-8]
   176e8:	cmp	r3, #0
   176ec:	beq	17704 <flatcc_builder_create_cached_vtable@@Base+0x250>
   176f0:	ldr	r3, [fp, #-8]
   176f4:	ldr	r2, [r3, #8]
   176f8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176fc:	str	r2, [r3, #8]
   17700:	b	177b8 <flatcc_builder_create_cached_vtable@@Base+0x304>
   17704:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17708:	ldr	r3, [r3, #172]	; 0xac
   1770c:	cmp	r3, #0
   17710:	beq	17740 <flatcc_builder_create_cached_vtable@@Base+0x28c>
   17714:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17718:	ldr	r2, [r3, #172]	; 0xac
   1771c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17720:	ldr	r1, [r3, #120]	; 0x78
   17724:	ldrh	r3, [fp, #-38]	; 0xffffffda
   17728:	add	r3, r1, r3
   1772c:	cmp	r2, r3
   17730:	bcs	17740 <flatcc_builder_create_cached_vtable@@Base+0x28c>
   17734:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17738:	bl	149c8 <flatcc_builder_flush_vtable_cache@@Base>
   1773c:	b	177b8 <flatcc_builder_create_cached_vtable@@Base+0x304>
   17740:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17744:	ldr	r2, [r3, #120]	; 0x78
   17748:	ldrh	r1, [fp, #-38]	; 0xffffffda
   1774c:	mov	r3, #0
   17750:	str	r3, [sp]
   17754:	mov	r3, r1
   17758:	mov	r1, #2
   1775c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17760:	bl	145d0 <flatcc_builder_default_alloc@@Base+0x6c4>
   17764:	str	r0, [fp, #-28]	; 0xffffffe4
   17768:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1776c:	cmp	r3, #0
   17770:	bne	1777c <flatcc_builder_create_cached_vtable@@Base+0x2c8>
   17774:	mvn	r3, #0
   17778:	b	177c0 <flatcc_builder_create_cached_vtable@@Base+0x30c>
   1777c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17780:	ldr	r2, [r3, #120]	; 0x78
   17784:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17788:	str	r2, [r3, #8]
   1778c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17790:	ldr	r2, [r3, #120]	; 0x78
   17794:	ldrh	r3, [fp, #-38]	; 0xffffffda
   17798:	add	r2, r2, r3
   1779c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   177a0:	str	r2, [r3, #120]	; 0x78
   177a4:	ldrh	r3, [fp, #-38]	; 0xffffffda
   177a8:	mov	r2, r3
   177ac:	ldr	r1, [fp, #-36]	; 0xffffffdc
   177b0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   177b4:	bl	12294 <memcpy@plt>
   177b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   177bc:	ldr	r3, [r3]
   177c0:	mov	r0, r3
   177c4:	sub	sp, fp, #4
   177c8:	ldr	fp, [sp]
   177cc:	add	sp, sp, #4
   177d0:	pop	{pc}		; (ldr pc, [sp], #4)

000177d4 <flatcc_builder_create_table@@Base>:
   177d4:	str	r4, [sp, #-12]!
   177d8:	str	fp, [sp, #4]
   177dc:	str	lr, [sp, #8]
   177e0:	add	fp, sp, #8
   177e4:	sub	sp, sp, #124	; 0x7c
   177e8:	str	r0, [fp, #-120]	; 0xffffff88
   177ec:	str	r1, [fp, #-124]	; 0xffffff84
   177f0:	str	r2, [fp, #-128]	; 0xffffff80
   177f4:	strh	r3, [fp, #-130]	; 0xffffff7e
   177f8:	ldr	r4, [pc, #740]	; 17ae4 <flatcc_builder_create_table@@Base+0x310>
   177fc:	add	r4, pc, r4
   17800:	ldr	r3, [fp, #8]
   17804:	cmp	r3, #0
   17808:	bge	1782c <flatcc_builder_create_table@@Base+0x58>
   1780c:	ldr	r3, [pc, #724]	; 17ae8 <flatcc_builder_create_table@@Base+0x314>
   17810:	add	r3, pc, r3
   17814:	movw	r2, #1237	; 0x4d5
   17818:	ldr	r1, [pc, #716]	; 17aec <flatcc_builder_create_table@@Base+0x318>
   1781c:	add	r1, pc, r1
   17820:	ldr	r0, [pc, #712]	; 17af0 <flatcc_builder_create_table@@Base+0x31c>
   17824:	add	r0, pc, r0
   17828:	bl	12324 <__assert_fail@plt>
   1782c:	ldr	r3, [fp, #12]
   17830:	and	r3, r3, #1
   17834:	cmp	r3, #0
   17838:	bne	1785c <flatcc_builder_create_table@@Base+0x88>
   1783c:	ldr	r3, [pc, #688]	; 17af4 <flatcc_builder_create_table@@Base+0x320>
   17840:	add	r3, pc, r3
   17844:	movw	r2, #1243	; 0x4db
   17848:	ldr	r1, [pc, #680]	; 17af8 <flatcc_builder_create_table@@Base+0x324>
   1784c:	add	r1, pc, r1
   17850:	ldr	r0, [pc, #676]	; 17afc <flatcc_builder_create_table@@Base+0x328>
   17854:	add	r0, pc, r0
   17858:	bl	12324 <__assert_fail@plt>
   1785c:	sub	r3, fp, #130	; 0x82
   17860:	mov	r1, #4
   17864:	mov	r0, r3
   17868:	bl	14f0c <flatcc_builder_clear@@Base+0x10c>
   1786c:	ldrh	r3, [fp, #-130]	; 0xffffff7e
   17870:	mov	r1, r3
   17874:	ldr	r0, [fp, #-120]	; 0xffffff88
   17878:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   1787c:	ldrh	r3, [fp, #-130]	; 0xffffff7e
   17880:	mov	r2, r3
   17884:	ldr	r1, [fp, #-128]	; 0xffffff80
   17888:	ldr	r0, [fp, #-120]	; 0xffffff88
   1788c:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   17890:	str	r0, [fp, #-20]	; 0xffffffec
   17894:	ldr	r3, [fp, #-120]	; 0xffffff88
   17898:	ldr	r3, [r3, #136]	; 0x88
   1789c:	mov	r1, r3
   178a0:	ldr	r2, [fp, #-20]	; 0xffffffec
   178a4:	ldr	r3, [fp, #-128]	; 0xffffff80
   178a8:	add	r3, r2, r3
   178ac:	sub	r3, r1, r3
   178b0:	sub	r3, r3, #4
   178b4:	str	r3, [fp, #-24]	; 0xffffffe8
   178b8:	ldr	r3, [fp, #12]
   178bc:	sub	r3, r3, #1
   178c0:	str	r3, [fp, #-28]	; 0xffffffe4
   178c4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   178c8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   178cc:	sub	r3, r2, r3
   178d0:	str	r3, [fp, #-32]	; 0xffffffe0
   178d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   178d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   178dc:	sub	r3, r2, r3
   178e0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   178e4:	cmp	r2, r3
   178e8:	beq	178f4 <flatcc_builder_create_table@@Base+0x120>
   178ec:	mvn	r3, #0
   178f0:	b	17acc <flatcc_builder_create_table@@Base+0x2f8>
   178f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   178f8:	bl	13dbc <main@@Base+0x134>
   178fc:	mov	r3, r0
   17900:	str	r3, [fp, #-44]	; 0xffffffd4
   17904:	mov	r3, #0
   17908:	str	r3, [fp, #-16]
   1790c:	b	17984 <flatcc_builder_create_table@@Base+0x1b0>
   17910:	ldr	r3, [fp, #-16]
   17914:	lsl	r3, r3, #1
   17918:	ldr	r2, [fp, #4]
   1791c:	add	r3, r2, r3
   17920:	ldrh	r3, [r3]
   17924:	mov	r2, r3
   17928:	ldr	r3, [fp, #-124]	; 0xffffff84
   1792c:	add	r3, r2, r3
   17930:	str	r3, [fp, #-36]	; 0xffffffdc
   17934:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17938:	ldr	r2, [r3]
   1793c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17940:	sub	r3, r2, r3
   17944:	ldr	r2, [fp, #-16]
   17948:	lsl	r2, r2, #1
   1794c:	ldr	r1, [fp, #4]
   17950:	add	r2, r1, r2
   17954:	ldrh	r2, [r2]
   17958:	sub	r3, r3, r2
   1795c:	sub	r3, r3, #4
   17960:	str	r3, [fp, #-40]	; 0xffffffd8
   17964:	ldr	r0, [fp, #-40]	; 0xffffffd8
   17968:	bl	13dbc <main@@Base+0x134>
   1796c:	mov	r2, r0
   17970:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17974:	str	r2, [r3]
   17978:	ldr	r3, [fp, #-16]
   1797c:	add	r3, r3, #1
   17980:	str	r3, [fp, #-16]
   17984:	ldr	r2, [fp, #-16]
   17988:	ldr	r3, [fp, #8]
   1798c:	cmp	r2, r3
   17990:	blt	17910 <flatcc_builder_create_table@@Base+0x13c>
   17994:	mov	r3, #0
   17998:	str	r3, [fp, #-116]	; 0xffffff8c
   1799c:	mov	r3, #0
   179a0:	str	r3, [fp, #-112]	; 0xffffff90
   179a4:	ldr	r3, [fp, #-116]	; 0xffffff8c
   179a8:	add	r3, r3, #4
   179ac:	str	r3, [fp, #-116]	; 0xffffff8c
   179b0:	ldr	r3, [fp, #-112]	; 0xffffff90
   179b4:	add	r3, r3, #1
   179b8:	lsl	r3, r3, #3
   179bc:	sub	r2, fp, #12
   179c0:	add	r3, r2, r3
   179c4:	sub	r2, fp, #44	; 0x2c
   179c8:	str	r2, [r3, #-104]	; 0xffffff98
   179cc:	ldr	r3, [fp, #-112]	; 0xffffff90
   179d0:	add	r3, r3, #1
   179d4:	lsl	r3, r3, #3
   179d8:	sub	r2, fp, #12
   179dc:	add	r3, r2, r3
   179e0:	mov	r2, #4
   179e4:	str	r2, [r3, #-100]	; 0xffffff9c
   179e8:	ldr	r3, [fp, #-112]	; 0xffffff90
   179ec:	add	r3, r3, #1
   179f0:	str	r3, [fp, #-112]	; 0xffffff90
   179f4:	ldr	r3, [fp, #-128]	; 0xffffff80
   179f8:	cmp	r3, #0
   179fc:	beq	17a54 <flatcc_builder_create_table@@Base+0x280>
   17a00:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17a04:	ldr	r3, [fp, #-128]	; 0xffffff80
   17a08:	add	r3, r2, r3
   17a0c:	str	r3, [fp, #-116]	; 0xffffff8c
   17a10:	ldr	r3, [fp, #-112]	; 0xffffff90
   17a14:	add	r3, r3, #1
   17a18:	lsl	r3, r3, #3
   17a1c:	sub	r2, fp, #12
   17a20:	add	r3, r2, r3
   17a24:	ldr	r2, [fp, #-124]	; 0xffffff84
   17a28:	str	r2, [r3, #-104]	; 0xffffff98
   17a2c:	ldr	r3, [fp, #-112]	; 0xffffff90
   17a30:	add	r3, r3, #1
   17a34:	lsl	r3, r3, #3
   17a38:	sub	r2, fp, #12
   17a3c:	add	r3, r2, r3
   17a40:	ldr	r2, [fp, #-128]	; 0xffffff80
   17a44:	str	r2, [r3, #-100]	; 0xffffff9c
   17a48:	ldr	r3, [fp, #-112]	; 0xffffff90
   17a4c:	add	r3, r3, #1
   17a50:	str	r3, [fp, #-112]	; 0xffffff90
   17a54:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a58:	cmp	r3, #0
   17a5c:	beq	17ab8 <flatcc_builder_create_table@@Base+0x2e4>
   17a60:	ldr	r2, [fp, #-116]	; 0xffffff8c
   17a64:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a68:	add	r3, r2, r3
   17a6c:	str	r3, [fp, #-116]	; 0xffffff8c
   17a70:	ldr	r3, [fp, #-112]	; 0xffffff90
   17a74:	add	r3, r3, #1
   17a78:	lsl	r3, r3, #3
   17a7c:	sub	r2, fp, #12
   17a80:	add	r3, r2, r3
   17a84:	ldr	r2, [pc, #116]	; 17b00 <flatcc_builder_create_table@@Base+0x32c>
   17a88:	ldr	r2, [r4, r2]
   17a8c:	str	r2, [r3, #-104]	; 0xffffff98
   17a90:	ldr	r3, [fp, #-112]	; 0xffffff90
   17a94:	add	r3, r3, #1
   17a98:	lsl	r3, r3, #3
   17a9c:	sub	r2, fp, #12
   17aa0:	add	r3, r2, r3
   17aa4:	ldr	r2, [fp, #-20]	; 0xffffffec
   17aa8:	str	r2, [r3, #-100]	; 0xffffff9c
   17aac:	ldr	r3, [fp, #-112]	; 0xffffff90
   17ab0:	add	r3, r3, #1
   17ab4:	str	r3, [fp, #-112]	; 0xffffff90
   17ab8:	sub	r3, fp, #116	; 0x74
   17abc:	mov	r1, r3
   17ac0:	ldr	r0, [fp, #-120]	; 0xffffff88
   17ac4:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   17ac8:	mov	r3, r0
   17acc:	mov	r0, r3
   17ad0:	sub	sp, fp, #8
   17ad4:	ldr	r4, [sp]
   17ad8:	ldr	fp, [sp, #4]
   17adc:	add	sp, sp, #8
   17ae0:	pop	{pc}		; (ldr pc, [sp], #4)
   17ae4:	strdeq	r7, [r1], -ip
   17ae8:	andeq	r6, r0, r8, lsr r9
   17aec:	andeq	r6, r0, r8, lsl #5
   17af0:	andeq	r6, r0, r0, lsr #10
   17af4:	andeq	r6, r0, r8, lsl #18
   17af8:	andeq	r6, r0, r8, asr r2
   17afc:	andeq	r6, r0, r4, lsl #10
   17b00:	andeq	r0, r0, r4, asr #32

00017b04 <flatcc_builder_check_required_field@@Base>:
   17b04:	str	fp, [sp, #-8]!
   17b08:	str	lr, [sp, #4]
   17b0c:	add	fp, sp, #4
   17b10:	sub	sp, sp, #8
   17b14:	str	r0, [fp, #-8]
   17b18:	mov	r3, r1
   17b1c:	strh	r3, [fp, #-10]
   17b20:	ldr	r3, [fp, #-8]
   17b24:	ldr	r3, [r3, #32]
   17b28:	ldrh	r3, [r3, #14]
   17b2c:	cmp	r3, #3
   17b30:	beq	17b54 <flatcc_builder_check_required_field@@Base+0x50>
   17b34:	ldr	r3, [pc, #108]	; 17ba8 <flatcc_builder_check_required_field@@Base+0xa4>
   17b38:	add	r3, pc, r3
   17b3c:	movw	r2, #1272	; 0x4f8
   17b40:	ldr	r1, [pc, #100]	; 17bac <flatcc_builder_check_required_field@@Base+0xa8>
   17b44:	add	r1, pc, r1
   17b48:	ldr	r0, [pc, #96]	; 17bb0 <flatcc_builder_check_required_field@@Base+0xac>
   17b4c:	add	r0, pc, r0
   17b50:	bl	12324 <__assert_fail@plt>
   17b54:	ldr	r3, [fp, #-8]
   17b58:	ldrh	r3, [r3, #8]
   17b5c:	ldrh	r2, [fp, #-10]
   17b60:	cmp	r2, r3
   17b64:	bcs	17b90 <flatcc_builder_check_required_field@@Base+0x8c>
   17b68:	ldr	r3, [fp, #-8]
   17b6c:	ldr	r2, [r3, #4]
   17b70:	ldrh	r3, [fp, #-10]
   17b74:	lsl	r3, r3, #1
   17b78:	add	r3, r2, r3
   17b7c:	ldrh	r3, [r3]
   17b80:	cmp	r3, #0
   17b84:	beq	17b90 <flatcc_builder_check_required_field@@Base+0x8c>
   17b88:	mov	r3, #1
   17b8c:	b	17b94 <flatcc_builder_check_required_field@@Base+0x90>
   17b90:	mov	r3, #0
   17b94:	mov	r0, r3
   17b98:	sub	sp, fp, #4
   17b9c:	ldr	fp, [sp]
   17ba0:	add	sp, sp, #4
   17ba4:	pop	{pc}		; (ldr pc, [sp], #4)
   17ba8:	andeq	r6, r0, ip, lsr #12
   17bac:	andeq	r5, r0, r0, ror #30
   17bb0:	andeq	r6, r0, r8, lsl r2

00017bb4 <flatcc_builder_check_union_field@@Base>:
   17bb4:	str	fp, [sp, #-8]!
   17bb8:	str	lr, [sp, #4]
   17bbc:	add	fp, sp, #4
   17bc0:	sub	sp, sp, #8
   17bc4:	str	r0, [fp, #-8]
   17bc8:	mov	r3, r1
   17bcc:	strh	r3, [fp, #-10]
   17bd0:	ldr	r3, [fp, #-8]
   17bd4:	ldr	r3, [r3, #32]
   17bd8:	ldrh	r3, [r3, #14]
   17bdc:	cmp	r3, #3
   17be0:	beq	17c04 <flatcc_builder_check_union_field@@Base+0x50>
   17be4:	ldr	r3, [pc, #300]	; 17d18 <flatcc_builder_check_union_field@@Base+0x164>
   17be8:	add	r3, pc, r3
   17bec:	movw	r2, #1279	; 0x4ff
   17bf0:	ldr	r1, [pc, #292]	; 17d1c <flatcc_builder_check_union_field@@Base+0x168>
   17bf4:	add	r1, pc, r1
   17bf8:	ldr	r0, [pc, #288]	; 17d20 <flatcc_builder_check_union_field@@Base+0x16c>
   17bfc:	add	r0, pc, r0
   17c00:	bl	12324 <__assert_fail@plt>
   17c04:	ldrh	r3, [fp, #-10]
   17c08:	cmp	r3, #0
   17c0c:	beq	17c24 <flatcc_builder_check_union_field@@Base+0x70>
   17c10:	ldr	r3, [fp, #-8]
   17c14:	ldrh	r3, [r3, #8]
   17c18:	ldrh	r2, [fp, #-10]
   17c1c:	cmp	r2, r3
   17c20:	bcc	17c2c <flatcc_builder_check_union_field@@Base+0x78>
   17c24:	mov	r3, #0
   17c28:	b	17d04 <flatcc_builder_check_union_field@@Base+0x150>
   17c2c:	ldr	r3, [fp, #-8]
   17c30:	ldr	r2, [r3, #4]
   17c34:	ldrh	r3, [fp, #-10]
   17c38:	sub	r3, r3, #-2147483647	; 0x80000001
   17c3c:	lsl	r3, r3, #1
   17c40:	add	r3, r2, r3
   17c44:	ldrh	r3, [r3]
   17c48:	cmp	r3, #0
   17c4c:	bne	17c7c <flatcc_builder_check_union_field@@Base+0xc8>
   17c50:	ldr	r3, [fp, #-8]
   17c54:	ldr	r2, [r3, #4]
   17c58:	ldrh	r3, [fp, #-10]
   17c5c:	lsl	r3, r3, #1
   17c60:	add	r3, r2, r3
   17c64:	ldrh	r3, [r3]
   17c68:	cmp	r3, #0
   17c6c:	moveq	r3, #1
   17c70:	movne	r3, #0
   17c74:	uxtb	r3, r3
   17c78:	b	17d04 <flatcc_builder_check_union_field@@Base+0x150>
   17c7c:	ldr	r3, [fp, #-8]
   17c80:	ldr	r3, [r3, #16]
   17c84:	ldr	r2, [fp, #-8]
   17c88:	ldr	r1, [r2, #4]
   17c8c:	ldrh	r2, [fp, #-10]
   17c90:	sub	r2, r2, #-2147483647	; 0x80000001
   17c94:	lsl	r2, r2, #1
   17c98:	add	r2, r1, r2
   17c9c:	ldrh	r2, [r2]
   17ca0:	add	r3, r3, r2
   17ca4:	ldrb	r3, [r3]
   17ca8:	cmp	r3, #0
   17cac:	beq	17cdc <flatcc_builder_check_union_field@@Base+0x128>
   17cb0:	ldr	r3, [fp, #-8]
   17cb4:	ldr	r2, [r3, #4]
   17cb8:	ldrh	r3, [fp, #-10]
   17cbc:	lsl	r3, r3, #1
   17cc0:	add	r3, r2, r3
   17cc4:	ldrh	r3, [r3]
   17cc8:	cmp	r3, #0
   17ccc:	movne	r3, #1
   17cd0:	moveq	r3, #0
   17cd4:	uxtb	r3, r3
   17cd8:	b	17d04 <flatcc_builder_check_union_field@@Base+0x150>
   17cdc:	ldr	r3, [fp, #-8]
   17ce0:	ldr	r2, [r3, #4]
   17ce4:	ldrh	r3, [fp, #-10]
   17ce8:	lsl	r3, r3, #1
   17cec:	add	r3, r2, r3
   17cf0:	ldrh	r3, [r3]
   17cf4:	cmp	r3, #0
   17cf8:	moveq	r3, #1
   17cfc:	movne	r3, #0
   17d00:	uxtb	r3, r3
   17d04:	mov	r0, r3
   17d08:	sub	sp, fp, #4
   17d0c:	ldr	fp, [sp]
   17d10:	add	sp, sp, #4
   17d14:	pop	{pc}		; (ldr pc, [sp], #4)
   17d18:	andeq	r6, r0, r0, lsr #11
   17d1c:			; <UNDEFINED> instruction: 0x00005eb0
   17d20:	andeq	r6, r0, r8, ror #2

00017d24 <flatcc_builder_check_required@@Base>:
   17d24:	str	fp, [sp, #-8]!
   17d28:	str	lr, [sp, #4]
   17d2c:	add	fp, sp, #4
   17d30:	sub	sp, sp, #24
   17d34:	str	r0, [fp, #-16]
   17d38:	str	r1, [fp, #-20]	; 0xffffffec
   17d3c:	str	r2, [fp, #-24]	; 0xffffffe8
   17d40:	ldr	r3, [fp, #-16]
   17d44:	ldr	r3, [r3, #32]
   17d48:	ldrh	r3, [r3, #14]
   17d4c:	cmp	r3, #3
   17d50:	beq	17d74 <flatcc_builder_check_required@@Base+0x50>
   17d54:	ldr	r3, [pc, #176]	; 17e0c <flatcc_builder_check_required@@Base+0xe8>
   17d58:	add	r3, pc, r3
   17d5c:	movw	r2, #1297	; 0x511
   17d60:	ldr	r1, [pc, #168]	; 17e10 <flatcc_builder_check_required@@Base+0xec>
   17d64:	add	r1, pc, r1
   17d68:	ldr	r0, [pc, #164]	; 17e14 <flatcc_builder_check_required@@Base+0xf0>
   17d6c:	add	r0, pc, r0
   17d70:	bl	12324 <__assert_fail@plt>
   17d74:	ldr	r3, [fp, #-16]
   17d78:	ldrh	r3, [r3, #8]
   17d7c:	mov	r2, r3
   17d80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17d84:	cmp	r3, r2
   17d88:	ble	17d94 <flatcc_builder_check_required@@Base+0x70>
   17d8c:	mov	r3, #0
   17d90:	b	17df8 <flatcc_builder_check_required@@Base+0xd4>
   17d94:	mov	r3, #0
   17d98:	str	r3, [fp, #-8]
   17d9c:	b	17de4 <flatcc_builder_check_required@@Base+0xc0>
   17da0:	ldr	r3, [fp, #-16]
   17da4:	ldr	r2, [r3, #4]
   17da8:	ldr	r3, [fp, #-8]
   17dac:	lsl	r3, r3, #1
   17db0:	ldr	r1, [fp, #-20]	; 0xffffffec
   17db4:	add	r3, r1, r3
   17db8:	ldrh	r3, [r3]
   17dbc:	lsl	r3, r3, #1
   17dc0:	add	r3, r2, r3
   17dc4:	ldrh	r3, [r3]
   17dc8:	cmp	r3, #0
   17dcc:	bne	17dd8 <flatcc_builder_check_required@@Base+0xb4>
   17dd0:	mov	r3, #0
   17dd4:	b	17df8 <flatcc_builder_check_required@@Base+0xd4>
   17dd8:	ldr	r3, [fp, #-8]
   17ddc:	add	r3, r3, #1
   17de0:	str	r3, [fp, #-8]
   17de4:	ldr	r2, [fp, #-8]
   17de8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17dec:	cmp	r2, r3
   17df0:	blt	17da0 <flatcc_builder_check_required@@Base+0x7c>
   17df4:	mov	r3, #1
   17df8:	mov	r0, r3
   17dfc:	sub	sp, fp, #4
   17e00:	ldr	fp, [sp]
   17e04:	add	sp, sp, #4
   17e08:	pop	{pc}		; (ldr pc, [sp], #4)
   17e0c:	andeq	r6, r0, r4, asr r4
   17e10:	andeq	r5, r0, r0, asr #26
   17e14:	strdeq	r5, [r0], -r8

00017e18 <flatcc_builder_end_table@@Base>:
   17e18:	str	fp, [sp, #-8]!
   17e1c:	str	lr, [sp, #4]
   17e20:	add	fp, sp, #4
   17e24:	sub	sp, sp, #48	; 0x30
   17e28:	str	r0, [fp, #-32]	; 0xffffffe0
   17e2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17e30:	ldr	r3, [r3, #32]
   17e34:	ldrh	r3, [r3, #14]
   17e38:	cmp	r3, #3
   17e3c:	beq	17e60 <flatcc_builder_end_table@@Base+0x48>
   17e40:	ldr	r3, [pc, #520]	; 18050 <flatcc_builder_end_table@@Base+0x238>
   17e44:	add	r3, pc, r3
   17e48:	movw	r2, #1317	; 0x525
   17e4c:	ldr	r1, [pc, #512]	; 18054 <flatcc_builder_end_table@@Base+0x23c>
   17e50:	add	r1, pc, r1
   17e54:	ldr	r0, [pc, #508]	; 18058 <flatcc_builder_end_table@@Base+0x240>
   17e58:	add	r0, pc, r0
   17e5c:	bl	12324 <__assert_fail@plt>
   17e60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17e64:	ldr	r3, [r3, #4]
   17e68:	sub	r3, r3, #4
   17e6c:	str	r3, [fp, #-8]
   17e70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17e74:	ldrh	r3, [r3, #8]
   17e78:	add	r3, r3, #2
   17e7c:	uxth	r3, r3
   17e80:	lsl	r3, r3, #1
   17e84:	strh	r3, [fp, #-10]
   17e88:	ldr	r3, [fp, #-8]
   17e8c:	ldrh	r2, [fp, #-10]
   17e90:	strh	r2, [r3]
   17e94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17e98:	ldr	r3, [r3, #20]
   17e9c:	uxth	r2, r3
   17ea0:	ldr	r3, [fp, #-8]
   17ea4:	add	r3, r3, #2
   17ea8:	add	r2, r2, #4
   17eac:	uxth	r2, r2
   17eb0:	strh	r2, [r3]
   17eb4:	ldr	r3, [fp, #-8]
   17eb8:	ldrh	r3, [r3]
   17ebc:	mov	r2, r3
   17ec0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17ec4:	ldr	r3, [r3, #12]
   17ec8:	eor	r2, r2, r3
   17ecc:	movw	r3, #31153	; 0x79b1
   17ed0:	movt	r3, #40503	; 0x9e37
   17ed4:	mul	r3, r3, r2
   17ed8:	ldr	r2, [fp, #-8]
   17edc:	add	r2, r2, #2
   17ee0:	ldrh	r2, [r2]
   17ee4:	eor	r2, r2, r3
   17ee8:	movw	r3, #31153	; 0x79b1
   17eec:	movt	r3, #40503	; 0x9e37
   17ef0:	mul	r2, r3, r2
   17ef4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17ef8:	str	r2, [r3, #12]
   17efc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f00:	ldr	r3, [r3, #12]
   17f04:	ldrh	r2, [fp, #-10]
   17f08:	ldr	r1, [fp, #-8]
   17f0c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17f10:	bl	174b4 <flatcc_builder_create_cached_vtable@@Base>
   17f14:	str	r0, [fp, #-16]
   17f18:	ldr	r3, [fp, #-16]
   17f1c:	cmp	r3, #0
   17f20:	bne	17f2c <flatcc_builder_end_table@@Base+0x114>
   17f24:	mov	r3, #0
   17f28:	b	1803c <flatcc_builder_end_table@@Base+0x224>
   17f2c:	ldrh	r3, [fp, #-10]
   17f30:	mov	r2, r3
   17f34:	mov	r1, #0
   17f38:	ldr	r0, [fp, #-8]
   17f3c:	bl	122f4 <memset@plt>
   17f40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f44:	ldr	r2, [r3, #76]	; 0x4c
   17f48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f4c:	ldr	r3, [r3, #32]
   17f50:	ldr	r3, [r3, #20]
   17f54:	add	r3, r2, r3
   17f58:	str	r3, [fp, #-20]	; 0xffffffec
   17f5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f60:	ldr	r2, [r3]
   17f64:	ldr	r3, [fp, #-20]	; 0xffffffec
   17f68:	sub	r3, r2, r3
   17f6c:	asr	r3, r3, #1
   17f70:	str	r3, [fp, #-24]	; 0xffffffe8
   17f74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f78:	ldr	r1, [r3, #16]
   17f7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f80:	ldr	r2, [r3, #20]
   17f84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17f88:	ldrh	r0, [r3, #130]	; 0x82
   17f8c:	ldr	r3, [fp, #-16]
   17f90:	str	r3, [sp, #8]
   17f94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17f98:	str	r3, [sp, #4]
   17f9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17fa0:	str	r3, [sp]
   17fa4:	mov	r3, r0
   17fa8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17fac:	bl	177d4 <flatcc_builder_create_table@@Base>
   17fb0:	str	r0, [fp, #-28]	; 0xffffffe4
   17fb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17fb8:	cmp	r3, #0
   17fbc:	bne	17fc8 <flatcc_builder_end_table@@Base+0x1b0>
   17fc0:	mov	r3, #0
   17fc4:	b	1803c <flatcc_builder_end_table@@Base+0x224>
   17fc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17fcc:	ldr	r3, [r3, #32]
   17fd0:	ldr	r2, [r3, #24]
   17fd4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17fd8:	str	r2, [r3, #12]
   17fdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17fe0:	ldr	r3, [r3, #32]
   17fe4:	ldrh	r2, [r3, #28]
   17fe8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17fec:	strh	r2, [r3, #8]
   17ff0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17ff4:	ldr	r2, [r3, #52]	; 0x34
   17ff8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17ffc:	ldr	r3, [r3, #32]
   18000:	ldr	r3, [r3, #16]
   18004:	add	r2, r2, r3
   18008:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1800c:	str	r2, [r3, #4]
   18010:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18014:	ldr	r2, [r3, #76]	; 0x4c
   18018:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1801c:	ldr	r3, [r3, #32]
   18020:	ldr	r3, [r3, #20]
   18024:	add	r2, r2, r3
   18028:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1802c:	str	r2, [r3]
   18030:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18034:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   18038:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1803c:	mov	r0, r3
   18040:	sub	sp, fp, #4
   18044:	ldr	fp, [sp]
   18048:	add	sp, sp, #4
   1804c:	pop	{pc}		; (ldr pc, [sp], #4)
   18050:	andeq	r6, r0, r8, lsl #7
   18054:	andeq	r5, r0, r4, asr ip
   18058:	andeq	r5, r0, ip, lsl #30

0001805c <flatcc_builder_create_vector@@Base>:
   1805c:	str	r4, [sp, #-12]!
   18060:	str	fp, [sp, #4]
   18064:	str	lr, [sp, #8]
   18068:	add	fp, sp, #8
   1806c:	sub	sp, sp, #108	; 0x6c
   18070:	str	r0, [fp, #-104]	; 0xffffff98
   18074:	str	r1, [fp, #-108]	; 0xffffff94
   18078:	str	r2, [fp, #-112]	; 0xffffff90
   1807c:	str	r3, [fp, #-116]	; 0xffffff8c
   18080:	ldr	r4, [pc, #496]	; 18278 <flatcc_builder_create_vector@@Base+0x21c>
   18084:	add	r4, pc, r4
   18088:	ldr	r2, [fp, #-112]	; 0xffffff90
   1808c:	ldr	r3, [fp, #8]
   18090:	cmp	r2, r3
   18094:	bls	180d0 <flatcc_builder_create_vector@@Base+0x74>
   18098:	ldr	r2, [fp, #-112]	; 0xffffff90
   1809c:	ldr	r3, [fp, #8]
   180a0:	cmp	r2, r3
   180a4:	bls	180c8 <flatcc_builder_create_vector@@Base+0x6c>
   180a8:	ldr	r3, [pc, #460]	; 1827c <flatcc_builder_create_vector@@Base+0x220>
   180ac:	add	r3, pc, r3
   180b0:	movw	r2, #1365	; 0x555
   180b4:	ldr	r1, [pc, #452]	; 18280 <flatcc_builder_create_vector@@Base+0x224>
   180b8:	add	r1, pc, r1
   180bc:	ldr	r0, [pc, #448]	; 18284 <flatcc_builder_create_vector@@Base+0x228>
   180c0:	add	r0, pc, r0
   180c4:	bl	12324 <__assert_fail@plt>
   180c8:	mov	r3, #0
   180cc:	b	18260 <flatcc_builder_create_vector@@Base+0x204>
   180d0:	mov	r1, #4
   180d4:	add	r3, fp, #4
   180d8:	mov	r0, r3
   180dc:	bl	14f0c <flatcc_builder_clear@@Base+0x10c>
   180e0:	ldrh	r3, [fp, #4]
   180e4:	mov	r1, r3
   180e8:	ldr	r0, [fp, #-104]	; 0xffffff98
   180ec:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   180f0:	ldr	r3, [fp, #-112]	; 0xffffff90
   180f4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   180f8:	mul	r3, r2, r3
   180fc:	str	r3, [fp, #-16]
   18100:	ldr	r0, [fp, #-112]	; 0xffffff90
   18104:	bl	13dbc <main@@Base+0x134>
   18108:	mov	r3, r0
   1810c:	str	r3, [fp, #-24]	; 0xffffffe8
   18110:	ldrh	r3, [fp, #4]
   18114:	mov	r2, r3
   18118:	ldr	r1, [fp, #-16]
   1811c:	ldr	r0, [fp, #-104]	; 0xffffff98
   18120:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   18124:	str	r0, [fp, #-20]	; 0xffffffec
   18128:	mov	r3, #0
   1812c:	str	r3, [fp, #-96]	; 0xffffffa0
   18130:	mov	r3, #0
   18134:	str	r3, [fp, #-92]	; 0xffffffa4
   18138:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1813c:	add	r3, r3, #4
   18140:	str	r3, [fp, #-96]	; 0xffffffa0
   18144:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18148:	add	r3, r3, #1
   1814c:	lsl	r3, r3, #3
   18150:	sub	r2, fp, #12
   18154:	add	r3, r2, r3
   18158:	sub	r2, fp, #24
   1815c:	str	r2, [r3, #-84]	; 0xffffffac
   18160:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18164:	add	r3, r3, #1
   18168:	lsl	r3, r3, #3
   1816c:	sub	r2, fp, #12
   18170:	add	r3, r2, r3
   18174:	mov	r2, #4
   18178:	str	r2, [r3, #-80]	; 0xffffffb0
   1817c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18180:	add	r3, r3, #1
   18184:	str	r3, [fp, #-92]	; 0xffffffa4
   18188:	ldr	r3, [fp, #-16]
   1818c:	cmp	r3, #0
   18190:	beq	181e8 <flatcc_builder_create_vector@@Base+0x18c>
   18194:	ldr	r2, [fp, #-96]	; 0xffffffa0
   18198:	ldr	r3, [fp, #-16]
   1819c:	add	r3, r2, r3
   181a0:	str	r3, [fp, #-96]	; 0xffffffa0
   181a4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   181a8:	add	r3, r3, #1
   181ac:	lsl	r3, r3, #3
   181b0:	sub	r2, fp, #12
   181b4:	add	r3, r2, r3
   181b8:	ldr	r2, [fp, #-108]	; 0xffffff94
   181bc:	str	r2, [r3, #-84]	; 0xffffffac
   181c0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   181c4:	add	r3, r3, #1
   181c8:	lsl	r3, r3, #3
   181cc:	sub	r2, fp, #12
   181d0:	add	r3, r2, r3
   181d4:	ldr	r2, [fp, #-16]
   181d8:	str	r2, [r3, #-80]	; 0xffffffb0
   181dc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   181e0:	add	r3, r3, #1
   181e4:	str	r3, [fp, #-92]	; 0xffffffa4
   181e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181ec:	cmp	r3, #0
   181f0:	beq	1824c <flatcc_builder_create_vector@@Base+0x1f0>
   181f4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   181f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   181fc:	add	r3, r2, r3
   18200:	str	r3, [fp, #-96]	; 0xffffffa0
   18204:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18208:	add	r3, r3, #1
   1820c:	lsl	r3, r3, #3
   18210:	sub	r2, fp, #12
   18214:	add	r3, r2, r3
   18218:	ldr	r2, [pc, #104]	; 18288 <flatcc_builder_create_vector@@Base+0x22c>
   1821c:	ldr	r2, [r4, r2]
   18220:	str	r2, [r3, #-84]	; 0xffffffac
   18224:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18228:	add	r3, r3, #1
   1822c:	lsl	r3, r3, #3
   18230:	sub	r2, fp, #12
   18234:	add	r3, r2, r3
   18238:	ldr	r2, [fp, #-20]	; 0xffffffec
   1823c:	str	r2, [r3, #-80]	; 0xffffffb0
   18240:	ldr	r3, [fp, #-92]	; 0xffffffa4
   18244:	add	r3, r3, #1
   18248:	str	r3, [fp, #-92]	; 0xffffffa4
   1824c:	sub	r3, fp, #96	; 0x60
   18250:	mov	r1, r3
   18254:	ldr	r0, [fp, #-104]	; 0xffffff98
   18258:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   1825c:	mov	r3, r0
   18260:	mov	r0, r3
   18264:	sub	sp, fp, #8
   18268:	ldr	r4, [sp]
   1826c:	ldr	fp, [sp, #4]
   18270:	add	sp, sp, #8
   18274:	pop	{pc}		; (ldr pc, [sp], #4)
   18278:	andeq	r6, r1, r4, ror pc
   1827c:	andeq	r6, r0, ip, lsr r1
   18280:	andeq	r5, r0, ip, ror #19
   18284:	ldrdeq	r5, [r0], -r0
   18288:	andeq	r0, r0, r4, asr #32

0001828c <flatcc_builder_end_vector@@Base>:
   1828c:	str	fp, [sp, #-8]!
   18290:	str	lr, [sp, #4]
   18294:	add	fp, sp, #4
   18298:	sub	sp, sp, #24
   1829c:	str	r0, [fp, #-16]
   182a0:	ldr	r3, [fp, #-16]
   182a4:	ldr	r3, [r3, #32]
   182a8:	ldrh	r3, [r3, #14]
   182ac:	cmp	r3, #4
   182b0:	beq	182d4 <flatcc_builder_end_vector@@Base+0x48>
   182b4:	ldr	r3, [pc, #156]	; 18358 <flatcc_builder_end_vector@@Base+0xcc>
   182b8:	add	r3, pc, r3
   182bc:	movw	r2, #1400	; 0x578
   182c0:	ldr	r1, [pc, #148]	; 1835c <flatcc_builder_end_vector@@Base+0xd0>
   182c4:	add	r1, pc, r1
   182c8:	ldr	r0, [pc, #144]	; 18360 <flatcc_builder_end_vector@@Base+0xd4>
   182cc:	add	r0, pc, r0
   182d0:	bl	12324 <__assert_fail@plt>
   182d4:	ldr	r3, [fp, #-16]
   182d8:	ldr	r1, [r3, #16]
   182dc:	ldr	r3, [fp, #-16]
   182e0:	ldr	r3, [r3, #32]
   182e4:	ldr	r0, [r3, #20]
   182e8:	ldr	r3, [fp, #-16]
   182ec:	ldr	r3, [r3, #32]
   182f0:	ldr	ip, [r3, #16]
   182f4:	ldr	r3, [fp, #-16]
   182f8:	ldrh	r3, [r3, #130]	; 0x82
   182fc:	ldr	r2, [fp, #-16]
   18300:	ldr	r2, [r2, #32]
   18304:	ldr	r2, [r2, #24]
   18308:	str	r2, [sp, #4]
   1830c:	str	r3, [sp]
   18310:	mov	r3, ip
   18314:	mov	r2, r0
   18318:	ldr	r0, [fp, #-16]
   1831c:	bl	1805c <flatcc_builder_create_vector@@Base>
   18320:	str	r0, [fp, #-8]
   18324:	ldr	r3, [fp, #-8]
   18328:	cmp	r3, #0
   1832c:	bne	18338 <flatcc_builder_end_vector@@Base+0xac>
   18330:	mov	r3, #0
   18334:	b	18344 <flatcc_builder_end_vector@@Base+0xb8>
   18338:	ldr	r0, [fp, #-16]
   1833c:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   18340:	ldr	r3, [fp, #-8]
   18344:	mov	r0, r3
   18348:	sub	sp, fp, #4
   1834c:	ldr	fp, [sp]
   18350:	add	sp, sp, #4
   18354:	pop	{pc}		; (ldr pc, [sp], #4)
   18358:	andeq	r5, r0, r0, asr pc
   1835c:	andeq	r5, r0, r0, ror #15
   18360:	andeq	r5, r0, ip, lsl r9

00018364 <flatcc_builder_vector_count@@Base>:
   18364:	push	{fp}		; (str fp, [sp, #-4]!)
   18368:	add	fp, sp, #0
   1836c:	sub	sp, sp, #12
   18370:	str	r0, [fp, #-8]
   18374:	ldr	r3, [fp, #-8]
   18378:	ldr	r3, [r3, #32]
   1837c:	ldr	r3, [r3, #20]
   18380:	mov	r0, r3
   18384:	add	sp, fp, #0
   18388:	pop	{fp}		; (ldr fp, [sp], #4)
   1838c:	bx	lr

00018390 <flatcc_builder_vector_edit@@Base>:
   18390:	push	{fp}		; (str fp, [sp, #-4]!)
   18394:	add	fp, sp, #0
   18398:	sub	sp, sp, #12
   1839c:	str	r0, [fp, #-8]
   183a0:	ldr	r3, [fp, #-8]
   183a4:	ldr	r3, [r3, #16]
   183a8:	mov	r0, r3
   183ac:	add	sp, fp, #0
   183b0:	pop	{fp}		; (ldr fp, [sp], #4)
   183b4:	bx	lr
   183b8:	str	r4, [sp, #-12]!
   183bc:	str	fp, [sp, #4]
   183c0:	str	lr, [sp, #8]
   183c4:	add	fp, sp, #8
   183c8:	sub	sp, sp, #116	; 0x74
   183cc:	str	r0, [fp, #-112]	; 0xffffff90
   183d0:	str	r1, [fp, #-116]	; 0xffffff8c
   183d4:	str	r2, [fp, #-120]	; 0xffffff88
   183d8:	str	r3, [fp, #-124]	; 0xffffff84
   183dc:	ldr	r4, [pc, #764]	; 186e0 <flatcc_builder_vector_edit@@Base+0x350>
   183e0:	add	r4, pc, r4
   183e4:	ldr	r3, [fp, #-120]	; 0xffffff88
   183e8:	cmn	r3, #-1073741823	; 0xc0000001
   183ec:	bls	183f8 <flatcc_builder_vector_edit@@Base+0x68>
   183f0:	mov	r3, #0
   183f4:	b	186c8 <flatcc_builder_vector_edit@@Base+0x338>
   183f8:	mov	r1, #4
   183fc:	ldr	r0, [fp, #-112]	; 0xffffff90
   18400:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   18404:	ldr	r3, [fp, #-120]	; 0xffffff88
   18408:	lsl	r3, r3, #2
   1840c:	str	r3, [fp, #-20]	; 0xffffffec
   18410:	ldr	r0, [fp, #-120]	; 0xffffff88
   18414:	bl	13dbc <main@@Base+0x134>
   18418:	mov	r3, r0
   1841c:	str	r3, [fp, #-36]	; 0xffffffdc
   18420:	mov	r2, #4
   18424:	ldr	r1, [fp, #-20]	; 0xffffffec
   18428:	ldr	r0, [fp, #-112]	; 0xffffff90
   1842c:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   18430:	str	r0, [fp, #-24]	; 0xffffffe8
   18434:	mov	r3, #0
   18438:	str	r3, [fp, #-108]	; 0xffffff94
   1843c:	mov	r3, #0
   18440:	str	r3, [fp, #-104]	; 0xffffff98
   18444:	ldr	r3, [fp, #-108]	; 0xffffff94
   18448:	add	r3, r3, #4
   1844c:	str	r3, [fp, #-108]	; 0xffffff94
   18450:	ldr	r3, [fp, #-104]	; 0xffffff98
   18454:	add	r3, r3, #1
   18458:	lsl	r3, r3, #3
   1845c:	sub	r2, fp, #12
   18460:	add	r3, r2, r3
   18464:	sub	r2, fp, #36	; 0x24
   18468:	str	r2, [r3, #-96]	; 0xffffffa0
   1846c:	ldr	r3, [fp, #-104]	; 0xffffff98
   18470:	add	r3, r3, #1
   18474:	lsl	r3, r3, #3
   18478:	sub	r2, fp, #12
   1847c:	add	r3, r2, r3
   18480:	mov	r2, #4
   18484:	str	r2, [r3, #-92]	; 0xffffffa4
   18488:	ldr	r3, [fp, #-104]	; 0xffffff98
   1848c:	add	r3, r3, #1
   18490:	str	r3, [fp, #-104]	; 0xffffff98
   18494:	ldr	r3, [fp, #-20]	; 0xffffffec
   18498:	cmp	r3, #0
   1849c:	beq	184f4 <flatcc_builder_vector_edit@@Base+0x164>
   184a0:	ldr	r2, [fp, #-108]	; 0xffffff94
   184a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   184a8:	add	r3, r2, r3
   184ac:	str	r3, [fp, #-108]	; 0xffffff94
   184b0:	ldr	r3, [fp, #-104]	; 0xffffff98
   184b4:	add	r3, r3, #1
   184b8:	lsl	r3, r3, #3
   184bc:	sub	r2, fp, #12
   184c0:	add	r3, r2, r3
   184c4:	ldr	r2, [fp, #-116]	; 0xffffff8c
   184c8:	str	r2, [r3, #-96]	; 0xffffffa0
   184cc:	ldr	r3, [fp, #-104]	; 0xffffff98
   184d0:	add	r3, r3, #1
   184d4:	lsl	r3, r3, #3
   184d8:	sub	r2, fp, #12
   184dc:	add	r3, r2, r3
   184e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   184e4:	str	r2, [r3, #-92]	; 0xffffffa4
   184e8:	ldr	r3, [fp, #-104]	; 0xffffff98
   184ec:	add	r3, r3, #1
   184f0:	str	r3, [fp, #-104]	; 0xffffff98
   184f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   184f8:	cmp	r3, #0
   184fc:	beq	18558 <flatcc_builder_vector_edit@@Base+0x1c8>
   18500:	ldr	r2, [fp, #-108]	; 0xffffff94
   18504:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18508:	add	r3, r2, r3
   1850c:	str	r3, [fp, #-108]	; 0xffffff94
   18510:	ldr	r3, [fp, #-104]	; 0xffffff98
   18514:	add	r3, r3, #1
   18518:	lsl	r3, r3, #3
   1851c:	sub	r2, fp, #12
   18520:	add	r3, r2, r3
   18524:	ldr	r2, [pc, #440]	; 186e4 <flatcc_builder_vector_edit@@Base+0x354>
   18528:	ldr	r2, [r4, r2]
   1852c:	str	r2, [r3, #-96]	; 0xffffffa0
   18530:	ldr	r3, [fp, #-104]	; 0xffffff98
   18534:	add	r3, r3, #1
   18538:	lsl	r3, r3, #3
   1853c:	sub	r2, fp, #12
   18540:	add	r3, r2, r3
   18544:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18548:	str	r2, [r3, #-92]	; 0xffffffa4
   1854c:	ldr	r3, [fp, #-104]	; 0xffffff98
   18550:	add	r3, r3, #1
   18554:	str	r3, [fp, #-104]	; 0xffffff98
   18558:	ldr	r3, [fp, #-112]	; 0xffffff90
   1855c:	ldr	r3, [r3, #136]	; 0x88
   18560:	mov	r2, r3
   18564:	ldr	r3, [fp, #-108]	; 0xffffff94
   18568:	sub	r3, r2, r3
   1856c:	str	r3, [fp, #-28]	; 0xffffffe4
   18570:	mov	r3, #0
   18574:	str	r3, [fp, #-16]
   18578:	b	186a4 <flatcc_builder_vector_edit@@Base+0x314>
   1857c:	ldr	r3, [fp, #-16]
   18580:	lsl	r3, r3, #2
   18584:	ldr	r2, [fp, #-116]	; 0xffffff8c
   18588:	add	r3, r2, r3
   1858c:	ldr	r3, [r3]
   18590:	cmp	r3, #0
   18594:	beq	18634 <flatcc_builder_vector_edit@@Base+0x2a4>
   18598:	ldr	r3, [fp, #-16]
   1859c:	lsl	r3, r3, #2
   185a0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   185a4:	add	r3, r2, r3
   185a8:	ldr	r3, [r3]
   185ac:	mov	r2, r3
   185b0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   185b4:	sub	r2, r2, r3
   185b8:	ldr	r3, [fp, #-16]
   185bc:	lsl	r3, r3, #2
   185c0:	sub	r3, r2, r3
   185c4:	sub	r3, r3, #4
   185c8:	str	r3, [fp, #-32]	; 0xffffffe0
   185cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   185d0:	bl	13dbc <main@@Base+0x134>
   185d4:	mov	r1, r0
   185d8:	ldr	r3, [fp, #-16]
   185dc:	lsl	r3, r3, #2
   185e0:	ldr	r2, [fp, #-116]	; 0xffffff8c
   185e4:	add	r3, r2, r3
   185e8:	mov	r2, r1
   185ec:	str	r2, [r3]
   185f0:	ldr	r3, [fp, #-124]	; 0xffffff84
   185f4:	cmp	r3, #0
   185f8:	beq	18698 <flatcc_builder_vector_edit@@Base+0x308>
   185fc:	ldr	r2, [fp, #-124]	; 0xffffff84
   18600:	ldr	r3, [fp, #-16]
   18604:	add	r3, r2, r3
   18608:	ldrb	r3, [r3]
   1860c:	cmp	r3, #0
   18610:	bne	18698 <flatcc_builder_vector_edit@@Base+0x308>
   18614:	ldr	r3, [pc, #204]	; 186e8 <flatcc_builder_vector_edit@@Base+0x358>
   18618:	add	r3, pc, r3
   1861c:	movw	r2, #1457	; 0x5b1
   18620:	ldr	r1, [pc, #196]	; 186ec <flatcc_builder_vector_edit@@Base+0x35c>
   18624:	add	r1, pc, r1
   18628:	ldr	r0, [pc, #192]	; 186f0 <flatcc_builder_vector_edit@@Base+0x360>
   1862c:	add	r0, pc, r0
   18630:	bl	12324 <__assert_fail@plt>
   18634:	ldr	r3, [fp, #-124]	; 0xffffff84
   18638:	cmp	r3, #0
   1863c:	beq	18678 <flatcc_builder_vector_edit@@Base+0x2e8>
   18640:	ldr	r2, [fp, #-124]	; 0xffffff84
   18644:	ldr	r3, [fp, #-16]
   18648:	add	r3, r2, r3
   1864c:	ldrb	r3, [r3]
   18650:	cmp	r3, #0
   18654:	beq	18698 <flatcc_builder_vector_edit@@Base+0x308>
   18658:	ldr	r3, [pc, #148]	; 186f4 <flatcc_builder_vector_edit@@Base+0x364>
   1865c:	add	r3, pc, r3
   18660:	movw	r2, #1461	; 0x5b5
   18664:	ldr	r1, [pc, #140]	; 186f8 <flatcc_builder_vector_edit@@Base+0x368>
   18668:	add	r1, pc, r1
   1866c:	ldr	r0, [pc, #136]	; 186fc <flatcc_builder_vector_edit@@Base+0x36c>
   18670:	add	r0, pc, r0
   18674:	bl	12324 <__assert_fail@plt>
   18678:	ldr	r3, [pc, #128]	; 18700 <flatcc_builder_vector_edit@@Base+0x370>
   1867c:	add	r3, pc, r3
   18680:	movw	r2, #1463	; 0x5b7
   18684:	ldr	r1, [pc, #120]	; 18704 <flatcc_builder_vector_edit@@Base+0x374>
   18688:	add	r1, pc, r1
   1868c:	ldr	r0, [pc, #116]	; 18708 <flatcc_builder_vector_edit@@Base+0x378>
   18690:	add	r0, pc, r0
   18694:	bl	12324 <__assert_fail@plt>
   18698:	ldr	r3, [fp, #-16]
   1869c:	add	r3, r3, #1
   186a0:	str	r3, [fp, #-16]
   186a4:	ldr	r2, [fp, #-16]
   186a8:	ldr	r3, [fp, #-120]	; 0xffffff88
   186ac:	cmp	r2, r3
   186b0:	bcc	1857c <flatcc_builder_vector_edit@@Base+0x1ec>
   186b4:	sub	r3, fp, #108	; 0x6c
   186b8:	mov	r1, r3
   186bc:	ldr	r0, [fp, #-112]	; 0xffffff90
   186c0:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   186c4:	mov	r3, r0
   186c8:	mov	r0, r3
   186cc:	sub	sp, fp, #8
   186d0:	ldr	r4, [sp]
   186d4:	ldr	fp, [sp, #4]
   186d8:	add	sp, sp, #8
   186dc:	pop	{pc}		; (ldr pc, [sp], #4)
   186e0:	andeq	r6, r1, r8, lsl ip
   186e4:	andeq	r0, r0, r4, asr #32
   186e8:	andeq	r5, r0, ip, lsl #24
   186ec:	andeq	r5, r0, r0, lsl #9
   186f0:	andeq	r5, r0, r8, ror r7
   186f4:	andeq	r5, r0, r8, asr #23
   186f8:	andeq	r5, r0, ip, lsr r4
   186fc:	andeq	r5, r0, r4, asr #14
   18700:	andeq	r5, r0, r8, lsr #23
   18704:	andeq	r5, r0, ip, lsl r4
   18708:	andeq	r5, r0, r4, ror r4

0001870c <flatcc_builder_create_offset_vector_direct@@Base>:
   1870c:	str	fp, [sp, #-8]!
   18710:	str	lr, [sp, #4]
   18714:	add	fp, sp, #4
   18718:	sub	sp, sp, #16
   1871c:	str	r0, [fp, #-8]
   18720:	str	r1, [fp, #-12]
   18724:	str	r2, [fp, #-16]
   18728:	mov	r3, #0
   1872c:	ldr	r2, [fp, #-16]
   18730:	ldr	r1, [fp, #-12]
   18734:	ldr	r0, [fp, #-8]
   18738:	bl	183b8 <flatcc_builder_vector_edit@@Base+0x28>
   1873c:	mov	r3, r0
   18740:	mov	r0, r3
   18744:	sub	sp, fp, #4
   18748:	ldr	fp, [sp]
   1874c:	add	sp, sp, #4
   18750:	pop	{pc}		; (ldr pc, [sp], #4)

00018754 <flatcc_builder_end_offset_vector@@Base>:
   18754:	str	fp, [sp, #-8]!
   18758:	str	lr, [sp, #4]
   1875c:	add	fp, sp, #4
   18760:	sub	sp, sp, #16
   18764:	str	r0, [fp, #-16]
   18768:	ldr	r3, [fp, #-16]
   1876c:	ldr	r3, [r3, #32]
   18770:	ldrh	r3, [r3, #14]
   18774:	cmp	r3, #5
   18778:	beq	1879c <flatcc_builder_end_offset_vector@@Base+0x48>
   1877c:	ldr	r3, [pc, #112]	; 187f4 <flatcc_builder_end_offset_vector@@Base+0xa0>
   18780:	add	r3, pc, r3
   18784:	movw	r2, #1480	; 0x5c8
   18788:	ldr	r1, [pc, #104]	; 187f8 <flatcc_builder_end_offset_vector@@Base+0xa4>
   1878c:	add	r1, pc, r1
   18790:	ldr	r0, [pc, #100]	; 187fc <flatcc_builder_end_offset_vector@@Base+0xa8>
   18794:	add	r0, pc, r0
   18798:	bl	12324 <__assert_fail@plt>
   1879c:	ldr	r3, [fp, #-16]
   187a0:	ldr	r1, [r3, #16]
   187a4:	ldr	r3, [fp, #-16]
   187a8:	ldr	r3, [r3, #32]
   187ac:	ldr	r3, [r3, #20]
   187b0:	mov	r2, r3
   187b4:	ldr	r0, [fp, #-16]
   187b8:	bl	1870c <flatcc_builder_create_offset_vector_direct@@Base>
   187bc:	str	r0, [fp, #-8]
   187c0:	ldr	r3, [fp, #-8]
   187c4:	cmp	r3, #0
   187c8:	bne	187d4 <flatcc_builder_end_offset_vector@@Base+0x80>
   187cc:	mov	r3, #0
   187d0:	b	187e0 <flatcc_builder_end_offset_vector@@Base+0x8c>
   187d4:	ldr	r0, [fp, #-16]
   187d8:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   187dc:	ldr	r3, [fp, #-8]
   187e0:	mov	r0, r3
   187e4:	sub	sp, fp, #4
   187e8:	ldr	fp, [sp]
   187ec:	add	sp, sp, #4
   187f0:	pop	{pc}		; (ldr pc, [sp], #4)
   187f4:	andeq	r5, r0, r4, asr #21
   187f8:	andeq	r5, r0, r8, lsl r3
   187fc:	andeq	r5, r0, r0, asr #9

00018800 <flatcc_builder_end_offset_vector_for_unions@@Base>:
   18800:	str	fp, [sp, #-8]!
   18804:	str	lr, [sp, #4]
   18808:	add	fp, sp, #4
   1880c:	sub	sp, sp, #16
   18810:	str	r0, [fp, #-16]
   18814:	str	r1, [fp, #-20]	; 0xffffffec
   18818:	ldr	r3, [fp, #-16]
   1881c:	ldr	r3, [r3, #32]
   18820:	ldrh	r3, [r3, #14]
   18824:	cmp	r3, #5
   18828:	beq	1884c <flatcc_builder_end_offset_vector_for_unions@@Base+0x4c>
   1882c:	ldr	r3, [pc, #112]	; 188a4 <flatcc_builder_end_offset_vector_for_unions@@Base+0xa4>
   18830:	add	r3, pc, r3
   18834:	movw	r2, #1493	; 0x5d5
   18838:	ldr	r1, [pc, #104]	; 188a8 <flatcc_builder_end_offset_vector_for_unions@@Base+0xa8>
   1883c:	add	r1, pc, r1
   18840:	ldr	r0, [pc, #100]	; 188ac <flatcc_builder_end_offset_vector_for_unions@@Base+0xac>
   18844:	add	r0, pc, r0
   18848:	bl	12324 <__assert_fail@plt>
   1884c:	ldr	r3, [fp, #-16]
   18850:	ldr	r1, [r3, #16]
   18854:	ldr	r3, [fp, #-16]
   18858:	ldr	r3, [r3, #32]
   1885c:	ldr	r2, [r3, #20]
   18860:	ldr	r3, [fp, #-20]	; 0xffffffec
   18864:	ldr	r0, [fp, #-16]
   18868:	bl	183b8 <flatcc_builder_vector_edit@@Base+0x28>
   1886c:	str	r0, [fp, #-8]
   18870:	ldr	r3, [fp, #-8]
   18874:	cmp	r3, #0
   18878:	bne	18884 <flatcc_builder_end_offset_vector_for_unions@@Base+0x84>
   1887c:	mov	r3, #0
   18880:	b	18890 <flatcc_builder_end_offset_vector_for_unions@@Base+0x90>
   18884:	ldr	r0, [fp, #-16]
   18888:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   1888c:	ldr	r3, [fp, #-8]
   18890:	mov	r0, r3
   18894:	sub	sp, fp, #4
   18898:	ldr	fp, [sp]
   1889c:	add	sp, sp, #4
   188a0:	pop	{pc}		; (ldr pc, [sp], #4)
   188a4:	andeq	r5, r0, r8, lsr sl
   188a8:	andeq	r5, r0, r8, ror #4
   188ac:	andeq	r5, r0, r0, lsl r4

000188b0 <flatcc_builder_offset_vector_edit@@Base>:
   188b0:	push	{fp}		; (str fp, [sp, #-4]!)
   188b4:	add	fp, sp, #0
   188b8:	sub	sp, sp, #12
   188bc:	str	r0, [fp, #-8]
   188c0:	ldr	r3, [fp, #-8]
   188c4:	ldr	r3, [r3, #16]
   188c8:	mov	r0, r3
   188cc:	add	sp, fp, #0
   188d0:	pop	{fp}		; (ldr fp, [sp], #4)
   188d4:	bx	lr

000188d8 <flatcc_builder_offset_vector_count@@Base>:
   188d8:	push	{fp}		; (str fp, [sp, #-4]!)
   188dc:	add	fp, sp, #0
   188e0:	sub	sp, sp, #12
   188e4:	str	r0, [fp, #-8]
   188e8:	ldr	r3, [fp, #-8]
   188ec:	ldr	r3, [r3, #32]
   188f0:	ldr	r3, [r3, #20]
   188f4:	mov	r0, r3
   188f8:	add	sp, fp, #0
   188fc:	pop	{fp}		; (ldr fp, [sp], #4)
   18900:	bx	lr

00018904 <flatcc_builder_table_add_union@@Base>:
   18904:	str	fp, [sp, #-8]!
   18908:	str	lr, [sp, #4]
   1890c:	add	fp, sp, #4
   18910:	sub	sp, sp, #24
   18914:	str	r0, [fp, #-16]
   18918:	str	r1, [fp, #-20]	; 0xffffffec
   1891c:	sub	r1, fp, #28
   18920:	stm	r1, {r2, r3}
   18924:	ldr	r3, [fp, #-16]
   18928:	ldr	r3, [r3, #32]
   1892c:	ldrh	r3, [r3, #14]
   18930:	cmp	r3, #3
   18934:	beq	18958 <flatcc_builder_table_add_union@@Base+0x54>
   18938:	ldr	r3, [pc, #360]	; 18aa8 <flatcc_builder_table_add_union@@Base+0x1a4>
   1893c:	add	r3, pc, r3
   18940:	movw	r2, #1518	; 0x5ee
   18944:	ldr	r1, [pc, #352]	; 18aac <flatcc_builder_table_add_union@@Base+0x1a8>
   18948:	add	r1, pc, r1
   1894c:	ldr	r0, [pc, #348]	; 18ab0 <flatcc_builder_table_add_union@@Base+0x1ac>
   18950:	add	r0, pc, r0
   18954:	bl	12324 <__assert_fail@plt>
   18958:	ldrb	r3, [fp, #-28]	; 0xffffffe4
   1895c:	cmp	r3, #0
   18960:	bne	189b0 <flatcc_builder_table_add_union@@Base+0xac>
   18964:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18968:	cmp	r3, #0
   1896c:	beq	189b0 <flatcc_builder_table_add_union@@Base+0xac>
   18970:	ldrb	r3, [fp, #-28]	; 0xffffffe4
   18974:	cmp	r3, #0
   18978:	bne	189a8 <flatcc_builder_table_add_union@@Base+0xa4>
   1897c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18980:	cmp	r3, #0
   18984:	beq	189a8 <flatcc_builder_table_add_union@@Base+0xa4>
   18988:	ldr	r3, [pc, #292]	; 18ab4 <flatcc_builder_table_add_union@@Base+0x1b0>
   1898c:	add	r3, pc, r3
   18990:	movw	r2, #1519	; 0x5ef
   18994:	ldr	r1, [pc, #284]	; 18ab8 <flatcc_builder_table_add_union@@Base+0x1b4>
   18998:	add	r1, pc, r1
   1899c:	ldr	r0, [pc, #280]	; 18abc <flatcc_builder_table_add_union@@Base+0x1b8>
   189a0:	add	r0, pc, r0
   189a4:	bl	12324 <__assert_fail@plt>
   189a8:	mvn	r3, #0
   189ac:	b	18a94 <flatcc_builder_table_add_union@@Base+0x190>
   189b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   189b4:	cmp	r3, #0
   189b8:	beq	18a18 <flatcc_builder_table_add_union@@Base+0x114>
   189bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   189c0:	ldr	r0, [fp, #-16]
   189c4:	bl	19ad8 <flatcc_builder_table_add_offset@@Base>
   189c8:	str	r0, [fp, #-8]
   189cc:	ldr	r3, [fp, #-8]
   189d0:	cmp	r3, #0
   189d4:	bne	18a0c <flatcc_builder_table_add_union@@Base+0x108>
   189d8:	ldr	r3, [fp, #-8]
   189dc:	cmp	r3, #0
   189e0:	bne	18a04 <flatcc_builder_table_add_union@@Base+0x100>
   189e4:	ldr	r3, [pc, #212]	; 18ac0 <flatcc_builder_table_add_union@@Base+0x1bc>
   189e8:	add	r3, pc, r3
   189ec:	movw	r2, #1522	; 0x5f2
   189f0:	ldr	r1, [pc, #204]	; 18ac4 <flatcc_builder_table_add_union@@Base+0x1c0>
   189f4:	add	r1, pc, r1
   189f8:	ldr	r0, [pc, #200]	; 18ac8 <flatcc_builder_table_add_union@@Base+0x1c4>
   189fc:	add	r0, pc, r0
   18a00:	bl	12324 <__assert_fail@plt>
   18a04:	mvn	r3, #0
   18a08:	b	18a94 <flatcc_builder_table_add_union@@Base+0x190>
   18a0c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18a10:	ldr	r3, [fp, #-8]
   18a14:	str	r2, [r3]
   18a18:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a1c:	sub	r1, r3, #1
   18a20:	mov	r3, #1
   18a24:	mov	r2, #1
   18a28:	ldr	r0, [fp, #-16]
   18a2c:	bl	19868 <flatcc_builder_table_add@@Base>
   18a30:	str	r0, [fp, #-12]
   18a34:	ldr	r3, [fp, #-12]
   18a38:	cmp	r3, #0
   18a3c:	bne	18a74 <flatcc_builder_table_add_union@@Base+0x170>
   18a40:	ldr	r3, [fp, #-12]
   18a44:	cmp	r3, #0
   18a48:	bne	18a6c <flatcc_builder_table_add_union@@Base+0x168>
   18a4c:	ldr	r3, [pc, #120]	; 18acc <flatcc_builder_table_add_union@@Base+0x1c8>
   18a50:	add	r3, pc, r3
   18a54:	movw	r2, #1526	; 0x5f6
   18a58:	ldr	r1, [pc, #112]	; 18ad0 <flatcc_builder_table_add_union@@Base+0x1cc>
   18a5c:	add	r1, pc, r1
   18a60:	ldr	r0, [pc, #108]	; 18ad4 <flatcc_builder_table_add_union@@Base+0x1d0>
   18a64:	add	r0, pc, r0
   18a68:	bl	12324 <__assert_fail@plt>
   18a6c:	mvn	r3, #0
   18a70:	b	18a94 <flatcc_builder_table_add_union@@Base+0x190>
   18a74:	ldrb	r3, [fp, #-28]	; 0xffffffe4
   18a78:	mov	r0, r3
   18a7c:	bl	13de0 <main@@Base+0x158>
   18a80:	mov	r3, r0
   18a84:	mov	r2, r3
   18a88:	ldr	r3, [fp, #-12]
   18a8c:	strb	r2, [r3]
   18a90:	mov	r3, #0
   18a94:	mov	r0, r3
   18a98:	sub	sp, fp, #4
   18a9c:	ldr	fp, [sp]
   18aa0:	add	sp, sp, #4
   18aa4:	pop	{pc}		; (ldr pc, [sp], #4)
   18aa8:	andeq	r5, r0, r8, asr r9
   18aac:	andeq	r5, r0, ip, asr r1
   18ab0:	andeq	r5, r0, r4, lsl r4
   18ab4:	andeq	r5, r0, r8, lsl #18
   18ab8:	andeq	r5, r0, ip, lsl #2
   18abc:	andeq	r5, r0, r4, lsr #8
   18ac0:	andeq	r5, r0, ip, lsr #17
   18ac4:	strheq	r5, [r0], -r0
   18ac8:	andeq	r5, r0, ip, ror #7
   18acc:	andeq	r5, r0, r4, asr #16
   18ad0:	andeq	r5, r0, r8, asr #32
   18ad4:	muleq	r0, r0, r3

00018ad8 <flatcc_builder_table_add_union_vector@@Base>:
   18ad8:	str	fp, [sp, #-8]!
   18adc:	str	lr, [sp, #4]
   18ae0:	add	fp, sp, #4
   18ae4:	sub	sp, sp, #24
   18ae8:	str	r0, [fp, #-16]
   18aec:	str	r1, [fp, #-20]	; 0xffffffec
   18af0:	sub	r1, fp, #28
   18af4:	stm	r1, {r2, r3}
   18af8:	ldr	r3, [fp, #-16]
   18afc:	ldr	r3, [r3, #32]
   18b00:	ldrh	r3, [r3, #14]
   18b04:	cmp	r3, #3
   18b08:	beq	18b2c <flatcc_builder_table_add_union_vector@@Base+0x54>
   18b0c:	ldr	r3, [pc, #404]	; 18ca8 <flatcc_builder_table_add_union_vector@@Base+0x1d0>
   18b10:	add	r3, pc, r3
   18b14:	mov	r2, #1536	; 0x600
   18b18:	ldr	r1, [pc, #396]	; 18cac <flatcc_builder_table_add_union_vector@@Base+0x1d4>
   18b1c:	add	r1, pc, r1
   18b20:	ldr	r0, [pc, #392]	; 18cb0 <flatcc_builder_table_add_union_vector@@Base+0x1d8>
   18b24:	add	r0, pc, r0
   18b28:	bl	12324 <__assert_fail@plt>
   18b2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18b30:	cmp	r3, #0
   18b34:	moveq	r3, #1
   18b38:	movne	r3, #0
   18b3c:	uxtb	r2, r3
   18b40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18b44:	cmp	r3, #0
   18b48:	moveq	r3, #1
   18b4c:	movne	r3, #0
   18b50:	uxtb	r3, r3
   18b54:	eor	r3, r3, r2
   18b58:	uxtb	r3, r3
   18b5c:	cmp	r3, #0
   18b60:	beq	18bc4 <flatcc_builder_table_add_union_vector@@Base+0xec>
   18b64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18b68:	cmp	r3, #0
   18b6c:	movne	r3, #1
   18b70:	moveq	r3, #0
   18b74:	uxtb	r2, r3
   18b78:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18b7c:	cmp	r3, #0
   18b80:	moveq	r3, #1
   18b84:	movne	r3, #0
   18b88:	uxtb	r3, r3
   18b8c:	eor	r3, r3, r2
   18b90:	uxtb	r3, r3
   18b94:	cmp	r3, #0
   18b98:	bne	18bbc <flatcc_builder_table_add_union_vector@@Base+0xe4>
   18b9c:	ldr	r3, [pc, #272]	; 18cb4 <flatcc_builder_table_add_union_vector@@Base+0x1dc>
   18ba0:	add	r3, pc, r3
   18ba4:	movw	r2, #1537	; 0x601
   18ba8:	ldr	r1, [pc, #264]	; 18cb8 <flatcc_builder_table_add_union_vector@@Base+0x1e0>
   18bac:	add	r1, pc, r1
   18bb0:	ldr	r0, [pc, #260]	; 18cbc <flatcc_builder_table_add_union_vector@@Base+0x1e4>
   18bb4:	add	r0, pc, r0
   18bb8:	bl	12324 <__assert_fail@plt>
   18bbc:	mvn	r3, #0
   18bc0:	b	18c94 <flatcc_builder_table_add_union_vector@@Base+0x1bc>
   18bc4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18bc8:	cmp	r3, #0
   18bcc:	beq	18c90 <flatcc_builder_table_add_union_vector@@Base+0x1b8>
   18bd0:	ldr	r3, [fp, #-20]	; 0xffffffec
   18bd4:	sub	r3, r3, #1
   18bd8:	mov	r1, r3
   18bdc:	ldr	r0, [fp, #-16]
   18be0:	bl	19ad8 <flatcc_builder_table_add_offset@@Base>
   18be4:	str	r0, [fp, #-8]
   18be8:	ldr	r3, [fp, #-8]
   18bec:	cmp	r3, #0
   18bf0:	bne	18c28 <flatcc_builder_table_add_union_vector@@Base+0x150>
   18bf4:	ldr	r3, [fp, #-8]
   18bf8:	cmp	r3, #0
   18bfc:	bne	18c20 <flatcc_builder_table_add_union_vector@@Base+0x148>
   18c00:	ldr	r3, [pc, #184]	; 18cc0 <flatcc_builder_table_add_union_vector@@Base+0x1e8>
   18c04:	add	r3, pc, r3
   18c08:	movw	r2, #1540	; 0x604
   18c0c:	ldr	r1, [pc, #176]	; 18cc4 <flatcc_builder_table_add_union_vector@@Base+0x1ec>
   18c10:	add	r1, pc, r1
   18c14:	ldr	r0, [pc, #172]	; 18cc8 <flatcc_builder_table_add_union_vector@@Base+0x1f0>
   18c18:	add	r0, pc, r0
   18c1c:	bl	12324 <__assert_fail@plt>
   18c20:	mvn	r3, #0
   18c24:	b	18c94 <flatcc_builder_table_add_union_vector@@Base+0x1bc>
   18c28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18c2c:	ldr	r3, [fp, #-8]
   18c30:	str	r2, [r3]
   18c34:	ldr	r1, [fp, #-20]	; 0xffffffec
   18c38:	ldr	r0, [fp, #-16]
   18c3c:	bl	19ad8 <flatcc_builder_table_add_offset@@Base>
   18c40:	str	r0, [fp, #-8]
   18c44:	ldr	r3, [fp, #-8]
   18c48:	cmp	r3, #0
   18c4c:	bne	18c84 <flatcc_builder_table_add_union_vector@@Base+0x1ac>
   18c50:	ldr	r3, [fp, #-8]
   18c54:	cmp	r3, #0
   18c58:	bne	18c7c <flatcc_builder_table_add_union_vector@@Base+0x1a4>
   18c5c:	ldr	r3, [pc, #104]	; 18ccc <flatcc_builder_table_add_union_vector@@Base+0x1f4>
   18c60:	add	r3, pc, r3
   18c64:	movw	r2, #1544	; 0x608
   18c68:	ldr	r1, [pc, #96]	; 18cd0 <flatcc_builder_table_add_union_vector@@Base+0x1f8>
   18c6c:	add	r1, pc, r1
   18c70:	ldr	r0, [pc, #92]	; 18cd4 <flatcc_builder_table_add_union_vector@@Base+0x1fc>
   18c74:	add	r0, pc, r0
   18c78:	bl	12324 <__assert_fail@plt>
   18c7c:	mvn	r3, #0
   18c80:	b	18c94 <flatcc_builder_table_add_union_vector@@Base+0x1bc>
   18c84:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18c88:	ldr	r3, [fp, #-8]
   18c8c:	str	r2, [r3]
   18c90:	mov	r3, #0
   18c94:	mov	r0, r3
   18c98:	sub	sp, fp, #4
   18c9c:	ldr	fp, [sp]
   18ca0:	add	sp, sp, #4
   18ca4:	pop	{pc}		; (ldr pc, [sp], #4)
   18ca8:	andeq	r5, r0, r4, lsr #15
   18cac:	andeq	r4, r0, r8, lsl #31
   18cb0:	andeq	r5, r0, r0, asr #4
   18cb4:	andeq	r5, r0, r4, lsl r7
   18cb8:	strdeq	r4, [r0], -r8
   18cbc:	andeq	r5, r0, ip, asr #4
   18cc0:			; <UNDEFINED> instruction: 0x000056b0
   18cc4:	muleq	r0, r4, lr
   18cc8:	ldrdeq	r5, [r0], -r0
   18ccc:	andeq	r5, r0, r4, asr r6
   18cd0:	andeq	r4, r0, r8, lsr lr
   18cd4:	andeq	r5, r0, r4, ror r1

00018cd8 <flatcc_builder_create_union_vector@@Base>:
   18cd8:	str	fp, [sp, #-8]!
   18cdc:	str	lr, [sp, #4]
   18ce0:	add	fp, sp, #4
   18ce4:	sub	sp, sp, #48	; 0x30
   18ce8:	str	r0, [fp, #-32]	; 0xffffffe0
   18cec:	str	r1, [fp, #-36]	; 0xffffffdc
   18cf0:	str	r2, [fp, #-40]	; 0xffffffd8
   18cf4:	str	r3, [fp, #-44]	; 0xffffffd4
   18cf8:	mov	r3, #0
   18cfc:	str	r3, [fp, #-24]	; 0xffffffe8
   18d00:	mov	r3, #0
   18d04:	str	r3, [fp, #-20]	; 0xffffffec
   18d08:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d0c:	bl	1704c <flatcc_builder_start_offset_vector@@Base>
   18d10:	mov	r3, r0
   18d14:	cmp	r3, #0
   18d18:	beq	18d34 <flatcc_builder_create_union_vector@@Base+0x5c>
   18d1c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d20:	mov	r1, r3
   18d24:	sub	r3, fp, #24
   18d28:	ldrd	r2, [r3]
   18d2c:	strd	r2, [r1]
   18d30:	b	18e50 <flatcc_builder_create_union_vector@@Base+0x178>
   18d34:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18d38:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d3c:	bl	16890 <flatcc_builder_extend_offset_vector@@Base>
   18d40:	mov	r3, r0
   18d44:	cmp	r3, #0
   18d48:	bne	18d64 <flatcc_builder_create_union_vector@@Base+0x8c>
   18d4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d50:	mov	r1, r3
   18d54:	sub	r3, fp, #24
   18d58:	ldrd	r2, [r3]
   18d5c:	strd	r2, [r1]
   18d60:	b	18e50 <flatcc_builder_create_union_vector@@Base+0x178>
   18d64:	ldr	r1, [fp, #-44]	; 0xffffffd4
   18d68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d6c:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   18d70:	str	r0, [fp, #-12]
   18d74:	ldr	r3, [fp, #-12]
   18d78:	cmp	r3, #0
   18d7c:	bne	18d98 <flatcc_builder_create_union_vector@@Base+0xc0>
   18d80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18d84:	mov	r1, r3
   18d88:	sub	r3, fp, #24
   18d8c:	ldrd	r2, [r3]
   18d90:	strd	r2, [r1]
   18d94:	b	18e50 <flatcc_builder_create_union_vector@@Base+0x178>
   18d98:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18d9c:	bl	188b0 <flatcc_builder_offset_vector_edit@@Base>
   18da0:	str	r0, [fp, #-16]
   18da4:	mov	r3, #0
   18da8:	str	r3, [fp, #-8]
   18dac:	b	18e08 <flatcc_builder_create_union_vector@@Base+0x130>
   18db0:	ldr	r3, [fp, #-8]
   18db4:	lsl	r3, r3, #3
   18db8:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18dbc:	add	r2, r2, r3
   18dc0:	ldr	r1, [fp, #-12]
   18dc4:	ldr	r3, [fp, #-8]
   18dc8:	add	r3, r1, r3
   18dcc:	ldrb	r2, [r2]
   18dd0:	strb	r2, [r3]
   18dd4:	ldr	r3, [fp, #-8]
   18dd8:	lsl	r3, r3, #3
   18ddc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   18de0:	add	r2, r2, r3
   18de4:	ldr	r3, [fp, #-8]
   18de8:	lsl	r3, r3, #2
   18dec:	ldr	r1, [fp, #-16]
   18df0:	add	r3, r1, r3
   18df4:	ldr	r2, [r2, #4]
   18df8:	str	r2, [r3]
   18dfc:	ldr	r3, [fp, #-8]
   18e00:	add	r3, r3, #1
   18e04:	str	r3, [fp, #-8]
   18e08:	ldr	r2, [fp, #-8]
   18e0c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18e10:	cmp	r2, r3
   18e14:	bcc	18db0 <flatcc_builder_create_union_vector@@Base+0xd8>
   18e18:	sub	r0, fp, #24
   18e1c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   18e20:	str	r3, [sp]
   18e24:	ldr	r3, [fp, #-16]
   18e28:	ldr	r2, [fp, #-12]
   18e2c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   18e30:	bl	18e64 <flatcc_builder_create_union_vector_direct@@Base>
   18e34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   18e38:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   18e3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18e40:	mov	r1, r3
   18e44:	sub	r3, fp, #24
   18e48:	ldrd	r2, [r3]
   18e4c:	strd	r2, [r1]
   18e50:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18e54:	sub	sp, fp, #4
   18e58:	ldr	fp, [sp]
   18e5c:	add	sp, sp, #4
   18e60:	pop	{pc}		; (ldr pc, [sp], #4)

00018e64 <flatcc_builder_create_union_vector_direct@@Base>:
   18e64:	str	fp, [sp, #-8]!
   18e68:	str	lr, [sp, #4]
   18e6c:	add	fp, sp, #4
   18e70:	sub	sp, sp, #32
   18e74:	str	r0, [fp, #-16]
   18e78:	str	r1, [fp, #-20]	; 0xffffffec
   18e7c:	str	r2, [fp, #-24]	; 0xffffffe8
   18e80:	str	r3, [fp, #-28]	; 0xffffffe4
   18e84:	mov	r3, #0
   18e88:	str	r3, [fp, #-12]
   18e8c:	mov	r3, #0
   18e90:	str	r3, [fp, #-8]
   18e94:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18e98:	ldr	r2, [fp, #4]
   18e9c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   18ea0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ea4:	bl	183b8 <flatcc_builder_vector_edit@@Base+0x28>
   18ea8:	mov	r3, r0
   18eac:	str	r3, [fp, #-8]
   18eb0:	ldr	r3, [fp, #-8]
   18eb4:	cmp	r3, #0
   18eb8:	bne	18ed4 <flatcc_builder_create_union_vector_direct@@Base+0x70>
   18ebc:	ldr	r3, [fp, #-16]
   18ec0:	mov	r1, r3
   18ec4:	sub	r3, fp, #12
   18ec8:	ldrd	r2, [r3]
   18ecc:	strd	r2, [r1]
   18ed0:	b	18f38 <flatcc_builder_create_union_vector_direct@@Base+0xd4>
   18ed4:	mvn	r3, #0
   18ed8:	str	r3, [sp, #4]
   18edc:	mov	r3, #1
   18ee0:	str	r3, [sp]
   18ee4:	mov	r3, #1
   18ee8:	ldr	r2, [fp, #4]
   18eec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ef0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18ef4:	bl	1805c <flatcc_builder_create_vector@@Base>
   18ef8:	mov	r3, r0
   18efc:	str	r3, [fp, #-12]
   18f00:	ldr	r3, [fp, #-12]
   18f04:	cmp	r3, #0
   18f08:	bne	18f24 <flatcc_builder_create_union_vector_direct@@Base+0xc0>
   18f0c:	ldr	r3, [fp, #-16]
   18f10:	mov	r1, r3
   18f14:	sub	r3, fp, #12
   18f18:	ldrd	r2, [r3]
   18f1c:	strd	r2, [r1]
   18f20:	b	18f38 <flatcc_builder_create_union_vector_direct@@Base+0xd4>
   18f24:	ldr	r3, [fp, #-16]
   18f28:	mov	r1, r3
   18f2c:	sub	r3, fp, #12
   18f30:	ldrd	r2, [r3]
   18f34:	strd	r2, [r1]
   18f38:	ldr	r0, [fp, #-16]
   18f3c:	sub	sp, fp, #4
   18f40:	ldr	fp, [sp]
   18f44:	add	sp, sp, #4
   18f48:	pop	{pc}		; (ldr pc, [sp], #4)

00018f4c <flatcc_builder_start_union_vector@@Base>:
   18f4c:	str	fp, [sp, #-8]!
   18f50:	str	lr, [sp, #4]
   18f54:	add	fp, sp, #4
   18f58:	sub	sp, sp, #8
   18f5c:	str	r0, [fp, #-8]
   18f60:	mov	r1, #4
   18f64:	ldr	r0, [fp, #-8]
   18f68:	bl	15280 <flatcc_builder_get_user_frame_ptr@@Base+0x34>
   18f6c:	mov	r3, r0
   18f70:	cmp	r3, #0
   18f74:	beq	18f80 <flatcc_builder_start_union_vector@@Base+0x34>
   18f78:	mvn	r3, #0
   18f7c:	b	18fc0 <flatcc_builder_start_union_vector@@Base+0x74>
   18f80:	ldr	r3, [fp, #-8]
   18f84:	ldr	r3, [r3, #32]
   18f88:	mov	r2, #8
   18f8c:	str	r2, [r3, #16]
   18f90:	ldr	r3, [fp, #-8]
   18f94:	ldr	r3, [r3, #32]
   18f98:	mov	r2, #0
   18f9c:	str	r2, [r3, #20]
   18fa0:	ldr	r3, [fp, #-8]
   18fa4:	ldr	r3, [r3, #32]
   18fa8:	mov	r2, #7
   18fac:	strh	r2, [r3, #14]
   18fb0:	mvn	r1, #3
   18fb4:	ldr	r0, [fp, #-8]
   18fb8:	bl	140e0 <flatcc_builder_default_alloc@@Base+0x1d4>
   18fbc:	mov	r3, #0
   18fc0:	mov	r0, r3
   18fc4:	sub	sp, fp, #4
   18fc8:	ldr	fp, [sp]
   18fcc:	add	sp, sp, #4
   18fd0:	pop	{pc}		; (ldr pc, [sp], #4)

00018fd4 <flatcc_builder_end_union_vector@@Base>:
   18fd4:	str	fp, [sp, #-8]!
   18fd8:	str	lr, [sp, #4]
   18fdc:	add	fp, sp, #4
   18fe0:	sub	sp, sp, #48	; 0x30
   18fe4:	str	r0, [fp, #-40]	; 0xffffffd8
   18fe8:	str	r1, [fp, #-44]	; 0xffffffd4
   18fec:	mov	r3, #0
   18ff0:	str	r3, [fp, #-32]	; 0xffffffe0
   18ff4:	mov	r3, #0
   18ff8:	str	r3, [fp, #-28]	; 0xffffffe4
   18ffc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   19000:	ldr	r3, [r3, #32]
   19004:	ldrh	r3, [r3, #14]
   19008:	cmp	r3, #7
   1900c:	beq	19030 <flatcc_builder_end_union_vector@@Base+0x5c>
   19010:	ldr	r3, [pc, #328]	; 19160 <flatcc_builder_end_union_vector@@Base+0x18c>
   19014:	add	r3, pc, r3
   19018:	movw	r2, #1617	; 0x651
   1901c:	ldr	r1, [pc, #320]	; 19164 <flatcc_builder_end_union_vector@@Base+0x190>
   19020:	add	r1, pc, r1
   19024:	ldr	r0, [pc, #316]	; 19168 <flatcc_builder_end_union_vector@@Base+0x194>
   19028:	add	r0, pc, r0
   1902c:	bl	12324 <__assert_fail@plt>
   19030:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19034:	bl	19194 <flatcc_builder_union_vector_count@@Base>
   19038:	str	r0, [fp, #-12]
   1903c:	ldr	r2, [fp, #-12]
   19040:	mov	r3, r2
   19044:	lsl	r3, r3, #2
   19048:	add	r3, r3, r2
   1904c:	mov	r1, r3
   19050:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19054:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   19058:	str	r0, [fp, #-16]
   1905c:	ldr	r3, [fp, #-16]
   19060:	cmp	r3, #0
   19064:	bne	19080 <flatcc_builder_end_union_vector@@Base+0xac>
   19068:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1906c:	mov	r1, r3
   19070:	sub	r3, fp, #32
   19074:	ldrd	r2, [r3]
   19078:	strd	r2, [r1]
   1907c:	b	1914c <flatcc_builder_end_union_vector@@Base+0x178>
   19080:	ldr	r3, [fp, #-12]
   19084:	lsl	r3, r3, #2
   19088:	ldr	r2, [fp, #-16]
   1908c:	add	r3, r2, r3
   19090:	str	r3, [fp, #-20]	; 0xffffffec
   19094:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19098:	bl	1916c <flatcc_builder_union_vector_edit@@Base>
   1909c:	str	r0, [fp, #-24]	; 0xffffffe8
   190a0:	mov	r3, #0
   190a4:	str	r3, [fp, #-8]
   190a8:	b	19104 <flatcc_builder_end_union_vector@@Base+0x130>
   190ac:	ldr	r3, [fp, #-8]
   190b0:	lsl	r3, r3, #3
   190b4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   190b8:	add	r2, r2, r3
   190bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   190c0:	ldr	r3, [fp, #-8]
   190c4:	add	r3, r1, r3
   190c8:	ldrb	r2, [r2]
   190cc:	strb	r2, [r3]
   190d0:	ldr	r3, [fp, #-8]
   190d4:	lsl	r3, r3, #3
   190d8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   190dc:	add	r2, r2, r3
   190e0:	ldr	r3, [fp, #-8]
   190e4:	lsl	r3, r3, #2
   190e8:	ldr	r1, [fp, #-16]
   190ec:	add	r3, r1, r3
   190f0:	ldr	r2, [r2, #4]
   190f4:	str	r2, [r3]
   190f8:	ldr	r3, [fp, #-8]
   190fc:	add	r3, r3, #1
   19100:	str	r3, [fp, #-8]
   19104:	ldr	r2, [fp, #-8]
   19108:	ldr	r3, [fp, #-12]
   1910c:	cmp	r2, r3
   19110:	bcc	190ac <flatcc_builder_end_union_vector@@Base+0xd8>
   19114:	sub	r0, fp, #32
   19118:	ldr	r3, [fp, #-12]
   1911c:	str	r3, [sp]
   19120:	ldr	r3, [fp, #-16]
   19124:	ldr	r2, [fp, #-20]	; 0xffffffec
   19128:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1912c:	bl	18e64 <flatcc_builder_create_union_vector_direct@@Base>
   19130:	ldr	r0, [fp, #-44]	; 0xffffffd4
   19134:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   19138:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1913c:	mov	r1, r3
   19140:	sub	r3, fp, #32
   19144:	ldrd	r2, [r3]
   19148:	strd	r2, [r1]
   1914c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   19150:	sub	sp, fp, #4
   19154:	ldr	fp, [sp]
   19158:	add	sp, sp, #4
   1915c:	pop	{pc}		; (ldr pc, [sp], #4)
   19160:	andeq	r5, r0, r8, asr #5
   19164:	andeq	r4, r0, r4, lsl #21
   19168:	andeq	r4, r0, r0, lsl #28

0001916c <flatcc_builder_union_vector_edit@@Base>:
   1916c:	push	{fp}		; (str fp, [sp, #-4]!)
   19170:	add	fp, sp, #0
   19174:	sub	sp, sp, #12
   19178:	str	r0, [fp, #-8]
   1917c:	ldr	r3, [fp, #-8]
   19180:	ldr	r3, [r3, #16]
   19184:	mov	r0, r3
   19188:	add	sp, fp, #0
   1918c:	pop	{fp}		; (ldr fp, [sp], #4)
   19190:	bx	lr

00019194 <flatcc_builder_union_vector_count@@Base>:
   19194:	push	{fp}		; (str fp, [sp, #-4]!)
   19198:	add	fp, sp, #0
   1919c:	sub	sp, sp, #12
   191a0:	str	r0, [fp, #-8]
   191a4:	ldr	r3, [fp, #-8]
   191a8:	ldr	r3, [r3, #32]
   191ac:	ldr	r3, [r3, #20]
   191b0:	mov	r0, r3
   191b4:	add	sp, fp, #0
   191b8:	pop	{fp}		; (ldr fp, [sp], #4)
   191bc:	bx	lr

000191c0 <flatcc_builder_extend_union_vector@@Base>:
   191c0:	str	fp, [sp, #-8]!
   191c4:	str	lr, [sp, #4]
   191c8:	add	fp, sp, #4
   191cc:	sub	sp, sp, #8
   191d0:	str	r0, [fp, #-8]
   191d4:	str	r1, [fp, #-12]
   191d8:	mvn	r2, #-536870912	; 0xe0000000
   191dc:	ldr	r1, [fp, #-12]
   191e0:	ldr	r0, [fp, #-8]
   191e4:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   191e8:	mov	r3, r0
   191ec:	cmp	r3, #0
   191f0:	beq	191fc <flatcc_builder_extend_union_vector@@Base+0x3c>
   191f4:	mov	r3, #0
   191f8:	b	19214 <flatcc_builder_extend_union_vector@@Base+0x54>
   191fc:	ldr	r3, [fp, #-12]
   19200:	lsl	r3, r3, #3
   19204:	mov	r1, r3
   19208:	ldr	r0, [fp, #-8]
   1920c:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   19210:	mov	r3, r0
   19214:	mov	r0, r3
   19218:	sub	sp, fp, #4
   1921c:	ldr	fp, [sp]
   19220:	add	sp, sp, #4
   19224:	pop	{pc}		; (ldr pc, [sp], #4)

00019228 <flatcc_builder_truncate_union_vector@@Base>:
   19228:	str	fp, [sp, #-8]!
   1922c:	str	lr, [sp, #4]
   19230:	add	fp, sp, #4
   19234:	sub	sp, sp, #8
   19238:	str	r0, [fp, #-8]
   1923c:	str	r1, [fp, #-12]
   19240:	ldr	r3, [fp, #-8]
   19244:	ldr	r3, [r3, #32]
   19248:	ldrh	r3, [r3, #14]
   1924c:	cmp	r3, #7
   19250:	beq	19274 <flatcc_builder_truncate_union_vector@@Base+0x4c>
   19254:	ldr	r3, [pc, #200]	; 19324 <flatcc_builder_truncate_union_vector@@Base+0xfc>
   19258:	add	r3, pc, r3
   1925c:	movw	r2, #1665	; 0x681
   19260:	ldr	r1, [pc, #192]	; 19328 <flatcc_builder_truncate_union_vector@@Base+0x100>
   19264:	add	r1, pc, r1
   19268:	ldr	r0, [pc, #188]	; 1932c <flatcc_builder_truncate_union_vector@@Base+0x104>
   1926c:	add	r0, pc, r0
   19270:	bl	12324 <__assert_fail@plt>
   19274:	ldr	r3, [fp, #-8]
   19278:	ldr	r3, [r3, #32]
   1927c:	ldr	r3, [r3, #20]
   19280:	ldr	r2, [fp, #-12]
   19284:	cmp	r2, r3
   19288:	bls	192cc <flatcc_builder_truncate_union_vector@@Base+0xa4>
   1928c:	ldr	r3, [fp, #-8]
   19290:	ldr	r3, [r3, #32]
   19294:	ldr	r3, [r3, #20]
   19298:	ldr	r2, [fp, #-12]
   1929c:	cmp	r2, r3
   192a0:	bls	192c4 <flatcc_builder_truncate_union_vector@@Base+0x9c>
   192a4:	ldr	r3, [pc, #132]	; 19330 <flatcc_builder_truncate_union_vector@@Base+0x108>
   192a8:	add	r3, pc, r3
   192ac:	movw	r2, #1666	; 0x682
   192b0:	ldr	r1, [pc, #124]	; 19334 <flatcc_builder_truncate_union_vector@@Base+0x10c>
   192b4:	add	r1, pc, r1
   192b8:	ldr	r0, [pc, #120]	; 19338 <flatcc_builder_truncate_union_vector@@Base+0x110>
   192bc:	add	r0, pc, r0
   192c0:	bl	12324 <__assert_fail@plt>
   192c4:	mvn	r3, #0
   192c8:	b	19310 <flatcc_builder_truncate_union_vector@@Base+0xe8>
   192cc:	ldr	r3, [fp, #-8]
   192d0:	ldr	r3, [r3, #32]
   192d4:	ldr	r1, [r3, #20]
   192d8:	ldr	r3, [fp, #-8]
   192dc:	ldr	r3, [r3, #32]
   192e0:	ldr	r2, [fp, #-12]
   192e4:	sub	r2, r1, r2
   192e8:	str	r2, [r3, #20]
   192ec:	ldr	r3, [fp, #-8]
   192f0:	ldr	r3, [r3, #32]
   192f4:	ldr	r3, [r3, #16]
   192f8:	ldr	r2, [fp, #-12]
   192fc:	mul	r3, r2, r3
   19300:	mov	r1, r3
   19304:	ldr	r0, [fp, #-8]
   19308:	bl	142c4 <flatcc_builder_default_alloc@@Base+0x3b8>
   1930c:	mov	r3, #0
   19310:	mov	r0, r3
   19314:	sub	sp, fp, #4
   19318:	ldr	fp, [sp]
   1931c:	add	sp, sp, #4
   19320:	pop	{pc}		; (ldr pc, [sp], #4)
   19324:	andeq	r5, r0, r4, lsr #1
   19328:	andeq	r4, r0, r0, asr #16
   1932c:			; <UNDEFINED> instruction: 0x00004bbc
   19330:	andeq	r5, r0, r4, asr r0
   19334:	strdeq	r4, [r0], -r0
   19338:	andeq	r4, r0, ip, lsl sl

0001933c <flatcc_builder_union_vector_push@@Base>:
   1933c:	str	fp, [sp, #-8]!
   19340:	str	lr, [sp, #4]
   19344:	add	fp, sp, #4
   19348:	sub	sp, sp, #24
   1934c:	str	r0, [fp, #-16]
   19350:	sub	r3, fp, #24
   19354:	stm	r3, {r1, r2}
   19358:	ldr	r3, [fp, #-16]
   1935c:	ldr	r3, [r3, #32]
   19360:	ldrh	r3, [r3, #14]
   19364:	cmp	r3, #7
   19368:	beq	1938c <flatcc_builder_union_vector_push@@Base+0x50>
   1936c:	ldr	r3, [pc, #160]	; 19414 <flatcc_builder_union_vector_push@@Base+0xd8>
   19370:	add	r3, pc, r3
   19374:	movw	r2, #1677	; 0x68d
   19378:	ldr	r1, [pc, #152]	; 19418 <flatcc_builder_union_vector_push@@Base+0xdc>
   1937c:	add	r1, pc, r1
   19380:	ldr	r0, [pc, #148]	; 1941c <flatcc_builder_union_vector_push@@Base+0xe0>
   19384:	add	r0, pc, r0
   19388:	bl	12324 <__assert_fail@plt>
   1938c:	ldr	r3, [fp, #-16]
   19390:	ldr	r3, [r3, #32]
   19394:	ldr	r3, [r3, #20]
   19398:	cmn	r3, #-536870911	; 0xe0000001
   1939c:	bne	193a8 <flatcc_builder_union_vector_push@@Base+0x6c>
   193a0:	mov	r3, #0
   193a4:	b	19400 <flatcc_builder_union_vector_push@@Base+0xc4>
   193a8:	ldr	r3, [fp, #-16]
   193ac:	ldr	r3, [r3, #32]
   193b0:	ldr	r2, [r3, #20]
   193b4:	ldr	r3, [fp, #-16]
   193b8:	ldr	r3, [r3, #32]
   193bc:	add	r2, r2, #1
   193c0:	str	r2, [r3, #20]
   193c4:	mov	r1, #8
   193c8:	ldr	r0, [fp, #-16]
   193cc:	bl	1421c <flatcc_builder_default_alloc@@Base+0x310>
   193d0:	str	r0, [fp, #-8]
   193d4:	ldr	r3, [fp, #-8]
   193d8:	cmp	r3, #0
   193dc:	bne	193e8 <flatcc_builder_union_vector_push@@Base+0xac>
   193e0:	mov	r3, #0
   193e4:	b	19400 <flatcc_builder_union_vector_push@@Base+0xc4>
   193e8:	ldr	r3, [fp, #-8]
   193ec:	mov	r1, r3
   193f0:	sub	r3, fp, #24
   193f4:	ldrd	r2, [r3]
   193f8:	strd	r2, [r1]
   193fc:	ldr	r3, [fp, #-8]
   19400:	mov	r0, r3
   19404:	sub	sp, fp, #4
   19408:	ldr	fp, [sp]
   1940c:	add	sp, sp, #4
   19410:	pop	{pc}		; (ldr pc, [sp], #4)
   19414:			; <UNDEFINED> instruction: 0x00004fb4
   19418:	andeq	r4, r0, r8, lsr #14
   1941c:	andeq	r4, r0, r4, lsr #21

00019420 <flatcc_builder_append_union_vector@@Base>:
   19420:	str	fp, [sp, #-8]!
   19424:	str	lr, [sp, #4]
   19428:	add	fp, sp, #4
   1942c:	sub	sp, sp, #16
   19430:	str	r0, [fp, #-8]
   19434:	str	r1, [fp, #-12]
   19438:	str	r2, [fp, #-16]
   1943c:	ldr	r3, [fp, #-8]
   19440:	ldr	r3, [r3, #32]
   19444:	ldrh	r3, [r3, #14]
   19448:	cmp	r3, #7
   1944c:	beq	19470 <flatcc_builder_append_union_vector@@Base+0x50>
   19450:	ldr	r3, [pc, #108]	; 194c4 <flatcc_builder_append_union_vector@@Base+0xa4>
   19454:	add	r3, pc, r3
   19458:	movw	r2, #1692	; 0x69c
   1945c:	ldr	r1, [pc, #100]	; 194c8 <flatcc_builder_append_union_vector@@Base+0xa8>
   19460:	add	r1, pc, r1
   19464:	ldr	r0, [pc, #96]	; 194cc <flatcc_builder_append_union_vector@@Base+0xac>
   19468:	add	r0, pc, r0
   1946c:	bl	12324 <__assert_fail@plt>
   19470:	mvn	r2, #-536870912	; 0xe0000000
   19474:	ldr	r1, [fp, #-16]
   19478:	ldr	r0, [fp, #-8]
   1947c:	bl	16554 <flatcc_builder_end_struct@@Base+0xac>
   19480:	mov	r3, r0
   19484:	cmp	r3, #0
   19488:	beq	19494 <flatcc_builder_append_union_vector@@Base+0x74>
   1948c:	mov	r3, #0
   19490:	b	194b0 <flatcc_builder_append_union_vector@@Base+0x90>
   19494:	ldr	r3, [fp, #-16]
   19498:	lsl	r3, r3, #3
   1949c:	mov	r2, r3
   194a0:	ldr	r1, [fp, #-12]
   194a4:	ldr	r0, [fp, #-8]
   194a8:	bl	1432c <flatcc_builder_default_alloc@@Base+0x420>
   194ac:	mov	r3, r0
   194b0:	mov	r0, r3
   194b4:	sub	sp, fp, #4
   194b8:	ldr	fp, [sp]
   194bc:	add	sp, sp, #4
   194c0:	pop	{pc}		; (ldr pc, [sp], #4)
   194c4:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   194c8:	andeq	r4, r0, r4, asr #12
   194cc:	andeq	r4, r0, r0, asr #19

000194d0 <flatcc_builder_create_string@@Base>:
   194d0:	str	r4, [sp, #-12]!
   194d4:	str	fp, [sp, #4]
   194d8:	str	lr, [sp, #8]
   194dc:	add	fp, sp, #8
   194e0:	sub	sp, sp, #100	; 0x64
   194e4:	str	r0, [fp, #-96]	; 0xffffffa0
   194e8:	str	r1, [fp, #-100]	; 0xffffff9c
   194ec:	str	r2, [fp, #-104]	; 0xffffff98
   194f0:	ldr	r4, [pc, #388]	; 1967c <flatcc_builder_create_string@@Base+0x1ac>
   194f4:	add	r4, pc, r4
   194f8:	ldr	r0, [fp, #-104]	; 0xffffff98
   194fc:	bl	13dbc <main@@Base+0x134>
   19500:	mov	r3, r0
   19504:	str	r3, [fp, #-20]	; 0xffffffec
   19508:	ldr	r3, [fp, #-104]	; 0xffffff98
   1950c:	add	r3, r3, #1
   19510:	mov	r2, #4
   19514:	mov	r1, r3
   19518:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1951c:	bl	15540 <flatcc_builder_get_user_frame_ptr@@Base+0x2f4>
   19520:	mov	r3, r0
   19524:	add	r3, r3, #1
   19528:	str	r3, [fp, #-16]
   1952c:	mov	r3, #0
   19530:	str	r3, [fp, #-92]	; 0xffffffa4
   19534:	mov	r3, #0
   19538:	str	r3, [fp, #-88]	; 0xffffffa8
   1953c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   19540:	add	r3, r3, #4
   19544:	str	r3, [fp, #-92]	; 0xffffffa4
   19548:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1954c:	add	r3, r3, #1
   19550:	lsl	r3, r3, #3
   19554:	sub	r2, fp, #12
   19558:	add	r3, r2, r3
   1955c:	sub	r2, fp, #20
   19560:	str	r2, [r3, #-80]	; 0xffffffb0
   19564:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19568:	add	r3, r3, #1
   1956c:	lsl	r3, r3, #3
   19570:	sub	r2, fp, #12
   19574:	add	r3, r2, r3
   19578:	mov	r2, #4
   1957c:	str	r2, [r3, #-76]	; 0xffffffb4
   19580:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19584:	add	r3, r3, #1
   19588:	str	r3, [fp, #-88]	; 0xffffffa8
   1958c:	ldr	r3, [fp, #-104]	; 0xffffff98
   19590:	cmp	r3, #0
   19594:	beq	195ec <flatcc_builder_create_string@@Base+0x11c>
   19598:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1959c:	ldr	r3, [fp, #-104]	; 0xffffff98
   195a0:	add	r3, r2, r3
   195a4:	str	r3, [fp, #-92]	; 0xffffffa4
   195a8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   195ac:	add	r3, r3, #1
   195b0:	lsl	r3, r3, #3
   195b4:	sub	r2, fp, #12
   195b8:	add	r3, r2, r3
   195bc:	ldr	r2, [fp, #-100]	; 0xffffff9c
   195c0:	str	r2, [r3, #-80]	; 0xffffffb0
   195c4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   195c8:	add	r3, r3, #1
   195cc:	lsl	r3, r3, #3
   195d0:	sub	r2, fp, #12
   195d4:	add	r3, r2, r3
   195d8:	ldr	r2, [fp, #-104]	; 0xffffff98
   195dc:	str	r2, [r3, #-76]	; 0xffffffb4
   195e0:	ldr	r3, [fp, #-88]	; 0xffffffa8
   195e4:	add	r3, r3, #1
   195e8:	str	r3, [fp, #-88]	; 0xffffffa8
   195ec:	ldr	r3, [fp, #-16]
   195f0:	cmp	r3, #0
   195f4:	beq	19650 <flatcc_builder_create_string@@Base+0x180>
   195f8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   195fc:	ldr	r3, [fp, #-16]
   19600:	add	r3, r2, r3
   19604:	str	r3, [fp, #-92]	; 0xffffffa4
   19608:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1960c:	add	r3, r3, #1
   19610:	lsl	r3, r3, #3
   19614:	sub	r2, fp, #12
   19618:	add	r3, r2, r3
   1961c:	ldr	r2, [pc, #92]	; 19680 <flatcc_builder_create_string@@Base+0x1b0>
   19620:	ldr	r2, [r4, r2]
   19624:	str	r2, [r3, #-80]	; 0xffffffb0
   19628:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1962c:	add	r3, r3, #1
   19630:	lsl	r3, r3, #3
   19634:	sub	r2, fp, #12
   19638:	add	r3, r2, r3
   1963c:	ldr	r2, [fp, #-16]
   19640:	str	r2, [r3, #-76]	; 0xffffffb4
   19644:	ldr	r3, [fp, #-88]	; 0xffffffa8
   19648:	add	r3, r3, #1
   1964c:	str	r3, [fp, #-88]	; 0xffffffa8
   19650:	sub	r3, fp, #92	; 0x5c
   19654:	mov	r1, r3
   19658:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1965c:	bl	155c8 <flatcc_builder_get_user_frame_ptr@@Base+0x37c>
   19660:	mov	r3, r0
   19664:	mov	r0, r3
   19668:	sub	sp, fp, #8
   1966c:	ldr	r4, [sp]
   19670:	ldr	fp, [sp, #4]
   19674:	add	sp, sp, #8
   19678:	pop	{pc}		; (ldr pc, [sp], #4)
   1967c:	andeq	r5, r1, r4, lsl #22
   19680:	andeq	r0, r0, r4, asr #32

00019684 <flatcc_builder_create_string_str@@Base>:
   19684:	str	fp, [sp, #-8]!
   19688:	str	lr, [sp, #4]
   1968c:	add	fp, sp, #4
   19690:	sub	sp, sp, #8
   19694:	str	r0, [fp, #-8]
   19698:	str	r1, [fp, #-12]
   1969c:	ldr	r0, [fp, #-12]
   196a0:	bl	122dc <strlen@plt>
   196a4:	mov	r3, r0
   196a8:	mov	r2, r3
   196ac:	ldr	r1, [fp, #-12]
   196b0:	ldr	r0, [fp, #-8]
   196b4:	bl	194d0 <flatcc_builder_create_string@@Base>
   196b8:	mov	r3, r0
   196bc:	mov	r0, r3
   196c0:	sub	sp, fp, #4
   196c4:	ldr	fp, [sp]
   196c8:	add	sp, sp, #4
   196cc:	pop	{pc}		; (ldr pc, [sp], #4)

000196d0 <flatcc_builder_create_string_strn@@Base>:
   196d0:	str	fp, [sp, #-8]!
   196d4:	str	lr, [sp, #4]
   196d8:	add	fp, sp, #4
   196dc:	sub	sp, sp, #16
   196e0:	str	r0, [fp, #-8]
   196e4:	str	r1, [fp, #-12]
   196e8:	str	r2, [fp, #-16]
   196ec:	ldr	r1, [fp, #-16]
   196f0:	ldr	r0, [fp, #-12]
   196f4:	bl	13eac <main@@Base+0x224>
   196f8:	mov	r3, r0
   196fc:	mov	r2, r3
   19700:	ldr	r1, [fp, #-12]
   19704:	ldr	r0, [fp, #-8]
   19708:	bl	194d0 <flatcc_builder_create_string@@Base>
   1970c:	mov	r3, r0
   19710:	mov	r0, r3
   19714:	sub	sp, fp, #4
   19718:	ldr	fp, [sp]
   1971c:	add	sp, sp, #4
   19720:	pop	{pc}		; (ldr pc, [sp], #4)

00019724 <flatcc_builder_end_string@@Base>:
   19724:	str	fp, [sp, #-8]!
   19728:	str	lr, [sp, #4]
   1972c:	add	fp, sp, #4
   19730:	sub	sp, sp, #16
   19734:	str	r0, [fp, #-16]
   19738:	ldr	r3, [fp, #-16]
   1973c:	ldr	r3, [r3, #32]
   19740:	ldrh	r3, [r3, #14]
   19744:	cmp	r3, #6
   19748:	beq	1976c <flatcc_builder_end_string@@Base+0x48>
   1974c:	ldr	r3, [pc, #168]	; 197fc <flatcc_builder_end_string@@Base+0xd8>
   19750:	add	r3, pc, r3
   19754:	movw	r2, #1732	; 0x6c4
   19758:	ldr	r1, [pc, #160]	; 19800 <flatcc_builder_end_string@@Base+0xdc>
   1975c:	add	r1, pc, r1
   19760:	ldr	r0, [pc, #156]	; 19804 <flatcc_builder_end_string@@Base+0xe0>
   19764:	add	r0, pc, r0
   19768:	bl	12324 <__assert_fail@plt>
   1976c:	ldr	r3, [fp, #-16]
   19770:	ldr	r3, [r3, #32]
   19774:	ldr	r2, [r3, #20]
   19778:	ldr	r3, [fp, #-16]
   1977c:	ldr	r3, [r3, #20]
   19780:	cmp	r2, r3
   19784:	beq	197a8 <flatcc_builder_end_string@@Base+0x84>
   19788:	ldr	r3, [pc, #120]	; 19808 <flatcc_builder_end_string@@Base+0xe4>
   1978c:	add	r3, pc, r3
   19790:	movw	r2, #1733	; 0x6c5
   19794:	ldr	r1, [pc, #112]	; 1980c <flatcc_builder_end_string@@Base+0xe8>
   19798:	add	r1, pc, r1
   1979c:	ldr	r0, [pc, #108]	; 19810 <flatcc_builder_end_string@@Base+0xec>
   197a0:	add	r0, pc, r0
   197a4:	bl	12324 <__assert_fail@plt>
   197a8:	ldr	r3, [fp, #-16]
   197ac:	ldr	r1, [r3, #16]
   197b0:	ldr	r3, [fp, #-16]
   197b4:	ldr	r3, [r3, #20]
   197b8:	mov	r2, r3
   197bc:	ldr	r0, [fp, #-16]
   197c0:	bl	194d0 <flatcc_builder_create_string@@Base>
   197c4:	str	r0, [fp, #-8]
   197c8:	ldr	r3, [fp, #-8]
   197cc:	cmp	r3, #0
   197d0:	bne	197dc <flatcc_builder_end_string@@Base+0xb8>
   197d4:	mov	r3, #0
   197d8:	b	197e8 <flatcc_builder_end_string@@Base+0xc4>
   197dc:	ldr	r0, [fp, #-16]
   197e0:	bl	1546c <flatcc_builder_get_user_frame_ptr@@Base+0x220>
   197e4:	ldr	r3, [fp, #-8]
   197e8:	mov	r0, r3
   197ec:	sub	sp, fp, #4
   197f0:	ldr	fp, [sp]
   197f4:	add	sp, sp, #4
   197f8:	pop	{pc}		; (ldr pc, [sp], #4)
   197fc:	andeq	r4, r0, ip, lsl ip
   19800:	andeq	r4, r0, r8, asr #6
   19804:	andeq	r4, r0, r4, lsr #10
   19808:	andeq	r4, r0, r0, ror #23
   1980c:	andeq	r4, r0, ip, lsl #6
   19810:			; <UNDEFINED> instruction: 0x000046bc

00019814 <flatcc_builder_string_edit@@Base>:
   19814:	push	{fp}		; (str fp, [sp, #-4]!)
   19818:	add	fp, sp, #0
   1981c:	sub	sp, sp, #12
   19820:	str	r0, [fp, #-8]
   19824:	ldr	r3, [fp, #-8]
   19828:	ldr	r3, [r3, #16]
   1982c:	mov	r0, r3
   19830:	add	sp, fp, #0
   19834:	pop	{fp}		; (ldr fp, [sp], #4)
   19838:	bx	lr

0001983c <flatcc_builder_string_len@@Base>:
   1983c:	push	{fp}		; (str fp, [sp, #-4]!)
   19840:	add	fp, sp, #0
   19844:	sub	sp, sp, #12
   19848:	str	r0, [fp, #-8]
   1984c:	ldr	r3, [fp, #-8]
   19850:	ldr	r3, [r3, #32]
   19854:	ldr	r3, [r3, #20]
   19858:	mov	r0, r3
   1985c:	add	sp, fp, #0
   19860:	pop	{fp}		; (ldr fp, [sp], #4)
   19864:	bx	lr

00019868 <flatcc_builder_table_add@@Base>:
   19868:	str	fp, [sp, #-8]!
   1986c:	str	lr, [sp, #4]
   19870:	add	fp, sp, #4
   19874:	sub	sp, sp, #16
   19878:	str	r0, [fp, #-8]
   1987c:	str	r1, [fp, #-12]
   19880:	str	r2, [fp, #-16]
   19884:	strh	r3, [fp, #-18]	; 0xffffffee
   19888:	ldr	r3, [fp, #-8]
   1988c:	ldr	r3, [r3, #32]
   19890:	ldrh	r3, [r3, #14]
   19894:	cmp	r3, #3
   19898:	beq	198bc <flatcc_builder_table_add@@Base+0x54>
   1989c:	ldr	r3, [pc, #284]	; 199c0 <flatcc_builder_table_add@@Base+0x158>
   198a0:	add	r3, pc, r3
   198a4:	movw	r2, #1773	; 0x6ed
   198a8:	ldr	r1, [pc, #276]	; 199c4 <flatcc_builder_table_add@@Base+0x15c>
   198ac:	add	r1, pc, r1
   198b0:	ldr	r0, [pc, #272]	; 199c8 <flatcc_builder_table_add@@Base+0x160>
   198b4:	add	r0, pc, r0
   198b8:	bl	12324 <__assert_fail@plt>
   198bc:	ldr	r3, [fp, #-12]
   198c0:	cmp	r3, #0
   198c4:	blt	198d8 <flatcc_builder_table_add@@Base+0x70>
   198c8:	ldr	r3, [fp, #-12]
   198cc:	movw	r2, #32764	; 0x7ffc
   198d0:	cmp	r3, r2
   198d4:	ble	198f8 <flatcc_builder_table_add@@Base+0x90>
   198d8:	ldr	r3, [pc, #236]	; 199cc <flatcc_builder_table_add@@Base+0x164>
   198dc:	add	r3, pc, r3
   198e0:	movw	r2, #1774	; 0x6ee
   198e4:	ldr	r1, [pc, #228]	; 199d0 <flatcc_builder_table_add@@Base+0x168>
   198e8:	add	r1, pc, r1
   198ec:	ldr	r0, [pc, #224]	; 199d4 <flatcc_builder_table_add@@Base+0x16c>
   198f0:	add	r0, pc, r0
   198f4:	bl	12324 <__assert_fail@plt>
   198f8:	ldr	r3, [fp, #-8]
   198fc:	ldrh	r3, [r3, #130]	; 0x82
   19900:	ldrh	r2, [fp, #-18]	; 0xffffffee
   19904:	cmp	r2, r3
   19908:	bls	19918 <flatcc_builder_table_add@@Base+0xb0>
   1990c:	ldr	r3, [fp, #-8]
   19910:	ldrh	r2, [fp, #-18]	; 0xffffffee
   19914:	strh	r2, [r3, #130]	; 0x82
   19918:	ldr	r3, [fp, #-8]
   1991c:	ldr	r2, [r3, #4]
   19920:	ldr	r3, [fp, #-12]
   19924:	lsl	r3, r3, #1
   19928:	add	r3, r2, r3
   1992c:	ldrh	r3, [r3]
   19930:	cmp	r3, #0
   19934:	beq	19958 <flatcc_builder_table_add@@Base+0xf0>
   19938:	ldr	r3, [pc, #152]	; 199d8 <flatcc_builder_table_add@@Base+0x170>
   1993c:	add	r3, pc, r3
   19940:	movw	r2, #1784	; 0x6f8
   19944:	ldr	r1, [pc, #144]	; 199dc <flatcc_builder_table_add@@Base+0x174>
   19948:	add	r1, pc, r1
   1994c:	ldr	r0, [pc, #140]	; 199e0 <flatcc_builder_table_add@@Base+0x178>
   19950:	add	r0, pc, r0
   19954:	bl	12324 <__assert_fail@plt>
   19958:	ldr	r3, [fp, #-8]
   1995c:	ldr	r2, [r3, #12]
   19960:	ldr	r3, [fp, #-12]
   19964:	eor	r2, r2, r3
   19968:	movw	r3, #31153	; 0x79b1
   1996c:	movt	r3, #40503	; 0x9e37
   19970:	mul	r2, r3, r2
   19974:	ldr	r3, [fp, #-16]
   19978:	eor	r2, r2, r3
   1997c:	movw	r3, #31153	; 0x79b1
   19980:	movt	r3, #40503	; 0x9e37
   19984:	mul	r2, r3, r2
   19988:	ldr	r3, [fp, #-8]
   1998c:	str	r2, [r3, #12]
   19990:	ldr	r3, [fp, #-12]
   19994:	uxth	r3, r3
   19998:	ldrh	r2, [fp, #-18]	; 0xffffffee
   1999c:	ldr	r1, [fp, #-16]
   199a0:	ldr	r0, [fp, #-8]
   199a4:	bl	14394 <flatcc_builder_default_alloc@@Base+0x488>
   199a8:	mov	r3, r0
   199ac:	mov	r0, r3
   199b0:	sub	sp, fp, #4
   199b4:	ldr	fp, [sp]
   199b8:	add	sp, sp, #4
   199bc:	pop	{pc}		; (ldr pc, [sp], #4)
   199c0:	andeq	r4, r0, r8, ror #21
   199c4:	strdeq	r4, [r0], -r8
   199c8:			; <UNDEFINED> instruction: 0x000044b0
   199cc:	andeq	r4, r0, ip, lsr #21
   199d0:			; <UNDEFINED> instruction: 0x000041bc
   199d4:	muleq	r0, r0, r5
   199d8:	andeq	r4, r0, ip, asr #20
   199dc:	andeq	r4, r0, ip, asr r1
   199e0:			; <UNDEFINED> instruction: 0x000041b4

000199e4 <flatcc_builder_table_edit@@Base>:
   199e4:	str	fp, [sp, #-8]!
   199e8:	str	lr, [sp, #4]
   199ec:	add	fp, sp, #4
   199f0:	sub	sp, sp, #8
   199f4:	str	r0, [fp, #-8]
   199f8:	str	r1, [fp, #-12]
   199fc:	ldr	r3, [fp, #-8]
   19a00:	ldr	r3, [r3, #32]
   19a04:	ldrh	r3, [r3, #14]
   19a08:	cmp	r3, #3
   19a0c:	beq	19a30 <flatcc_builder_table_edit@@Base+0x4c>
   19a10:	ldr	r3, [pc, #72]	; 19a60 <flatcc_builder_table_edit@@Base+0x7c>
   19a14:	add	r3, pc, r3
   19a18:	movw	r2, #1794	; 0x702
   19a1c:	ldr	r1, [pc, #64]	; 19a64 <flatcc_builder_table_edit@@Base+0x80>
   19a20:	add	r1, pc, r1
   19a24:	ldr	r0, [pc, #60]	; 19a68 <flatcc_builder_table_edit@@Base+0x84>
   19a28:	add	r0, pc, r0
   19a2c:	bl	12324 <__assert_fail@plt>
   19a30:	ldr	r3, [fp, #-8]
   19a34:	ldr	r2, [r3, #16]
   19a38:	ldr	r3, [fp, #-8]
   19a3c:	ldr	r1, [r3, #20]
   19a40:	ldr	r3, [fp, #-12]
   19a44:	sub	r3, r1, r3
   19a48:	add	r3, r2, r3
   19a4c:	mov	r0, r3
   19a50:	sub	sp, fp, #4
   19a54:	ldr	fp, [sp]
   19a58:	add	sp, sp, #4
   19a5c:	pop	{pc}		; (ldr pc, [sp], #4)
   19a60:	muleq	r0, r0, r9
   19a64:	andeq	r4, r0, r4, lsl #1
   19a68:	andeq	r4, r0, ip, lsr r3

00019a6c <flatcc_builder_table_add_copy@@Base>:
   19a6c:	str	fp, [sp, #-8]!
   19a70:	str	lr, [sp, #4]
   19a74:	add	fp, sp, #4
   19a78:	sub	sp, sp, #24
   19a7c:	str	r0, [fp, #-16]
   19a80:	str	r1, [fp, #-20]	; 0xffffffec
   19a84:	str	r2, [fp, #-24]	; 0xffffffe8
   19a88:	str	r3, [fp, #-28]	; 0xffffffe4
   19a8c:	ldrh	r3, [fp, #4]
   19a90:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19a94:	ldr	r1, [fp, #-20]	; 0xffffffec
   19a98:	ldr	r0, [fp, #-16]
   19a9c:	bl	19868 <flatcc_builder_table_add@@Base>
   19aa0:	str	r0, [fp, #-8]
   19aa4:	ldr	r3, [fp, #-8]
   19aa8:	cmp	r3, #0
   19aac:	beq	19ac0 <flatcc_builder_table_add_copy@@Base+0x54>
   19ab0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   19ab4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19ab8:	ldr	r0, [fp, #-8]
   19abc:	bl	12294 <memcpy@plt>
   19ac0:	ldr	r3, [fp, #-8]
   19ac4:	mov	r0, r3
   19ac8:	sub	sp, fp, #4
   19acc:	ldr	fp, [sp]
   19ad0:	add	sp, sp, #4
   19ad4:	pop	{pc}		; (ldr pc, [sp], #4)

00019ad8 <flatcc_builder_table_add_offset@@Base>:
   19ad8:	str	fp, [sp, #-8]!
   19adc:	str	lr, [sp, #4]
   19ae0:	add	fp, sp, #4
   19ae4:	sub	sp, sp, #8
   19ae8:	str	r0, [fp, #-8]
   19aec:	str	r1, [fp, #-12]
   19af0:	ldr	r3, [fp, #-8]
   19af4:	ldr	r3, [r3, #32]
   19af8:	ldrh	r3, [r3, #14]
   19afc:	cmp	r3, #3
   19b00:	beq	19b24 <flatcc_builder_table_add_offset@@Base+0x4c>
   19b04:	ldr	r3, [pc, #244]	; 19c00 <flatcc_builder_table_add_offset@@Base+0x128>
   19b08:	add	r3, pc, r3
   19b0c:	movw	r2, #1811	; 0x713
   19b10:	ldr	r1, [pc, #236]	; 19c04 <flatcc_builder_table_add_offset@@Base+0x12c>
   19b14:	add	r1, pc, r1
   19b18:	ldr	r0, [pc, #232]	; 19c08 <flatcc_builder_table_add_offset@@Base+0x130>
   19b1c:	add	r0, pc, r0
   19b20:	bl	12324 <__assert_fail@plt>
   19b24:	ldr	r3, [fp, #-12]
   19b28:	cmp	r3, #0
   19b2c:	blt	19b40 <flatcc_builder_table_add_offset@@Base+0x68>
   19b30:	ldr	r3, [fp, #-12]
   19b34:	movw	r2, #32764	; 0x7ffc
   19b38:	cmp	r3, r2
   19b3c:	ble	19b60 <flatcc_builder_table_add_offset@@Base+0x88>
   19b40:	ldr	r3, [pc, #196]	; 19c0c <flatcc_builder_table_add_offset@@Base+0x134>
   19b44:	add	r3, pc, r3
   19b48:	movw	r2, #1812	; 0x714
   19b4c:	ldr	r1, [pc, #188]	; 19c10 <flatcc_builder_table_add_offset@@Base+0x138>
   19b50:	add	r1, pc, r1
   19b54:	ldr	r0, [pc, #184]	; 19c14 <flatcc_builder_table_add_offset@@Base+0x13c>
   19b58:	add	r0, pc, r0
   19b5c:	bl	12324 <__assert_fail@plt>
   19b60:	ldr	r3, [fp, #-8]
   19b64:	ldr	r2, [r3, #4]
   19b68:	ldr	r3, [fp, #-12]
   19b6c:	lsl	r3, r3, #1
   19b70:	add	r3, r2, r3
   19b74:	ldrh	r3, [r3]
   19b78:	cmp	r3, #0
   19b7c:	beq	19ba0 <flatcc_builder_table_add_offset@@Base+0xc8>
   19b80:	ldr	r3, [pc, #144]	; 19c18 <flatcc_builder_table_add_offset@@Base+0x140>
   19b84:	add	r3, pc, r3
   19b88:	movw	r2, #1819	; 0x71b
   19b8c:	ldr	r1, [pc, #136]	; 19c1c <flatcc_builder_table_add_offset@@Base+0x144>
   19b90:	add	r1, pc, r1
   19b94:	ldr	r0, [pc, #132]	; 19c20 <flatcc_builder_table_add_offset@@Base+0x148>
   19b98:	add	r0, pc, r0
   19b9c:	bl	12324 <__assert_fail@plt>
   19ba0:	ldr	r3, [fp, #-8]
   19ba4:	ldr	r2, [r3, #12]
   19ba8:	ldr	r3, [fp, #-12]
   19bac:	eor	r2, r2, r3
   19bb0:	movw	r3, #31153	; 0x79b1
   19bb4:	movt	r3, #40503	; 0x9e37
   19bb8:	mul	r3, r3, r2
   19bbc:	eor	r2, r3, #4
   19bc0:	movw	r3, #31153	; 0x79b1
   19bc4:	movt	r3, #40503	; 0x9e37
   19bc8:	mul	r2, r3, r2
   19bcc:	ldr	r3, [fp, #-8]
   19bd0:	str	r2, [r3, #12]
   19bd4:	ldr	r3, [fp, #-12]
   19bd8:	uxth	r3, r3
   19bdc:	mov	r1, r3
   19be0:	ldr	r0, [fp, #-8]
   19be4:	bl	144b8 <flatcc_builder_default_alloc@@Base+0x5ac>
   19be8:	mov	r3, r0
   19bec:	mov	r0, r3
   19bf0:	sub	sp, fp, #4
   19bf4:	ldr	fp, [sp]
   19bf8:	add	sp, sp, #4
   19bfc:	pop	{pc}		; (ldr pc, [sp], #4)
   19c00:			; <UNDEFINED> instruction: 0x000048b8
   19c04:	muleq	r0, r0, pc	; <UNPREDICTABLE>
   19c08:	andeq	r4, r0, r8, asr #4
   19c0c:	andeq	r4, r0, ip, ror r8
   19c10:	andeq	r3, r0, r4, asr pc
   19c14:	andeq	r4, r0, r8, lsr #6
   19c18:	andeq	r4, r0, ip, lsr r8
   19c1c:	andeq	r3, r0, r4, lsl pc
   19c20:	andeq	r3, r0, ip, ror #30

00019c24 <flatcc_builder_push_buffer_alignment@@Base>:
   19c24:	push	{fp}		; (str fp, [sp, #-4]!)
   19c28:	add	fp, sp, #0
   19c2c:	sub	sp, sp, #20
   19c30:	str	r0, [fp, #-16]
   19c34:	ldr	r3, [fp, #-16]
   19c38:	ldrh	r3, [r3, #128]	; 0x80
   19c3c:	strh	r3, [fp, #-6]
   19c40:	ldr	r3, [fp, #-16]
   19c44:	mov	r2, #4
   19c48:	strh	r2, [r3, #128]	; 0x80
   19c4c:	ldrh	r3, [fp, #-6]
   19c50:	mov	r0, r3
   19c54:	add	sp, fp, #0
   19c58:	pop	{fp}		; (ldr fp, [sp], #4)
   19c5c:	bx	lr

00019c60 <flatcc_builder_pop_buffer_alignment@@Base>:
   19c60:	str	fp, [sp, #-8]!
   19c64:	str	lr, [sp, #4]
   19c68:	add	fp, sp, #4
   19c6c:	sub	sp, sp, #8
   19c70:	str	r0, [fp, #-8]
   19c74:	mov	r3, r1
   19c78:	strh	r3, [fp, #-10]
   19c7c:	ldrh	r3, [fp, #-10]
   19c80:	mov	r1, r3
   19c84:	ldr	r0, [fp, #-8]
   19c88:	bl	14ec4 <flatcc_builder_clear@@Base+0xc4>
   19c8c:	nop	{0}
   19c90:	sub	sp, fp, #4
   19c94:	ldr	fp, [sp]
   19c98:	add	sp, sp, #4
   19c9c:	pop	{pc}		; (ldr pc, [sp], #4)

00019ca0 <flatcc_builder_get_buffer_alignment@@Base>:
   19ca0:	push	{fp}		; (str fp, [sp, #-4]!)
   19ca4:	add	fp, sp, #0
   19ca8:	sub	sp, sp, #12
   19cac:	str	r0, [fp, #-8]
   19cb0:	ldr	r3, [fp, #-8]
   19cb4:	ldrh	r3, [r3, #128]	; 0x80
   19cb8:	mov	r0, r3
   19cbc:	add	sp, fp, #0
   19cc0:	pop	{fp}		; (ldr fp, [sp], #4)
   19cc4:	bx	lr

00019cc8 <flatcc_builder_set_vtable_clustering@@Base>:
   19cc8:	push	{fp}		; (str fp, [sp, #-4]!)
   19ccc:	add	fp, sp, #0
   19cd0:	sub	sp, sp, #12
   19cd4:	str	r0, [fp, #-8]
   19cd8:	str	r1, [fp, #-12]
   19cdc:	ldr	r3, [fp, #-12]
   19ce0:	cmp	r3, #0
   19ce4:	moveq	r3, #1
   19ce8:	movne	r3, #0
   19cec:	uxtb	r3, r3
   19cf0:	mov	r2, r3
   19cf4:	ldr	r3, [fp, #-8]
   19cf8:	str	r2, [r3, #180]	; 0xb4
   19cfc:	nop	{0}
   19d00:	add	sp, fp, #0
   19d04:	pop	{fp}		; (ldr fp, [sp], #4)
   19d08:	bx	lr

00019d0c <flatcc_builder_set_block_align@@Base>:
   19d0c:	push	{fp}		; (str fp, [sp, #-4]!)
   19d10:	add	fp, sp, #0
   19d14:	sub	sp, sp, #12
   19d18:	str	r0, [fp, #-8]
   19d1c:	mov	r3, r1
   19d20:	strh	r3, [fp, #-10]
   19d24:	ldr	r3, [fp, #-8]
   19d28:	ldrh	r2, [fp, #-10]
   19d2c:	strh	r2, [r3, #132]	; 0x84
   19d30:	nop	{0}
   19d34:	add	sp, fp, #0
   19d38:	pop	{fp}		; (ldr fp, [sp], #4)
   19d3c:	bx	lr

00019d40 <flatcc_builder_get_level@@Base>:
   19d40:	push	{fp}		; (str fp, [sp, #-4]!)
   19d44:	add	fp, sp, #0
   19d48:	sub	sp, sp, #12
   19d4c:	str	r0, [fp, #-8]
   19d50:	ldr	r3, [fp, #-8]
   19d54:	ldr	r3, [r3, #156]	; 0x9c
   19d58:	mov	r0, r3
   19d5c:	add	sp, fp, #0
   19d60:	pop	{fp}		; (ldr fp, [sp], #4)
   19d64:	bx	lr

00019d68 <flatcc_builder_set_max_level@@Base>:
   19d68:	push	{fp}		; (str fp, [sp, #-4]!)
   19d6c:	add	fp, sp, #0
   19d70:	sub	sp, sp, #12
   19d74:	str	r0, [fp, #-8]
   19d78:	str	r1, [fp, #-12]
   19d7c:	ldr	r3, [fp, #-8]
   19d80:	ldr	r2, [fp, #-12]
   19d84:	str	r2, [r3, #176]	; 0xb0
   19d88:	ldr	r3, [fp, #-8]
   19d8c:	ldr	r2, [r3, #160]	; 0xa0
   19d90:	ldr	r3, [fp, #-8]
   19d94:	ldr	r3, [r3, #176]	; 0xb0
   19d98:	cmp	r2, r3
   19d9c:	bge	19db0 <flatcc_builder_set_max_level@@Base+0x48>
   19da0:	ldr	r3, [fp, #-8]
   19da4:	ldr	r2, [r3, #176]	; 0xb0
   19da8:	ldr	r3, [fp, #-8]
   19dac:	str	r2, [r3, #160]	; 0xa0
   19db0:	nop	{0}
   19db4:	add	sp, fp, #0
   19db8:	pop	{fp}		; (ldr fp, [sp], #4)
   19dbc:	bx	lr

00019dc0 <flatcc_builder_get_buffer_size@@Base>:
   19dc0:	push	{fp}		; (str fp, [sp, #-4]!)
   19dc4:	add	fp, sp, #0
   19dc8:	sub	sp, sp, #12
   19dcc:	str	r0, [fp, #-8]
   19dd0:	ldr	r3, [fp, #-8]
   19dd4:	ldr	r2, [r3, #140]	; 0x8c
   19dd8:	ldr	r3, [fp, #-8]
   19ddc:	ldr	r3, [r3, #136]	; 0x88
   19de0:	sub	r3, r2, r3
   19de4:	mov	r0, r3
   19de8:	add	sp, fp, #0
   19dec:	pop	{fp}		; (ldr fp, [sp], #4)
   19df0:	bx	lr

00019df4 <flatcc_builder_get_buffer_start@@Base>:
   19df4:	push	{fp}		; (str fp, [sp, #-4]!)
   19df8:	add	fp, sp, #0
   19dfc:	sub	sp, sp, #12
   19e00:	str	r0, [fp, #-8]
   19e04:	ldr	r3, [fp, #-8]
   19e08:	ldr	r3, [r3, #136]	; 0x88
   19e0c:	mov	r0, r3
   19e10:	add	sp, fp, #0
   19e14:	pop	{fp}		; (ldr fp, [sp], #4)
   19e18:	bx	lr

00019e1c <flatcc_builder_get_buffer_end@@Base>:
   19e1c:	push	{fp}		; (str fp, [sp, #-4]!)
   19e20:	add	fp, sp, #0
   19e24:	sub	sp, sp, #12
   19e28:	str	r0, [fp, #-8]
   19e2c:	ldr	r3, [fp, #-8]
   19e30:	ldr	r3, [r3, #140]	; 0x8c
   19e34:	mov	r0, r3
   19e38:	add	sp, fp, #0
   19e3c:	pop	{fp}		; (ldr fp, [sp], #4)
   19e40:	bx	lr

00019e44 <flatcc_builder_set_vtable_cache_limit@@Base>:
   19e44:	push	{fp}		; (str fp, [sp, #-4]!)
   19e48:	add	fp, sp, #0
   19e4c:	sub	sp, sp, #12
   19e50:	str	r0, [fp, #-8]
   19e54:	str	r1, [fp, #-12]
   19e58:	ldr	r3, [fp, #-8]
   19e5c:	ldr	r2, [fp, #-12]
   19e60:	str	r2, [r3, #172]	; 0xac
   19e64:	nop	{0}
   19e68:	add	sp, fp, #0
   19e6c:	pop	{fp}		; (ldr fp, [sp], #4)
   19e70:	bx	lr

00019e74 <flatcc_builder_set_identifier@@Base>:
   19e74:	push	{fp}		; (str fp, [sp, #-4]!)
   19e78:	add	fp, sp, #0
   19e7c:	sub	sp, sp, #12
   19e80:	str	r0, [fp, #-8]
   19e84:	str	r1, [fp, #-12]
   19e88:	ldr	r1, [pc, #60]	; 19ecc <flatcc_builder_set_identifier@@Base+0x58>
   19e8c:	add	r1, pc, r1
   19e90:	ldr	r3, [fp, #-8]
   19e94:	add	r2, r3, #168	; 0xa8
   19e98:	ldr	r3, [fp, #-12]
   19e9c:	cmp	r3, #0
   19ea0:	beq	19eac <flatcc_builder_set_identifier@@Base+0x38>
   19ea4:	ldr	r3, [fp, #-12]
   19ea8:	b	19eb4 <flatcc_builder_set_identifier@@Base+0x40>
   19eac:	ldr	r3, [pc, #28]	; 19ed0 <flatcc_builder_set_identifier@@Base+0x5c>
   19eb0:	ldr	r3, [r1, r3]
   19eb4:	ldr	r3, [r3]
   19eb8:	str	r3, [r2]
   19ebc:	nop	{0}
   19ec0:	add	sp, fp, #0
   19ec4:	pop	{fp}		; (ldr fp, [sp], #4)
   19ec8:	bx	lr
   19ecc:	andeq	r5, r1, ip, ror #2
   19ed0:	andeq	r0, r0, r4, asr #32

00019ed4 <flatcc_builder_get_type@@Base>:
   19ed4:	push	{fp}		; (str fp, [sp, #-4]!)
   19ed8:	add	fp, sp, #0
   19edc:	sub	sp, sp, #12
   19ee0:	str	r0, [fp, #-8]
   19ee4:	ldr	r3, [fp, #-8]
   19ee8:	ldr	r3, [r3, #32]
   19eec:	cmp	r3, #0
   19ef0:	beq	19f04 <flatcc_builder_get_type@@Base+0x30>
   19ef4:	ldr	r3, [fp, #-8]
   19ef8:	ldr	r3, [r3, #32]
   19efc:	ldrh	r3, [r3, #14]
   19f00:	b	19f08 <flatcc_builder_get_type@@Base+0x34>
   19f04:	mov	r3, #0
   19f08:	mov	r0, r3
   19f0c:	add	sp, fp, #0
   19f10:	pop	{fp}		; (ldr fp, [sp], #4)
   19f14:	bx	lr

00019f18 <flatcc_builder_get_type_at@@Base>:
   19f18:	push	{fp}		; (str fp, [sp, #-4]!)
   19f1c:	add	fp, sp, #0
   19f20:	sub	sp, sp, #12
   19f24:	str	r0, [fp, #-8]
   19f28:	str	r1, [fp, #-12]
   19f2c:	ldr	r3, [fp, #-12]
   19f30:	cmp	r3, #0
   19f34:	ble	19f4c <flatcc_builder_get_type_at@@Base+0x34>
   19f38:	ldr	r3, [fp, #-8]
   19f3c:	ldr	r3, [r3, #156]	; 0x9c
   19f40:	ldr	r2, [fp, #-12]
   19f44:	cmp	r2, r3
   19f48:	ble	19f54 <flatcc_builder_get_type_at@@Base+0x3c>
   19f4c:	mov	r3, #0
   19f50:	b	19f88 <flatcc_builder_get_type_at@@Base+0x70>
   19f54:	ldr	r3, [fp, #-8]
   19f58:	ldr	r2, [r3, #32]
   19f5c:	ldr	r3, [fp, #-8]
   19f60:	ldr	r3, [r3, #156]	; 0x9c
   19f64:	ldr	r1, [fp, #-12]
   19f68:	sub	r3, r1, r3
   19f6c:	mov	r1, r3
   19f70:	mov	r3, r1
   19f74:	lsl	r3, r3, #3
   19f78:	add	r3, r3, r1
   19f7c:	lsl	r3, r3, #2
   19f80:	add	r3, r2, r3
   19f84:	ldrh	r3, [r3, #14]
   19f88:	mov	r0, r3
   19f8c:	add	sp, fp, #0
   19f90:	pop	{fp}		; (ldr fp, [sp], #4)
   19f94:	bx	lr

00019f98 <flatcc_builder_get_direct_buffer@@Base>:
   19f98:	str	fp, [sp, #-8]!
   19f9c:	str	lr, [sp, #4]
   19fa0:	add	fp, sp, #4
   19fa4:	sub	sp, sp, #8
   19fa8:	str	r0, [fp, #-8]
   19fac:	str	r1, [fp, #-12]
   19fb0:	ldr	r3, [fp, #-8]
   19fb4:	ldr	r3, [r3, #184]	; 0xb8
   19fb8:	cmp	r3, #0
   19fbc:	beq	19fdc <flatcc_builder_get_direct_buffer@@Base+0x44>
   19fc0:	ldr	r3, [fp, #-8]
   19fc4:	add	r3, r3, #188	; 0xbc
   19fc8:	ldr	r1, [fp, #-12]
   19fcc:	mov	r0, r3
   19fd0:	bl	13e2c <main@@Base+0x1a4>
   19fd4:	mov	r3, r0
   19fd8:	b	19ff8 <flatcc_builder_get_direct_buffer@@Base+0x60>
   19fdc:	ldr	r3, [fp, #-12]
   19fe0:	cmp	r3, #0
   19fe4:	beq	19ff4 <flatcc_builder_get_direct_buffer@@Base+0x5c>
   19fe8:	ldr	r3, [fp, #-12]
   19fec:	mov	r2, #0
   19ff0:	str	r2, [r3]
   19ff4:	mov	r3, #0
   19ff8:	mov	r0, r3
   19ffc:	sub	sp, fp, #4
   1a000:	ldr	fp, [sp]
   1a004:	add	sp, sp, #4
   1a008:	pop	{pc}		; (ldr pc, [sp], #4)

0001a00c <flatcc_builder_copy_buffer@@Base>:
   1a00c:	str	fp, [sp, #-8]!
   1a010:	str	lr, [sp, #4]
   1a014:	add	fp, sp, #4
   1a018:	sub	sp, sp, #16
   1a01c:	str	r0, [fp, #-8]
   1a020:	str	r1, [fp, #-12]
   1a024:	str	r2, [fp, #-16]
   1a028:	ldr	r3, [fp, #-8]
   1a02c:	ldr	r3, [r3, #184]	; 0xb8
   1a030:	cmp	r3, #0
   1a034:	bne	1a040 <flatcc_builder_copy_buffer@@Base+0x34>
   1a038:	mov	r3, #0
   1a03c:	b	1a08c <flatcc_builder_copy_buffer@@Base+0x80>
   1a040:	ldr	r3, [fp, #-8]
   1a044:	add	r3, r3, #188	; 0xbc
   1a048:	ldr	r2, [fp, #-16]
   1a04c:	ldr	r1, [fp, #-12]
   1a050:	mov	r0, r3
   1a054:	bl	1ae60 <flatcc_emitter_copy_buffer@@Base>
   1a058:	str	r0, [fp, #-12]
   1a05c:	ldr	r3, [fp, #-12]
   1a060:	cmp	r3, #0
   1a064:	bne	1a088 <flatcc_builder_copy_buffer@@Base+0x7c>
   1a068:	ldr	r3, [pc, #48]	; 1a0a0 <flatcc_builder_copy_buffer@@Base+0x94>
   1a06c:	add	r3, pc, r3
   1a070:	movw	r2, #1926	; 0x786
   1a074:	ldr	r1, [pc, #40]	; 1a0a4 <flatcc_builder_copy_buffer@@Base+0x98>
   1a078:	add	r1, pc, r1
   1a07c:	ldr	r0, [pc, #36]	; 1a0a8 <flatcc_builder_copy_buffer@@Base+0x9c>
   1a080:	add	r0, pc, r0
   1a084:	bl	12324 <__assert_fail@plt>
   1a088:	ldr	r3, [fp, #-12]
   1a08c:	mov	r0, r3
   1a090:	sub	sp, fp, #4
   1a094:	ldr	fp, [sp]
   1a098:	add	sp, sp, #4
   1a09c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a0a0:	andeq	r4, r0, r4, ror r3
   1a0a4:	andeq	r3, r0, ip, lsr #20
   1a0a8:	andeq	r3, r0, r4, asr #28

0001a0ac <flatcc_builder_finalize_buffer@@Base>:
   1a0ac:	str	fp, [sp, #-8]!
   1a0b0:	str	lr, [sp, #4]
   1a0b4:	add	fp, sp, #4
   1a0b8:	sub	sp, sp, #16
   1a0bc:	str	r0, [fp, #-16]
   1a0c0:	str	r1, [fp, #-20]	; 0xffffffec
   1a0c4:	ldr	r0, [fp, #-16]
   1a0c8:	bl	19dc0 <flatcc_builder_get_buffer_size@@Base>
   1a0cc:	str	r0, [fp, #-8]
   1a0d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a0d4:	cmp	r3, #0
   1a0d8:	beq	1a0e8 <flatcc_builder_finalize_buffer@@Base+0x3c>
   1a0dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a0e0:	ldr	r2, [fp, #-8]
   1a0e4:	str	r2, [r3]
   1a0e8:	ldr	r0, [fp, #-8]
   1a0ec:	bl	122b8 <malloc@plt>
   1a0f0:	mov	r3, r0
   1a0f4:	str	r3, [fp, #-12]
   1a0f8:	ldr	r3, [fp, #-12]
   1a0fc:	cmp	r3, #0
   1a100:	bne	1a124 <flatcc_builder_finalize_buffer@@Base+0x78>
   1a104:	ldr	r3, [pc, #148]	; 1a1a0 <flatcc_builder_finalize_buffer@@Base+0xf4>
   1a108:	add	r3, pc, r3
   1a10c:	movw	r2, #1944	; 0x798
   1a110:	ldr	r1, [pc, #140]	; 1a1a4 <flatcc_builder_finalize_buffer@@Base+0xf8>
   1a114:	add	r1, pc, r1
   1a118:	ldr	r0, [pc, #136]	; 1a1a8 <flatcc_builder_finalize_buffer@@Base+0xfc>
   1a11c:	add	r0, pc, r0
   1a120:	bl	12324 <__assert_fail@plt>
   1a124:	ldr	r2, [fp, #-8]
   1a128:	ldr	r1, [fp, #-12]
   1a12c:	ldr	r0, [fp, #-16]
   1a130:	bl	1a00c <flatcc_builder_copy_buffer@@Base>
   1a134:	mov	r3, r0
   1a138:	cmp	r3, #0
   1a13c:	bne	1a160 <flatcc_builder_finalize_buffer@@Base+0xb4>
   1a140:	ldr	r3, [pc, #100]	; 1a1ac <flatcc_builder_finalize_buffer@@Base+0x100>
   1a144:	add	r3, pc, r3
   1a148:	movw	r2, #1948	; 0x79c
   1a14c:	ldr	r1, [pc, #92]	; 1a1b0 <flatcc_builder_finalize_buffer@@Base+0x104>
   1a150:	add	r1, pc, r1
   1a154:	ldr	r0, [pc, #88]	; 1a1b4 <flatcc_builder_finalize_buffer@@Base+0x108>
   1a158:	add	r0, pc, r0
   1a15c:	bl	12324 <__assert_fail@plt>
   1a160:	nop	{0}
   1a164:	ldr	r3, [fp, #-12]
   1a168:	cmp	r3, #0
   1a16c:	bne	1a188 <flatcc_builder_finalize_buffer@@Base+0xdc>
   1a170:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a174:	cmp	r3, #0
   1a178:	beq	1a188 <flatcc_builder_finalize_buffer@@Base+0xdc>
   1a17c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a180:	mov	r2, #0
   1a184:	str	r2, [r3]
   1a188:	ldr	r3, [fp, #-12]
   1a18c:	mov	r0, r3
   1a190:	sub	sp, fp, #4
   1a194:	ldr	fp, [sp]
   1a198:	add	sp, sp, #4
   1a19c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a1a0:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
   1a1a4:	muleq	r0, r0, r9
   1a1a8:	andeq	r3, r0, r8, ror #19
   1a1ac:			; <UNDEFINED> instruction: 0x000042b8
   1a1b0:	andeq	r3, r0, r4, asr r9
   1a1b4:	andeq	r3, r0, ip, lsr #19

0001a1b8 <flatcc_builder_finalize_aligned_buffer@@Base>:
   1a1b8:	str	fp, [sp, #-8]!
   1a1bc:	str	lr, [sp, #4]
   1a1c0:	add	fp, sp, #4
   1a1c4:	sub	sp, sp, #24
   1a1c8:	str	r0, [fp, #-24]	; 0xffffffe8
   1a1cc:	str	r1, [fp, #-28]	; 0xffffffe4
   1a1d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a1d4:	bl	19dc0 <flatcc_builder_get_buffer_size@@Base>
   1a1d8:	str	r0, [fp, #-12]
   1a1dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a1e0:	cmp	r3, #0
   1a1e4:	beq	1a1f4 <flatcc_builder_finalize_aligned_buffer@@Base+0x3c>
   1a1e8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a1ec:	ldr	r2, [fp, #-12]
   1a1f0:	str	r2, [r3]
   1a1f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a1f8:	bl	19ca0 <flatcc_builder_get_buffer_alignment@@Base>
   1a1fc:	mov	r3, r0
   1a200:	str	r3, [fp, #-16]
   1a204:	ldr	r2, [fp, #-12]
   1a208:	ldr	r3, [fp, #-16]
   1a20c:	add	r3, r2, r3
   1a210:	sub	r2, r3, #1
   1a214:	ldr	r3, [fp, #-16]
   1a218:	rsb	r3, r3, #0
   1a21c:	and	r3, r3, r2
   1a220:	str	r3, [fp, #-12]
   1a224:	ldr	r1, [fp, #-12]
   1a228:	ldr	r0, [fp, #-16]
   1a22c:	bl	13d2c <main@@Base+0xa4>
   1a230:	str	r0, [fp, #-8]
   1a234:	ldr	r3, [fp, #-8]
   1a238:	cmp	r3, #0
   1a23c:	beq	1a270 <flatcc_builder_finalize_aligned_buffer@@Base+0xb8>
   1a240:	ldr	r2, [fp, #-12]
   1a244:	ldr	r1, [fp, #-8]
   1a248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a24c:	bl	1a00c <flatcc_builder_copy_buffer@@Base>
   1a250:	mov	r3, r0
   1a254:	cmp	r3, #0
   1a258:	bne	1a278 <flatcc_builder_finalize_aligned_buffer@@Base+0xc0>
   1a25c:	ldr	r0, [fp, #-8]
   1a260:	bl	12288 <free@plt>
   1a264:	mov	r3, #0
   1a268:	str	r3, [fp, #-8]
   1a26c:	b	1a27c <flatcc_builder_finalize_aligned_buffer@@Base+0xc4>
   1a270:	nop	{0}
   1a274:	b	1a27c <flatcc_builder_finalize_aligned_buffer@@Base+0xc4>
   1a278:	nop	{0}
   1a27c:	ldr	r3, [fp, #-8]
   1a280:	cmp	r3, #0
   1a284:	bne	1a2a0 <flatcc_builder_finalize_aligned_buffer@@Base+0xe8>
   1a288:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a28c:	cmp	r3, #0
   1a290:	beq	1a2a0 <flatcc_builder_finalize_aligned_buffer@@Base+0xe8>
   1a294:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a298:	mov	r2, #0
   1a29c:	str	r2, [r3]
   1a2a0:	ldr	r3, [fp, #-8]
   1a2a4:	mov	r0, r3
   1a2a8:	sub	sp, fp, #4
   1a2ac:	ldr	fp, [sp]
   1a2b0:	add	sp, sp, #4
   1a2b4:	pop	{pc}		; (ldr pc, [sp], #4)

0001a2b8 <flatcc_builder_aligned_alloc@@Base>:
   1a2b8:	str	fp, [sp, #-8]!
   1a2bc:	str	lr, [sp, #4]
   1a2c0:	add	fp, sp, #4
   1a2c4:	sub	sp, sp, #8
   1a2c8:	str	r0, [fp, #-8]
   1a2cc:	str	r1, [fp, #-12]
   1a2d0:	ldr	r1, [fp, #-12]
   1a2d4:	ldr	r0, [fp, #-8]
   1a2d8:	bl	13d2c <main@@Base+0xa4>
   1a2dc:	mov	r3, r0
   1a2e0:	mov	r0, r3
   1a2e4:	sub	sp, fp, #4
   1a2e8:	ldr	fp, [sp]
   1a2ec:	add	sp, sp, #4
   1a2f0:	pop	{pc}		; (ldr pc, [sp], #4)

0001a2f4 <flatcc_builder_aligned_free@@Base>:
   1a2f4:	str	fp, [sp, #-8]!
   1a2f8:	str	lr, [sp, #4]
   1a2fc:	add	fp, sp, #4
   1a300:	sub	sp, sp, #8
   1a304:	str	r0, [fp, #-8]
   1a308:	ldr	r0, [fp, #-8]
   1a30c:	bl	12288 <free@plt>
   1a310:	nop	{0}
   1a314:	sub	sp, fp, #4
   1a318:	ldr	fp, [sp]
   1a31c:	add	sp, sp, #4
   1a320:	pop	{pc}		; (ldr pc, [sp], #4)

0001a324 <flatcc_builder_get_emit_context@@Base>:
   1a324:	push	{fp}		; (str fp, [sp, #-4]!)
   1a328:	add	fp, sp, #0
   1a32c:	sub	sp, sp, #12
   1a330:	str	r0, [fp, #-8]
   1a334:	ldr	r3, [fp, #-8]
   1a338:	ldr	r3, [r3, #36]	; 0x24
   1a33c:	mov	r0, r3
   1a340:	add	sp, fp, #0
   1a344:	pop	{fp}		; (ldr fp, [sp], #4)
   1a348:	bx	lr
   1a34c:	str	fp, [sp, #-8]!
   1a350:	str	lr, [sp, #4]
   1a354:	add	fp, sp, #4
   1a358:	sub	sp, sp, #16
   1a35c:	str	r0, [fp, #-16]
   1a360:	mov	r3, #0
   1a364:	str	r3, [fp, #-8]
   1a368:	ldr	r3, [fp, #-16]
   1a36c:	ldr	r3, [r3]
   1a370:	cmp	r3, #0
   1a374:	beq	1a3cc <flatcc_builder_get_emit_context@@Base+0xa8>
   1a378:	ldr	r3, [fp, #-16]
   1a37c:	ldr	r3, [r3]
   1a380:	ldr	r2, [r3, #2948]	; 0xb84
   1a384:	ldr	r3, [fp, #-16]
   1a388:	ldr	r3, [r3, #4]
   1a38c:	cmp	r2, r3
   1a390:	beq	1a3cc <flatcc_builder_get_emit_context@@Base+0xa8>
   1a394:	ldr	r3, [fp, #-16]
   1a398:	ldr	r3, [r3]
   1a39c:	ldr	r2, [r3, #2952]	; 0xb88
   1a3a0:	ldr	r3, [fp, #-16]
   1a3a4:	ldr	r3, [r3]
   1a3a8:	ldr	r3, [r3, #2948]	; 0xb84
   1a3ac:	sub	r2, r2, #2944	; 0xb80
   1a3b0:	str	r2, [r3, #2952]	; 0xb88
   1a3b4:	ldr	r3, [fp, #-16]
   1a3b8:	ldr	r3, [r3]
   1a3bc:	ldr	r2, [r3, #2948]	; 0xb84
   1a3c0:	ldr	r3, [fp, #-16]
   1a3c4:	str	r2, [r3]
   1a3c8:	b	1a4f4 <flatcc_builder_get_emit_context@@Base+0x1d0>
   1a3cc:	movw	r0, #2956	; 0xb8c
   1a3d0:	bl	122b8 <malloc@plt>
   1a3d4:	mov	r3, r0
   1a3d8:	str	r3, [fp, #-8]
   1a3dc:	ldr	r3, [fp, #-8]
   1a3e0:	cmp	r3, #0
   1a3e4:	bne	1a3f0 <flatcc_builder_get_emit_context@@Base+0xcc>
   1a3e8:	mvn	r3, #0
   1a3ec:	b	1a538 <flatcc_builder_get_emit_context@@Base+0x214>
   1a3f0:	ldr	r3, [fp, #-16]
   1a3f4:	ldr	r3, [r3, #28]
   1a3f8:	add	r2, r3, #2944	; 0xb80
   1a3fc:	ldr	r3, [fp, #-16]
   1a400:	str	r2, [r3, #28]
   1a404:	ldr	r3, [fp, #-16]
   1a408:	ldr	r3, [r3]
   1a40c:	cmp	r3, #0
   1a410:	beq	1a464 <flatcc_builder_get_emit_context@@Base+0x140>
   1a414:	ldr	r3, [fp, #-16]
   1a418:	ldr	r2, [r3, #4]
   1a41c:	ldr	r3, [fp, #-8]
   1a420:	str	r2, [r3, #2948]	; 0xb84
   1a424:	ldr	r3, [fp, #-16]
   1a428:	ldr	r2, [r3]
   1a42c:	ldr	r3, [fp, #-8]
   1a430:	str	r2, [r3, #2944]	; 0xb80
   1a434:	ldr	r3, [fp, #-16]
   1a438:	ldr	r3, [r3]
   1a43c:	ldr	r2, [fp, #-8]
   1a440:	str	r2, [r3, #2948]	; 0xb84
   1a444:	ldr	r3, [fp, #-16]
   1a448:	ldr	r3, [r3, #4]
   1a44c:	ldr	r2, [fp, #-8]
   1a450:	str	r2, [r3, #2944]	; 0xb80
   1a454:	ldr	r3, [fp, #-16]
   1a458:	ldr	r2, [fp, #-8]
   1a45c:	str	r2, [r3]
   1a460:	b	1a4f4 <flatcc_builder_get_emit_context@@Base+0x1d0>
   1a464:	ldr	r3, [fp, #-16]
   1a468:	ldr	r2, [fp, #-8]
   1a46c:	str	r2, [r3]
   1a470:	ldr	r3, [fp, #-16]
   1a474:	ldr	r2, [fp, #-8]
   1a478:	str	r2, [r3, #4]
   1a47c:	ldr	r3, [fp, #-8]
   1a480:	ldr	r2, [fp, #-8]
   1a484:	str	r2, [r3, #2944]	; 0xb80
   1a488:	ldr	r3, [fp, #-8]
   1a48c:	ldr	r2, [fp, #-8]
   1a490:	str	r2, [r3, #2948]	; 0xb84
   1a494:	ldr	r3, [fp, #-16]
   1a498:	ldr	r3, [r3]
   1a49c:	add	r2, r3, #1472	; 0x5c0
   1a4a0:	ldr	r3, [fp, #-16]
   1a4a4:	str	r2, [r3, #8]
   1a4a8:	ldr	r3, [fp, #-16]
   1a4ac:	ldr	r2, [r3, #8]
   1a4b0:	ldr	r3, [fp, #-16]
   1a4b4:	str	r2, [r3, #16]
   1a4b8:	ldr	r3, [fp, #-16]
   1a4bc:	mov	r2, #1472	; 0x5c0
   1a4c0:	str	r2, [r3, #12]
   1a4c4:	ldr	r3, [fp, #-16]
   1a4c8:	ldr	r3, [r3, #12]
   1a4cc:	rsb	r2, r3, #2944	; 0xb80
   1a4d0:	ldr	r3, [fp, #-16]
   1a4d4:	str	r2, [r3, #20]
   1a4d8:	ldr	r3, [fp, #-16]
   1a4dc:	ldr	r3, [r3, #12]
   1a4e0:	rsb	r2, r3, #0
   1a4e4:	ldr	r3, [fp, #-8]
   1a4e8:	str	r2, [r3, #2952]	; 0xb88
   1a4ec:	mov	r3, #0
   1a4f0:	b	1a538 <flatcc_builder_get_emit_context@@Base+0x214>
   1a4f4:	ldr	r3, [fp, #-16]
   1a4f8:	ldr	r3, [r3]
   1a4fc:	add	r2, r3, #2944	; 0xb80
   1a500:	ldr	r3, [fp, #-16]
   1a504:	str	r2, [r3, #8]
   1a508:	ldr	r3, [fp, #-16]
   1a50c:	mov	r2, #2944	; 0xb80
   1a510:	str	r2, [r3, #12]
   1a514:	ldr	r3, [fp, #-16]
   1a518:	ldr	r3, [r3]
   1a51c:	ldr	r3, [r3, #2944]	; 0xb80
   1a520:	ldr	r2, [r3, #2952]	; 0xb88
   1a524:	ldr	r3, [fp, #-16]
   1a528:	ldr	r3, [r3]
   1a52c:	sub	r2, r2, #2944	; 0xb80
   1a530:	str	r2, [r3, #2952]	; 0xb88
   1a534:	mov	r3, #0
   1a538:	mov	r0, r3
   1a53c:	sub	sp, fp, #4
   1a540:	ldr	fp, [sp]
   1a544:	add	sp, sp, #4
   1a548:	pop	{pc}		; (ldr pc, [sp], #4)
   1a54c:	str	fp, [sp, #-8]!
   1a550:	str	lr, [sp, #4]
   1a554:	add	fp, sp, #4
   1a558:	sub	sp, sp, #16
   1a55c:	str	r0, [fp, #-16]
   1a560:	mov	r3, #0
   1a564:	str	r3, [fp, #-8]
   1a568:	ldr	r3, [fp, #-16]
   1a56c:	ldr	r3, [r3, #4]
   1a570:	cmp	r3, #0
   1a574:	beq	1a5ac <flatcc_builder_get_emit_context@@Base+0x288>
   1a578:	ldr	r3, [fp, #-16]
   1a57c:	ldr	r3, [r3, #4]
   1a580:	ldr	r2, [r3, #2944]	; 0xb80
   1a584:	ldr	r3, [fp, #-16]
   1a588:	ldr	r3, [r3]
   1a58c:	cmp	r2, r3
   1a590:	beq	1a5ac <flatcc_builder_get_emit_context@@Base+0x288>
   1a594:	ldr	r3, [fp, #-16]
   1a598:	ldr	r3, [r3, #4]
   1a59c:	ldr	r2, [r3, #2944]	; 0xb80
   1a5a0:	ldr	r3, [fp, #-16]
   1a5a4:	str	r2, [r3, #4]
   1a5a8:	b	1a6d4 <flatcc_builder_get_emit_context@@Base+0x3b0>
   1a5ac:	movw	r0, #2956	; 0xb8c
   1a5b0:	bl	122b8 <malloc@plt>
   1a5b4:	mov	r3, r0
   1a5b8:	str	r3, [fp, #-8]
   1a5bc:	ldr	r3, [fp, #-8]
   1a5c0:	cmp	r3, #0
   1a5c4:	bne	1a5d0 <flatcc_builder_get_emit_context@@Base+0x2ac>
   1a5c8:	mvn	r3, #0
   1a5cc:	b	1a718 <flatcc_builder_get_emit_context@@Base+0x3f4>
   1a5d0:	ldr	r3, [fp, #-16]
   1a5d4:	ldr	r3, [r3, #28]
   1a5d8:	add	r2, r3, #2944	; 0xb80
   1a5dc:	ldr	r3, [fp, #-16]
   1a5e0:	str	r2, [r3, #28]
   1a5e4:	ldr	r3, [fp, #-16]
   1a5e8:	ldr	r3, [r3, #4]
   1a5ec:	cmp	r3, #0
   1a5f0:	beq	1a644 <flatcc_builder_get_emit_context@@Base+0x320>
   1a5f4:	ldr	r3, [fp, #-16]
   1a5f8:	ldr	r2, [r3, #4]
   1a5fc:	ldr	r3, [fp, #-8]
   1a600:	str	r2, [r3, #2948]	; 0xb84
   1a604:	ldr	r3, [fp, #-16]
   1a608:	ldr	r2, [r3]
   1a60c:	ldr	r3, [fp, #-8]
   1a610:	str	r2, [r3, #2944]	; 0xb80
   1a614:	ldr	r3, [fp, #-16]
   1a618:	ldr	r3, [r3]
   1a61c:	ldr	r2, [fp, #-8]
   1a620:	str	r2, [r3, #2948]	; 0xb84
   1a624:	ldr	r3, [fp, #-16]
   1a628:	ldr	r3, [r3, #4]
   1a62c:	ldr	r2, [fp, #-8]
   1a630:	str	r2, [r3, #2944]	; 0xb80
   1a634:	ldr	r3, [fp, #-16]
   1a638:	ldr	r2, [fp, #-8]
   1a63c:	str	r2, [r3, #4]
   1a640:	b	1a6d4 <flatcc_builder_get_emit_context@@Base+0x3b0>
   1a644:	ldr	r3, [fp, #-16]
   1a648:	ldr	r2, [fp, #-8]
   1a64c:	str	r2, [r3]
   1a650:	ldr	r3, [fp, #-16]
   1a654:	ldr	r2, [fp, #-8]
   1a658:	str	r2, [r3, #4]
   1a65c:	ldr	r3, [fp, #-8]
   1a660:	ldr	r2, [fp, #-8]
   1a664:	str	r2, [r3, #2944]	; 0xb80
   1a668:	ldr	r3, [fp, #-8]
   1a66c:	ldr	r2, [fp, #-8]
   1a670:	str	r2, [r3, #2948]	; 0xb84
   1a674:	ldr	r3, [fp, #-16]
   1a678:	ldr	r3, [r3]
   1a67c:	add	r2, r3, #1472	; 0x5c0
   1a680:	ldr	r3, [fp, #-16]
   1a684:	str	r2, [r3, #8]
   1a688:	ldr	r3, [fp, #-16]
   1a68c:	ldr	r2, [r3, #8]
   1a690:	ldr	r3, [fp, #-16]
   1a694:	str	r2, [r3, #16]
   1a698:	ldr	r3, [fp, #-16]
   1a69c:	mov	r2, #1472	; 0x5c0
   1a6a0:	str	r2, [r3, #12]
   1a6a4:	ldr	r3, [fp, #-16]
   1a6a8:	ldr	r3, [r3, #12]
   1a6ac:	rsb	r2, r3, #2944	; 0xb80
   1a6b0:	ldr	r3, [fp, #-16]
   1a6b4:	str	r2, [r3, #20]
   1a6b8:	ldr	r3, [fp, #-16]
   1a6bc:	ldr	r3, [r3, #12]
   1a6c0:	rsb	r2, r3, #0
   1a6c4:	ldr	r3, [fp, #-8]
   1a6c8:	str	r2, [r3, #2952]	; 0xb88
   1a6cc:	mov	r3, #0
   1a6d0:	b	1a718 <flatcc_builder_get_emit_context@@Base+0x3f4>
   1a6d4:	ldr	r3, [fp, #-16]
   1a6d8:	ldr	r3, [r3, #4]
   1a6dc:	mov	r2, r3
   1a6e0:	ldr	r3, [fp, #-16]
   1a6e4:	str	r2, [r3, #16]
   1a6e8:	ldr	r3, [fp, #-16]
   1a6ec:	mov	r2, #2944	; 0xb80
   1a6f0:	str	r2, [r3, #20]
   1a6f4:	ldr	r3, [fp, #-16]
   1a6f8:	ldr	r3, [r3, #4]
   1a6fc:	ldr	r3, [r3, #2948]	; 0xb84
   1a700:	ldr	r2, [r3, #2952]	; 0xb88
   1a704:	ldr	r3, [fp, #-16]
   1a708:	ldr	r3, [r3, #4]
   1a70c:	add	r2, r2, #2944	; 0xb80
   1a710:	str	r2, [r3, #2952]	; 0xb88
   1a714:	mov	r3, #0
   1a718:	mov	r0, r3
   1a71c:	sub	sp, fp, #4
   1a720:	ldr	fp, [sp]
   1a724:	add	sp, sp, #4
   1a728:	pop	{pc}		; (ldr pc, [sp], #4)
   1a72c:	str	fp, [sp, #-8]!
   1a730:	str	lr, [sp, #4]
   1a734:	add	fp, sp, #4
   1a738:	sub	sp, sp, #24
   1a73c:	str	r0, [fp, #-16]
   1a740:	str	r1, [fp, #-20]	; 0xffffffec
   1a744:	str	r2, [fp, #-24]	; 0xffffffe8
   1a748:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a74c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a750:	add	r3, r2, r3
   1a754:	str	r3, [fp, #-20]	; 0xffffffec
   1a758:	b	1a81c <flatcc_builder_get_emit_context@@Base+0x4f8>
   1a75c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a760:	str	r3, [fp, #-8]
   1a764:	ldr	r3, [fp, #-16]
   1a768:	ldr	r3, [r3, #12]
   1a76c:	ldr	r2, [fp, #-8]
   1a770:	cmp	r2, r3
   1a774:	bls	1a7ac <flatcc_builder_get_emit_context@@Base+0x488>
   1a778:	ldr	r3, [fp, #-16]
   1a77c:	ldr	r3, [r3, #12]
   1a780:	str	r3, [fp, #-8]
   1a784:	ldr	r3, [fp, #-8]
   1a788:	cmp	r3, #0
   1a78c:	bne	1a7ac <flatcc_builder_get_emit_context@@Base+0x488>
   1a790:	ldr	r0, [fp, #-16]
   1a794:	bl	1a34c <flatcc_builder_get_emit_context@@Base+0x28>
   1a798:	mov	r3, r0
   1a79c:	cmp	r3, #0
   1a7a0:	beq	1a81c <flatcc_builder_get_emit_context@@Base+0x4f8>
   1a7a4:	mvn	r3, #0
   1a7a8:	b	1a82c <flatcc_builder_get_emit_context@@Base+0x508>
   1a7ac:	ldr	r3, [fp, #-16]
   1a7b0:	ldr	r2, [r3, #8]
   1a7b4:	ldr	r3, [fp, #-8]
   1a7b8:	rsb	r3, r3, #0
   1a7bc:	add	r2, r2, r3
   1a7c0:	ldr	r3, [fp, #-16]
   1a7c4:	str	r2, [r3, #8]
   1a7c8:	ldr	r3, [fp, #-16]
   1a7cc:	ldr	r2, [r3, #12]
   1a7d0:	ldr	r3, [fp, #-8]
   1a7d4:	sub	r2, r2, r3
   1a7d8:	ldr	r3, [fp, #-16]
   1a7dc:	str	r2, [r3, #12]
   1a7e0:	ldr	r3, [fp, #-8]
   1a7e4:	rsb	r3, r3, #0
   1a7e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a7ec:	add	r3, r2, r3
   1a7f0:	str	r3, [fp, #-20]	; 0xffffffec
   1a7f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a7f8:	ldr	r3, [fp, #-8]
   1a7fc:	sub	r3, r2, r3
   1a800:	str	r3, [fp, #-24]	; 0xffffffe8
   1a804:	ldr	r3, [fp, #-16]
   1a808:	ldr	r3, [r3, #8]
   1a80c:	ldr	r2, [fp, #-8]
   1a810:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a814:	mov	r0, r3
   1a818:	bl	12294 <memcpy@plt>
   1a81c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a820:	cmp	r3, #0
   1a824:	bne	1a75c <flatcc_builder_get_emit_context@@Base+0x438>
   1a828:	mov	r3, #0
   1a82c:	mov	r0, r3
   1a830:	sub	sp, fp, #4
   1a834:	ldr	fp, [sp]
   1a838:	add	sp, sp, #4
   1a83c:	pop	{pc}		; (ldr pc, [sp], #4)
   1a840:	str	fp, [sp, #-8]!
   1a844:	str	lr, [sp, #4]
   1a848:	add	fp, sp, #4
   1a84c:	sub	sp, sp, #24
   1a850:	str	r0, [fp, #-16]
   1a854:	str	r1, [fp, #-20]	; 0xffffffec
   1a858:	str	r2, [fp, #-24]	; 0xffffffe8
   1a85c:	b	1a918 <flatcc_builder_get_emit_context@@Base+0x5f4>
   1a860:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a864:	str	r3, [fp, #-8]
   1a868:	ldr	r3, [fp, #-16]
   1a86c:	ldr	r3, [r3, #20]
   1a870:	ldr	r2, [fp, #-8]
   1a874:	cmp	r2, r3
   1a878:	bls	1a8b0 <flatcc_builder_get_emit_context@@Base+0x58c>
   1a87c:	ldr	r3, [fp, #-16]
   1a880:	ldr	r3, [r3, #20]
   1a884:	str	r3, [fp, #-8]
   1a888:	ldr	r3, [fp, #-8]
   1a88c:	cmp	r3, #0
   1a890:	bne	1a8b0 <flatcc_builder_get_emit_context@@Base+0x58c>
   1a894:	ldr	r0, [fp, #-16]
   1a898:	bl	1a54c <flatcc_builder_get_emit_context@@Base+0x228>
   1a89c:	mov	r3, r0
   1a8a0:	cmp	r3, #0
   1a8a4:	beq	1a918 <flatcc_builder_get_emit_context@@Base+0x5f4>
   1a8a8:	mvn	r3, #0
   1a8ac:	b	1a928 <flatcc_builder_get_emit_context@@Base+0x604>
   1a8b0:	ldr	r3, [fp, #-16]
   1a8b4:	ldr	r3, [r3, #16]
   1a8b8:	ldr	r2, [fp, #-8]
   1a8bc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a8c0:	mov	r0, r3
   1a8c4:	bl	12294 <memcpy@plt>
   1a8c8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1a8cc:	ldr	r3, [fp, #-8]
   1a8d0:	sub	r3, r2, r3
   1a8d4:	str	r3, [fp, #-24]	; 0xffffffe8
   1a8d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a8dc:	ldr	r3, [fp, #-8]
   1a8e0:	add	r3, r2, r3
   1a8e4:	str	r3, [fp, #-20]	; 0xffffffec
   1a8e8:	ldr	r3, [fp, #-16]
   1a8ec:	ldr	r2, [r3, #16]
   1a8f0:	ldr	r3, [fp, #-8]
   1a8f4:	add	r2, r2, r3
   1a8f8:	ldr	r3, [fp, #-16]
   1a8fc:	str	r2, [r3, #16]
   1a900:	ldr	r3, [fp, #-16]
   1a904:	ldr	r2, [r3, #20]
   1a908:	ldr	r3, [fp, #-8]
   1a90c:	sub	r2, r2, r3
   1a910:	ldr	r3, [fp, #-16]
   1a914:	str	r2, [r3, #20]
   1a918:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a91c:	cmp	r3, #0
   1a920:	bne	1a860 <flatcc_builder_get_emit_context@@Base+0x53c>
   1a924:	mov	r3, #0
   1a928:	mov	r0, r3
   1a92c:	sub	sp, fp, #4
   1a930:	ldr	fp, [sp]
   1a934:	add	sp, sp, #4
   1a938:	pop	{pc}		; (ldr pc, [sp], #4)

0001a93c <flatcc_emitter_recycle_page@@Base>:
   1a93c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a940:	add	fp, sp, #0
   1a944:	sub	sp, sp, #12
   1a948:	str	r0, [fp, #-8]
   1a94c:	str	r1, [fp, #-12]
   1a950:	ldr	r3, [fp, #-8]
   1a954:	ldr	r3, [r3]
   1a958:	ldr	r2, [fp, #-12]
   1a95c:	cmp	r2, r3
   1a960:	beq	1a978 <flatcc_emitter_recycle_page@@Base+0x3c>
   1a964:	ldr	r3, [fp, #-8]
   1a968:	ldr	r3, [r3, #4]
   1a96c:	ldr	r2, [fp, #-12]
   1a970:	cmp	r2, r3
   1a974:	bne	1a980 <flatcc_emitter_recycle_page@@Base+0x44>
   1a978:	mvn	r3, #0
   1a97c:	b	1a9f0 <flatcc_emitter_recycle_page@@Base+0xb4>
   1a980:	ldr	r3, [fp, #-12]
   1a984:	ldr	r3, [r3, #2944]	; 0xb80
   1a988:	ldr	r2, [fp, #-12]
   1a98c:	ldr	r2, [r2, #2948]	; 0xb84
   1a990:	str	r2, [r3, #2948]	; 0xb84
   1a994:	ldr	r3, [fp, #-12]
   1a998:	ldr	r3, [r3, #2948]	; 0xb84
   1a99c:	ldr	r2, [fp, #-12]
   1a9a0:	ldr	r2, [r2, #2944]	; 0xb80
   1a9a4:	str	r2, [r3, #2944]	; 0xb80
   1a9a8:	ldr	r3, [fp, #-8]
   1a9ac:	ldr	r3, [r3]
   1a9b0:	ldr	r2, [r3, #2948]	; 0xb84
   1a9b4:	ldr	r3, [fp, #-12]
   1a9b8:	str	r2, [r3, #2948]	; 0xb84
   1a9bc:	ldr	r3, [fp, #-8]
   1a9c0:	ldr	r2, [r3]
   1a9c4:	ldr	r3, [fp, #-12]
   1a9c8:	str	r2, [r3, #2944]	; 0xb80
   1a9cc:	ldr	r3, [fp, #-12]
   1a9d0:	ldr	r3, [r3, #2948]	; 0xb84
   1a9d4:	ldr	r2, [fp, #-12]
   1a9d8:	str	r2, [r3, #2944]	; 0xb80
   1a9dc:	ldr	r3, [fp, #-12]
   1a9e0:	ldr	r3, [r3, #2944]	; 0xb80
   1a9e4:	ldr	r2, [fp, #-12]
   1a9e8:	str	r2, [r3, #2948]	; 0xb84
   1a9ec:	mov	r3, #0
   1a9f0:	mov	r0, r3
   1a9f4:	add	sp, fp, #0
   1a9f8:	pop	{fp}		; (ldr fp, [sp], #4)
   1a9fc:	bx	lr

0001aa00 <flatcc_emitter_reset@@Base>:
   1aa00:	str	fp, [sp, #-8]!
   1aa04:	str	lr, [sp, #4]
   1aa08:	add	fp, sp, #4
   1aa0c:	sub	sp, sp, #16
   1aa10:	str	r0, [fp, #-16]
   1aa14:	ldr	r3, [fp, #-16]
   1aa18:	ldr	r3, [r3]
   1aa1c:	str	r3, [fp, #-8]
   1aa20:	ldr	r3, [fp, #-16]
   1aa24:	ldr	r3, [r3]
   1aa28:	cmp	r3, #0
   1aa2c:	beq	1ab88 <flatcc_emitter_reset@@Base+0x188>
   1aa30:	ldr	r3, [fp, #-16]
   1aa34:	ldr	r2, [r3]
   1aa38:	ldr	r3, [fp, #-16]
   1aa3c:	str	r2, [r3, #4]
   1aa40:	ldr	r3, [fp, #-16]
   1aa44:	ldr	r3, [r3]
   1aa48:	add	r2, r3, #1472	; 0x5c0
   1aa4c:	ldr	r3, [fp, #-16]
   1aa50:	str	r2, [r3, #8]
   1aa54:	ldr	r3, [fp, #-16]
   1aa58:	ldr	r2, [r3, #8]
   1aa5c:	ldr	r3, [fp, #-16]
   1aa60:	str	r2, [r3, #16]
   1aa64:	ldr	r3, [fp, #-16]
   1aa68:	mov	r2, #1472	; 0x5c0
   1aa6c:	str	r2, [r3, #12]
   1aa70:	ldr	r3, [fp, #-16]
   1aa74:	mov	r2, #1472	; 0x5c0
   1aa78:	str	r2, [r3, #20]
   1aa7c:	ldr	r3, [fp, #-16]
   1aa80:	ldr	r3, [r3, #12]
   1aa84:	mov	r2, r3
   1aa88:	ldr	r3, [fp, #-16]
   1aa8c:	ldr	r3, [r3]
   1aa90:	rsb	r2, r2, #0
   1aa94:	str	r2, [r3, #2952]	; 0xb88
   1aa98:	ldr	r3, [fp, #-16]
   1aa9c:	ldr	r3, [r3, #32]
   1aaa0:	cmp	r3, #0
   1aaa4:	bne	1aab8 <flatcc_emitter_reset@@Base+0xb8>
   1aaa8:	ldr	r3, [fp, #-16]
   1aaac:	ldr	r2, [r3, #24]
   1aab0:	ldr	r3, [fp, #-16]
   1aab4:	str	r2, [r3, #32]
   1aab8:	ldr	r3, [fp, #-16]
   1aabc:	ldr	r2, [r3, #32]
   1aac0:	mov	r3, r2
   1aac4:	lsl	r3, r3, #1
   1aac8:	add	r3, r3, r2
   1aacc:	lsr	r2, r3, #2
   1aad0:	ldr	r3, [fp, #-16]
   1aad4:	ldr	r3, [r3, #24]
   1aad8:	lsr	r3, r3, #2
   1aadc:	add	r2, r2, r3
   1aae0:	ldr	r3, [fp, #-16]
   1aae4:	str	r2, [r3, #32]
   1aae8:	ldr	r3, [fp, #-16]
   1aaec:	mov	r2, #0
   1aaf0:	str	r2, [r3, #24]
   1aaf4:	b	1ab4c <flatcc_emitter_reset@@Base+0x14c>
   1aaf8:	ldr	r3, [fp, #-16]
   1aafc:	ldr	r3, [r3, #4]
   1ab00:	ldr	r3, [r3, #2944]	; 0xb80
   1ab04:	str	r3, [fp, #-8]
   1ab08:	ldr	r3, [fp, #-16]
   1ab0c:	ldr	r3, [r3, #4]
   1ab10:	ldr	r2, [fp, #-8]
   1ab14:	ldr	r2, [r2, #2944]	; 0xb80
   1ab18:	str	r2, [r3, #2944]	; 0xb80
   1ab1c:	ldr	r3, [fp, #-8]
   1ab20:	ldr	r3, [r3, #2944]	; 0xb80
   1ab24:	ldr	r2, [fp, #-16]
   1ab28:	ldr	r2, [r2, #4]
   1ab2c:	str	r2, [r3, #2948]	; 0xb84
   1ab30:	ldr	r0, [fp, #-8]
   1ab34:	bl	12288 <free@plt>
   1ab38:	ldr	r3, [fp, #-16]
   1ab3c:	ldr	r3, [r3, #28]
   1ab40:	sub	r2, r3, #2944	; 0xb80
   1ab44:	ldr	r3, [fp, #-16]
   1ab48:	str	r2, [r3, #28]
   1ab4c:	ldr	r3, [fp, #-16]
   1ab50:	ldr	r3, [r3, #32]
   1ab54:	lsl	r2, r3, #1
   1ab58:	ldr	r3, [fp, #-16]
   1ab5c:	ldr	r3, [r3, #28]
   1ab60:	cmp	r2, r3
   1ab64:	bcs	1ab8c <flatcc_emitter_reset@@Base+0x18c>
   1ab68:	ldr	r3, [fp, #-16]
   1ab6c:	ldr	r3, [r3, #4]
   1ab70:	ldr	r2, [r3, #2944]	; 0xb80
   1ab74:	ldr	r3, [fp, #-16]
   1ab78:	ldr	r3, [r3]
   1ab7c:	cmp	r2, r3
   1ab80:	bne	1aaf8 <flatcc_emitter_reset@@Base+0xf8>
   1ab84:	b	1ab8c <flatcc_emitter_reset@@Base+0x18c>
   1ab88:	nop	{0}
   1ab8c:	sub	sp, fp, #4
   1ab90:	ldr	fp, [sp]
   1ab94:	add	sp, sp, #4
   1ab98:	pop	{pc}		; (ldr pc, [sp], #4)

0001ab9c <flatcc_emitter_clear@@Base>:
   1ab9c:	str	fp, [sp, #-8]!
   1aba0:	str	lr, [sp, #4]
   1aba4:	add	fp, sp, #4
   1aba8:	sub	sp, sp, #16
   1abac:	str	r0, [fp, #-16]
   1abb0:	ldr	r3, [fp, #-16]
   1abb4:	ldr	r3, [r3]
   1abb8:	str	r3, [fp, #-8]
   1abbc:	ldr	r3, [fp, #-8]
   1abc0:	cmp	r3, #0
   1abc4:	beq	1ac24 <flatcc_emitter_clear@@Base+0x88>
   1abc8:	ldr	r3, [fp, #-8]
   1abcc:	ldr	r3, [r3, #2948]	; 0xb84
   1abd0:	mov	r2, #0
   1abd4:	str	r2, [r3, #2944]	; 0xb80
   1abd8:	b	1abf8 <flatcc_emitter_clear@@Base+0x5c>
   1abdc:	ldr	r3, [fp, #-8]
   1abe0:	ldr	r3, [r3, #2944]	; 0xb80
   1abe4:	str	r3, [fp, #-8]
   1abe8:	ldr	r3, [fp, #-8]
   1abec:	ldr	r3, [r3, #2948]	; 0xb84
   1abf0:	mov	r0, r3
   1abf4:	bl	12288 <free@plt>
   1abf8:	ldr	r3, [fp, #-8]
   1abfc:	ldr	r3, [r3, #2944]	; 0xb80
   1ac00:	cmp	r3, #0
   1ac04:	bne	1abdc <flatcc_emitter_clear@@Base+0x40>
   1ac08:	ldr	r0, [fp, #-8]
   1ac0c:	bl	12288 <free@plt>
   1ac10:	mov	r2, #36	; 0x24
   1ac14:	mov	r1, #0
   1ac18:	ldr	r0, [fp, #-16]
   1ac1c:	bl	122f4 <memset@plt>
   1ac20:	b	1ac28 <flatcc_emitter_clear@@Base+0x8c>
   1ac24:	nop	{0}
   1ac28:	sub	sp, fp, #4
   1ac2c:	ldr	fp, [sp]
   1ac30:	add	sp, sp, #4
   1ac34:	pop	{pc}		; (ldr pc, [sp], #4)

0001ac38 <flatcc_emitter@@Base>:
   1ac38:	str	fp, [sp, #-8]!
   1ac3c:	str	lr, [sp, #4]
   1ac40:	add	fp, sp, #4
   1ac44:	sub	sp, sp, #24
   1ac48:	str	r0, [fp, #-16]
   1ac4c:	str	r1, [fp, #-20]	; 0xffffffec
   1ac50:	str	r2, [fp, #-24]	; 0xffffffe8
   1ac54:	str	r3, [fp, #-28]	; 0xffffffe4
   1ac58:	ldr	r3, [fp, #-16]
   1ac5c:	str	r3, [fp, #-12]
   1ac60:	ldr	r3, [fp, #-12]
   1ac64:	ldr	r2, [r3, #24]
   1ac68:	ldr	r3, [fp, #4]
   1ac6c:	add	r2, r2, r3
   1ac70:	ldr	r3, [fp, #-12]
   1ac74:	str	r2, [r3, #24]
   1ac78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ac7c:	cmp	r3, #0
   1ac80:	bge	1ad48 <flatcc_emitter@@Base+0x110>
   1ac84:	ldr	r3, [fp, #-12]
   1ac88:	ldr	r3, [r3, #12]
   1ac8c:	ldr	r2, [fp, #4]
   1ac90:	cmp	r2, r3
   1ac94:	bhi	1acdc <flatcc_emitter@@Base+0xa4>
   1ac98:	ldr	r3, [fp, #-12]
   1ac9c:	ldr	r2, [r3, #8]
   1aca0:	ldr	r3, [fp, #4]
   1aca4:	rsb	r3, r3, #0
   1aca8:	add	r2, r2, r3
   1acac:	ldr	r3, [fp, #-12]
   1acb0:	str	r2, [r3, #8]
   1acb4:	ldr	r3, [fp, #-12]
   1acb8:	ldr	r2, [r3, #12]
   1acbc:	ldr	r3, [fp, #4]
   1acc0:	sub	r2, r2, r3
   1acc4:	ldr	r3, [fp, #-12]
   1acc8:	str	r2, [r3, #12]
   1accc:	ldr	r3, [fp, #-12]
   1acd0:	ldr	r3, [r3, #8]
   1acd4:	str	r3, [fp, #-8]
   1acd8:	b	1adf4 <flatcc_emitter@@Base+0x1bc>
   1acdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ace0:	lsl	r3, r3, #3
   1ace4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ace8:	add	r3, r2, r3
   1acec:	str	r3, [fp, #-20]	; 0xffffffec
   1acf0:	b	1ad30 <flatcc_emitter@@Base+0xf8>
   1acf4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1acf8:	sub	r3, r3, #8
   1acfc:	str	r3, [fp, #-20]	; 0xffffffec
   1ad00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ad04:	ldr	r1, [r3]
   1ad08:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ad0c:	ldr	r3, [r3, #4]
   1ad10:	mov	r2, r3
   1ad14:	ldr	r0, [fp, #-12]
   1ad18:	bl	1a72c <flatcc_builder_get_emit_context@@Base+0x408>
   1ad1c:	mov	r3, r0
   1ad20:	cmp	r3, #0
   1ad24:	beq	1ad30 <flatcc_emitter@@Base+0xf8>
   1ad28:	mvn	r3, #0
   1ad2c:	b	1ae4c <flatcc_emitter@@Base+0x214>
   1ad30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ad34:	sub	r2, r3, #1
   1ad38:	str	r2, [fp, #-24]	; 0xffffffe8
   1ad3c:	cmp	r3, #0
   1ad40:	bne	1acf4 <flatcc_emitter@@Base+0xbc>
   1ad44:	b	1adec <flatcc_emitter@@Base+0x1b4>
   1ad48:	ldr	r3, [fp, #-12]
   1ad4c:	ldr	r3, [r3, #20]
   1ad50:	ldr	r2, [fp, #4]
   1ad54:	cmp	r2, r3
   1ad58:	bhi	1add8 <flatcc_emitter@@Base+0x1a0>
   1ad5c:	ldr	r3, [fp, #-12]
   1ad60:	ldr	r3, [r3, #16]
   1ad64:	str	r3, [fp, #-8]
   1ad68:	ldr	r3, [fp, #-12]
   1ad6c:	ldr	r2, [r3, #16]
   1ad70:	ldr	r3, [fp, #4]
   1ad74:	add	r2, r2, r3
   1ad78:	ldr	r3, [fp, #-12]
   1ad7c:	str	r2, [r3, #16]
   1ad80:	ldr	r3, [fp, #-12]
   1ad84:	ldr	r2, [r3, #20]
   1ad88:	ldr	r3, [fp, #4]
   1ad8c:	sub	r2, r2, r3
   1ad90:	ldr	r3, [fp, #-12]
   1ad94:	str	r2, [r3, #20]
   1ad98:	b	1adf4 <flatcc_emitter@@Base+0x1bc>
   1ad9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ada0:	ldr	r1, [r3]
   1ada4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ada8:	ldr	r3, [r3, #4]
   1adac:	mov	r2, r3
   1adb0:	ldr	r0, [fp, #-12]
   1adb4:	bl	1a840 <flatcc_builder_get_emit_context@@Base+0x51c>
   1adb8:	mov	r3, r0
   1adbc:	cmp	r3, #0
   1adc0:	beq	1adcc <flatcc_emitter@@Base+0x194>
   1adc4:	mvn	r3, #0
   1adc8:	b	1ae4c <flatcc_emitter@@Base+0x214>
   1adcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1add0:	add	r3, r3, #8
   1add4:	str	r3, [fp, #-20]	; 0xffffffec
   1add8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1addc:	sub	r2, r3, #1
   1ade0:	str	r2, [fp, #-24]	; 0xffffffe8
   1ade4:	cmp	r3, #0
   1ade8:	bne	1ad9c <flatcc_emitter@@Base+0x164>
   1adec:	mov	r3, #0
   1adf0:	b	1ae4c <flatcc_emitter@@Base+0x214>
   1adf4:	b	1ae34 <flatcc_emitter@@Base+0x1fc>
   1adf8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1adfc:	ldr	r1, [r3]
   1ae00:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ae04:	ldr	r3, [r3, #4]
   1ae08:	mov	r2, r3
   1ae0c:	ldr	r0, [fp, #-8]
   1ae10:	bl	12294 <memcpy@plt>
   1ae14:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ae18:	ldr	r3, [r3, #4]
   1ae1c:	ldr	r2, [fp, #-8]
   1ae20:	add	r3, r2, r3
   1ae24:	str	r3, [fp, #-8]
   1ae28:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ae2c:	add	r3, r3, #8
   1ae30:	str	r3, [fp, #-20]	; 0xffffffec
   1ae34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ae38:	sub	r2, r3, #1
   1ae3c:	str	r2, [fp, #-24]	; 0xffffffe8
   1ae40:	cmp	r3, #0
   1ae44:	bne	1adf8 <flatcc_emitter@@Base+0x1c0>
   1ae48:	mov	r3, #0
   1ae4c:	mov	r0, r3
   1ae50:	sub	sp, fp, #4
   1ae54:	ldr	fp, [sp]
   1ae58:	add	sp, sp, #4
   1ae5c:	pop	{pc}		; (ldr pc, [sp], #4)

0001ae60 <flatcc_emitter_copy_buffer@@Base>:
   1ae60:	str	fp, [sp, #-8]!
   1ae64:	str	lr, [sp, #4]
   1ae68:	add	fp, sp, #4
   1ae6c:	sub	sp, sp, #24
   1ae70:	str	r0, [fp, #-16]
   1ae74:	str	r1, [fp, #-20]	; 0xffffffec
   1ae78:	str	r2, [fp, #-24]	; 0xffffffe8
   1ae7c:	ldr	r3, [fp, #-16]
   1ae80:	ldr	r3, [r3, #24]
   1ae84:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1ae88:	cmp	r2, r3
   1ae8c:	bcs	1ae98 <flatcc_emitter_copy_buffer@@Base+0x38>
   1ae90:	mov	r3, #0
   1ae94:	b	1af98 <flatcc_emitter_copy_buffer@@Base+0x138>
   1ae98:	ldr	r3, [fp, #-16]
   1ae9c:	ldr	r3, [r3]
   1aea0:	cmp	r3, #0
   1aea4:	bne	1aeb0 <flatcc_emitter_copy_buffer@@Base+0x50>
   1aea8:	mov	r3, #0
   1aeac:	b	1af98 <flatcc_emitter_copy_buffer@@Base+0x138>
   1aeb0:	ldr	r3, [fp, #-16]
   1aeb4:	ldr	r2, [r3]
   1aeb8:	ldr	r3, [fp, #-16]
   1aebc:	ldr	r3, [r3, #4]
   1aec0:	cmp	r2, r3
   1aec4:	bne	1aeec <flatcc_emitter_copy_buffer@@Base+0x8c>
   1aec8:	ldr	r3, [fp, #-16]
   1aecc:	ldr	r1, [r3, #8]
   1aed0:	ldr	r3, [fp, #-16]
   1aed4:	ldr	r3, [r3, #24]
   1aed8:	mov	r2, r3
   1aedc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1aee0:	bl	12294 <memcpy@plt>
   1aee4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1aee8:	b	1af98 <flatcc_emitter_copy_buffer@@Base+0x138>
   1aeec:	ldr	r3, [fp, #-16]
   1aef0:	ldr	r3, [r3, #12]
   1aef4:	rsb	r3, r3, #2944	; 0xb80
   1aef8:	str	r3, [fp, #-12]
   1aefc:	ldr	r3, [fp, #-16]
   1af00:	ldr	r3, [r3, #8]
   1af04:	ldr	r2, [fp, #-12]
   1af08:	mov	r1, r3
   1af0c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1af10:	bl	12294 <memcpy@plt>
   1af14:	ldr	r2, [fp, #-20]	; 0xffffffec
   1af18:	ldr	r3, [fp, #-12]
   1af1c:	add	r3, r2, r3
   1af20:	str	r3, [fp, #-20]	; 0xffffffec
   1af24:	ldr	r3, [fp, #-16]
   1af28:	ldr	r3, [r3]
   1af2c:	ldr	r3, [r3, #2944]	; 0xb80
   1af30:	str	r3, [fp, #-8]
   1af34:	b	1af64 <flatcc_emitter_copy_buffer@@Base+0x104>
   1af38:	ldr	r3, [fp, #-8]
   1af3c:	mov	r2, #2944	; 0xb80
   1af40:	mov	r1, r3
   1af44:	ldr	r0, [fp, #-20]	; 0xffffffec
   1af48:	bl	12294 <memcpy@plt>
   1af4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af50:	add	r3, r3, #2944	; 0xb80
   1af54:	str	r3, [fp, #-20]	; 0xffffffec
   1af58:	ldr	r3, [fp, #-8]
   1af5c:	ldr	r3, [r3, #2944]	; 0xb80
   1af60:	str	r3, [fp, #-8]
   1af64:	ldr	r3, [fp, #-16]
   1af68:	ldr	r3, [r3, #4]
   1af6c:	ldr	r2, [fp, #-8]
   1af70:	cmp	r2, r3
   1af74:	bne	1af38 <flatcc_emitter_copy_buffer@@Base+0xd8>
   1af78:	ldr	r1, [fp, #-8]
   1af7c:	ldr	r3, [fp, #-16]
   1af80:	ldr	r3, [r3, #20]
   1af84:	rsb	r3, r3, #2944	; 0xb80
   1af88:	mov	r2, r3
   1af8c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1af90:	bl	12294 <memcpy@plt>
   1af94:	ldr	r3, [fp, #-20]	; 0xffffffec
   1af98:	mov	r0, r3
   1af9c:	sub	sp, fp, #4
   1afa0:	ldr	fp, [sp]
   1afa4:	add	sp, sp, #4
   1afa8:	pop	{pc}		; (ldr pc, [sp], #4)
   1afac:	push	{fp}		; (str fp, [sp, #-4]!)
   1afb0:	add	fp, sp, #0
   1afb4:	sub	sp, sp, #12
   1afb8:	str	r0, [fp, #-8]
   1afbc:	ldr	r3, [fp, #-8]
   1afc0:	mov	r0, r3
   1afc4:	add	sp, fp, #0
   1afc8:	pop	{fp}		; (ldr fp, [sp], #4)
   1afcc:	bx	lr
   1afd0:	str	fp, [sp, #-8]!
   1afd4:	str	lr, [sp, #4]
   1afd8:	add	fp, sp, #4
   1afdc:	sub	sp, sp, #8
   1afe0:	str	r0, [fp, #-8]
   1afe4:	ldr	r3, [fp, #-8]
   1afe8:	ldr	r3, [r3]
   1afec:	mov	r0, r3
   1aff0:	bl	1afac <flatcc_emitter_copy_buffer@@Base+0x14c>
   1aff4:	mov	r3, r0
   1aff8:	mov	r0, r3
   1affc:	sub	sp, fp, #4
   1b000:	ldr	fp, [sp]
   1b004:	add	sp, sp, #4
   1b008:	pop	{pc}		; (ldr pc, [sp], #4)
   1b00c:	push	{fp}		; (str fp, [sp, #-4]!)
   1b010:	add	fp, sp, #0
   1b014:	sub	sp, sp, #12
   1b018:	mov	r3, r0
   1b01c:	strh	r3, [fp, #-6]
   1b020:	ldrh	r3, [fp, #-6]
   1b024:	mov	r0, r3
   1b028:	add	sp, fp, #0
   1b02c:	pop	{fp}		; (ldr fp, [sp], #4)
   1b030:	bx	lr
   1b034:	str	fp, [sp, #-8]!
   1b038:	str	lr, [sp, #4]
   1b03c:	add	fp, sp, #4
   1b040:	sub	sp, sp, #8
   1b044:	str	r0, [fp, #-8]
   1b048:	ldr	r3, [fp, #-8]
   1b04c:	ldrh	r3, [r3]
   1b050:	mov	r0, r3
   1b054:	bl	1b00c <flatcc_emitter_copy_buffer@@Base+0x1ac>
   1b058:	mov	r3, r0
   1b05c:	mov	r0, r3
   1b060:	sub	sp, fp, #4
   1b064:	ldr	fp, [sp]
   1b068:	add	sp, sp, #4
   1b06c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b070:	push	{fp}		; (str fp, [sp, #-4]!)
   1b074:	add	fp, sp, #0
   1b078:	sub	sp, sp, #12
   1b07c:	str	r0, [fp, #-8]
   1b080:	ldr	r3, [fp, #-8]
   1b084:	mov	r0, r3
   1b088:	add	sp, fp, #0
   1b08c:	pop	{fp}		; (ldr fp, [sp], #4)
   1b090:	bx	lr
   1b094:	push	{fp}		; (str fp, [sp, #-4]!)
   1b098:	add	fp, sp, #0
   1b09c:	sub	sp, sp, #12
   1b0a0:	str	r0, [fp, #-8]
   1b0a4:	ldr	r3, [fp, #-8]
   1b0a8:	mov	r0, r3
   1b0ac:	add	sp, fp, #0
   1b0b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1b0b4:	bx	lr
   1b0b8:	str	fp, [sp, #-8]!
   1b0bc:	str	lr, [sp, #4]
   1b0c0:	add	fp, sp, #4
   1b0c4:	sub	sp, sp, #8
   1b0c8:	str	r0, [fp, #-8]
   1b0cc:	ldr	r3, [fp, #-8]
   1b0d0:	ldr	r3, [r3]
   1b0d4:	mov	r0, r3
   1b0d8:	bl	1b070 <flatcc_emitter_copy_buffer@@Base+0x210>
   1b0dc:	mov	r3, r0
   1b0e0:	mov	r0, r3
   1b0e4:	sub	sp, fp, #4
   1b0e8:	ldr	fp, [sp]
   1b0ec:	add	sp, sp, #4
   1b0f0:	pop	{pc}		; (ldr pc, [sp], #4)

0001b0f4 <flatcc_verify_error_string@@Base>:
   1b0f4:	push	{fp}		; (str fp, [sp, #-4]!)
   1b0f8:	add	fp, sp, #0
   1b0fc:	sub	sp, sp, #12
   1b100:	str	r0, [fp, #-8]
   1b104:	ldr	r3, [fp, #-8]
   1b108:	cmp	r3, #36	; 0x24
   1b10c:	addls	pc, pc, r3, lsl #2
   1b110:	b	1b364 <flatcc_verify_error_string@@Base+0x270>
   1b114:	b	1b1a8 <flatcc_verify_error_string@@Base+0xb4>
   1b118:	b	1b1b4 <flatcc_verify_error_string@@Base+0xc0>
   1b11c:	b	1b1c0 <flatcc_verify_error_string@@Base+0xcc>
   1b120:	b	1b1cc <flatcc_verify_error_string@@Base+0xd8>
   1b124:	b	1b1d8 <flatcc_verify_error_string@@Base+0xe4>
   1b128:	b	1b1e4 <flatcc_verify_error_string@@Base+0xf0>
   1b12c:	b	1b1f0 <flatcc_verify_error_string@@Base+0xfc>
   1b130:	b	1b1fc <flatcc_verify_error_string@@Base+0x108>
   1b134:	b	1b208 <flatcc_verify_error_string@@Base+0x114>
   1b138:	b	1b214 <flatcc_verify_error_string@@Base+0x120>
   1b13c:	b	1b220 <flatcc_verify_error_string@@Base+0x12c>
   1b140:	b	1b22c <flatcc_verify_error_string@@Base+0x138>
   1b144:	b	1b238 <flatcc_verify_error_string@@Base+0x144>
   1b148:	b	1b244 <flatcc_verify_error_string@@Base+0x150>
   1b14c:	b	1b250 <flatcc_verify_error_string@@Base+0x15c>
   1b150:	b	1b25c <flatcc_verify_error_string@@Base+0x168>
   1b154:	b	1b268 <flatcc_verify_error_string@@Base+0x174>
   1b158:	b	1b274 <flatcc_verify_error_string@@Base+0x180>
   1b15c:	b	1b280 <flatcc_verify_error_string@@Base+0x18c>
   1b160:	b	1b28c <flatcc_verify_error_string@@Base+0x198>
   1b164:	b	1b298 <flatcc_verify_error_string@@Base+0x1a4>
   1b168:	b	1b2a4 <flatcc_verify_error_string@@Base+0x1b0>
   1b16c:	b	1b2b0 <flatcc_verify_error_string@@Base+0x1bc>
   1b170:	b	1b2bc <flatcc_verify_error_string@@Base+0x1c8>
   1b174:	b	1b2c8 <flatcc_verify_error_string@@Base+0x1d4>
   1b178:	b	1b2d4 <flatcc_verify_error_string@@Base+0x1e0>
   1b17c:	b	1b2e0 <flatcc_verify_error_string@@Base+0x1ec>
   1b180:	b	1b2ec <flatcc_verify_error_string@@Base+0x1f8>
   1b184:	b	1b2f8 <flatcc_verify_error_string@@Base+0x204>
   1b188:	b	1b304 <flatcc_verify_error_string@@Base+0x210>
   1b18c:	b	1b310 <flatcc_verify_error_string@@Base+0x21c>
   1b190:	b	1b31c <flatcc_verify_error_string@@Base+0x228>
   1b194:	b	1b328 <flatcc_verify_error_string@@Base+0x234>
   1b198:	b	1b334 <flatcc_verify_error_string@@Base+0x240>
   1b19c:	b	1b340 <flatcc_verify_error_string@@Base+0x24c>
   1b1a0:	b	1b34c <flatcc_verify_error_string@@Base+0x258>
   1b1a4:	b	1b358 <flatcc_verify_error_string@@Base+0x264>
   1b1a8:	ldr	r3, [pc, #460]	; 1b37c <flatcc_verify_error_string@@Base+0x288>
   1b1ac:	add	r3, pc, r3
   1b1b0:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1b4:	ldr	r3, [pc, #452]	; 1b380 <flatcc_verify_error_string@@Base+0x28c>
   1b1b8:	add	r3, pc, r3
   1b1bc:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1c0:	ldr	r3, [pc, #444]	; 1b384 <flatcc_verify_error_string@@Base+0x290>
   1b1c4:	add	r3, pc, r3
   1b1c8:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1cc:	ldr	r3, [pc, #436]	; 1b388 <flatcc_verify_error_string@@Base+0x294>
   1b1d0:	add	r3, pc, r3
   1b1d4:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1d8:	ldr	r3, [pc, #428]	; 1b38c <flatcc_verify_error_string@@Base+0x298>
   1b1dc:	add	r3, pc, r3
   1b1e0:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1e4:	ldr	r3, [pc, #420]	; 1b390 <flatcc_verify_error_string@@Base+0x29c>
   1b1e8:	add	r3, pc, r3
   1b1ec:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1f0:	ldr	r3, [pc, #412]	; 1b394 <flatcc_verify_error_string@@Base+0x2a0>
   1b1f4:	add	r3, pc, r3
   1b1f8:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b1fc:	ldr	r3, [pc, #404]	; 1b398 <flatcc_verify_error_string@@Base+0x2a4>
   1b200:	add	r3, pc, r3
   1b204:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b208:	ldr	r3, [pc, #396]	; 1b39c <flatcc_verify_error_string@@Base+0x2a8>
   1b20c:	add	r3, pc, r3
   1b210:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b214:	ldr	r3, [pc, #388]	; 1b3a0 <flatcc_verify_error_string@@Base+0x2ac>
   1b218:	add	r3, pc, r3
   1b21c:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b220:	ldr	r3, [pc, #380]	; 1b3a4 <flatcc_verify_error_string@@Base+0x2b0>
   1b224:	add	r3, pc, r3
   1b228:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b22c:	ldr	r3, [pc, #372]	; 1b3a8 <flatcc_verify_error_string@@Base+0x2b4>
   1b230:	add	r3, pc, r3
   1b234:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b238:	ldr	r3, [pc, #364]	; 1b3ac <flatcc_verify_error_string@@Base+0x2b8>
   1b23c:	add	r3, pc, r3
   1b240:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b244:	ldr	r3, [pc, #356]	; 1b3b0 <flatcc_verify_error_string@@Base+0x2bc>
   1b248:	add	r3, pc, r3
   1b24c:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b250:	ldr	r3, [pc, #348]	; 1b3b4 <flatcc_verify_error_string@@Base+0x2c0>
   1b254:	add	r3, pc, r3
   1b258:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b25c:	ldr	r3, [pc, #340]	; 1b3b8 <flatcc_verify_error_string@@Base+0x2c4>
   1b260:	add	r3, pc, r3
   1b264:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b268:	ldr	r3, [pc, #332]	; 1b3bc <flatcc_verify_error_string@@Base+0x2c8>
   1b26c:	add	r3, pc, r3
   1b270:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b274:	ldr	r3, [pc, #324]	; 1b3c0 <flatcc_verify_error_string@@Base+0x2cc>
   1b278:	add	r3, pc, r3
   1b27c:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b280:	ldr	r3, [pc, #316]	; 1b3c4 <flatcc_verify_error_string@@Base+0x2d0>
   1b284:	add	r3, pc, r3
   1b288:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b28c:	ldr	r3, [pc, #308]	; 1b3c8 <flatcc_verify_error_string@@Base+0x2d4>
   1b290:	add	r3, pc, r3
   1b294:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b298:	ldr	r3, [pc, #300]	; 1b3cc <flatcc_verify_error_string@@Base+0x2d8>
   1b29c:	add	r3, pc, r3
   1b2a0:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2a4:	ldr	r3, [pc, #292]	; 1b3d0 <flatcc_verify_error_string@@Base+0x2dc>
   1b2a8:	add	r3, pc, r3
   1b2ac:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2b0:	ldr	r3, [pc, #284]	; 1b3d4 <flatcc_verify_error_string@@Base+0x2e0>
   1b2b4:	add	r3, pc, r3
   1b2b8:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2bc:	ldr	r3, [pc, #276]	; 1b3d8 <flatcc_verify_error_string@@Base+0x2e4>
   1b2c0:	add	r3, pc, r3
   1b2c4:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2c8:	ldr	r3, [pc, #268]	; 1b3dc <flatcc_verify_error_string@@Base+0x2e8>
   1b2cc:	add	r3, pc, r3
   1b2d0:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2d4:	ldr	r3, [pc, #260]	; 1b3e0 <flatcc_verify_error_string@@Base+0x2ec>
   1b2d8:	add	r3, pc, r3
   1b2dc:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2e0:	ldr	r3, [pc, #252]	; 1b3e4 <flatcc_verify_error_string@@Base+0x2f0>
   1b2e4:	add	r3, pc, r3
   1b2e8:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2ec:	ldr	r3, [pc, #244]	; 1b3e8 <flatcc_verify_error_string@@Base+0x2f4>
   1b2f0:	add	r3, pc, r3
   1b2f4:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b2f8:	ldr	r3, [pc, #236]	; 1b3ec <flatcc_verify_error_string@@Base+0x2f8>
   1b2fc:	add	r3, pc, r3
   1b300:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b304:	ldr	r3, [pc, #228]	; 1b3f0 <flatcc_verify_error_string@@Base+0x2fc>
   1b308:	add	r3, pc, r3
   1b30c:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b310:	ldr	r3, [pc, #220]	; 1b3f4 <flatcc_verify_error_string@@Base+0x300>
   1b314:	add	r3, pc, r3
   1b318:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b31c:	ldr	r3, [pc, #212]	; 1b3f8 <flatcc_verify_error_string@@Base+0x304>
   1b320:	add	r3, pc, r3
   1b324:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b328:	ldr	r3, [pc, #204]	; 1b3fc <flatcc_verify_error_string@@Base+0x308>
   1b32c:	add	r3, pc, r3
   1b330:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b334:	ldr	r3, [pc, #196]	; 1b400 <flatcc_verify_error_string@@Base+0x30c>
   1b338:	add	r3, pc, r3
   1b33c:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b340:	ldr	r3, [pc, #188]	; 1b404 <flatcc_verify_error_string@@Base+0x310>
   1b344:	add	r3, pc, r3
   1b348:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b34c:	ldr	r3, [pc, #180]	; 1b408 <flatcc_verify_error_string@@Base+0x314>
   1b350:	add	r3, pc, r3
   1b354:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b358:	ldr	r3, [pc, #172]	; 1b40c <flatcc_verify_error_string@@Base+0x318>
   1b35c:	add	r3, pc, r3
   1b360:	b	1b36c <flatcc_verify_error_string@@Base+0x278>
   1b364:	ldr	r3, [pc, #164]	; 1b410 <flatcc_verify_error_string@@Base+0x31c>
   1b368:	add	r3, pc, r3
   1b36c:	mov	r0, r3
   1b370:	add	sp, fp, #0
   1b374:	pop	{fp}		; (ldr fp, [sp], #4)
   1b378:	bx	lr
   1b37c:	andeq	r3, r0, r8, ror r2
   1b380:	andeq	r3, r0, r0, ror r2
   1b384:	andeq	r3, r0, ip, ror r2
   1b388:	andeq	r3, r0, r4, lsl #5
   1b38c:	muleq	r0, r4, r2
   1b390:	andeq	r3, r0, r0, lsr #5
   1b394:			; <UNDEFINED> instruction: 0x000032b8
   1b398:	andeq	r3, r0, ip, asr #5
   1b39c:	ldrdeq	r3, [r0], -ip
   1b3a0:	andeq	r3, r0, r4, ror #5
   1b3a4:	andeq	r3, r0, ip, ror #5
   1b3a8:	strdeq	r3, [r0], -r8
   1b3ac:	andeq	r3, r0, r0, lsl #6
   1b3b0:	andeq	r3, r0, ip, lsl #6
   1b3b4:	andeq	r3, r0, ip, lsl r3
   1b3b8:	andeq	r3, r0, ip, lsr #6
   1b3bc:	andeq	r3, r0, r8, asr #6
   1b3c0:	andeq	r3, r0, r4, ror #6
   1b3c4:	andeq	r3, r0, r0, lsl #7
   1b3c8:	andeq	r3, r0, r8, lsl #7
   1b3cc:	andeq	r3, r0, r4, lsr #7
   1b3d0:			; <UNDEFINED> instruction: 0x000033b0
   1b3d4:	ldrdeq	r3, [r0], -r0
   1b3d8:	strdeq	r3, [r0], -r8
   1b3dc:	andeq	r3, r0, r8, lsl r4
   1b3e0:	andeq	r3, r0, r8, lsr r4
   1b3e4:	andeq	r3, r0, ip, asr r4
   1b3e8:	andeq	r3, r0, r4, ror #8
   1b3ec:	andeq	r3, r0, r4, ror r4
   1b3f0:	andeq	r3, r0, r0, lsl #9
   1b3f4:	muleq	r0, ip, r4
   1b3f8:			; <UNDEFINED> instruction: 0x000034b8
   1b3fc:	andeq	r3, r0, r4, asr #9
   1b400:	andeq	r3, r0, r0, ror #9
   1b404:	strdeq	r3, [r0], -ip
   1b408:	andeq	r3, r0, r4, lsr #10
   1b40c:	andeq	r3, r0, r0, asr #10
   1b410:	andeq	r3, r0, r4, asr #10
   1b414:	str	fp, [sp, #-8]!
   1b418:	str	lr, [sp, #4]
   1b41c:	add	fp, sp, #4
   1b420:	sub	sp, sp, #8
   1b424:	str	r0, [fp, #-8]
   1b428:	str	r1, [fp, #-12]
   1b42c:	ldr	r2, [fp, #-8]
   1b430:	ldr	r3, [fp, #-12]
   1b434:	add	r3, r2, r3
   1b438:	mov	r0, r3
   1b43c:	bl	1afd0 <flatcc_emitter_copy_buffer@@Base+0x170>
   1b440:	mov	r3, r0
   1b444:	mov	r0, r3
   1b448:	sub	sp, fp, #4
   1b44c:	ldr	fp, [sp]
   1b450:	add	sp, sp, #4
   1b454:	pop	{pc}		; (ldr pc, [sp], #4)
   1b458:	str	fp, [sp, #-8]!
   1b45c:	str	lr, [sp, #4]
   1b460:	add	fp, sp, #4
   1b464:	sub	sp, sp, #16
   1b468:	str	r0, [fp, #-16]
   1b46c:	mov	r3, #0
   1b470:	str	r3, [fp, #-8]
   1b474:	sub	r3, fp, #8
   1b478:	mov	r2, #4
   1b47c:	ldr	r1, [fp, #-16]
   1b480:	mov	r0, r3
   1b484:	bl	12300 <strncpy@plt>
   1b488:	ldr	r3, [fp, #-8]
   1b48c:	mov	r0, r3
   1b490:	bl	1b094 <flatcc_emitter_copy_buffer@@Base+0x234>
   1b494:	mov	r3, r0
   1b498:	mov	r0, r3
   1b49c:	sub	sp, fp, #4
   1b4a0:	ldr	fp, [sp]
   1b4a4:	add	sp, sp, #4
   1b4a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b4ac:	str	fp, [sp, #-8]!
   1b4b0:	str	lr, [sp, #4]
   1b4b4:	add	fp, sp, #4
   1b4b8:	sub	sp, sp, #8
   1b4bc:	str	r0, [fp, #-8]
   1b4c0:	str	r1, [fp, #-12]
   1b4c4:	ldr	r2, [fp, #-8]
   1b4c8:	ldr	r3, [fp, #-12]
   1b4cc:	add	r3, r2, r3
   1b4d0:	mov	r0, r3
   1b4d4:	bl	1b0b8 <flatcc_emitter_copy_buffer@@Base+0x258>
   1b4d8:	mov	r3, r0
   1b4dc:	mov	r0, r3
   1b4e0:	sub	sp, fp, #4
   1b4e4:	ldr	fp, [sp]
   1b4e8:	add	sp, sp, #4
   1b4ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1b4f0:	str	fp, [sp, #-8]!
   1b4f4:	str	lr, [sp, #4]
   1b4f8:	add	fp, sp, #4
   1b4fc:	sub	sp, sp, #8
   1b500:	str	r0, [fp, #-8]
   1b504:	str	r1, [fp, #-12]
   1b508:	ldr	r2, [fp, #-8]
   1b50c:	ldr	r3, [fp, #-12]
   1b510:	add	r3, r2, r3
   1b514:	mov	r0, r3
   1b518:	bl	1b034 <flatcc_emitter_copy_buffer@@Base+0x1d4>
   1b51c:	mov	r3, r0
   1b520:	mov	r0, r3
   1b524:	sub	sp, fp, #4
   1b528:	ldr	fp, [sp]
   1b52c:	add	sp, sp, #4
   1b530:	pop	{pc}		; (ldr pc, [sp], #4)
   1b534:	push	{fp}		; (str fp, [sp, #-4]!)
   1b538:	add	fp, sp, #0
   1b53c:	sub	sp, sp, #28
   1b540:	str	r0, [fp, #-16]
   1b544:	str	r1, [fp, #-20]	; 0xffffffec
   1b548:	str	r2, [fp, #-24]	; 0xffffffe8
   1b54c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b550:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b554:	add	r3, r2, r3
   1b558:	str	r3, [fp, #-8]
   1b55c:	ldr	r2, [fp, #-8]
   1b560:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b564:	cmp	r2, r3
   1b568:	bls	1b598 <flatcc_verify_error_string@@Base+0x4a4>
   1b56c:	ldr	r3, [fp, #-8]
   1b570:	add	r3, r3, #4
   1b574:	ldr	r2, [fp, #-16]
   1b578:	cmp	r2, r3
   1b57c:	bcc	1b598 <flatcc_verify_error_string@@Base+0x4a4>
   1b580:	ldr	r3, [fp, #-8]
   1b584:	and	r3, r3, #3
   1b588:	cmp	r3, #0
   1b58c:	bne	1b598 <flatcc_verify_error_string@@Base+0x4a4>
   1b590:	mov	r3, #1
   1b594:	b	1b59c <flatcc_verify_error_string@@Base+0x4a8>
   1b598:	mov	r3, #0
   1b59c:	mov	r0, r3
   1b5a0:	add	sp, fp, #0
   1b5a4:	pop	{fp}		; (ldr fp, [sp], #4)
   1b5a8:	bx	lr
   1b5ac:	push	{fp}		; (str fp, [sp, #-4]!)
   1b5b0:	add	fp, sp, #0
   1b5b4:	sub	sp, sp, #28
   1b5b8:	str	r0, [fp, #-16]
   1b5bc:	str	r1, [fp, #-20]	; 0xffffffec
   1b5c0:	str	r2, [fp, #-24]	; 0xffffffe8
   1b5c4:	strh	r3, [fp, #-26]	; 0xffffffe6
   1b5c8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b5cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b5d0:	add	r3, r2, r3
   1b5d4:	str	r3, [fp, #-8]
   1b5d8:	ldrh	r3, [fp, #-26]	; 0xffffffe6
   1b5dc:	cmp	r3, #4
   1b5e0:	movcs	r3, r3
   1b5e4:	movcc	r3, #4
   1b5e8:	strh	r3, [fp, #-26]	; 0xffffffe6
   1b5ec:	ldr	r2, [fp, #-8]
   1b5f0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b5f4:	cmp	r2, r3
   1b5f8:	bls	1b638 <flatcc_verify_error_string@@Base+0x544>
   1b5fc:	ldr	r3, [fp, #-8]
   1b600:	add	r3, r3, #4
   1b604:	ldr	r2, [fp, #-16]
   1b608:	cmp	r2, r3
   1b60c:	bcc	1b638 <flatcc_verify_error_string@@Base+0x544>
   1b610:	ldr	r3, [fp, #-8]
   1b614:	add	r2, r3, #4
   1b618:	ldrh	r3, [fp, #-26]	; 0xffffffe6
   1b61c:	sub	r3, r3, #1
   1b620:	orr	r3, r3, #3
   1b624:	and	r3, r3, r2
   1b628:	cmp	r3, #0
   1b62c:	bne	1b638 <flatcc_verify_error_string@@Base+0x544>
   1b630:	mov	r3, #1
   1b634:	b	1b63c <flatcc_verify_error_string@@Base+0x548>
   1b638:	mov	r3, #0
   1b63c:	mov	r0, r3
   1b640:	add	sp, fp, #0
   1b644:	pop	{fp}		; (ldr fp, [sp], #4)
   1b648:	bx	lr
   1b64c:	push	{fp}		; (str fp, [sp, #-4]!)
   1b650:	add	fp, sp, #0
   1b654:	sub	sp, sp, #36	; 0x24
   1b658:	str	r0, [fp, #-24]	; 0xffffffe8
   1b65c:	str	r1, [fp, #-28]	; 0xffffffe4
   1b660:	str	r2, [fp, #-32]	; 0xffffffe0
   1b664:	str	r3, [fp, #-36]	; 0xffffffdc
   1b668:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b66c:	cmp	r3, #0
   1b670:	beq	1b68c <flatcc_verify_error_string@@Base+0x598>
   1b674:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b678:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b67c:	add	r3, r2, r3
   1b680:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b684:	cmp	r2, r3
   1b688:	bcs	1b694 <flatcc_verify_error_string@@Base+0x5a0>
   1b68c:	mov	r3, #18
   1b690:	b	1b754 <flatcc_verify_error_string@@Base+0x660>
   1b694:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b698:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b69c:	add	r3, r2, r3
   1b6a0:	str	r3, [fp, #-28]	; 0xffffffe4
   1b6a4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b6a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b6ac:	add	r3, r2, r3
   1b6b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b6b4:	cmp	r2, r3
   1b6b8:	movls	r3, #1
   1b6bc:	movhi	r3, #0
   1b6c0:	uxtb	r3, r3
   1b6c4:	str	r3, [fp, #-8]
   1b6c8:	ldr	r3, [fp, #-8]
   1b6cc:	cmp	r3, #0
   1b6d0:	bne	1b6dc <flatcc_verify_error_string@@Base+0x5e8>
   1b6d4:	mov	r3, #10
   1b6d8:	b	1b754 <flatcc_verify_error_string@@Base+0x660>
   1b6dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b6e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b6e4:	add	r3, r2, r3
   1b6e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b6ec:	cmp	r2, r3
   1b6f0:	movcs	r3, #1
   1b6f4:	movcc	r3, #0
   1b6f8:	uxtb	r3, r3
   1b6fc:	str	r3, [fp, #-12]
   1b700:	ldr	r3, [fp, #-12]
   1b704:	cmp	r3, #0
   1b708:	bne	1b714 <flatcc_verify_error_string@@Base+0x620>
   1b70c:	mov	r3, #9
   1b710:	b	1b754 <flatcc_verify_error_string@@Base+0x660>
   1b714:	ldrh	r3, [fp, #4]
   1b718:	sub	r3, r3, #1
   1b71c:	mov	r2, r3
   1b720:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b724:	and	r3, r3, r2
   1b728:	cmp	r3, #0
   1b72c:	moveq	r3, #1
   1b730:	movne	r3, #0
   1b734:	uxtb	r3, r3
   1b738:	str	r3, [fp, #-16]
   1b73c:	ldr	r3, [fp, #-16]
   1b740:	cmp	r3, #0
   1b744:	bne	1b750 <flatcc_verify_error_string@@Base+0x65c>
   1b748:	mov	r3, #11
   1b74c:	b	1b754 <flatcc_verify_error_string@@Base+0x660>
   1b750:	mov	r3, #0
   1b754:	mov	r0, r3
   1b758:	add	sp, fp, #0
   1b75c:	pop	{fp}		; (ldr fp, [sp], #4)
   1b760:	bx	lr
   1b764:	str	fp, [sp, #-8]!
   1b768:	str	lr, [sp, #4]
   1b76c:	add	fp, sp, #4
   1b770:	sub	sp, sp, #16
   1b774:	str	r0, [fp, #-16]
   1b778:	mov	r3, r1
   1b77c:	strh	r3, [fp, #-18]	; 0xffffffee
   1b780:	ldrh	r3, [fp, #-18]	; 0xffffffee
   1b784:	add	r3, r3, #2
   1b788:	uxth	r3, r3
   1b78c:	lsl	r3, r3, #1
   1b790:	strh	r3, [fp, #-6]
   1b794:	ldr	r3, [fp, #-16]
   1b798:	ldrh	r3, [r3, #22]
   1b79c:	ldrh	r2, [fp, #-6]
   1b7a0:	cmp	r2, r3
   1b7a4:	bcc	1b7b0 <flatcc_verify_error_string@@Base+0x6bc>
   1b7a8:	mov	r3, #0
   1b7ac:	b	1b7cc <flatcc_verify_error_string@@Base+0x6d8>
   1b7b0:	ldr	r3, [fp, #-16]
   1b7b4:	ldr	r3, [r3, #12]
   1b7b8:	ldrh	r2, [fp, #-6]
   1b7bc:	mov	r1, r2
   1b7c0:	mov	r0, r3
   1b7c4:	bl	1b4f0 <flatcc_verify_error_string@@Base+0x3fc>
   1b7c8:	mov	r3, r0
   1b7cc:	mov	r0, r3
   1b7d0:	sub	sp, fp, #4
   1b7d4:	ldr	fp, [sp]
   1b7d8:	add	sp, sp, #4
   1b7dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1b7e0:	str	fp, [sp, #-8]!
   1b7e4:	str	lr, [sp, #4]
   1b7e8:	add	fp, sp, #4
   1b7ec:	sub	sp, sp, #16
   1b7f0:	str	r0, [fp, #-16]
   1b7f4:	mov	r3, r1
   1b7f8:	strh	r3, [fp, #-18]	; 0xffffffee
   1b7fc:	ldrh	r3, [fp, #-18]	; 0xffffffee
   1b800:	mov	r1, r3
   1b804:	ldr	r0, [fp, #-16]
   1b808:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1b80c:	mov	r3, r0
   1b810:	strh	r3, [fp, #-6]
   1b814:	ldrh	r3, [fp, #-6]
   1b818:	cmp	r3, #0
   1b81c:	beq	1b840 <flatcc_verify_error_string@@Base+0x74c>
   1b820:	ldr	r3, [fp, #-16]
   1b824:	ldr	r2, [r3]
   1b828:	ldr	r3, [fp, #-16]
   1b82c:	ldr	r1, [r3, #16]
   1b830:	ldrh	r3, [fp, #-6]
   1b834:	add	r3, r1, r3
   1b838:	add	r3, r2, r3
   1b83c:	b	1b844 <flatcc_verify_error_string@@Base+0x750>
   1b840:	mov	r3, #0
   1b844:	mov	r0, r3
   1b848:	sub	sp, fp, #4
   1b84c:	ldr	fp, [sp]
   1b850:	add	sp, sp, #4
   1b854:	pop	{pc}		; (ldr pc, [sp], #4)
   1b858:	str	fp, [sp, #-8]!
   1b85c:	str	lr, [sp, #4]
   1b860:	add	fp, sp, #4
   1b864:	sub	sp, sp, #48	; 0x30
   1b868:	str	r0, [fp, #-40]	; 0xffffffd8
   1b86c:	str	r2, [fp, #-48]	; 0xffffffd0
   1b870:	str	r3, [fp, #-52]	; 0xffffffcc
   1b874:	mov	r3, r1
   1b878:	strh	r3, [fp, #-42]	; 0xffffffd6
   1b87c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b880:	ldr	r3, [r3]
   1b884:	str	r3, [fp, #-8]
   1b888:	ldrh	r3, [fp, #-42]	; 0xffffffd6
   1b88c:	mov	r1, r3
   1b890:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1b894:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1b898:	mov	r3, r0
   1b89c:	strh	r3, [fp, #-10]
   1b8a0:	ldrh	r3, [fp, #-10]
   1b8a4:	cmp	r3, #0
   1b8a8:	bne	1b8e0 <flatcc_verify_error_string@@Base+0x7ec>
   1b8ac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1b8b0:	cmp	r3, #0
   1b8b4:	moveq	r3, #1
   1b8b8:	movne	r3, #0
   1b8bc:	uxtb	r3, r3
   1b8c0:	str	r3, [fp, #-16]
   1b8c4:	ldr	r3, [fp, #-16]
   1b8c8:	cmp	r3, #0
   1b8cc:	bne	1b8d8 <flatcc_verify_error_string@@Base+0x7e4>
   1b8d0:	mov	r3, #4
   1b8d4:	b	1b9a8 <flatcc_verify_error_string@@Base+0x8b4>
   1b8d8:	mov	r3, #0
   1b8dc:	b	1b9a8 <flatcc_verify_error_string@@Base+0x8b4>
   1b8e0:	ldrh	r3, [fp, #-10]
   1b8e4:	str	r3, [fp, #-20]	; 0xffffffec
   1b8e8:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b8ec:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1b8f0:	add	r3, r2, r3
   1b8f4:	str	r3, [fp, #-24]	; 0xffffffe8
   1b8f8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b8fc:	ldrh	r3, [r3, #20]
   1b900:	mov	r2, r3
   1b904:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b908:	cmp	r3, r2
   1b90c:	movls	r3, #1
   1b910:	movhi	r3, #0
   1b914:	uxtb	r3, r3
   1b918:	str	r3, [fp, #-28]	; 0xffffffe4
   1b91c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b920:	cmp	r3, #0
   1b924:	bne	1b930 <flatcc_verify_error_string@@Base+0x83c>
   1b928:	mov	r3, #13
   1b92c:	b	1b9a8 <flatcc_verify_error_string@@Base+0x8b4>
   1b930:	mov	r3, #1
   1b934:	str	r3, [fp, #-32]	; 0xffffffe0
   1b938:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b93c:	cmp	r3, #0
   1b940:	bne	1b94c <flatcc_verify_error_string@@Base+0x858>
   1b944:	mov	r3, #14
   1b948:	b	1b9a8 <flatcc_verify_error_string@@Base+0x8b4>
   1b94c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b950:	ldr	r2, [r3, #16]
   1b954:	ldr	r3, [fp, #-8]
   1b958:	add	r3, r2, r3
   1b95c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b960:	add	r3, r2, r3
   1b964:	str	r3, [fp, #-20]	; 0xffffffec
   1b968:	ldrh	r3, [fp, #4]
   1b96c:	sub	r3, r3, #1
   1b970:	mov	r2, r3
   1b974:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b978:	and	r3, r3, r2
   1b97c:	cmp	r3, #0
   1b980:	moveq	r3, #1
   1b984:	movne	r3, #0
   1b988:	uxtb	r3, r3
   1b98c:	str	r3, [fp, #-36]	; 0xffffffdc
   1b990:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b994:	cmp	r3, #0
   1b998:	bne	1b9a4 <flatcc_verify_error_string@@Base+0x8b0>
   1b99c:	mov	r3, #12
   1b9a0:	b	1b9a8 <flatcc_verify_error_string@@Base+0x8b4>
   1b9a4:	mov	r3, #0
   1b9a8:	mov	r0, r3
   1b9ac:	sub	sp, fp, #4
   1b9b0:	ldr	fp, [sp]
   1b9b4:	add	sp, sp, #4
   1b9b8:	pop	{pc}		; (ldr pc, [sp], #4)
   1b9bc:	str	fp, [sp, #-8]!
   1b9c0:	str	lr, [sp, #4]
   1b9c4:	add	fp, sp, #4
   1b9c8:	sub	sp, sp, #40	; 0x28
   1b9cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1b9d0:	str	r2, [fp, #-40]	; 0xffffffd8
   1b9d4:	str	r3, [fp, #-44]	; 0xffffffd4
   1b9d8:	mov	r3, r1
   1b9dc:	strh	r3, [fp, #-34]	; 0xffffffde
   1b9e0:	ldrh	r3, [fp, #-34]	; 0xffffffde
   1b9e4:	mov	r1, r3
   1b9e8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b9ec:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1b9f0:	mov	r3, r0
   1b9f4:	strh	r3, [fp, #-6]
   1b9f8:	ldrh	r3, [fp, #-6]
   1b9fc:	cmp	r3, #0
   1ba00:	bne	1ba2c <flatcc_verify_error_string@@Base+0x938>
   1ba04:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1ba08:	mov	r2, #0
   1ba0c:	str	r2, [r3]
   1ba10:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1ba14:	cmp	r3, #0
   1ba18:	beq	1ba24 <flatcc_verify_error_string@@Base+0x930>
   1ba1c:	mov	r3, #4
   1ba20:	b	1bae8 <flatcc_verify_error_string@@Base+0x9f4>
   1ba24:	mov	r3, #0
   1ba28:	b	1bae8 <flatcc_verify_error_string@@Base+0x9f4>
   1ba2c:	ldrh	r3, [fp, #-6]
   1ba30:	str	r3, [fp, #-12]
   1ba34:	ldr	r3, [fp, #-12]
   1ba38:	add	r3, r3, #4
   1ba3c:	str	r3, [fp, #-16]
   1ba40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ba44:	ldrh	r3, [r3, #20]
   1ba48:	mov	r2, r3
   1ba4c:	ldr	r3, [fp, #-16]
   1ba50:	cmp	r3, r2
   1ba54:	movls	r3, #1
   1ba58:	movhi	r3, #0
   1ba5c:	uxtb	r3, r3
   1ba60:	str	r3, [fp, #-20]	; 0xffffffec
   1ba64:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ba68:	cmp	r3, #0
   1ba6c:	bne	1ba78 <flatcc_verify_error_string@@Base+0x984>
   1ba70:	mov	r3, #13
   1ba74:	b	1bae8 <flatcc_verify_error_string@@Base+0x9f4>
   1ba78:	mov	r3, #1
   1ba7c:	str	r3, [fp, #-24]	; 0xffffffe8
   1ba80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ba84:	cmp	r3, #0
   1ba88:	bne	1ba94 <flatcc_verify_error_string@@Base+0x9a0>
   1ba8c:	mov	r3, #14
   1ba90:	b	1bae8 <flatcc_verify_error_string@@Base+0x9f4>
   1ba94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1ba98:	ldr	r3, [r3, #16]
   1ba9c:	ldr	r2, [fp, #-12]
   1baa0:	add	r3, r2, r3
   1baa4:	str	r3, [fp, #-12]
   1baa8:	ldr	r3, [fp, #-12]
   1baac:	and	r3, r3, #3
   1bab0:	cmp	r3, #0
   1bab4:	moveq	r3, #1
   1bab8:	movne	r3, #0
   1babc:	uxtb	r3, r3
   1bac0:	str	r3, [fp, #-28]	; 0xffffffe4
   1bac4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bac8:	cmp	r3, #0
   1bacc:	bne	1bad8 <flatcc_verify_error_string@@Base+0x9e4>
   1bad0:	mov	r3, #12
   1bad4:	b	1bae8 <flatcc_verify_error_string@@Base+0x9f4>
   1bad8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1badc:	ldr	r2, [fp, #-12]
   1bae0:	str	r2, [r3]
   1bae4:	mov	r3, #0
   1bae8:	mov	r0, r3
   1baec:	sub	sp, fp, #4
   1baf0:	ldr	fp, [sp]
   1baf4:	add	sp, sp, #4
   1baf8:	pop	{pc}		; (ldr pc, [sp], #4)
   1bafc:	str	fp, [sp, #-8]!
   1bb00:	str	lr, [sp, #4]
   1bb04:	add	fp, sp, #4
   1bb08:	sub	sp, sp, #32
   1bb0c:	str	r0, [fp, #-24]	; 0xffffffe8
   1bb10:	str	r1, [fp, #-28]	; 0xffffffe4
   1bb14:	str	r2, [fp, #-32]	; 0xffffffe0
   1bb18:	str	r3, [fp, #-36]	; 0xffffffdc
   1bb1c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bb20:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1bb24:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bb28:	bl	1b534 <flatcc_verify_error_string@@Base+0x440>
   1bb2c:	str	r0, [fp, #-8]
   1bb30:	ldr	r3, [fp, #-8]
   1bb34:	cmp	r3, #0
   1bb38:	bne	1bb44 <flatcc_verify_error_string@@Base+0xa50>
   1bb3c:	mov	r3, #17
   1bb40:	b	1bbf0 <flatcc_verify_error_string@@Base+0xafc>
   1bb44:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bb48:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bb4c:	add	r3, r2, r3
   1bb50:	str	r3, [fp, #-32]	; 0xffffffe0
   1bb54:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1bb58:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bb5c:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1bb60:	str	r0, [fp, #-12]
   1bb64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb68:	add	r3, r3, #4
   1bb6c:	str	r3, [fp, #-32]	; 0xffffffe0
   1bb70:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bb74:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb78:	sub	r2, r2, r3
   1bb7c:	ldr	r3, [fp, #-12]
   1bb80:	add	r3, r3, #1
   1bb84:	cmp	r2, r3
   1bb88:	movcs	r3, #1
   1bb8c:	movcc	r3, #0
   1bb90:	uxtb	r3, r3
   1bb94:	str	r3, [fp, #-16]
   1bb98:	ldr	r3, [fp, #-16]
   1bb9c:	cmp	r3, #0
   1bba0:	bne	1bbac <flatcc_verify_error_string@@Base+0xab8>
   1bba4:	mov	r3, #8
   1bba8:	b	1bbf0 <flatcc_verify_error_string@@Base+0xafc>
   1bbac:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bbb0:	ldr	r3, [fp, #-12]
   1bbb4:	add	r3, r2, r3
   1bbb8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bbbc:	add	r3, r2, r3
   1bbc0:	ldrb	r3, [r3]
   1bbc4:	cmp	r3, #0
   1bbc8:	moveq	r3, #1
   1bbcc:	movne	r3, #0
   1bbd0:	uxtb	r3, r3
   1bbd4:	str	r3, [fp, #-20]	; 0xffffffec
   1bbd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bbdc:	cmp	r3, #0
   1bbe0:	bne	1bbec <flatcc_verify_error_string@@Base+0xaf8>
   1bbe4:	mov	r3, #7
   1bbe8:	b	1bbf0 <flatcc_verify_error_string@@Base+0xafc>
   1bbec:	mov	r3, #0
   1bbf0:	mov	r0, r3
   1bbf4:	sub	sp, fp, #4
   1bbf8:	ldr	fp, [sp]
   1bbfc:	add	sp, sp, #4
   1bc00:	pop	{pc}		; (ldr pc, [sp], #4)
   1bc04:	str	fp, [sp, #-8]!
   1bc08:	str	lr, [sp, #4]
   1bc0c:	add	fp, sp, #4
   1bc10:	sub	sp, sp, #32
   1bc14:	str	r0, [fp, #-24]	; 0xffffffe8
   1bc18:	str	r1, [fp, #-28]	; 0xffffffe4
   1bc1c:	str	r2, [fp, #-32]	; 0xffffffe0
   1bc20:	str	r3, [fp, #-36]	; 0xffffffdc
   1bc24:	ldrh	r3, [fp, #8]
   1bc28:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bc2c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1bc30:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1bc34:	bl	1b5ac <flatcc_verify_error_string@@Base+0x4b8>
   1bc38:	str	r0, [fp, #-8]
   1bc3c:	ldr	r3, [fp, #-8]
   1bc40:	cmp	r3, #0
   1bc44:	bne	1bc50 <flatcc_verify_error_string@@Base+0xb5c>
   1bc48:	mov	r3, #16
   1bc4c:	b	1bcf0 <flatcc_verify_error_string@@Base+0xbfc>
   1bc50:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1bc54:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1bc58:	add	r3, r2, r3
   1bc5c:	str	r3, [fp, #-32]	; 0xffffffe0
   1bc60:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1bc64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1bc68:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1bc6c:	str	r0, [fp, #-12]
   1bc70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bc74:	add	r3, r3, #4
   1bc78:	str	r3, [fp, #-32]	; 0xffffffe0
   1bc7c:	ldr	r2, [fp, #-12]
   1bc80:	ldr	r3, [fp, #12]
   1bc84:	cmp	r2, r3
   1bc88:	movls	r3, #1
   1bc8c:	movhi	r3, #0
   1bc90:	uxtb	r3, r3
   1bc94:	str	r3, [fp, #-16]
   1bc98:	ldr	r3, [fp, #-16]
   1bc9c:	cmp	r3, #0
   1bca0:	bne	1bcac <flatcc_verify_error_string@@Base+0xbb8>
   1bca4:	mov	r3, #25
   1bca8:	b	1bcf0 <flatcc_verify_error_string@@Base+0xbfc>
   1bcac:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1bcb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bcb4:	sub	r2, r2, r3
   1bcb8:	ldr	r3, [fp, #-12]
   1bcbc:	ldr	r1, [fp, #4]
   1bcc0:	mul	r3, r1, r3
   1bcc4:	cmp	r2, r3
   1bcc8:	movcs	r3, #1
   1bccc:	movcc	r3, #0
   1bcd0:	uxtb	r3, r3
   1bcd4:	str	r3, [fp, #-20]	; 0xffffffec
   1bcd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcdc:	cmp	r3, #0
   1bce0:	bne	1bcec <flatcc_verify_error_string@@Base+0xbf8>
   1bce4:	mov	r3, #26
   1bce8:	b	1bcf0 <flatcc_verify_error_string@@Base+0xbfc>
   1bcec:	mov	r3, #0
   1bcf0:	mov	r0, r3
   1bcf4:	sub	sp, fp, #4
   1bcf8:	ldr	fp, [sp]
   1bcfc:	add	sp, sp, #4
   1bd00:	pop	{pc}		; (ldr pc, [sp], #4)
   1bd04:	str	fp, [sp, #-8]!
   1bd08:	str	lr, [sp, #4]
   1bd0c:	add	fp, sp, #4
   1bd10:	sub	sp, sp, #40	; 0x28
   1bd14:	str	r0, [fp, #-16]
   1bd18:	str	r1, [fp, #-20]	; 0xffffffec
   1bd1c:	str	r2, [fp, #-24]	; 0xffffffe8
   1bd20:	str	r3, [fp, #-28]	; 0xffffffe4
   1bd24:	mvn	r3, #-1073741824	; 0xc0000000
   1bd28:	str	r3, [sp, #8]
   1bd2c:	mov	r3, #4
   1bd30:	str	r3, [sp, #4]
   1bd34:	mov	r3, #4
   1bd38:	str	r3, [sp]
   1bd3c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd40:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd44:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd48:	ldr	r0, [fp, #-16]
   1bd4c:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1bd50:	mov	r3, r0
   1bd54:	cmp	r3, #0
   1bd58:	beq	1bd90 <flatcc_verify_error_string@@Base+0xc9c>
   1bd5c:	mvn	r3, #-1073741824	; 0xc0000000
   1bd60:	str	r3, [sp, #8]
   1bd64:	mov	r3, #4
   1bd68:	str	r3, [sp, #4]
   1bd6c:	mov	r3, #4
   1bd70:	str	r3, [sp]
   1bd74:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd78:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd7c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd80:	ldr	r0, [fp, #-16]
   1bd84:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1bd88:	mov	r3, r0
   1bd8c:	b	1be48 <flatcc_verify_error_string@@Base+0xd54>
   1bd90:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bd94:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bd98:	add	r3, r2, r3
   1bd9c:	str	r3, [fp, #-24]	; 0xffffffe8
   1bda0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bda4:	ldr	r0, [fp, #-16]
   1bda8:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1bdac:	str	r0, [fp, #-12]
   1bdb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bdb4:	add	r3, r3, #4
   1bdb8:	str	r3, [fp, #-24]	; 0xffffffe8
   1bdbc:	mov	r3, #0
   1bdc0:	str	r3, [fp, #-8]
   1bdc4:	b	1be34 <flatcc_verify_error_string@@Base+0xd40>
   1bdc8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bdcc:	ldr	r0, [fp, #-16]
   1bdd0:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1bdd4:	mov	r3, r0
   1bdd8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1bddc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bde0:	ldr	r0, [fp, #-16]
   1bde4:	bl	1bafc <flatcc_verify_error_string@@Base+0xa08>
   1bde8:	mov	r3, r0
   1bdec:	cmp	r3, #0
   1bdf0:	beq	1be1c <flatcc_verify_error_string@@Base+0xd28>
   1bdf4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bdf8:	ldr	r0, [fp, #-16]
   1bdfc:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1be00:	mov	r3, r0
   1be04:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1be08:	ldr	r1, [fp, #-20]	; 0xffffffec
   1be0c:	ldr	r0, [fp, #-16]
   1be10:	bl	1bafc <flatcc_verify_error_string@@Base+0xa08>
   1be14:	mov	r3, r0
   1be18:	b	1be48 <flatcc_verify_error_string@@Base+0xd54>
   1be1c:	ldr	r3, [fp, #-8]
   1be20:	add	r3, r3, #1
   1be24:	str	r3, [fp, #-8]
   1be28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1be2c:	add	r3, r3, #4
   1be30:	str	r3, [fp, #-24]	; 0xffffffe8
   1be34:	ldr	r2, [fp, #-8]
   1be38:	ldr	r3, [fp, #-12]
   1be3c:	cmp	r2, r3
   1be40:	bcc	1bdc8 <flatcc_verify_error_string@@Base+0xcd4>
   1be44:	mov	r3, #0
   1be48:	mov	r0, r3
   1be4c:	sub	sp, fp, #4
   1be50:	ldr	fp, [sp]
   1be54:	add	sp, sp, #4
   1be58:	pop	{pc}		; (ldr pc, [sp], #4)
   1be5c:	str	r4, [sp, #-12]!
   1be60:	str	fp, [sp, #4]
   1be64:	str	lr, [sp, #8]
   1be68:	add	fp, sp, #8
   1be6c:	sub	sp, sp, #84	; 0x54
   1be70:	str	r0, [fp, #-80]	; 0xffffffb0
   1be74:	str	r1, [fp, #-84]	; 0xffffffac
   1be78:	str	r2, [fp, #-88]	; 0xffffffa8
   1be7c:	str	r3, [fp, #-92]	; 0xffffffa4
   1be80:	ldr	r3, [fp, #4]
   1be84:	sub	r3, r3, #1
   1be88:	str	r3, [fp, #-68]	; 0xffffffbc
   1be8c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1be90:	str	r3, [fp, #-16]
   1be94:	ldr	r3, [fp, #-16]
   1be98:	cmp	r3, #0
   1be9c:	bne	1bea8 <flatcc_verify_error_string@@Base+0xdb4>
   1bea0:	mov	r3, #3
   1bea4:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bea8:	ldr	r2, [fp, #-92]	; 0xffffffa4
   1beac:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1beb0:	ldr	r0, [fp, #-84]	; 0xffffffac
   1beb4:	bl	1b534 <flatcc_verify_error_string@@Base+0x440>
   1beb8:	str	r0, [fp, #-20]	; 0xffffffec
   1bebc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bec0:	cmp	r3, #0
   1bec4:	bne	1bed0 <flatcc_verify_error_string@@Base+0xddc>
   1bec8:	mov	r3, #15
   1becc:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bed0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1bed4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1bed8:	add	r3, r2, r3
   1bedc:	str	r3, [fp, #-60]	; 0xffffffc4
   1bee0:	ldr	r4, [fp, #-60]	; 0xffffffc4
   1bee4:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1bee8:	mov	r1, r3
   1beec:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1bef0:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1bef4:	mov	r3, r0
   1bef8:	sub	r3, r4, r3
   1befc:	str	r3, [fp, #-24]	; 0xffffffe8
   1bf00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf04:	cmp	r3, #0
   1bf08:	blt	1bf24 <flatcc_verify_error_string@@Base+0xe30>
   1bf0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf10:	and	r3, r3, #1
   1bf14:	cmp	r3, #0
   1bf18:	bne	1bf24 <flatcc_verify_error_string@@Base+0xe30>
   1bf1c:	mov	r3, #1
   1bf20:	b	1bf28 <flatcc_verify_error_string@@Base+0xe34>
   1bf24:	mov	r3, #0
   1bf28:	str	r3, [fp, #-28]	; 0xffffffe4
   1bf2c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bf30:	cmp	r3, #0
   1bf34:	bne	1bf40 <flatcc_verify_error_string@@Base+0xe4c>
   1bf38:	mov	r3, #29
   1bf3c:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bf40:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf44:	add	r3, r3, #2
   1bf48:	ldr	r2, [fp, #-84]	; 0xffffffac
   1bf4c:	cmp	r2, r3
   1bf50:	movcs	r3, #1
   1bf54:	movcc	r3, #0
   1bf58:	uxtb	r3, r3
   1bf5c:	str	r3, [fp, #-32]	; 0xffffffe0
   1bf60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf64:	cmp	r3, #0
   1bf68:	bne	1bf74 <flatcc_verify_error_string@@Base+0xe80>
   1bf6c:	mov	r3, #27
   1bf70:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bf74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1bf78:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1bf7c:	bl	1b4f0 <flatcc_verify_error_string@@Base+0x3fc>
   1bf80:	mov	r3, r0
   1bf84:	strh	r3, [fp, #-54]	; 0xffffffca
   1bf88:	ldrh	r3, [fp, #-54]	; 0xffffffca
   1bf8c:	mov	r2, r3
   1bf90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf94:	add	r3, r3, r2
   1bf98:	str	r3, [fp, #-36]	; 0xffffffdc
   1bf9c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bfa0:	ldr	r3, [fp, #-84]	; 0xffffffac
   1bfa4:	cmp	r2, r3
   1bfa8:	bhi	1bfc4 <flatcc_verify_error_string@@Base+0xed0>
   1bfac:	ldrh	r3, [fp, #-54]	; 0xffffffca
   1bfb0:	and	r3, r3, #1
   1bfb4:	cmp	r3, #0
   1bfb8:	bne	1bfc4 <flatcc_verify_error_string@@Base+0xed0>
   1bfbc:	mov	r3, #1
   1bfc0:	b	1bfc8 <flatcc_verify_error_string@@Base+0xed4>
   1bfc4:	mov	r3, #0
   1bfc8:	str	r3, [fp, #-40]	; 0xffffffd8
   1bfcc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bfd0:	cmp	r3, #0
   1bfd4:	bne	1bfe0 <flatcc_verify_error_string@@Base+0xeec>
   1bfd8:	mov	r3, #30
   1bfdc:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bfe0:	mov	r3, #1
   1bfe4:	str	r3, [fp, #-44]	; 0xffffffd4
   1bfe8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1bfec:	cmp	r3, #0
   1bff0:	bne	1bffc <flatcc_verify_error_string@@Base+0xf08>
   1bff4:	mov	r3, #31
   1bff8:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1bffc:	ldrh	r3, [fp, #-54]	; 0xffffffca
   1c000:	cmp	r3, #3
   1c004:	movhi	r3, #1
   1c008:	movls	r3, #0
   1c00c:	uxtb	r3, r3
   1c010:	str	r3, [fp, #-48]	; 0xffffffd0
   1c014:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1c018:	cmp	r3, #0
   1c01c:	bne	1c028 <flatcc_verify_error_string@@Base+0xf34>
   1c020:	mov	r3, #28
   1c024:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1c028:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c02c:	add	r3, r3, #2
   1c030:	mov	r1, r3
   1c034:	ldr	r0, [fp, #-80]	; 0xffffffb0
   1c038:	bl	1b4f0 <flatcc_verify_error_string@@Base+0x3fc>
   1c03c:	mov	r3, r0
   1c040:	strh	r3, [fp, #-56]	; 0xffffffc8
   1c044:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1c048:	ldr	r2, [fp, #-84]	; 0xffffffac
   1c04c:	sub	r3, r2, r3
   1c050:	ldrh	r2, [fp, #-56]	; 0xffffffc8
   1c054:	cmp	r3, r2
   1c058:	movcs	r3, #1
   1c05c:	movcc	r3, #0
   1c060:	uxtb	r3, r3
   1c064:	str	r3, [fp, #-52]	; 0xffffffcc
   1c068:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1c06c:	cmp	r3, #0
   1c070:	bne	1c07c <flatcc_verify_error_string@@Base+0xf88>
   1c074:	mov	r3, #20
   1c078:	b	1c0b0 <flatcc_verify_error_string@@Base+0xfbc>
   1c07c:	ldr	r2, [fp, #-80]	; 0xffffffb0
   1c080:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c084:	add	r3, r2, r3
   1c088:	str	r3, [fp, #-64]	; 0xffffffc0
   1c08c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   1c090:	str	r3, [fp, #-76]	; 0xffffffb4
   1c094:	ldr	r3, [fp, #-84]	; 0xffffffac
   1c098:	str	r3, [fp, #-72]	; 0xffffffb8
   1c09c:	sub	r2, fp, #76	; 0x4c
   1c0a0:	ldr	r3, [fp, #8]
   1c0a4:	mov	r0, r2
   1c0a8:	blx	r3
   1c0ac:	mov	r3, r0
   1c0b0:	mov	r0, r3
   1c0b4:	sub	sp, fp, #8
   1c0b8:	ldr	r4, [sp]
   1c0bc:	ldr	fp, [sp, #4]
   1c0c0:	add	sp, sp, #8
   1c0c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1c0c8:	str	fp, [sp, #-8]!
   1c0cc:	str	lr, [sp, #4]
   1c0d0:	add	fp, sp, #4
   1c0d4:	sub	sp, sp, #48	; 0x30
   1c0d8:	str	r0, [fp, #-24]	; 0xffffffe8
   1c0dc:	str	r1, [fp, #-28]	; 0xffffffe4
   1c0e0:	str	r2, [fp, #-32]	; 0xffffffe0
   1c0e4:	str	r3, [fp, #-36]	; 0xffffffdc
   1c0e8:	ldr	r3, [fp, #4]
   1c0ec:	sub	r2, r3, #1
   1c0f0:	str	r2, [fp, #4]
   1c0f4:	cmp	r3, #0
   1c0f8:	movgt	r3, #1
   1c0fc:	movle	r3, #0
   1c100:	uxtb	r3, r3
   1c104:	str	r3, [fp, #-12]
   1c108:	ldr	r3, [fp, #-12]
   1c10c:	cmp	r3, #0
   1c110:	bne	1c11c <flatcc_verify_error_string@@Base+0x1028>
   1c114:	mov	r3, #3
   1c118:	b	1c268 <flatcc_verify_error_string@@Base+0x1174>
   1c11c:	mvn	r3, #-1073741824	; 0xc0000000
   1c120:	str	r3, [sp, #8]
   1c124:	mov	r3, #4
   1c128:	str	r3, [sp, #4]
   1c12c:	mov	r3, #4
   1c130:	str	r3, [sp]
   1c134:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c138:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c13c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c140:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c144:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1c148:	mov	r3, r0
   1c14c:	cmp	r3, #0
   1c150:	beq	1c188 <flatcc_verify_error_string@@Base+0x1094>
   1c154:	mvn	r3, #-1073741824	; 0xc0000000
   1c158:	str	r3, [sp, #8]
   1c15c:	mov	r3, #4
   1c160:	str	r3, [sp, #4]
   1c164:	mov	r3, #4
   1c168:	str	r3, [sp]
   1c16c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c170:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c174:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c178:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c17c:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1c180:	mov	r3, r0
   1c184:	b	1c268 <flatcc_verify_error_string@@Base+0x1174>
   1c188:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c18c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c190:	add	r3, r2, r3
   1c194:	str	r3, [fp, #-32]	; 0xffffffe0
   1c198:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c19c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c1a0:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c1a4:	str	r0, [fp, #-16]
   1c1a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c1ac:	add	r3, r3, #4
   1c1b0:	str	r3, [fp, #-32]	; 0xffffffe0
   1c1b4:	mov	r3, #0
   1c1b8:	str	r3, [fp, #-8]
   1c1bc:	b	1c254 <flatcc_verify_error_string@@Base+0x1160>
   1c1c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c1c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c1c8:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c1cc:	mov	r2, r0
   1c1d0:	ldr	r3, [fp, #8]
   1c1d4:	str	r3, [sp, #4]
   1c1d8:	ldr	r3, [fp, #4]
   1c1dc:	str	r3, [sp]
   1c1e0:	mov	r3, r2
   1c1e4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c1e8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c1ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c1f0:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1c1f4:	mov	r3, r0
   1c1f8:	cmp	r3, #0
   1c1fc:	beq	1c23c <flatcc_verify_error_string@@Base+0x1148>
   1c200:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c204:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c208:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c20c:	mov	r2, r0
   1c210:	ldr	r3, [fp, #8]
   1c214:	str	r3, [sp, #4]
   1c218:	ldr	r3, [fp, #4]
   1c21c:	str	r3, [sp]
   1c220:	mov	r3, r2
   1c224:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c228:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c22c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c230:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1c234:	mov	r3, r0
   1c238:	b	1c268 <flatcc_verify_error_string@@Base+0x1174>
   1c23c:	ldr	r3, [fp, #-8]
   1c240:	add	r3, r3, #1
   1c244:	str	r3, [fp, #-8]
   1c248:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c24c:	add	r3, r3, #4
   1c250:	str	r3, [fp, #-32]	; 0xffffffe0
   1c254:	ldr	r2, [fp, #-8]
   1c258:	ldr	r3, [fp, #-16]
   1c25c:	cmp	r2, r3
   1c260:	bcc	1c1c0 <flatcc_verify_error_string@@Base+0x10cc>
   1c264:	mov	r3, #0
   1c268:	mov	r0, r3
   1c26c:	sub	sp, fp, #4
   1c270:	ldr	fp, [sp]
   1c274:	add	sp, sp, #4
   1c278:	pop	{pc}		; (ldr pc, [sp], #4)
   1c27c:	str	fp, [sp, #-8]!
   1c280:	str	lr, [sp, #4]
   1c284:	add	fp, sp, #4
   1c288:	sub	sp, sp, #88	; 0x58
   1c28c:	str	r0, [fp, #-64]	; 0xffffffc0
   1c290:	str	r1, [fp, #-68]	; 0xffffffbc
   1c294:	str	r2, [fp, #-72]	; 0xffffffb8
   1c298:	str	r3, [fp, #-76]	; 0xffffffb4
   1c29c:	ldr	r3, [fp, #12]
   1c2a0:	sub	r2, r3, #1
   1c2a4:	str	r2, [fp, #12]
   1c2a8:	cmp	r3, #0
   1c2ac:	movgt	r3, #1
   1c2b0:	movle	r3, #0
   1c2b4:	uxtb	r3, r3
   1c2b8:	str	r3, [fp, #-12]
   1c2bc:	ldr	r3, [fp, #-12]
   1c2c0:	cmp	r3, #0
   1c2c4:	bne	1c2d0 <flatcc_verify_error_string@@Base+0x11dc>
   1c2c8:	mov	r3, #3
   1c2cc:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c2d0:	mvn	r3, #-1073741824	; 0xc0000000
   1c2d4:	str	r3, [sp, #8]
   1c2d8:	mov	r3, #4
   1c2dc:	str	r3, [sp, #4]
   1c2e0:	mov	r3, #4
   1c2e4:	str	r3, [sp]
   1c2e8:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1c2ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1c2f0:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c2f4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c2f8:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1c2fc:	mov	r3, r0
   1c300:	cmp	r3, #0
   1c304:	beq	1c33c <flatcc_verify_error_string@@Base+0x1248>
   1c308:	mvn	r3, #-1073741824	; 0xc0000000
   1c30c:	str	r3, [sp, #8]
   1c310:	mov	r3, #4
   1c314:	str	r3, [sp, #4]
   1c318:	mov	r3, #4
   1c31c:	str	r3, [sp]
   1c320:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1c324:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1c328:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1c32c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c330:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1c334:	mov	r3, r0
   1c338:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c33c:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1c340:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1c344:	add	r3, r2, r3
   1c348:	str	r3, [fp, #-72]	; 0xffffffb8
   1c34c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1c350:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c354:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c358:	str	r0, [fp, #-16]
   1c35c:	ldr	r2, [fp, #-16]
   1c360:	ldr	r3, [fp, #4]
   1c364:	cmp	r2, r3
   1c368:	moveq	r3, #1
   1c36c:	movne	r3, #0
   1c370:	uxtb	r3, r3
   1c374:	str	r3, [fp, #-20]	; 0xffffffec
   1c378:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c37c:	cmp	r3, #0
   1c380:	bne	1c38c <flatcc_verify_error_string@@Base+0x1298>
   1c384:	mov	r3, #34	; 0x22
   1c388:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c38c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1c390:	add	r3, r3, #4
   1c394:	str	r3, [fp, #-72]	; 0xffffffb8
   1c398:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1c39c:	str	r3, [fp, #-56]	; 0xffffffc8
   1c3a0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1c3a4:	str	r3, [fp, #-52]	; 0xffffffcc
   1c3a8:	ldr	r3, [fp, #12]
   1c3ac:	str	r3, [fp, #-48]	; 0xffffffd0
   1c3b0:	mov	r3, #0
   1c3b4:	str	r3, [fp, #-8]
   1c3b8:	b	1c4b8 <flatcc_verify_error_string@@Base+0x13c4>
   1c3bc:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1c3c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1c3c4:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c3c8:	str	r0, [fp, #-24]	; 0xffffffe8
   1c3cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c3d0:	cmp	r3, #0
   1c3d4:	bne	1c410 <flatcc_verify_error_string@@Base+0x131c>
   1c3d8:	ldr	r2, [fp, #8]
   1c3dc:	ldr	r3, [fp, #-8]
   1c3e0:	add	r3, r2, r3
   1c3e4:	ldrb	r3, [r3]
   1c3e8:	cmp	r3, #0
   1c3ec:	moveq	r3, #1
   1c3f0:	movne	r3, #0
   1c3f4:	uxtb	r3, r3
   1c3f8:	str	r3, [fp, #-28]	; 0xffffffe4
   1c3fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c400:	cmp	r3, #0
   1c404:	bne	1c4a0 <flatcc_verify_error_string@@Base+0x13ac>
   1c408:	mov	r3, #32
   1c40c:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c410:	ldr	r2, [fp, #8]
   1c414:	ldr	r3, [fp, #-8]
   1c418:	add	r3, r2, r3
   1c41c:	ldrb	r3, [r3]
   1c420:	cmp	r3, #0
   1c424:	movne	r3, #1
   1c428:	moveq	r3, #0
   1c42c:	uxtb	r3, r3
   1c430:	str	r3, [fp, #-32]	; 0xffffffe0
   1c434:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c438:	cmp	r3, #0
   1c43c:	bne	1c448 <flatcc_verify_error_string@@Base+0x1354>
   1c440:	mov	r3, #33	; 0x21
   1c444:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c448:	ldr	r2, [fp, #8]
   1c44c:	ldr	r3, [fp, #-8]
   1c450:	add	r3, r2, r3
   1c454:	ldrb	r3, [r3]
   1c458:	strb	r3, [fp, #-44]	; 0xffffffd4
   1c45c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1c460:	str	r3, [fp, #-40]	; 0xffffffd8
   1c464:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c468:	str	r3, [fp, #-36]	; 0xffffffdc
   1c46c:	sub	r2, fp, #56	; 0x38
   1c470:	ldr	r3, [fp, #16]
   1c474:	mov	r0, r2
   1c478:	blx	r3
   1c47c:	mov	r3, r0
   1c480:	cmp	r3, #0
   1c484:	beq	1c4a0 <flatcc_verify_error_string@@Base+0x13ac>
   1c488:	sub	r2, fp, #56	; 0x38
   1c48c:	ldr	r3, [fp, #16]
   1c490:	mov	r0, r2
   1c494:	blx	r3
   1c498:	mov	r3, r0
   1c49c:	b	1c4cc <flatcc_verify_error_string@@Base+0x13d8>
   1c4a0:	ldr	r3, [fp, #-8]
   1c4a4:	add	r3, r3, #1
   1c4a8:	str	r3, [fp, #-8]
   1c4ac:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1c4b0:	add	r3, r3, #4
   1c4b4:	str	r3, [fp, #-72]	; 0xffffffb8
   1c4b8:	ldr	r2, [fp, #-8]
   1c4bc:	ldr	r3, [fp, #-16]
   1c4c0:	cmp	r2, r3
   1c4c4:	bcc	1c3bc <flatcc_verify_error_string@@Base+0x12c8>
   1c4c8:	mov	r3, #0
   1c4cc:	mov	r0, r3
   1c4d0:	sub	sp, fp, #4
   1c4d4:	ldr	fp, [sp]
   1c4d8:	add	sp, sp, #4
   1c4dc:	pop	{pc}		; (ldr pc, [sp], #4)

0001c4e0 <flatcc_verify_field@@Base>:
   1c4e0:	str	fp, [sp, #-8]!
   1c4e4:	str	lr, [sp, #4]
   1c4e8:	add	fp, sp, #4
   1c4ec:	sub	sp, sp, #24
   1c4f0:	str	r0, [fp, #-8]
   1c4f4:	str	r2, [fp, #-16]
   1c4f8:	mov	r2, r3
   1c4fc:	mov	r3, r1
   1c500:	strh	r3, [fp, #-10]
   1c504:	mov	r3, r2
   1c508:	strh	r3, [fp, #-12]
   1c50c:	ldrh	r1, [fp, #-10]
   1c510:	ldrh	r3, [fp, #-12]
   1c514:	str	r3, [sp]
   1c518:	ldr	r3, [fp, #-16]
   1c51c:	mov	r2, #0
   1c520:	ldr	r0, [fp, #-8]
   1c524:	bl	1b858 <flatcc_verify_error_string@@Base+0x764>
   1c528:	mov	r3, r0
   1c52c:	cmp	r3, #0
   1c530:	beq	1c558 <flatcc_verify_field@@Base+0x78>
   1c534:	ldrh	r1, [fp, #-10]
   1c538:	ldrh	r3, [fp, #-12]
   1c53c:	str	r3, [sp]
   1c540:	ldr	r3, [fp, #-16]
   1c544:	mov	r2, #0
   1c548:	ldr	r0, [fp, #-8]
   1c54c:	bl	1b858 <flatcc_verify_error_string@@Base+0x764>
   1c550:	mov	r3, r0
   1c554:	b	1c55c <flatcc_verify_field@@Base+0x7c>
   1c558:	mov	r3, #0
   1c55c:	mov	r0, r3
   1c560:	sub	sp, fp, #4
   1c564:	ldr	fp, [sp]
   1c568:	add	sp, sp, #4
   1c56c:	pop	{pc}		; (ldr pc, [sp], #4)

0001c570 <flatcc_verify_string_field@@Base>:
   1c570:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c574:	str	r6, [sp, #8]
   1c578:	str	fp, [sp, #12]
   1c57c:	str	lr, [sp, #16]
   1c580:	add	fp, sp, #16
   1c584:	sub	sp, sp, #28
   1c588:	str	r0, [fp, #-32]	; 0xffffffe0
   1c58c:	mov	r3, r1
   1c590:	str	r2, [fp, #-40]	; 0xffffffd8
   1c594:	strh	r3, [fp, #-34]	; 0xffffffde
   1c598:	sub	r3, fp, #28
   1c59c:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1c5a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c5a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c5a8:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1c5ac:	str	r0, [fp, #-24]	; 0xffffffe8
   1c5b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c5b4:	cmp	r3, #0
   1c5b8:	bne	1c5c8 <flatcc_verify_string_field@@Base+0x58>
   1c5bc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c5c0:	cmp	r3, #0
   1c5c4:	bne	1c5d0 <flatcc_verify_string_field@@Base+0x60>
   1c5c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c5cc:	b	1c614 <flatcc_verify_string_field@@Base+0xa4>
   1c5d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c5d4:	ldr	r4, [r3]
   1c5d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c5dc:	ldr	r5, [r3, #4]
   1c5e0:	ldr	r6, [fp, #-28]	; 0xffffffe4
   1c5e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c5e8:	ldr	r3, [r3]
   1c5ec:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c5f0:	mov	r1, r2
   1c5f4:	mov	r0, r3
   1c5f8:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c5fc:	mov	r3, r0
   1c600:	mov	r2, r6
   1c604:	mov	r1, r5
   1c608:	mov	r0, r4
   1c60c:	bl	1bafc <flatcc_verify_error_string@@Base+0xa08>
   1c610:	mov	r3, r0
   1c614:	mov	r0, r3
   1c618:	sub	sp, fp, #16
   1c61c:	ldrd	r4, [sp]
   1c620:	ldr	r6, [sp, #8]
   1c624:	ldr	fp, [sp, #12]
   1c628:	add	sp, sp, #16
   1c62c:	pop	{pc}		; (ldr pc, [sp], #4)

0001c630 <flatcc_verify_vector_field@@Base>:
   1c630:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c634:	str	r6, [sp, #8]
   1c638:	str	fp, [sp, #12]
   1c63c:	str	lr, [sp, #16]
   1c640:	add	fp, sp, #16
   1c644:	sub	sp, sp, #44	; 0x2c
   1c648:	str	r0, [fp, #-32]	; 0xffffffe0
   1c64c:	str	r2, [fp, #-40]	; 0xffffffd8
   1c650:	str	r3, [fp, #-44]	; 0xffffffd4
   1c654:	mov	r3, r1
   1c658:	strh	r3, [fp, #-34]	; 0xffffffde
   1c65c:	sub	r3, fp, #28
   1c660:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1c664:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c668:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c66c:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1c670:	str	r0, [fp, #-24]	; 0xffffffe8
   1c674:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c678:	cmp	r3, #0
   1c67c:	bne	1c68c <flatcc_verify_vector_field@@Base+0x5c>
   1c680:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c684:	cmp	r3, #0
   1c688:	bne	1c694 <flatcc_verify_vector_field@@Base+0x64>
   1c68c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c690:	b	1c6f4 <flatcc_verify_vector_field@@Base+0xc4>
   1c694:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c698:	ldr	r4, [r3]
   1c69c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c6a0:	ldr	r5, [r3, #4]
   1c6a4:	ldr	r6, [fp, #-28]	; 0xffffffe4
   1c6a8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c6ac:	ldr	r3, [r3]
   1c6b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c6b4:	mov	r1, r2
   1c6b8:	mov	r0, r3
   1c6bc:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c6c0:	mov	r2, r0
   1c6c4:	ldr	r3, [fp, #8]
   1c6c8:	str	r3, [sp, #8]
   1c6cc:	ldrh	r3, [fp, #4]
   1c6d0:	str	r3, [sp, #4]
   1c6d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1c6d8:	str	r3, [sp]
   1c6dc:	mov	r3, r2
   1c6e0:	mov	r2, r6
   1c6e4:	mov	r1, r5
   1c6e8:	mov	r0, r4
   1c6ec:	bl	1bc04 <flatcc_verify_error_string@@Base+0xb10>
   1c6f0:	mov	r3, r0
   1c6f4:	mov	r0, r3
   1c6f8:	sub	sp, fp, #16
   1c6fc:	ldrd	r4, [sp]
   1c700:	ldr	r6, [sp, #8]
   1c704:	ldr	fp, [sp, #12]
   1c708:	add	sp, sp, #16
   1c70c:	pop	{pc}		; (ldr pc, [sp], #4)

0001c710 <flatcc_verify_string_vector_field@@Base>:
   1c710:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c714:	str	r6, [sp, #8]
   1c718:	str	fp, [sp, #12]
   1c71c:	str	lr, [sp, #16]
   1c720:	add	fp, sp, #16
   1c724:	sub	sp, sp, #28
   1c728:	str	r0, [fp, #-32]	; 0xffffffe0
   1c72c:	mov	r3, r1
   1c730:	str	r2, [fp, #-40]	; 0xffffffd8
   1c734:	strh	r3, [fp, #-34]	; 0xffffffde
   1c738:	sub	r3, fp, #28
   1c73c:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1c740:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c744:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c748:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1c74c:	str	r0, [fp, #-24]	; 0xffffffe8
   1c750:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c754:	cmp	r3, #0
   1c758:	bne	1c768 <flatcc_verify_string_vector_field@@Base+0x58>
   1c75c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c760:	cmp	r3, #0
   1c764:	bne	1c770 <flatcc_verify_string_vector_field@@Base+0x60>
   1c768:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c76c:	b	1c7b4 <flatcc_verify_string_vector_field@@Base+0xa4>
   1c770:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c774:	ldr	r4, [r3]
   1c778:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c77c:	ldr	r5, [r3, #4]
   1c780:	ldr	r6, [fp, #-28]	; 0xffffffe4
   1c784:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c788:	ldr	r3, [r3]
   1c78c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c790:	mov	r1, r2
   1c794:	mov	r0, r3
   1c798:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c79c:	mov	r3, r0
   1c7a0:	mov	r2, r6
   1c7a4:	mov	r1, r5
   1c7a8:	mov	r0, r4
   1c7ac:	bl	1bd04 <flatcc_verify_error_string@@Base+0xc10>
   1c7b0:	mov	r3, r0
   1c7b4:	mov	r0, r3
   1c7b8:	sub	sp, fp, #16
   1c7bc:	ldrd	r4, [sp]
   1c7c0:	ldr	r6, [sp, #8]
   1c7c4:	ldr	fp, [sp, #12]
   1c7c8:	add	sp, sp, #16
   1c7cc:	pop	{pc}		; (ldr pc, [sp], #4)

0001c7d0 <flatcc_verify_table_field@@Base>:
   1c7d0:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c7d4:	str	r6, [sp, #8]
   1c7d8:	str	fp, [sp, #12]
   1c7dc:	str	lr, [sp, #16]
   1c7e0:	add	fp, sp, #16
   1c7e4:	sub	sp, sp, #36	; 0x24
   1c7e8:	str	r0, [fp, #-32]	; 0xffffffe0
   1c7ec:	str	r2, [fp, #-40]	; 0xffffffd8
   1c7f0:	str	r3, [fp, #-44]	; 0xffffffd4
   1c7f4:	mov	r3, r1
   1c7f8:	strh	r3, [fp, #-34]	; 0xffffffde
   1c7fc:	sub	r3, fp, #28
   1c800:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1c804:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c808:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c80c:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1c810:	str	r0, [fp, #-24]	; 0xffffffe8
   1c814:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c818:	cmp	r3, #0
   1c81c:	bne	1c82c <flatcc_verify_table_field@@Base+0x5c>
   1c820:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c824:	cmp	r3, #0
   1c828:	bne	1c834 <flatcc_verify_table_field@@Base+0x64>
   1c82c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c830:	b	1c890 <flatcc_verify_table_field@@Base+0xc0>
   1c834:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c838:	ldr	r4, [r3]
   1c83c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c840:	ldr	r5, [r3, #4]
   1c844:	ldr	r6, [fp, #-28]	; 0xffffffe4
   1c848:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c84c:	ldr	r3, [r3]
   1c850:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c854:	mov	r1, r2
   1c858:	mov	r0, r3
   1c85c:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c860:	mov	r1, r0
   1c864:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c868:	ldr	r3, [r3, #8]
   1c86c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1c870:	str	r2, [sp, #4]
   1c874:	str	r3, [sp]
   1c878:	mov	r3, r1
   1c87c:	mov	r2, r6
   1c880:	mov	r1, r5
   1c884:	mov	r0, r4
   1c888:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1c88c:	mov	r3, r0
   1c890:	mov	r0, r3
   1c894:	sub	sp, fp, #16
   1c898:	ldrd	r4, [sp]
   1c89c:	ldr	r6, [sp, #8]
   1c8a0:	ldr	fp, [sp, #12]
   1c8a4:	add	sp, sp, #16
   1c8a8:	pop	{pc}		; (ldr pc, [sp], #4)

0001c8ac <flatcc_verify_table_vector_field@@Base>:
   1c8ac:	strd	r4, [sp, #-20]!	; 0xffffffec
   1c8b0:	str	r6, [sp, #8]
   1c8b4:	str	fp, [sp, #12]
   1c8b8:	str	lr, [sp, #16]
   1c8bc:	add	fp, sp, #16
   1c8c0:	sub	sp, sp, #36	; 0x24
   1c8c4:	str	r0, [fp, #-32]	; 0xffffffe0
   1c8c8:	str	r2, [fp, #-40]	; 0xffffffd8
   1c8cc:	str	r3, [fp, #-44]	; 0xffffffd4
   1c8d0:	mov	r3, r1
   1c8d4:	strh	r3, [fp, #-34]	; 0xffffffde
   1c8d8:	sub	r3, fp, #28
   1c8dc:	ldrh	r1, [fp, #-34]	; 0xffffffde
   1c8e0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1c8e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1c8e8:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1c8ec:	str	r0, [fp, #-24]	; 0xffffffe8
   1c8f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c8f4:	cmp	r3, #0
   1c8f8:	bne	1c908 <flatcc_verify_table_vector_field@@Base+0x5c>
   1c8fc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c900:	cmp	r3, #0
   1c904:	bne	1c910 <flatcc_verify_table_vector_field@@Base+0x64>
   1c908:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c90c:	b	1c96c <flatcc_verify_table_vector_field@@Base+0xc0>
   1c910:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c914:	ldr	r4, [r3]
   1c918:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c91c:	ldr	r5, [r3, #4]
   1c920:	ldr	r6, [fp, #-28]	; 0xffffffe4
   1c924:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c928:	ldr	r3, [r3]
   1c92c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1c930:	mov	r1, r2
   1c934:	mov	r0, r3
   1c938:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1c93c:	mov	r1, r0
   1c940:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c944:	ldr	r3, [r3, #8]
   1c948:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1c94c:	str	r2, [sp, #4]
   1c950:	str	r3, [sp]
   1c954:	mov	r3, r1
   1c958:	mov	r2, r6
   1c95c:	mov	r1, r5
   1c960:	mov	r0, r4
   1c964:	bl	1c0c8 <flatcc_verify_error_string@@Base+0xfd4>
   1c968:	mov	r3, r0
   1c96c:	mov	r0, r3
   1c970:	sub	sp, fp, #16
   1c974:	ldrd	r4, [sp]
   1c978:	ldr	r6, [sp, #8]
   1c97c:	ldr	fp, [sp, #12]
   1c980:	add	sp, sp, #16
   1c984:	pop	{pc}		; (ldr pc, [sp], #4)

0001c988 <flatcc_verify_union_table@@Base>:
   1c988:	str	fp, [sp, #-8]!
   1c98c:	str	lr, [sp, #4]
   1c990:	add	fp, sp, #4
   1c994:	sub	sp, sp, #16
   1c998:	str	r0, [fp, #-8]
   1c99c:	str	r1, [fp, #-12]
   1c9a0:	ldr	r3, [fp, #-8]
   1c9a4:	ldr	r0, [r3]
   1c9a8:	ldr	r3, [fp, #-8]
   1c9ac:	ldr	r1, [r3, #4]
   1c9b0:	ldr	r3, [fp, #-8]
   1c9b4:	ldr	ip, [r3, #16]
   1c9b8:	ldr	r3, [fp, #-8]
   1c9bc:	ldr	lr, [r3, #20]
   1c9c0:	ldr	r3, [fp, #-8]
   1c9c4:	ldr	r3, [r3, #8]
   1c9c8:	ldr	r2, [fp, #-12]
   1c9cc:	str	r2, [sp, #4]
   1c9d0:	str	r3, [sp]
   1c9d4:	mov	r3, lr
   1c9d8:	mov	r2, ip
   1c9dc:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1c9e0:	mov	r3, r0
   1c9e4:	mov	r0, r3
   1c9e8:	sub	sp, fp, #4
   1c9ec:	ldr	fp, [sp]
   1c9f0:	add	sp, sp, #4
   1c9f4:	pop	{pc}		; (ldr pc, [sp], #4)

0001c9f8 <flatcc_verify_union_struct@@Base>:
   1c9f8:	str	fp, [sp, #-8]!
   1c9fc:	str	lr, [sp, #4]
   1ca00:	add	fp, sp, #4
   1ca04:	sub	sp, sp, #24
   1ca08:	str	r0, [fp, #-8]
   1ca0c:	str	r1, [fp, #-12]
   1ca10:	mov	r3, r2
   1ca14:	strh	r3, [fp, #-14]
   1ca18:	ldr	r3, [fp, #-8]
   1ca1c:	ldr	r0, [r3, #4]
   1ca20:	ldr	r3, [fp, #-8]
   1ca24:	ldr	r1, [r3, #16]
   1ca28:	ldr	r3, [fp, #-8]
   1ca2c:	ldr	r2, [r3, #20]
   1ca30:	ldrh	r3, [fp, #-14]
   1ca34:	str	r3, [sp]
   1ca38:	ldr	r3, [fp, #-12]
   1ca3c:	bl	1b64c <flatcc_verify_error_string@@Base+0x558>
   1ca40:	mov	r3, r0
   1ca44:	mov	r0, r3
   1ca48:	sub	sp, fp, #4
   1ca4c:	ldr	fp, [sp]
   1ca50:	add	sp, sp, #4
   1ca54:	pop	{pc}		; (ldr pc, [sp], #4)

0001ca58 <flatcc_verify_union_string@@Base>:
   1ca58:	str	fp, [sp, #-8]!
   1ca5c:	str	lr, [sp, #4]
   1ca60:	add	fp, sp, #4
   1ca64:	sub	sp, sp, #8
   1ca68:	str	r0, [fp, #-8]
   1ca6c:	ldr	r3, [fp, #-8]
   1ca70:	ldr	r0, [r3]
   1ca74:	ldr	r3, [fp, #-8]
   1ca78:	ldr	r1, [r3, #4]
   1ca7c:	ldr	r3, [fp, #-8]
   1ca80:	ldr	r2, [r3, #16]
   1ca84:	ldr	r3, [fp, #-8]
   1ca88:	ldr	r3, [r3, #20]
   1ca8c:	bl	1bafc <flatcc_verify_error_string@@Base+0xa08>
   1ca90:	mov	r3, r0
   1ca94:	mov	r0, r3
   1ca98:	sub	sp, fp, #4
   1ca9c:	ldr	fp, [sp]
   1caa0:	add	sp, sp, #4
   1caa4:	pop	{pc}		; (ldr pc, [sp], #4)

0001caa8 <flatcc_verify_buffer_header@@Base>:
   1caa8:	str	fp, [sp, #-8]!
   1caac:	str	lr, [sp, #4]
   1cab0:	add	fp, sp, #4
   1cab4:	sub	sp, sp, #40	; 0x28
   1cab8:	str	r0, [fp, #-32]	; 0xffffffe0
   1cabc:	str	r1, [fp, #-36]	; 0xffffffdc
   1cac0:	str	r2, [fp, #-40]	; 0xffffffd8
   1cac4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cac8:	and	r3, r3, #3
   1cacc:	cmp	r3, #0
   1cad0:	moveq	r3, #1
   1cad4:	movne	r3, #0
   1cad8:	uxtb	r3, r3
   1cadc:	str	r3, [fp, #-8]
   1cae0:	ldr	r3, [fp, #-8]
   1cae4:	cmp	r3, #0
   1cae8:	bne	1caf4 <flatcc_verify_buffer_header@@Base+0x4c>
   1caec:	mov	r3, #5
   1caf0:	b	1cbb8 <flatcc_verify_buffer_header@@Base+0x110>
   1caf4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1caf8:	cmn	r3, #9
   1cafc:	movls	r3, #1
   1cb00:	movhi	r3, #0
   1cb04:	uxtb	r3, r3
   1cb08:	str	r3, [fp, #-12]
   1cb0c:	ldr	r3, [fp, #-12]
   1cb10:	cmp	r3, #0
   1cb14:	bne	1cb20 <flatcc_verify_buffer_header@@Base+0x78>
   1cb18:	mov	r3, #6
   1cb1c:	b	1cbb8 <flatcc_verify_buffer_header@@Base+0x110>
   1cb20:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cb24:	cmp	r3, #7
   1cb28:	movhi	r3, #1
   1cb2c:	movls	r3, #0
   1cb30:	uxtb	r3, r3
   1cb34:	str	r3, [fp, #-16]
   1cb38:	ldr	r3, [fp, #-16]
   1cb3c:	cmp	r3, #0
   1cb40:	bne	1cb4c <flatcc_verify_buffer_header@@Base+0xa4>
   1cb44:	mov	r3, #1
   1cb48:	b	1cbb8 <flatcc_verify_buffer_header@@Base+0x110>
   1cb4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cb50:	cmp	r3, #0
   1cb54:	beq	1cbb4 <flatcc_verify_buffer_header@@Base+0x10c>
   1cb58:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1cb5c:	bl	1b458 <flatcc_verify_error_string@@Base+0x364>
   1cb60:	str	r0, [fp, #-20]	; 0xffffffec
   1cb64:	mov	r1, #4
   1cb68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cb6c:	bl	1b4ac <flatcc_verify_error_string@@Base+0x3b8>
   1cb70:	str	r0, [fp, #-24]	; 0xffffffe8
   1cb74:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cb78:	cmp	r3, #0
   1cb7c:	beq	1cb90 <flatcc_verify_buffer_header@@Base+0xe8>
   1cb80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cb84:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cb88:	cmp	r2, r3
   1cb8c:	bne	1cb98 <flatcc_verify_buffer_header@@Base+0xf0>
   1cb90:	mov	r3, #1
   1cb94:	b	1cb9c <flatcc_verify_buffer_header@@Base+0xf4>
   1cb98:	mov	r3, #0
   1cb9c:	str	r3, [fp, #-28]	; 0xffffffe4
   1cba0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1cba4:	cmp	r3, #0
   1cba8:	bne	1cbb4 <flatcc_verify_buffer_header@@Base+0x10c>
   1cbac:	mov	r3, #2
   1cbb0:	b	1cbb8 <flatcc_verify_buffer_header@@Base+0x110>
   1cbb4:	mov	r3, #0
   1cbb8:	mov	r0, r3
   1cbbc:	sub	sp, fp, #4
   1cbc0:	ldr	fp, [sp]
   1cbc4:	add	sp, sp, #4
   1cbc8:	pop	{pc}		; (ldr pc, [sp], #4)

0001cbcc <flatcc_verify_typed_buffer_header@@Base>:
   1cbcc:	str	fp, [sp, #-8]!
   1cbd0:	str	lr, [sp, #4]
   1cbd4:	add	fp, sp, #4
   1cbd8:	sub	sp, sp, #40	; 0x28
   1cbdc:	str	r0, [fp, #-32]	; 0xffffffe0
   1cbe0:	str	r1, [fp, #-36]	; 0xffffffdc
   1cbe4:	str	r2, [fp, #-40]	; 0xffffffd8
   1cbe8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cbec:	and	r3, r3, #3
   1cbf0:	cmp	r3, #0
   1cbf4:	moveq	r3, #1
   1cbf8:	movne	r3, #0
   1cbfc:	uxtb	r3, r3
   1cc00:	str	r3, [fp, #-8]
   1cc04:	ldr	r3, [fp, #-8]
   1cc08:	cmp	r3, #0
   1cc0c:	bne	1cc18 <flatcc_verify_typed_buffer_header@@Base+0x4c>
   1cc10:	mov	r3, #5
   1cc14:	b	1ccd8 <flatcc_verify_typed_buffer_header@@Base+0x10c>
   1cc18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cc1c:	cmn	r3, #9
   1cc20:	movls	r3, #1
   1cc24:	movhi	r3, #0
   1cc28:	uxtb	r3, r3
   1cc2c:	str	r3, [fp, #-12]
   1cc30:	ldr	r3, [fp, #-12]
   1cc34:	cmp	r3, #0
   1cc38:	bne	1cc44 <flatcc_verify_typed_buffer_header@@Base+0x78>
   1cc3c:	mov	r3, #6
   1cc40:	b	1ccd8 <flatcc_verify_typed_buffer_header@@Base+0x10c>
   1cc44:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1cc48:	cmp	r3, #7
   1cc4c:	movhi	r3, #1
   1cc50:	movls	r3, #0
   1cc54:	uxtb	r3, r3
   1cc58:	str	r3, [fp, #-16]
   1cc5c:	ldr	r3, [fp, #-16]
   1cc60:	cmp	r3, #0
   1cc64:	bne	1cc70 <flatcc_verify_typed_buffer_header@@Base+0xa4>
   1cc68:	mov	r3, #1
   1cc6c:	b	1ccd8 <flatcc_verify_typed_buffer_header@@Base+0x10c>
   1cc70:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cc74:	cmp	r3, #0
   1cc78:	beq	1ccd4 <flatcc_verify_typed_buffer_header@@Base+0x108>
   1cc7c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1cc80:	str	r3, [fp, #-20]	; 0xffffffec
   1cc84:	mov	r1, #4
   1cc88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1cc8c:	bl	1b4ac <flatcc_verify_error_string@@Base+0x3b8>
   1cc90:	str	r0, [fp, #-24]	; 0xffffffe8
   1cc94:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cc98:	cmp	r3, #0
   1cc9c:	beq	1ccb0 <flatcc_verify_typed_buffer_header@@Base+0xe4>
   1cca0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cca4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cca8:	cmp	r2, r3
   1ccac:	bne	1ccb8 <flatcc_verify_typed_buffer_header@@Base+0xec>
   1ccb0:	mov	r3, #1
   1ccb4:	b	1ccbc <flatcc_verify_typed_buffer_header@@Base+0xf0>
   1ccb8:	mov	r3, #0
   1ccbc:	str	r3, [fp, #-28]	; 0xffffffe4
   1ccc0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1ccc4:	cmp	r3, #0
   1ccc8:	bne	1ccd4 <flatcc_verify_typed_buffer_header@@Base+0x108>
   1cccc:	mov	r3, #2
   1ccd0:	b	1ccd8 <flatcc_verify_typed_buffer_header@@Base+0x10c>
   1ccd4:	mov	r3, #0
   1ccd8:	mov	r0, r3
   1ccdc:	sub	sp, fp, #4
   1cce0:	ldr	fp, [sp]
   1cce4:	add	sp, sp, #4
   1cce8:	pop	{pc}		; (ldr pc, [sp], #4)

0001ccec <flatcc_verify_struct_as_root@@Base>:
   1ccec:	str	fp, [sp, #-8]!
   1ccf0:	str	lr, [sp, #4]
   1ccf4:	add	fp, sp, #4
   1ccf8:	sub	sp, sp, #24
   1ccfc:	str	r0, [fp, #-8]
   1cd00:	str	r1, [fp, #-12]
   1cd04:	str	r2, [fp, #-16]
   1cd08:	str	r3, [fp, #-20]	; 0xffffffec
   1cd0c:	ldr	r2, [fp, #-16]
   1cd10:	ldr	r1, [fp, #-12]
   1cd14:	ldr	r0, [fp, #-8]
   1cd18:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1cd1c:	mov	r3, r0
   1cd20:	cmp	r3, #0
   1cd24:	beq	1cd40 <flatcc_verify_struct_as_root@@Base+0x54>
   1cd28:	ldr	r2, [fp, #-16]
   1cd2c:	ldr	r1, [fp, #-12]
   1cd30:	ldr	r0, [fp, #-8]
   1cd34:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1cd38:	mov	r3, r0
   1cd3c:	b	1cd6c <flatcc_verify_struct_as_root@@Base+0x80>
   1cd40:	mov	r1, #0
   1cd44:	ldr	r0, [fp, #-8]
   1cd48:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1cd4c:	mov	r2, r0
   1cd50:	ldrh	r3, [fp, #4]
   1cd54:	str	r3, [sp]
   1cd58:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cd5c:	mov	r1, #0
   1cd60:	ldr	r0, [fp, #-12]
   1cd64:	bl	1b64c <flatcc_verify_error_string@@Base+0x558>
   1cd68:	mov	r3, r0
   1cd6c:	mov	r0, r3
   1cd70:	sub	sp, fp, #4
   1cd74:	ldr	fp, [sp]
   1cd78:	add	sp, sp, #4
   1cd7c:	pop	{pc}		; (ldr pc, [sp], #4)

0001cd80 <flatcc_verify_struct_as_typed_root@@Base>:
   1cd80:	str	fp, [sp, #-8]!
   1cd84:	str	lr, [sp, #4]
   1cd88:	add	fp, sp, #4
   1cd8c:	sub	sp, sp, #24
   1cd90:	str	r0, [fp, #-8]
   1cd94:	str	r1, [fp, #-12]
   1cd98:	str	r2, [fp, #-16]
   1cd9c:	str	r3, [fp, #-20]	; 0xffffffec
   1cda0:	ldr	r2, [fp, #-16]
   1cda4:	ldr	r1, [fp, #-12]
   1cda8:	ldr	r0, [fp, #-8]
   1cdac:	bl	1cbcc <flatcc_verify_typed_buffer_header@@Base>
   1cdb0:	mov	r3, r0
   1cdb4:	cmp	r3, #0
   1cdb8:	beq	1cdd4 <flatcc_verify_struct_as_typed_root@@Base+0x54>
   1cdbc:	ldr	r2, [fp, #-16]
   1cdc0:	ldr	r1, [fp, #-12]
   1cdc4:	ldr	r0, [fp, #-8]
   1cdc8:	bl	1cbcc <flatcc_verify_typed_buffer_header@@Base>
   1cdcc:	mov	r3, r0
   1cdd0:	b	1ce00 <flatcc_verify_struct_as_typed_root@@Base+0x80>
   1cdd4:	mov	r1, #0
   1cdd8:	ldr	r0, [fp, #-8]
   1cddc:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1cde0:	mov	r2, r0
   1cde4:	ldrh	r3, [fp, #4]
   1cde8:	str	r3, [sp]
   1cdec:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cdf0:	mov	r1, #0
   1cdf4:	ldr	r0, [fp, #-12]
   1cdf8:	bl	1b64c <flatcc_verify_error_string@@Base+0x558>
   1cdfc:	mov	r3, r0
   1ce00:	mov	r0, r3
   1ce04:	sub	sp, fp, #4
   1ce08:	ldr	fp, [sp]
   1ce0c:	add	sp, sp, #4
   1ce10:	pop	{pc}		; (ldr pc, [sp], #4)

0001ce14 <flatcc_verify_table_as_root@@Base>:
   1ce14:	str	fp, [sp, #-8]!
   1ce18:	str	lr, [sp, #4]
   1ce1c:	add	fp, sp, #4
   1ce20:	sub	sp, sp, #24
   1ce24:	str	r0, [fp, #-8]
   1ce28:	str	r1, [fp, #-12]
   1ce2c:	str	r2, [fp, #-16]
   1ce30:	str	r3, [fp, #-20]	; 0xffffffec
   1ce34:	ldr	r2, [fp, #-16]
   1ce38:	ldr	r1, [fp, #-12]
   1ce3c:	ldr	r0, [fp, #-8]
   1ce40:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1ce44:	mov	r3, r0
   1ce48:	cmp	r3, #0
   1ce4c:	beq	1ce68 <flatcc_verify_table_as_root@@Base+0x54>
   1ce50:	ldr	r2, [fp, #-16]
   1ce54:	ldr	r1, [fp, #-12]
   1ce58:	ldr	r0, [fp, #-8]
   1ce5c:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1ce60:	mov	r3, r0
   1ce64:	b	1cea0 <flatcc_verify_table_as_root@@Base+0x8c>
   1ce68:	mov	r1, #0
   1ce6c:	ldr	r0, [fp, #-8]
   1ce70:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1ce74:	mov	r2, r0
   1ce78:	ldr	r3, [fp, #-20]	; 0xffffffec
   1ce7c:	str	r3, [sp, #4]
   1ce80:	mov	r3, #100	; 0x64
   1ce84:	str	r3, [sp]
   1ce88:	mov	r3, r2
   1ce8c:	mov	r2, #0
   1ce90:	ldr	r1, [fp, #-12]
   1ce94:	ldr	r0, [fp, #-8]
   1ce98:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1ce9c:	mov	r3, r0
   1cea0:	mov	r0, r3
   1cea4:	sub	sp, fp, #4
   1cea8:	ldr	fp, [sp]
   1ceac:	add	sp, sp, #4
   1ceb0:	pop	{pc}		; (ldr pc, [sp], #4)

0001ceb4 <flatcc_verify_table_as_typed_root@@Base>:
   1ceb4:	str	fp, [sp, #-8]!
   1ceb8:	str	lr, [sp, #4]
   1cebc:	add	fp, sp, #4
   1cec0:	sub	sp, sp, #24
   1cec4:	str	r0, [fp, #-8]
   1cec8:	str	r1, [fp, #-12]
   1cecc:	str	r2, [fp, #-16]
   1ced0:	str	r3, [fp, #-20]	; 0xffffffec
   1ced4:	ldr	r2, [fp, #-16]
   1ced8:	ldr	r1, [fp, #-12]
   1cedc:	ldr	r0, [fp, #-8]
   1cee0:	bl	1cbcc <flatcc_verify_typed_buffer_header@@Base>
   1cee4:	mov	r3, r0
   1cee8:	cmp	r3, #0
   1ceec:	beq	1cf08 <flatcc_verify_table_as_typed_root@@Base+0x54>
   1cef0:	ldr	r2, [fp, #-16]
   1cef4:	ldr	r1, [fp, #-12]
   1cef8:	ldr	r0, [fp, #-8]
   1cefc:	bl	1cbcc <flatcc_verify_typed_buffer_header@@Base>
   1cf00:	mov	r3, r0
   1cf04:	b	1cf40 <flatcc_verify_table_as_typed_root@@Base+0x8c>
   1cf08:	mov	r1, #0
   1cf0c:	ldr	r0, [fp, #-8]
   1cf10:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1cf14:	mov	r2, r0
   1cf18:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cf1c:	str	r3, [sp, #4]
   1cf20:	mov	r3, #100	; 0x64
   1cf24:	str	r3, [sp]
   1cf28:	mov	r3, r2
   1cf2c:	mov	r2, #0
   1cf30:	ldr	r1, [fp, #-12]
   1cf34:	ldr	r0, [fp, #-8]
   1cf38:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1cf3c:	mov	r3, r0
   1cf40:	mov	r0, r3
   1cf44:	sub	sp, fp, #4
   1cf48:	ldr	fp, [sp]
   1cf4c:	add	sp, sp, #4
   1cf50:	pop	{pc}		; (ldr pc, [sp], #4)

0001cf54 <flatcc_verify_struct_as_nested_root@@Base>:
   1cf54:	str	fp, [sp, #-8]!
   1cf58:	str	lr, [sp, #4]
   1cf5c:	add	fp, sp, #4
   1cf60:	sub	sp, sp, #32
   1cf64:	str	r0, [fp, #-16]
   1cf68:	str	r2, [fp, #-24]	; 0xffffffe8
   1cf6c:	str	r3, [fp, #-28]	; 0xffffffe4
   1cf70:	mov	r3, r1
   1cf74:	strh	r3, [fp, #-18]	; 0xffffffee
   1cf78:	ldrh	r2, [fp, #8]
   1cf7c:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1cf80:	mvn	r3, #0
   1cf84:	str	r3, [sp, #4]
   1cf88:	mov	r3, #1
   1cf8c:	str	r3, [sp]
   1cf90:	mov	r3, r2
   1cf94:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cf98:	ldr	r0, [fp, #-16]
   1cf9c:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1cfa0:	mov	r3, r0
   1cfa4:	cmp	r3, #0
   1cfa8:	beq	1cfdc <flatcc_verify_struct_as_nested_root@@Base+0x88>
   1cfac:	ldrh	r2, [fp, #8]
   1cfb0:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1cfb4:	mvn	r3, #0
   1cfb8:	str	r3, [sp, #4]
   1cfbc:	mov	r3, #1
   1cfc0:	str	r3, [sp]
   1cfc4:	mov	r3, r2
   1cfc8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cfcc:	ldr	r0, [fp, #-16]
   1cfd0:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1cfd4:	mov	r3, r0
   1cfd8:	b	1d05c <flatcc_verify_struct_as_nested_root@@Base+0x108>
   1cfdc:	ldrh	r3, [fp, #-18]	; 0xffffffee
   1cfe0:	mov	r1, r3
   1cfe4:	ldr	r0, [fp, #-16]
   1cfe8:	bl	1b7e0 <flatcc_verify_error_string@@Base+0x6ec>
   1cfec:	str	r0, [fp, #-8]
   1cff0:	ldr	r3, [fp, #-8]
   1cff4:	cmp	r3, #0
   1cff8:	bne	1d004 <flatcc_verify_struct_as_nested_root@@Base+0xb0>
   1cffc:	mov	r3, #0
   1d000:	b	1d05c <flatcc_verify_struct_as_nested_root@@Base+0x108>
   1d004:	mov	r1, #0
   1d008:	ldr	r0, [fp, #-8]
   1d00c:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d010:	mov	r2, r0
   1d014:	ldr	r3, [fp, #-8]
   1d018:	add	r3, r2, r3
   1d01c:	str	r3, [fp, #-8]
   1d020:	mov	r1, #0
   1d024:	ldr	r0, [fp, #-8]
   1d028:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d02c:	str	r0, [fp, #-12]
   1d030:	ldr	r3, [fp, #-8]
   1d034:	add	r3, r3, #4
   1d038:	str	r3, [fp, #-8]
   1d03c:	ldrh	r3, [fp, #8]
   1d040:	str	r3, [sp]
   1d044:	ldr	r3, [fp, #4]
   1d048:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d04c:	ldr	r1, [fp, #-12]
   1d050:	ldr	r0, [fp, #-8]
   1d054:	bl	1ccec <flatcc_verify_struct_as_root@@Base>
   1d058:	mov	r3, r0
   1d05c:	mov	r0, r3
   1d060:	sub	sp, fp, #4
   1d064:	ldr	fp, [sp]
   1d068:	add	sp, sp, #4
   1d06c:	pop	{pc}		; (ldr pc, [sp], #4)

0001d070 <flatcc_verify_table_as_nested_root@@Base>:
   1d070:	str	fp, [sp, #-8]!
   1d074:	str	lr, [sp, #4]
   1d078:	add	fp, sp, #4
   1d07c:	sub	sp, sp, #32
   1d080:	str	r0, [fp, #-16]
   1d084:	str	r2, [fp, #-24]	; 0xffffffe8
   1d088:	str	r3, [fp, #-28]	; 0xffffffe4
   1d08c:	mov	r3, r1
   1d090:	strh	r3, [fp, #-18]	; 0xffffffee
   1d094:	ldrh	r2, [fp, #4]
   1d098:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1d09c:	mvn	r3, #0
   1d0a0:	str	r3, [sp, #4]
   1d0a4:	mov	r3, #1
   1d0a8:	str	r3, [sp]
   1d0ac:	mov	r3, r2
   1d0b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d0b4:	ldr	r0, [fp, #-16]
   1d0b8:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1d0bc:	mov	r3, r0
   1d0c0:	cmp	r3, #0
   1d0c4:	beq	1d0f8 <flatcc_verify_table_as_nested_root@@Base+0x88>
   1d0c8:	ldrh	r2, [fp, #4]
   1d0cc:	ldrh	r1, [fp, #-18]	; 0xffffffee
   1d0d0:	mvn	r3, #0
   1d0d4:	str	r3, [sp, #4]
   1d0d8:	mov	r3, #1
   1d0dc:	str	r3, [sp]
   1d0e0:	mov	r3, r2
   1d0e4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1d0e8:	ldr	r0, [fp, #-16]
   1d0ec:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1d0f0:	mov	r3, r0
   1d0f4:	b	1d1c8 <flatcc_verify_table_as_nested_root@@Base+0x158>
   1d0f8:	ldrh	r3, [fp, #-18]	; 0xffffffee
   1d0fc:	mov	r1, r3
   1d100:	ldr	r0, [fp, #-16]
   1d104:	bl	1b7e0 <flatcc_verify_error_string@@Base+0x6ec>
   1d108:	str	r0, [fp, #-8]
   1d10c:	ldr	r3, [fp, #-8]
   1d110:	cmp	r3, #0
   1d114:	bne	1d120 <flatcc_verify_table_as_nested_root@@Base+0xb0>
   1d118:	mov	r3, #0
   1d11c:	b	1d1c8 <flatcc_verify_table_as_nested_root@@Base+0x158>
   1d120:	mov	r1, #0
   1d124:	ldr	r0, [fp, #-8]
   1d128:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d12c:	mov	r2, r0
   1d130:	ldr	r3, [fp, #-8]
   1d134:	add	r3, r2, r3
   1d138:	str	r3, [fp, #-8]
   1d13c:	mov	r1, #0
   1d140:	ldr	r0, [fp, #-8]
   1d144:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d148:	str	r0, [fp, #-12]
   1d14c:	ldr	r3, [fp, #-8]
   1d150:	add	r3, r3, #4
   1d154:	str	r3, [fp, #-8]
   1d158:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d15c:	ldr	r1, [fp, #-12]
   1d160:	ldr	r0, [fp, #-8]
   1d164:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1d168:	mov	r3, r0
   1d16c:	cmp	r3, #0
   1d170:	beq	1d18c <flatcc_verify_table_as_nested_root@@Base+0x11c>
   1d174:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1d178:	ldr	r1, [fp, #-12]
   1d17c:	ldr	r0, [fp, #-8]
   1d180:	bl	1caa8 <flatcc_verify_buffer_header@@Base>
   1d184:	mov	r3, r0
   1d188:	b	1d1c8 <flatcc_verify_table_as_nested_root@@Base+0x158>
   1d18c:	mov	r1, #0
   1d190:	ldr	r0, [fp, #-8]
   1d194:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d198:	mov	r1, r0
   1d19c:	ldr	r3, [fp, #-16]
   1d1a0:	ldr	r3, [r3, #8]
   1d1a4:	ldr	r2, [fp, #8]
   1d1a8:	str	r2, [sp, #4]
   1d1ac:	str	r3, [sp]
   1d1b0:	mov	r3, r1
   1d1b4:	mov	r2, #0
   1d1b8:	ldr	r1, [fp, #-12]
   1d1bc:	ldr	r0, [fp, #-8]
   1d1c0:	bl	1be5c <flatcc_verify_error_string@@Base+0xd68>
   1d1c4:	mov	r3, r0
   1d1c8:	mov	r0, r3
   1d1cc:	sub	sp, fp, #4
   1d1d0:	ldr	fp, [sp]
   1d1d4:	add	sp, sp, #4
   1d1d8:	pop	{pc}		; (ldr pc, [sp], #4)

0001d1dc <flatcc_verify_union_field@@Base>:
   1d1dc:	str	fp, [sp, #-8]!
   1d1e0:	str	lr, [sp, #4]
   1d1e4:	add	fp, sp, #4
   1d1e8:	sub	sp, sp, #80	; 0x50
   1d1ec:	str	r0, [fp, #-64]	; 0xffffffc0
   1d1f0:	str	r2, [fp, #-72]	; 0xffffffb8
   1d1f4:	str	r3, [fp, #-76]	; 0xffffffb4
   1d1f8:	mov	r3, r1
   1d1fc:	strh	r3, [fp, #-66]	; 0xffffffbe
   1d200:	ldrh	r3, [fp, #-66]	; 0xffffffbe
   1d204:	sub	r3, r3, #1
   1d208:	uxth	r3, r3
   1d20c:	mov	r1, r3
   1d210:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d214:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1d218:	mov	r3, r0
   1d21c:	strh	r3, [fp, #-6]
   1d220:	ldrh	r3, [fp, #-6]
   1d224:	cmp	r3, #0
   1d228:	bne	1d2a4 <flatcc_verify_union_field@@Base+0xc8>
   1d22c:	ldrh	r3, [fp, #-66]	; 0xffffffbe
   1d230:	mov	r1, r3
   1d234:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d238:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1d23c:	mov	r3, r0
   1d240:	strh	r3, [fp, #-8]
   1d244:	ldrh	r3, [fp, #-8]
   1d248:	cmp	r3, #0
   1d24c:	moveq	r3, #1
   1d250:	movne	r3, #0
   1d254:	uxtb	r3, r3
   1d258:	str	r3, [fp, #-12]
   1d25c:	ldr	r3, [fp, #-12]
   1d260:	cmp	r3, #0
   1d264:	bne	1d270 <flatcc_verify_union_field@@Base+0x94>
   1d268:	mov	r3, #23
   1d26c:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d270:	ldr	r3, [fp, #-72]	; 0xffffffb8
   1d274:	cmp	r3, #0
   1d278:	moveq	r3, #1
   1d27c:	movne	r3, #0
   1d280:	uxtb	r3, r3
   1d284:	str	r3, [fp, #-16]
   1d288:	ldr	r3, [fp, #-16]
   1d28c:	cmp	r3, #0
   1d290:	bne	1d29c <flatcc_verify_union_field@@Base+0xc0>
   1d294:	mov	r3, #21
   1d298:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d29c:	mov	r3, #0
   1d2a0:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d2a4:	ldrh	r3, [fp, #-66]	; 0xffffffbe
   1d2a8:	sub	r3, r3, #1
   1d2ac:	uxth	r1, r3
   1d2b0:	mov	r3, #1
   1d2b4:	str	r3, [sp]
   1d2b8:	mov	r3, #1
   1d2bc:	mov	r2, #0
   1d2c0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d2c4:	bl	1b858 <flatcc_verify_error_string@@Base+0x764>
   1d2c8:	mov	r3, r0
   1d2cc:	cmp	r3, #0
   1d2d0:	beq	1d300 <flatcc_verify_union_field@@Base+0x124>
   1d2d4:	ldrh	r3, [fp, #-66]	; 0xffffffbe
   1d2d8:	sub	r3, r3, #1
   1d2dc:	uxth	r1, r3
   1d2e0:	mov	r3, #1
   1d2e4:	str	r3, [sp]
   1d2e8:	mov	r3, #1
   1d2ec:	mov	r2, #0
   1d2f0:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d2f4:	bl	1b858 <flatcc_verify_error_string@@Base+0x764>
   1d2f8:	mov	r3, r0
   1d2fc:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d300:	ldrh	r3, [fp, #-66]	; 0xffffffbe
   1d304:	mov	r1, r3
   1d308:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d30c:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1d310:	mov	r3, r0
   1d314:	strh	r3, [fp, #-8]
   1d318:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d31c:	ldr	r2, [r3]
   1d320:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d324:	ldr	r1, [r3, #16]
   1d328:	ldrh	r3, [fp, #-6]
   1d32c:	add	r3, r1, r3
   1d330:	add	r3, r2, r3
   1d334:	str	r3, [fp, #-20]	; 0xffffffec
   1d338:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d33c:	ldrb	r3, [r3]
   1d340:	cmp	r3, #0
   1d344:	bne	1d354 <flatcc_verify_union_field@@Base+0x178>
   1d348:	ldrh	r3, [fp, #-8]
   1d34c:	cmp	r3, #0
   1d350:	bne	1d35c <flatcc_verify_union_field@@Base+0x180>
   1d354:	mov	r3, #1
   1d358:	b	1d360 <flatcc_verify_union_field@@Base+0x184>
   1d35c:	mov	r3, #0
   1d360:	str	r3, [fp, #-24]	; 0xffffffe8
   1d364:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1d368:	cmp	r3, #0
   1d36c:	bne	1d378 <flatcc_verify_union_field@@Base+0x19c>
   1d370:	mov	r3, #24
   1d374:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d378:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d37c:	ldrb	r3, [r3]
   1d380:	cmp	r3, #0
   1d384:	bne	1d390 <flatcc_verify_union_field@@Base+0x1b4>
   1d388:	mov	r3, #0
   1d38c:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d390:	sub	r3, fp, #32
   1d394:	ldrh	r1, [fp, #-66]	; 0xffffffbe
   1d398:	ldr	r2, [fp, #-72]	; 0xffffffb8
   1d39c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   1d3a0:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1d3a4:	str	r0, [fp, #-28]	; 0xffffffe4
   1d3a8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d3ac:	cmp	r3, #0
   1d3b0:	bne	1d3c0 <flatcc_verify_union_field@@Base+0x1e4>
   1d3b4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d3b8:	cmp	r3, #0
   1d3bc:	bne	1d3c8 <flatcc_verify_union_field@@Base+0x1ec>
   1d3c0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d3c4:	b	1d434 <flatcc_verify_union_field@@Base+0x258>
   1d3c8:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d3cc:	ldr	r3, [r3]
   1d3d0:	str	r3, [fp, #-56]	; 0xffffffc8
   1d3d4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d3d8:	ldr	r3, [r3, #4]
   1d3dc:	str	r3, [fp, #-52]	; 0xffffffcc
   1d3e0:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d3e4:	ldr	r3, [r3, #8]
   1d3e8:	str	r3, [fp, #-48]	; 0xffffffd0
   1d3ec:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d3f0:	str	r3, [fp, #-40]	; 0xffffffd8
   1d3f4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d3f8:	ldr	r3, [r3]
   1d3fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1d400:	mov	r1, r2
   1d404:	mov	r0, r3
   1d408:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d40c:	mov	r3, r0
   1d410:	str	r3, [fp, #-36]	; 0xffffffdc
   1d414:	ldr	r3, [fp, #-20]	; 0xffffffec
   1d418:	ldrb	r3, [r3]
   1d41c:	strb	r3, [fp, #-44]	; 0xffffffd4
   1d420:	sub	r2, fp, #56	; 0x38
   1d424:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1d428:	mov	r0, r2
   1d42c:	blx	r3
   1d430:	mov	r3, r0
   1d434:	mov	r0, r3
   1d438:	sub	sp, fp, #4
   1d43c:	ldr	fp, [sp]
   1d440:	add	sp, sp, #4
   1d444:	pop	{pc}		; (ldr pc, [sp], #4)

0001d448 <flatcc_verify_union_vector_field@@Base>:
   1d448:	strd	r4, [sp, #-20]!	; 0xffffffec
   1d44c:	str	r6, [sp, #8]
   1d450:	str	fp, [sp, #12]
   1d454:	str	lr, [sp, #16]
   1d458:	add	fp, sp, #16
   1d45c:	sub	sp, sp, #68	; 0x44
   1d460:	str	r0, [fp, #-56]	; 0xffffffc8
   1d464:	str	r2, [fp, #-64]	; 0xffffffc0
   1d468:	str	r3, [fp, #-68]	; 0xffffffbc
   1d46c:	mov	r3, r1
   1d470:	strh	r3, [fp, #-58]	; 0xffffffc6
   1d474:	ldrh	r3, [fp, #-58]	; 0xffffffc6
   1d478:	sub	r3, r3, #1
   1d47c:	uxth	r3, r3
   1d480:	mov	r1, r3
   1d484:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d488:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1d48c:	mov	r3, r0
   1d490:	strh	r3, [fp, #-22]	; 0xffffffea
   1d494:	ldrh	r3, [fp, #-22]	; 0xffffffea
   1d498:	cmp	r3, #0
   1d49c:	bne	1d4f0 <flatcc_verify_union_vector_field@@Base+0xa8>
   1d4a0:	ldrh	r3, [fp, #-58]	; 0xffffffc6
   1d4a4:	mov	r1, r3
   1d4a8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d4ac:	bl	1b764 <flatcc_verify_error_string@@Base+0x670>
   1d4b0:	mov	r3, r0
   1d4b4:	strh	r3, [fp, #-24]	; 0xffffffe8
   1d4b8:	ldrh	r3, [fp, #-24]	; 0xffffffe8
   1d4bc:	cmp	r3, #0
   1d4c0:	bne	1d4f0 <flatcc_verify_union_vector_field@@Base+0xa8>
   1d4c4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1d4c8:	cmp	r3, #0
   1d4cc:	moveq	r3, #1
   1d4d0:	movne	r3, #0
   1d4d4:	uxtb	r3, r3
   1d4d8:	str	r3, [fp, #-28]	; 0xffffffe4
   1d4dc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1d4e0:	cmp	r3, #0
   1d4e4:	bne	1d4f0 <flatcc_verify_union_vector_field@@Base+0xa8>
   1d4e8:	mov	r3, #22
   1d4ec:	b	1d670 <flatcc_verify_union_vector_field@@Base+0x228>
   1d4f0:	ldrh	r3, [fp, #-58]	; 0xffffffc6
   1d4f4:	sub	r3, r3, #1
   1d4f8:	uxth	r1, r3
   1d4fc:	mvn	r3, #0
   1d500:	str	r3, [sp, #4]
   1d504:	mov	r3, #1
   1d508:	str	r3, [sp]
   1d50c:	mov	r3, #1
   1d510:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1d514:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d518:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1d51c:	mov	r3, r0
   1d520:	cmp	r3, #0
   1d524:	beq	1d55c <flatcc_verify_union_vector_field@@Base+0x114>
   1d528:	ldrh	r3, [fp, #-58]	; 0xffffffc6
   1d52c:	sub	r3, r3, #1
   1d530:	uxth	r1, r3
   1d534:	mvn	r3, #0
   1d538:	str	r3, [sp, #4]
   1d53c:	mov	r3, #1
   1d540:	str	r3, [sp]
   1d544:	mov	r3, #1
   1d548:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1d54c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d550:	bl	1c630 <flatcc_verify_vector_field@@Base>
   1d554:	mov	r3, r0
   1d558:	b	1d670 <flatcc_verify_union_vector_field@@Base+0x228>
   1d55c:	ldrh	r3, [fp, #-58]	; 0xffffffc6
   1d560:	sub	r3, r3, #1
   1d564:	uxth	r3, r3
   1d568:	mov	r1, r3
   1d56c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d570:	bl	1b7e0 <flatcc_verify_error_string@@Base+0x6ec>
   1d574:	str	r0, [fp, #-32]	; 0xffffffe0
   1d578:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d57c:	cmp	r3, #0
   1d580:	bne	1d58c <flatcc_verify_union_vector_field@@Base+0x144>
   1d584:	mov	r3, #0
   1d588:	b	1d670 <flatcc_verify_union_vector_field@@Base+0x228>
   1d58c:	mov	r1, #0
   1d590:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d594:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d598:	mov	r2, r0
   1d59c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d5a0:	add	r3, r2, r3
   1d5a4:	str	r3, [fp, #-32]	; 0xffffffe0
   1d5a8:	mov	r1, #0
   1d5ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1d5b0:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d5b4:	str	r0, [fp, #-36]	; 0xffffffdc
   1d5b8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d5bc:	add	r3, r3, #4
   1d5c0:	str	r3, [fp, #-32]	; 0xffffffe0
   1d5c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1d5c8:	str	r3, [fp, #-40]	; 0xffffffd8
   1d5cc:	sub	r3, fp, #48	; 0x30
   1d5d0:	ldrh	r1, [fp, #-58]	; 0xffffffc6
   1d5d4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   1d5d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1d5dc:	bl	1b9bc <flatcc_verify_error_string@@Base+0x8c8>
   1d5e0:	str	r0, [fp, #-44]	; 0xffffffd4
   1d5e4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d5e8:	cmp	r3, #0
   1d5ec:	bne	1d5fc <flatcc_verify_union_vector_field@@Base+0x1b4>
   1d5f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1d5f4:	cmp	r3, #0
   1d5f8:	bne	1d604 <flatcc_verify_union_vector_field@@Base+0x1bc>
   1d5fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1d600:	b	1d670 <flatcc_verify_union_vector_field@@Base+0x228>
   1d604:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1d608:	ldr	r4, [r3]
   1d60c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1d610:	ldr	r5, [r3, #4]
   1d614:	ldr	r6, [fp, #-48]	; 0xffffffd0
   1d618:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1d61c:	ldr	r3, [r3]
   1d620:	ldr	r2, [fp, #-48]	; 0xffffffd0
   1d624:	mov	r1, r2
   1d628:	mov	r0, r3
   1d62c:	bl	1b414 <flatcc_verify_error_string@@Base+0x320>
   1d630:	mov	r1, r0
   1d634:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1d638:	ldr	r3, [r3, #8]
   1d63c:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1d640:	str	r2, [sp, #12]
   1d644:	str	r3, [sp, #8]
   1d648:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1d64c:	str	r3, [sp, #4]
   1d650:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1d654:	str	r3, [sp]
   1d658:	mov	r3, r1
   1d65c:	mov	r2, r6
   1d660:	mov	r1, r5
   1d664:	mov	r0, r4
   1d668:	bl	1c27c <flatcc_verify_error_string@@Base+0x1188>
   1d66c:	mov	r3, r0
   1d670:	mov	r0, r3
   1d674:	sub	sp, fp, #16
   1d678:	ldrd	r4, [sp]
   1d67c:	ldr	r6, [sp, #8]
   1d680:	ldr	fp, [sp, #12]
   1d684:	add	sp, sp, #16
   1d688:	pop	{pc}		; (ldr pc, [sp], #4)

0001d68c <__libc_csu_init@@Base>:
   1d68c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d690:	mov	r7, r0
   1d694:	ldr	r6, [pc, #72]	; 1d6e4 <__libc_csu_init@@Base+0x58>
   1d698:	ldr	r5, [pc, #72]	; 1d6e8 <__libc_csu_init@@Base+0x5c>
   1d69c:	add	r6, pc, r6
   1d6a0:	add	r5, pc, r5
   1d6a4:	sub	r6, r6, r5
   1d6a8:	mov	r8, r1
   1d6ac:	mov	r9, r2
   1d6b0:	bl	12268 <free@plt-0x20>
   1d6b4:	asrs	r6, r6, #2
   1d6b8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d6bc:	mov	r4, #0
   1d6c0:	add	r4, r4, #1
   1d6c4:	ldr	r3, [r5], #4
   1d6c8:	mov	r2, r9
   1d6cc:	mov	r1, r8
   1d6d0:	mov	r0, r7
   1d6d4:	blx	r3
   1d6d8:	cmp	r6, r4
   1d6dc:	bne	1d6c0 <__libc_csu_init@@Base+0x34>
   1d6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d6e4:	andeq	r1, r1, r0, ror r8
   1d6e8:	andeq	r1, r1, r8, ror #16

0001d6ec <__libc_csu_fini@@Base>:
   1d6ec:	bx	lr

Disassembly of section .fini:

0001d6f0 <.fini>:
   1d6f0:	push	{r3, lr}
   1d6f4:	pop	{r3, pc}
