-- generated by newgenasym Mon May 31 11:12:11 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity hmc696lp4e is
    port (    
	GND1:      INOUT  STD_LOGIC;    
	GND10:     INOUT  STD_LOGIC;    
	GND2:      INOUT  STD_LOGIC;    
	GND3:      INOUT  STD_LOGIC;    
	GND4:      INOUT  STD_LOGIC;    
	GND5:      INOUT  STD_LOGIC;    
	GND6:      INOUT  STD_LOGIC;    
	GND7:      INOUT  STD_LOGIC;    
	GND8:      INOUT  STD_LOGIC;    
	GND9:      INOUT  STD_LOGIC;    
	\in\:      INOUT  STD_LOGIC;    
	IP:        INOUT  STD_LOGIC;    
	LON:       INOUT  STD_LOGIC;    
	LOP:       INOUT  STD_LOGIC;    
	NC1:       INOUT  STD_LOGIC;    
	NC2:       INOUT  STD_LOGIC;    
	NC3:       INOUT  STD_LOGIC;    
	NC4:       INOUT  STD_LOGIC;    
	NC5:       INOUT  STD_LOGIC;    
	PAD:       INOUT  STD_LOGIC;    
	QN:        INOUT  STD_LOGIC;    
	QP:        INOUT  STD_LOGIC;    
	RFOUT:     INOUT  STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end hmc696lp4e;
