

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 29 10:24:28 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  94411|  94411|  94412|  94412|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |                        |             |    Latency    |    Interval   | Pipeline|
        |        Instance        |    Module   |  min  |  max  |  min  |  max  |   Type  |
        +------------------------+-------------+-------+-------+-------+-------+---------+
        |grp_dut_svd_alt_fu_177  |dut_svd_alt  |  93031|  93031|  93031|  93031|   none  |
        +------------------------+-------------+-------+-------+-------+-------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  288|  288|        18|          -|          -|    16|    no    |
        | + Loop 1.1  |   16|   16|         1|          -|          -|    16|    no    |
        |- Loop 2     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 3.1  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     79|
|FIFO             |        -|      -|       -|      -|
|Instance         |       40|    224|   22632|  38725|
|Memory           |        7|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     97|
|Register         |        -|      -|      81|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       47|    224|   22713|  38901|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       16|    101|      21|     73|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+-------+-------+
    |        Instance        |    Module   | BRAM_18K| DSP48E|   FF  |  LUT  |
    +------------------------+-------------+---------+-------+-------+-------+
    |grp_dut_svd_alt_fu_177  |dut_svd_alt  |       40|    224|  22632|  38725|
    +------------------------+-------------+---------+-------+-------+-------+
    |Total                   |             |       40|    224|  22632|  38725|
    +------------------------+-------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------+---------+---+----+------+-----+------+-------------+
    | Memory|  Module | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------+---------+---+----+------+-----+------+-------------+
    |S_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |U_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |V_U    |dut_S    |        2|  0|   0|   256|   32|     1|         8192|
    |XXT_U  |dut_XXT  |        1|  0|   0|   256|   32|     1|         8192|
    +-------+---------+---------+---+----+------+-----+------+-------------+
    |Total  |         |        7|  0|   0|  1024|  128|     4|        32768|
    +-------+---------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_6_fu_191_p2         |     +    |      0|  0|   5|           5|           1|
    |i_7_fu_241_p2         |     +    |      0|  0|   5|           5|           1|
    |i_8_fu_291_p2         |     +    |      0|  0|   5|           5|           1|
    |j_2_fu_215_p2         |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_265_p2         |     +    |      0|  0|   5|           5|           1|
    |j_4_fu_315_p2         |     +    |      0|  0|   5|           5|           1|
    |tmp_114_fu_225_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_116_fu_275_p2     |     +    |      0|  0|  10|          10|          10|
    |tmp_118_fu_325_p2     |     +    |      0|  0|  10|          10|          10|
    |ap_sig_86             |    and   |      0|  0|   1|           1|           1|
    |exitcond10_fu_209_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond11_fu_185_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond7_fu_285_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond8_fu_259_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond9_fu_235_p2   |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_309_p2    |   icmp   |      0|  0|   3|           5|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  79|          91|          73|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |S_address0        |   8|          3|    8|         24|
    |S_ce0             |   1|          3|    1|          3|
    |S_ce1             |   1|          2|    1|          2|
    |U_address0        |   8|          3|    8|         24|
    |U_ce0             |   1|          3|    1|          3|
    |U_ce1             |   1|          2|    1|          2|
    |XXT_address0      |   8|          3|    8|         24|
    |XXT_ce0           |   1|          3|    1|          3|
    |ap_NS_fsm         |   4|         11|    1|         11|
    |i1_reg_133        |   5|          2|    5|         10|
    |i3_reg_155        |   5|          2|    5|         10|
    |i_reg_111         |   5|          2|    5|         10|
    |j2_reg_144        |   5|          2|    5|         10|
    |j4_reg_166        |   5|          2|    5|         10|
    |j_reg_122         |   5|          2|    5|         10|
    |strm_in_V_blk_n   |   1|          2|    1|          2|
    |strm_out_V_blk_n  |   1|          2|    1|          2|
    |strm_out_V_din    |  32|          3|   32|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             |  97|         52|   94|        256|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  10|   0|   10|          0|
    |ap_reg_grp_dut_svd_alt_fu_177_ap_start  |   1|   0|    1|          0|
    |i1_reg_133                              |   5|   0|    5|          0|
    |i3_reg_155                              |   5|   0|    5|          0|
    |i_6_reg_338                             |   5|   0|    5|          0|
    |i_7_reg_359                             |   5|   0|    5|          0|
    |i_8_reg_385                             |   5|   0|    5|          0|
    |i_reg_111                               |   5|   0|    5|          0|
    |j2_reg_144                              |   5|   0|    5|          0|
    |j4_reg_166                              |   5|   0|    5|          0|
    |j_3_reg_372                             |   5|   0|    5|          0|
    |j_4_reg_398                             |   5|   0|    5|          0|
    |j_reg_122                               |   5|   0|    5|          0|
    |tmp_139_cast_reg_343                    |   5|   0|   10|          5|
    |tmp_141_cast_reg_364                    |   5|   0|   10|          5|
    |tmp_144_cast_reg_390                    |   5|   0|   10|          5|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |  81|   0|   96|         15|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond11)
	3  / (!exitcond11)
3 --> 
	2  / (exitcond10)
	3  / (!exitcond10)
4 --> 
	5  / true
5 --> 
	8  / (exitcond9)
	6  / (!exitcond9)
6 --> 
	5  / (exitcond8)
	7  / (!exitcond8)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond7)
9 --> 
	8  / (exitcond)
	10  / (!exitcond)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_31 [1/1] 0.00ns
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !181

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !185

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: XXT [1/1] 2.71ns
:5  %XXT = alloca [256 x float], align 4

ST_1: S [1/1] 2.71ns
:6  %S = alloca [256 x float], align 4

ST_1: U [1/1] 2.71ns
:7  %U = alloca [256 x float], align 4

ST_1: V [1/1] 2.71ns
:8  %V = alloca [256 x float], align 4

ST_1: stg_20 [1/1] 1.57ns
:9  br label %.loopexit1


 <State 2>: 1.91ns
ST_2: i [1/1] 0.00ns
.loopexit1:0  %i = phi i5 [ 0, %0 ], [ %i_6, %.preheader14 ]

ST_2: exitcond11 [1/1] 1.91ns
.loopexit1:1  %exitcond11 = icmp eq i5 %i, -16

ST_2: empty_32 [1/1] 0.00ns
.loopexit1:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: i_6 [1/1] 1.72ns
.loopexit1:3  %i_6 = add i5 %i, 1

ST_2: stg_25 [1/1] 0.00ns
.loopexit1:4  br i1 %exitcond11, label %2, label %.preheader14.preheader

ST_2: tmp [1/1] 0.00ns
.preheader14.preheader:0  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i, i4 0)

ST_2: tmp_139_cast [1/1] 0.00ns
.preheader14.preheader:1  %tmp_139_cast = zext i9 %tmp to i10

ST_2: stg_28 [1/1] 1.57ns
.preheader14.preheader:2  br label %.preheader14

ST_2: stg_29 [2/2] 0.00ns
:0  call fastcc void @dut_svd_alt([256 x float]* %XXT, [256 x float]* %S, [256 x float]* %U, [256 x float]* %V)


 <State 3>: 7.08ns
ST_3: j [1/1] 0.00ns
.preheader14:0  %j = phi i5 [ %j_2, %1 ], [ 0, %.preheader14.preheader ]

ST_3: exitcond10 [1/1] 1.91ns
.preheader14:1  %exitcond10 = icmp eq i5 %j, -16

ST_3: empty_33 [1/1] 0.00ns
.preheader14:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: j_2 [1/1] 1.72ns
.preheader14:3  %j_2 = add i5 %j, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader14:4  br i1 %exitcond10, label %.loopexit1, label %1

ST_3: tmp_113 [1/1] 4.38ns
:0  %tmp_113 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_cast [1/1] 0.00ns
:1  %tmp_cast = zext i5 %j to i10

ST_3: tmp_114 [1/1] 1.84ns
:2  %tmp_114 = add i10 %tmp_139_cast, %tmp_cast

ST_3: tmp_142_cast [1/1] 0.00ns
:3  %tmp_142_cast = zext i10 %tmp_114 to i64

ST_3: XXT_addr [1/1] 0.00ns
:4  %XXT_addr = getelementptr [256 x float]* %XXT, i64 0, i64 %tmp_142_cast

ST_3: stg_40 [1/1] 2.71ns
:5  store float %tmp_113, float* %XXT_addr, align 4

ST_3: stg_41 [1/1] 0.00ns
:6  br label %.preheader14


 <State 4>: 1.57ns
ST_4: stg_42 [1/2] 0.00ns
:0  call fastcc void @dut_svd_alt([256 x float]* %XXT, [256 x float]* %S, [256 x float]* %U, [256 x float]* %V)

ST_4: stg_43 [1/1] 1.57ns
:1  br label %.loopexit


 <State 5>: 3.48ns
ST_5: i1 [1/1] 0.00ns
.loopexit:0  %i1 = phi i5 [ 0, %2 ], [ %i_7, %.preheader13 ]

ST_5: exitcond9 [1/1] 1.91ns
.loopexit:1  %exitcond9 = icmp eq i5 %i1, -16

ST_5: empty_34 [1/1] 0.00ns
.loopexit:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: i_7 [1/1] 1.72ns
.loopexit:3  %i_7 = add i5 %i1, 1

ST_5: stg_48 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond9, label %.preheader12, label %.preheader13.preheader

ST_5: tmp_s [1/1] 0.00ns
.preheader13.preheader:0  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i1, i4 0)

ST_5: tmp_141_cast [1/1] 0.00ns
.preheader13.preheader:1  %tmp_141_cast = zext i9 %tmp_s to i10

ST_5: stg_51 [1/1] 1.57ns
.preheader13.preheader:2  br label %.preheader13


 <State 6>: 4.55ns
ST_6: j2 [1/1] 0.00ns
.preheader13:0  %j2 = phi i5 [ %j_3, %3 ], [ 0, %.preheader13.preheader ]

ST_6: exitcond8 [1/1] 1.91ns
.preheader13:1  %exitcond8 = icmp eq i5 %j2, -16

ST_6: empty_35 [1/1] 0.00ns
.preheader13:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: j_3 [1/1] 1.72ns
.preheader13:3  %j_3 = add i5 %j2, 1

ST_6: stg_56 [1/1] 0.00ns
.preheader13:4  br i1 %exitcond8, label %.loopexit, label %3

ST_6: tmp_86_cast [1/1] 0.00ns
:0  %tmp_86_cast = zext i5 %j2 to i10

ST_6: tmp_116 [1/1] 1.84ns
:1  %tmp_116 = add i10 %tmp_141_cast, %tmp_86_cast

ST_6: tmp_145_cast [1/1] 0.00ns
:2  %tmp_145_cast = zext i10 %tmp_116 to i64

ST_6: S_addr [1/1] 0.00ns
:3  %S_addr = getelementptr [256 x float]* %S, i64 0, i64 %tmp_145_cast

ST_6: tmp_117 [2/2] 2.71ns
:4  %tmp_117 = load float* %S_addr, align 4


 <State 7>: 7.08ns
ST_7: tmp_117 [1/2] 2.71ns
:4  %tmp_117 = load float* %S_addr, align 4

ST_7: stg_63 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_117)

ST_7: stg_64 [1/1] 0.00ns
:6  br label %.preheader13


 <State 8>: 1.91ns
ST_8: i3 [1/1] 0.00ns
.preheader12:0  %i3 = phi i5 [ 0, %.loopexit ], [ %i_8, %.preheader ]

ST_8: exitcond7 [1/1] 1.91ns
.preheader12:1  %exitcond7 = icmp eq i5 %i3, -16

ST_8: empty_36 [1/1] 0.00ns
.preheader12:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: i_8 [1/1] 1.72ns
.preheader12:3  %i_8 = add i5 %i3, 1

ST_8: stg_69 [1/1] 0.00ns
.preheader12:4  br i1 %exitcond7, label %5, label %.preheader.preheader

ST_8: tmp_115 [1/1] 0.00ns
.preheader.preheader:0  %tmp_115 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i3, i4 0)

ST_8: tmp_144_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp_144_cast = zext i9 %tmp_115 to i10

ST_8: stg_72 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_8: stg_73 [1/1] 0.00ns
:0  ret void


 <State 9>: 4.55ns
ST_9: j4 [1/1] 0.00ns
.preheader:0  %j4 = phi i5 [ %j_4, %4 ], [ 0, %.preheader.preheader ]

ST_9: exitcond [1/1] 1.91ns
.preheader:1  %exitcond = icmp eq i5 %j4, -16

ST_9: empty_37 [1/1] 0.00ns
.preheader:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_9: j_4 [1/1] 1.72ns
.preheader:3  %j_4 = add i5 %j4, 1

ST_9: stg_78 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.preheader12, label %4

ST_9: tmp_87_cast [1/1] 0.00ns
:0  %tmp_87_cast = zext i5 %j4 to i10

ST_9: tmp_118 [1/1] 1.84ns
:1  %tmp_118 = add i10 %tmp_144_cast, %tmp_87_cast

ST_9: tmp_147_cast [1/1] 0.00ns
:2  %tmp_147_cast = zext i10 %tmp_118 to i64

ST_9: U_addr [1/1] 0.00ns
:3  %U_addr = getelementptr [256 x float]* %U, i64 0, i64 %tmp_147_cast

ST_9: tmp_119 [2/2] 2.71ns
:4  %tmp_119 = load float* %U_addr, align 4


 <State 10>: 7.08ns
ST_10: tmp_119 [1/2] 2.71ns
:4  %tmp_119 = load float* %U_addr, align 4

ST_10: stg_85 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_119)

ST_10: stg_86 [1/1] 0.00ns
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty        (specinterface    ) [ 00000000000]
empty_31     (specinterface    ) [ 00000000000]
stg_13       (specbitsmap      ) [ 00000000000]
stg_14       (specbitsmap      ) [ 00000000000]
stg_15       (spectopmodule    ) [ 00000000000]
XXT          (alloca           ) [ 00111000000]
S            (alloca           ) [ 00111111000]
U            (alloca           ) [ 00111111111]
V            (alloca           ) [ 00111000000]
stg_20       (br               ) [ 01110000000]
i            (phi              ) [ 00100000000]
exitcond11   (icmp             ) [ 00110000000]
empty_32     (speclooptripcount) [ 00000000000]
i_6          (add              ) [ 01110000000]
stg_25       (br               ) [ 00000000000]
tmp          (bitconcatenate   ) [ 00000000000]
tmp_139_cast (zext             ) [ 00010000000]
stg_28       (br               ) [ 00110000000]
j            (phi              ) [ 00010000000]
exitcond10   (icmp             ) [ 00110000000]
empty_33     (speclooptripcount) [ 00000000000]
j_2          (add              ) [ 00110000000]
stg_34       (br               ) [ 01110000000]
tmp_113      (read             ) [ 00000000000]
tmp_cast     (zext             ) [ 00000000000]
tmp_114      (add              ) [ 00000000000]
tmp_142_cast (zext             ) [ 00000000000]
XXT_addr     (getelementptr    ) [ 00000000000]
stg_40       (store            ) [ 00000000000]
stg_41       (br               ) [ 00110000000]
stg_42       (call             ) [ 00000000000]
stg_43       (br               ) [ 00001111000]
i1           (phi              ) [ 00000100000]
exitcond9    (icmp             ) [ 00000111000]
empty_34     (speclooptripcount) [ 00000000000]
i_7          (add              ) [ 00001111000]
stg_48       (br               ) [ 00000111111]
tmp_s        (bitconcatenate   ) [ 00000000000]
tmp_141_cast (zext             ) [ 00000011000]
stg_51       (br               ) [ 00000111000]
j2           (phi              ) [ 00000010000]
exitcond8    (icmp             ) [ 00000111000]
empty_35     (speclooptripcount) [ 00000000000]
j_3          (add              ) [ 00000111000]
stg_56       (br               ) [ 00001111000]
tmp_86_cast  (zext             ) [ 00000000000]
tmp_116      (add              ) [ 00000000000]
tmp_145_cast (zext             ) [ 00000000000]
S_addr       (getelementptr    ) [ 00000001000]
tmp_117      (load             ) [ 00000000000]
stg_63       (write            ) [ 00000000000]
stg_64       (br               ) [ 00000111000]
i3           (phi              ) [ 00000000100]
exitcond7    (icmp             ) [ 00000000111]
empty_36     (speclooptripcount) [ 00000000000]
i_8          (add              ) [ 00000100111]
stg_69       (br               ) [ 00000000000]
tmp_115      (bitconcatenate   ) [ 00000000000]
tmp_144_cast (zext             ) [ 00000000011]
stg_72       (br               ) [ 00000000111]
stg_73       (ret              ) [ 00000000000]
j4           (phi              ) [ 00000000010]
exitcond     (icmp             ) [ 00000000111]
empty_37     (speclooptripcount) [ 00000000000]
j_4          (add              ) [ 00000000111]
stg_78       (br               ) [ 00000100111]
tmp_87_cast  (zext             ) [ 00000000000]
tmp_118      (add              ) [ 00000000000]
tmp_147_cast (zext             ) [ 00000000000]
U_addr       (getelementptr    ) [ 00000000001]
tmp_119      (load             ) [ 00000000000]
stg_85       (write            ) [ 00000000000]
stg_86       (br               ) [ 00000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_svd_alt"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="XXT_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="XXT/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="S_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="S/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="U_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="U/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_113_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_113/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_63/7 stg_85/10 "/>
</bind>
</comp>

<comp id="75" class="1004" name="XXT_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="XXT_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="stg_40_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="S_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="10" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/6 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_117/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="U_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_addr/9 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_119/9 "/>
</bind>
</comp>

<comp id="111" class="1005" name="i_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="j2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="1"/>
<pin id="146" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="j2_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i3_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="1"/>
<pin id="157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="i3_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/8 "/>
</bind>
</comp>

<comp id="166" class="1005" name="j4_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="1"/>
<pin id="168" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j4 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="j4_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j4/9 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_dut_svd_alt_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="183" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_29/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond11_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond11/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_6_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_139_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_139_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="exitcond10_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond10/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_114_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="1"/>
<pin id="227" dir="0" index="1" bw="5" slack="0"/>
<pin id="228" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_114/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_142_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_142_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="exitcond9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="5" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_7_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_141_cast_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_141_cast/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond8_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_86_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_116_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="1"/>
<pin id="277" dir="0" index="1" bw="5" slack="0"/>
<pin id="278" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_116/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_145_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="10" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_145_cast/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond7_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_8_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/8 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_115_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="5" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_144_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_144_cast/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="315" class="1004" name="j_4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/9 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_87_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87_cast/9 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_118_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="1"/>
<pin id="327" dir="0" index="1" bw="5" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_147_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_147_cast/9 "/>
</bind>
</comp>

<comp id="338" class="1005" name="i_6_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_139_cast_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_139_cast "/>
</bind>
</comp>

<comp id="351" class="1005" name="j_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="359" class="1005" name="i_7_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_141_cast_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_141_cast "/>
</bind>
</comp>

<comp id="372" class="1005" name="j_3_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="377" class="1005" name="S_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="i_8_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="0"/>
<pin id="387" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="390" class="1005" name="tmp_144_cast_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="1"/>
<pin id="392" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_144_cast "/>
</bind>
</comp>

<comp id="398" class="1005" name="j_4_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="403" class="1005" name="U_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="22" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="42" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="93" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="105" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="115" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="115" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="115" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="126" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="126" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="126" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="225" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="239"><net_src comp="137" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="26" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="137" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="137" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="148" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="148" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="32" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="148" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="289"><net_src comp="159" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="159" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="159" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="297" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="170" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="26" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="170" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="32" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="170" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="341"><net_src comp="191" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="346"><net_src comp="205" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="354"><net_src comp="215" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="362"><net_src comp="241" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="367"><net_src comp="255" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="375"><net_src comp="265" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="380"><net_src comp="87" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="388"><net_src comp="291" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="393"><net_src comp="305" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="401"><net_src comp="315" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="406"><net_src comp="99" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V | {7 10 }
 - Input state : 
	Port: dut : strm_in_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond11 : 1
		i_6 : 1
		stg_25 : 2
		tmp : 1
		tmp_139_cast : 2
	State 3
		exitcond10 : 1
		j_2 : 1
		stg_34 : 2
		tmp_cast : 1
		tmp_114 : 2
		tmp_142_cast : 3
		XXT_addr : 4
		stg_40 : 5
	State 4
	State 5
		exitcond9 : 1
		i_7 : 1
		stg_48 : 2
		tmp_s : 1
		tmp_141_cast : 2
	State 6
		exitcond8 : 1
		j_3 : 1
		stg_56 : 2
		tmp_86_cast : 1
		tmp_116 : 2
		tmp_145_cast : 3
		S_addr : 4
		tmp_117 : 5
	State 7
		stg_63 : 1
	State 8
		exitcond7 : 1
		i_8 : 1
		stg_69 : 2
		tmp_115 : 1
		tmp_144_cast : 2
	State 9
		exitcond : 1
		j_4 : 1
		stg_78 : 2
		tmp_87_cast : 1
		tmp_118 : 2
		tmp_147_cast : 3
		U_addr : 4
		tmp_119 : 5
	State 10
		stg_85 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|---------|
|   call   | grp_dut_svd_alt_fu_177 |    40   |   224   |  245.14 |  24517  |  37011  |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |       i_6_fu_191       |    0    |    0    |    0    |    0    |    5    |
|          |       j_2_fu_215       |    0    |    0    |    0    |    0    |    5    |
|          |     tmp_114_fu_225     |    0    |    0    |    0    |    0    |    9    |
|          |       i_7_fu_241       |    0    |    0    |    0    |    0    |    5    |
|    add   |       j_3_fu_265       |    0    |    0    |    0    |    0    |    5    |
|          |     tmp_116_fu_275     |    0    |    0    |    0    |    0    |    9    |
|          |       i_8_fu_291       |    0    |    0    |    0    |    0    |    5    |
|          |       j_4_fu_315       |    0    |    0    |    0    |    0    |    5    |
|          |     tmp_118_fu_325     |    0    |    0    |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |    exitcond11_fu_185   |    0    |    0    |    0    |    0    |    2    |
|          |    exitcond10_fu_209   |    0    |    0    |    0    |    0    |    2    |
|   icmp   |    exitcond9_fu_235    |    0    |    0    |    0    |    0    |    2    |
|          |    exitcond8_fu_259    |    0    |    0    |    0    |    0    |    2    |
|          |    exitcond7_fu_285    |    0    |    0    |    0    |    0    |    2    |
|          |     exitcond_fu_309    |    0    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   read   |   tmp_113_read_fu_62   |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   write  |     grp_write_fu_68    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |       tmp_fu_197       |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_247      |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_115_fu_297     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|          |   tmp_139_cast_fu_205  |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_cast_fu_221    |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_142_cast_fu_230  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_141_cast_fu_255  |    0    |    0    |    0    |    0    |    0    |
|   zext   |   tmp_86_cast_fu_271   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_145_cast_fu_280  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_144_cast_fu_305  |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_87_cast_fu_321   |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_147_cast_fu_330  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|
|   Total  |                        |    40   |   224   |  245.14 |  24517  |  37080  |
|----------|------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  S |    2   |    0   |    0   |
|  U |    2   |    0   |    0   |
|  V |    2   |    0   |    0   |
| XXT|    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    7   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   S_addr_reg_377   |    8   |
|   U_addr_reg_403   |    8   |
|     i1_reg_133     |    5   |
|     i3_reg_155     |    5   |
|     i_6_reg_338    |    5   |
|     i_7_reg_359    |    5   |
|     i_8_reg_385    |    5   |
|      i_reg_111     |    5   |
|     j2_reg_144     |    5   |
|     j4_reg_166     |    5   |
|     j_2_reg_351    |    5   |
|     j_3_reg_372    |    5   |
|     j_4_reg_398    |    5   |
|      j_reg_122     |    5   |
|tmp_139_cast_reg_343|   10   |
|tmp_141_cast_reg_364|   10   |
|tmp_144_cast_reg_390|   10   |
+--------------------+--------+
|        Total       |   106  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_68  |  p2  |   2  |  32  |   64   ||    32   |
|  grp_access_fu_93 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  4.713  ||    48   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   40   |   224  |   245  |  24517 |  37080 |
|   Memory  |    7   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   48   |
|  Register |    -   |    -   |    -   |   106  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   47   |   224  |   249  |  24623 |  37128 |
+-----------+--------+--------+--------+--------+--------+
