$date
	Sat Oct 22 23:17:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#808852
b1111 !
1"
#808854
b1111 &
b1111 %
1$
#808855
0"
#808858
b101110 &
b101110 %
#808862
b10111 &
b10111 %
#808866
b1000110 &
b1000110 %
#808870
b100011 &
b100011 %
#808874
b1101010 &
b1101010 %
#808878
b110101 &
b110101 %
#808882
b10100000 &
b10100000 %
#808886
b1010000 &
b1010000 %
#808890
b101000 &
b101000 %
#808894
b10100 &
b10100 %
#808898
b1010 &
b1010 %
#808902
b101 &
b101 %
#808906
b10000 &
b10000 %
#808910
b1000 &
b1000 %
#808914
b100 &
b100 %
#808918
b10 &
b10 %
#808922
b1 &
b1 %
1#
#808926
b0 &
0#
b0 %
0$
#1889548
b1000 !
1"
#1889550
b1000 &
b1000 %
1$
#1889551
0"
#1889554
b100 &
b100 %
#1889558
b10 &
b10 %
#1889562
b1 &
b1 %
1#
#1889566
b0 &
0#
b0 %
0$
#2854125
b11010 !
1"
#2854126
b11010 &
b11010 %
1$
#2854127
0"
#2854130
b1101 &
b1101 %
#2854134
b101000 &
b101000 %
#2854138
b10100 &
b10100 %
#2854142
b1010 &
b1010 %
#2854146
b101 &
b101 %
#2854150
b10000 &
b10000 %
#2854154
b1000 &
b1000 %
#2854158
b100 &
b100 %
#2854162
b10 &
b10 %
#2854166
b1 &
1#
b1 %
#2854170
b0 &
b0 %
0#
0$
#4500012
