Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  7 12:15:52 2023
| Host         : LYC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_test_timing_summary_routed.rpt -pb uart_test_timing_summary_routed.pb -rpx uart_test_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_test
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.407        0.000                      0                  182        0.135        0.000                      0                  182        2.100        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p           2.407        0.000                      0                  182        0.135        0.000                      0                  182        2.100        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[0]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[1]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[2]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[6]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.431ns (18.672%)  route 1.877ns (81.328%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 9.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.248     6.585    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I3_O)        0.043     6.628 r  uart_rx_inst/rx_data[7]_i_1/O
                         net (fo=8, routed)           0.306     6.934    uart_rx_inst/rx_data_valid01_out
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.221     9.259    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism              0.319     9.577    
                         clock uncertainty           -0.035     9.542    
    SLICE_X1Y157         FDCE (Setup_fdce_C_CE)      -0.201     9.341    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.934    
  -------------------------------------------------------------------
                         slack                                  2.407    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 0.431ns (17.542%)  route 2.026ns (82.458%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 9.203 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.703     7.039    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X8Y156         LUT6 (Prop_lut6_I4_O)        0.043     7.082 r  uart_rx_inst/cycle_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.082    uart_rx_inst/cycle_cnt[10]_i_1_n_0
    SLICE_X8Y156         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.165     9.203    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y156         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[10]/C
                         clock pessimism              0.319     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X8Y156         FDCE (Setup_fdce_C_D)        0.064     9.550    uart_rx_inst/cycle_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          9.550    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 uart_rx_inst/cycle_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/cycle_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.431ns (17.571%)  route 2.022ns (82.429%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.203ns = ( 9.203 - 5.000 ) 
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.355     4.625    uart_rx_inst/sys_clk_BUFG
    SLICE_X6Y154         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y154         FDCE (Prop_fdce_C_Q)         0.259     4.884 r  uart_rx_inst/cycle_cnt_reg[3]/Q
                         net (fo=3, routed)           0.661     5.545    uart_rx_inst/cycle_cnt[3]
    SLICE_X6Y156         LUT4 (Prop_lut4_I0_O)        0.043     5.588 r  uart_rx_inst/FSM_onehot_state[1]_i_2/O
                         net (fo=4, routed)           0.326     5.914    uart_rx_inst/FSM_onehot_state[1]_i_2_n_0
    SLICE_X5Y156         LUT6 (Prop_lut6_I0_O)        0.043     5.957 r  uart_rx_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=5, routed)           0.337     6.294    uart_rx_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X4Y157         LUT6 (Prop_lut6_I1_O)        0.043     6.337 r  uart_rx_inst/FSM_onehot_state[3]_i_1/O
                         net (fo=18, routed)          0.699     7.035    uart_rx_inst/FSM_onehot_state[3]_i_1_n_0
    SLICE_X8Y156         LUT6 (Prop_lut6_I4_O)        0.043     7.078 r  uart_rx_inst/cycle_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     7.078    uart_rx_inst/cycle_cnt[11]_i_1_n_0
    SLICE_X8Y156         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.165     9.203    uart_rx_inst/sys_clk_BUFG
    SLICE_X8Y156         FDCE                                         r  uart_rx_inst/cycle_cnt_reg[11]/C
                         clock pessimism              0.319     9.521    
                         clock uncertainty           -0.035     9.486    
    SLICE_X8Y156         FDCE (Setup_fdce_C_D)        0.065     9.551    uart_rx_inst/cycle_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          9.551    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.508ns  (required time - arrival time)
  Source:                 uart_tx_inst/cycle_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.388ns (18.015%)  route 1.766ns (81.985%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.260ns = ( 9.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.798ns
    Clock Pessimism Removal (CPR):    0.246ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.878     0.878 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.299     3.177    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.270 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.528     4.798    uart_tx_inst/sys_clk_BUFG
    SLICE_X2Y149         FDCE                                         r  uart_tx_inst/cycle_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDCE (Prop_fdce_C_Q)         0.259     5.057 f  uart_tx_inst/cycle_cnt_reg[4]/Q
                         net (fo=2, routed)           0.445     5.503    uart_tx_inst/cycle_cnt_reg_n_0_[4]
    SLICE_X3Y149         LUT4 (Prop_lut4_I1_O)        0.043     5.546 f  uart_tx_inst/FSM_onehot_state[3]_i_3/O
                         net (fo=2, routed)           0.554     6.100    uart_tx_inst/FSM_onehot_state[3]_i_3_n_0
    SLICE_X2Y150         LUT6 (Prop_lut6_I0_O)        0.043     6.143 f  uart_tx_inst/FSM_onehot_state[3]_i_2/O
                         net (fo=23, routed)          0.573     6.716    uart_tx_inst/FSM_onehot_state[3]_i_2_n_0
    SLICE_X2Y153         LUT5 (Prop_lut5_I1_O)        0.043     6.759 r  uart_tx_inst/tx_data_ready_i_1/O
                         net (fo=1, routed)           0.193     6.952    uart_tx_inst/tx_data_ready_i_1_n_0
    SLICE_X2Y153         FDCE                                         r  uart_tx_inst/tx_data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    AB11                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.782     5.782 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           2.173     7.955    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.038 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         1.222     9.260    uart_tx_inst/sys_clk_BUFG
    SLICE_X2Y153         FDCE                                         r  uart_tx_inst/tx_data_ready_reg/C
                         clock pessimism              0.246     9.505    
                         clock uncertainty           -0.035     9.470    
    SLICE_X2Y153         FDCE (Setup_fdce_C_D)       -0.010     9.460    uart_tx_inst/tx_data_ready_reg
  -------------------------------------------------------------------
                         required time                          9.460    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  2.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.623     2.146    uart_rx_inst/sys_clk_BUFG
    SLICE_X3Y158         FDCE                                         r  uart_rx_inst/rx_bits_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y158         FDCE (Prop_fdce_C_Q)         0.100     2.246 r  uart_rx_inst/rx_bits_reg[5]/Q
                         net (fo=1, routed)           0.096     2.341    uart_rx_inst/rx_bits[5]
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.823     2.499    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
                         clock pessimism             -0.340     2.160    
    SLICE_X1Y157         FDCE (Hold_fdce_C_D)         0.047     2.207    uart_rx_inst/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.623     2.146    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y158         FDCE                                         r  uart_rx_inst/rx_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y158         FDCE (Prop_fdce_C_Q)         0.100     2.246 r  uart_rx_inst/rx_bits_reg[7]/Q
                         net (fo=1, routed)           0.096     2.342    uart_rx_inst/rx_bits[7]
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.823     2.499    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[7]/C
                         clock pessimism             -0.340     2.160    
    SLICE_X1Y157         FDCE (Hold_fdce_C_D)         0.047     2.207    uart_rx_inst/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.498ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.621     2.144    uart_rx_inst/sys_clk_BUFG
    SLICE_X5Y158         FDCE                                         r  uart_rx_inst/rx_bits_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y158         FDCE (Prop_fdce_C_Q)         0.100     2.244 r  uart_rx_inst/rx_bits_reg[4]/Q
                         net (fo=1, routed)           0.095     2.339    uart_rx_inst/rx_bits[4]
    SLICE_X5Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.822     2.498    uart_rx_inst/sys_clk_BUFG
    SLICE_X5Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[4]/C
                         clock pessimism             -0.341     2.158    
    SLICE_X5Y157         FDCE (Hold_fdce_C_D)         0.040     2.198    uart_rx_inst/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.198    
                         arrival time                           2.339    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_bits_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_rx_inst/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.744%)  route 0.109ns (52.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.499ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.623     2.146    uart_rx_inst/sys_clk_BUFG
    SLICE_X0Y158         FDCE                                         r  uart_rx_inst/rx_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.100     2.246 r  uart_rx_inst/rx_bits_reg[3]/Q
                         net (fo=1, routed)           0.109     2.355    uart_rx_inst/rx_bits[3]
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.823     2.499    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[3]/C
                         clock pessimism             -0.340     2.160    
    SLICE_X1Y157         FDCE (Hold_fdce_C_D)         0.043     2.203    uart_rx_inst/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.636%)  route 0.135ns (51.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.624     2.147    sys_clk_BUFG
    SLICE_X3Y153         FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y153         FDCE (Prop_fdce_C_Q)         0.100     2.247 r  FSM_sequential_state_reg[0]/Q
                         net (fo=48, routed)          0.135     2.382    uart_tx_inst/state__0[0]
    SLICE_X2Y153         LUT6 (Prop_lut6_I1_O)        0.028     2.410 r  uart_tx_inst/tx_data_valid_i_1/O
                         net (fo=1, routed)           0.000     2.410    uart_tx_inst_n_4
    SLICE_X2Y153         FDCE                                         r  tx_data_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    sys_clk_BUFG
    SLICE_X2Y153         FDCE                                         r  tx_data_valid_reg/C
                         clock pessimism             -0.343     2.158    
    SLICE_X2Y153         FDCE (Hold_fdce_C_D)         0.087     2.245    tx_data_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_tx_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.891%)  route 0.114ns (47.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.624     2.147    uart_tx_inst/sys_clk_BUFG
    SLICE_X0Y153         FDCE                                         r  uart_tx_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDCE (Prop_fdce_C_Q)         0.100     2.247 r  uart_tx_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=12, routed)          0.114     2.361    uart_tx_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y153         LUT3 (Prop_lut3_I1_O)        0.028     2.389 r  uart_tx_inst/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.389    uart_tx_inst/bit_cnt[0]_i_1_n_0
    SLICE_X1Y153         FDCE                                         r  uart_tx_inst/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    uart_tx_inst/sys_clk_BUFG
    SLICE_X1Y153         FDCE                                         r  uart_tx_inst/bit_cnt_reg[0]/C
                         clock pessimism             -0.343     2.158    
    SLICE_X1Y153         FDCE (Hold_fdce_C_D)         0.060     2.218    uart_tx_inst/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 tx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.506%)  route 0.101ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.624     2.147    sys_clk_BUFG
    SLICE_X1Y156         FDCE                                         r  tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDCE (Prop_fdce_C_Q)         0.091     2.238 r  tx_data_reg[4]/Q
                         net (fo=1, routed)           0.101     2.338    uart_tx_inst/tx_data_latch_reg[7]_0[4]
    SLICE_X1Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    uart_tx_inst/sys_clk_BUFG
    SLICE_X1Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[4]/C
                         clock pessimism             -0.340     2.161    
    SLICE_X1Y154         FDCE (Hold_fdce_C_D)         0.004     2.165    uart_tx_inst/tx_data_latch_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            tx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.157ns (63.052%)  route 0.092ns (36.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.623     2.146    uart_rx_inst/sys_clk_BUFG
    SLICE_X1Y157         FDCE                                         r  uart_rx_inst/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDCE (Prop_fdce_C_Q)         0.091     2.237 r  uart_rx_inst/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.092     2.329    uart_rx_inst/rx_data[5]
    SLICE_X1Y156         LUT5 (Prop_lut5_I1_O)        0.066     2.395 r  uart_rx_inst/tx_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.395    tx_data0_in[5]
    SLICE_X1Y156         FDCE                                         r  tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    sys_clk_BUFG
    SLICE_X1Y156         FDCE                                         r  tx_data_reg[5]/C
                         clock pessimism             -0.340     2.161    
    SLICE_X1Y156         FDCE (Hold_fdce_C_D)         0.060     2.221    tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.030%)  route 0.138ns (57.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.624     2.147    sys_clk_BUFG
    SLICE_X1Y156         FDCE                                         r  tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDCE (Prop_fdce_C_Q)         0.100     2.247 r  tx_data_reg[7]/Q
                         net (fo=1, routed)           0.138     2.385    uart_tx_inst/tx_data_latch_reg[7]_0[7]
    SLICE_X1Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    uart_tx_inst/sys_clk_BUFG
    SLICE_X1Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[7]/C
                         clock pessimism             -0.340     2.161    
    SLICE_X1Y154         FDCE (Hold_fdce_C_D)         0.043     2.204    uart_tx_inst/tx_data_latch_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx_inst/tx_data_latch_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (41.958%)  route 0.138ns (58.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.083     1.497    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.523 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.624     2.147    sys_clk_BUFG
    SLICE_X1Y156         FDCE                                         r  tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDCE (Prop_fdce_C_Q)         0.100     2.247 r  tx_data_reg[3]/Q
                         net (fo=1, routed)           0.138     2.385    uart_tx_inst/tx_data_latch_reg[7]_0[3]
    SLICE_X0Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    AB11                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    AB11                 IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.154     1.646    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.676 r  sys_clk_BUFG_inst/O
                         net (fo=123, routed)         0.824     2.500    uart_tx_inst/sys_clk_BUFG
    SLICE_X0Y154         FDCE                                         r  uart_tx_inst/tx_data_latch_reg[3]/C
                         clock pessimism             -0.340     2.161    
    SLICE_X0Y154         FDCE (Hold_fdce_C_D)         0.043     2.204    uart_tx_inst/tx_data_latch_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X3Y153   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X2Y156   tx_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X2Y156   tx_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X4Y158   uart_rx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157   uart_rx_inst/rx_data_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157   uart_rx_inst/rx_data_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y157   uart_rx_inst/rx_data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X0Y153   uart_tx_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         5.000       4.250      SLICE_X1Y153   uart_tx_inst/cycle_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y152   wait_cnt_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y150   wait_cnt_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y150   wait_cnt_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y152   wait_cnt_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y151   wait_cnt_reg[28]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y151   wait_cnt_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y152   wait_cnt_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y152   wait_cnt_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y150   wait_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         2.500       2.100      SLICE_X5Y151   wait_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X2Y156   tx_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X2Y156   tx_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X2Y156   tx_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X2Y156   tx_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X1Y156   tx_data_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X1Y156   tx_data_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X1Y156   tx_data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X4Y158   uart_rx_inst/bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X4Y158   uart_rx_inst/bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         2.500       2.150      SLICE_X4Y158   uart_rx_inst/bit_cnt_reg[2]/C



