Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\coleh\Desktop\uma\ece636_reconfigurableComputing\hw3_project\project-materials-part1\fir_filter_arm_student\fir_filter_arm\syn\fir_filter_arm_5csema5\arm_hps.qsys --block-symbol-file --output-directory=C:\Users\coleh\Desktop\uma\ece636_reconfigurableComputing\hw3_project\project-materials-part1\fir_filter_arm_student\fir_filter_arm\syn\fir_filter_arm_5csema5\arm_hps --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading fir_filter_arm_5csema5/arm_hps.qsys
Progress: Reading input file
Progress: Adding clk_50mhz [clock_source 16.1]
Progress: Parameterizing module clk_50mhz
Progress: Adding cpu [altera_hps 16.1]
Progress: Parameterizing module cpu
Progress: Adding pio_display [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_display
Progress: Adding pio_fpga2hps [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_fpga2hps
Progress: Adding pio_hps2fpga [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_hps2fpga
Progress: Adding pio_keys [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_keys
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arm_hps.cpu: HPS Main PLL counter settings: n = 0  m = 73
Info: arm_hps.cpu: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: arm_hps.cpu: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: arm_hps.cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: arm_hps.cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: arm_hps.cpu: set_interface_assignment: Interface "hps_io" does not exist
Info: arm_hps.pio_fpga2hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arm_hps.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\coleh\Desktop\uma\ece636_reconfigurableComputing\hw3_project\project-materials-part1\fir_filter_arm_student\fir_filter_arm\syn\fir_filter_arm_5csema5\arm_hps.qsys --synthesis=VERILOG --output-directory=C:\Users\coleh\Desktop\uma\ece636_reconfigurableComputing\hw3_project\project-materials-part1\fir_filter_arm_student\fir_filter_arm\syn\fir_filter_arm_5csema5\arm_hps\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading fir_filter_arm_5csema5/arm_hps.qsys
Progress: Reading input file
Progress: Adding clk_50mhz [clock_source 16.1]
Progress: Parameterizing module clk_50mhz
Progress: Adding cpu [altera_hps 16.1]
Progress: Parameterizing module cpu
Progress: Adding pio_display [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_display
Progress: Adding pio_fpga2hps [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_fpga2hps
Progress: Adding pio_hps2fpga [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_hps2fpga
Progress: Adding pio_keys [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_keys
Progress: Adding pio_led [altera_avalon_pio 16.1]
Progress: Parameterizing module pio_led
Progress: Adding ram [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: arm_hps.cpu: HPS Main PLL counter settings: n = 0  m = 73
Info: arm_hps.cpu: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: arm_hps.cpu: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: arm_hps.cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: arm_hps.cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: arm_hps.cpu: set_interface_assignment: Interface "hps_io" does not exist
Info: arm_hps.pio_fpga2hps: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arm_hps.pio_keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: arm_hps: Generating arm_hps "arm_hps" for QUARTUS_SYNTH
Info: Interconnect is inserted between master cpu.h2f_axi_master and slave ram.s1 because the master is of type axi and the slave is of type avalon.
Info: cpu: "Running  for module: cpu"
Info: cpu: HPS Main PLL counter settings: n = 0  m = 73
Info: cpu: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: cpu: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: cpu: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: cpu: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: cpu: set_interface_assignment: Interface "hps_io" does not exist
Info: cpu: "arm_hps" instantiated altera_hps "cpu"
Info: pio_display: Starting RTL generation for module 'arm_hps_pio_display'
Info: pio_display:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_display --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0001_pio_display_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0001_pio_display_gen//arm_hps_pio_display_component_configuration.pl  --do_build_sim=0  ]
Info: pio_display: Done RTL generation for module 'arm_hps_pio_display'
Info: pio_display: "arm_hps" instantiated altera_avalon_pio "pio_display"
Info: pio_fpga2hps: Starting RTL generation for module 'arm_hps_pio_fpga2hps'
Info: pio_fpga2hps:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_fpga2hps --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0002_pio_fpga2hps_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0002_pio_fpga2hps_gen//arm_hps_pio_fpga2hps_component_configuration.pl  --do_build_sim=0  ]
Info: pio_fpga2hps: Done RTL generation for module 'arm_hps_pio_fpga2hps'
Info: pio_fpga2hps: "arm_hps" instantiated altera_avalon_pio "pio_fpga2hps"
Info: pio_hps2fpga: Starting RTL generation for module 'arm_hps_pio_hps2fpga'
Info: pio_hps2fpga:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_hps2fpga --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0003_pio_hps2fpga_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0003_pio_hps2fpga_gen//arm_hps_pio_hps2fpga_component_configuration.pl  --do_build_sim=0  ]
Info: pio_hps2fpga: Done RTL generation for module 'arm_hps_pio_hps2fpga'
Info: pio_hps2fpga: "arm_hps" instantiated altera_avalon_pio "pio_hps2fpga"
Info: pio_keys: Starting RTL generation for module 'arm_hps_pio_keys'
Info: pio_keys:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_keys --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0004_pio_keys_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0004_pio_keys_gen//arm_hps_pio_keys_component_configuration.pl  --do_build_sim=0  ]
Info: pio_keys: Done RTL generation for module 'arm_hps_pio_keys'
Info: pio_keys: "arm_hps" instantiated altera_avalon_pio "pio_keys"
Info: pio_led: Starting RTL generation for module 'arm_hps_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=arm_hps_pio_led --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0005_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0005_pio_led_gen//arm_hps_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'arm_hps_pio_led'
Info: pio_led: "arm_hps" instantiated altera_avalon_pio "pio_led"
Info: ram: Starting RTL generation for module 'arm_hps_ram'
Info: ram:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=arm_hps_ram --dir=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/coleh/AppData/Local/Temp/alt8795_8702252929105508936.dir/0006_ram_gen//arm_hps_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'arm_hps_ram'
Info: ram: "arm_hps" instantiated altera_avalon_onchip_memory2 "ram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "arm_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "arm_hps" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: rst_controller: "arm_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "cpu" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "cpu" instantiated altera_hps_io "hps_io"
Info: ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ram_s1_translator"
Info: cpu_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "cpu_h2f_axi_master_agent"
Info: ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ram_s1_agent"
Info: ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ram_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ram_s1_burst_adapter"
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cpu_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "cpu_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/coleh/Desktop/uma/ece636_reconfigurableComputing/hw3_project/project-materials-part1/fir_filter_arm_student/fir_filter_arm/syn/fir_filter_arm_5csema5/arm_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: arm_hps: Done "arm_hps" with 34 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
