// Seed: 1502745651
module module_0;
  uwire id_1 = -1;
  tri1  id_2;
  assign id_1 = -1;
  reg id_3;
  assign id_2 = 1;
  assign id_1 = 1;
  initial
  fork
    id_3 <= -1 & id_1;
  join_any
endmodule
macromodule module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output supply0 id_4,
    input wand id_5,
    input supply0 id_6,
    output tri id_7,
    output supply0 id_8,
    output uwire id_9,
    output tri1 id_10,
    input wire id_11,
    output tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input wor id_15,
    output tri0 id_16,
    input tri id_17,
    output wor id_18,
    input tri id_19,
    input wor id_20
);
  wire [-1 : -1 'h0] id_22;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
