
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-SP1-2
Install: C:\lscc\radiant\2023.2\synpbase
OS: Windows 10 or later
Hostname: MS_DHOLMES

Implementation : LPM_design

# Written on Tue Jul 23 09:46:09 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start             Requested     Requested     Clock        Clock          Clock
Level     Clock             Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------------
0 -       AGC_mod|clk_i     200.0 MHz     5.000         inferred     (multiple)     12   
=========================================================================================


Clock Load Summary
******************

                  Clock     Source          Clock Pin              Non-clock Pin     Non-clock Pin             
Clock             Load      Pin             Seq Example            Seq Example       Comb Example              
---------------------------------------------------------------------------------------------------------------
AGC_mod|clk_i     12        clk_i(port)     AGC_set_val[7:0].C     -                 un4_aq_dac_sck_o.I[0](inv)
===============================================================================================================
