TimeQuest Timing Analyzer report for DE0_NANO_SDRAM_Nios_Test
Wed Oct 30 15:51:52 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. MTBF Summary
 37. Synchronizer Summary
 38. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 47. Slow 1200mV 0C Model Fmax Summary
 48. Slow 1200mV 0C Model Setup Summary
 49. Slow 1200mV 0C Model Hold Summary
 50. Slow 1200mV 0C Model Recovery Summary
 51. Slow 1200mV 0C Model Removal Summary
 52. Slow 1200mV 0C Model Minimum Pulse Width Summary
 53. Slow 1200mV 0C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 55. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 59. Slow 1200mV 0C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 61. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 63. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 64. Slow 1200mV 0C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Output Enable Times
 73. Minimum Output Enable Times
 74. Output Disable Times
 75. Minimum Output Disable Times
 76. MTBF Summary
 77. Synchronizer Summary
 78. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 87. Fast 1200mV 0C Model Setup Summary
 88. Fast 1200mV 0C Model Hold Summary
 89. Fast 1200mV 0C Model Recovery Summary
 90. Fast 1200mV 0C Model Removal Summary
 91. Fast 1200mV 0C Model Minimum Pulse Width Summary
 92. Fast 1200mV 0C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'
 93. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 94. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'
 96. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 97. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'
 99. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
100. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Removal: 'CLOCK_50'
103. Fast 1200mV 0C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
107. Setup Times
108. Hold Times
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Output Enable Times
112. Minimum Output Enable Times
113. Output Disable Times
114. Minimum Output Disable Times
115. MTBF Summary
116. Synchronizer Summary
117. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
126. Multicorner Timing Analysis Summary
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Board Trace Model Assignments
132. Input Transition Times
133. Signal Integrity Metrics (Slow 1200mv 0c Model)
134. Signal Integrity Metrics (Slow 1200mv 85c Model)
135. Signal Integrity Metrics (Fast 1200mv 0c Model)
136. Setup Transfers
137. Hold Transfers
138. Recovery Transfers
139. Removal Transfers
140. Report TCCS
141. Report RSKM
142. Unconstrained Paths
143. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE0_NANO_SDRAM_Nios_Test                                          ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                       ;
+-----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                   ; Status ; Read at                  ;
+-----------------------------------------------------------------+--------+--------------------------+
; DE0_NANO_SDRAM_Nios_Test.SDC                                    ; OK     ; Wed Oct 30 15:51:47 2019 ;
; DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Wed Oct 30 15:51:47 2019 ;
; DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.sdc ; OK     ; Wed Oct 30 15:51:47 2019 ;
+-----------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                             ;
+---------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------+-------------------------------+
; Clock Name                ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                      ; Targets                       ;
+---------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------+-------------------------------+
; altera_reserved_tck       ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                             ; { altera_reserved_tck }       ;
; CLOCK_50                  ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                             ; { CLOCK_50 }                  ;
; u0|altpll|sd1|pll7|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll|sd1|pll7|inclk[0] ; { u0|altpll|sd1|pll7|clk[0] } ;
; u0|altpll|sd1|pll7|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.666 ; 3.334  ; 50.00      ; 1         ; 2           ; -60.0 ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll|sd1|pll7|inclk[0] ; { u0|altpll|sd1|pll7|clk[1] } ;
+---------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                       ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 107.32 MHz ; 107.32 MHz      ; altera_reserved_tck       ;                                                               ;
; 129.57 MHz ; 129.57 MHz      ; u0|altpll|sd1|pll7|clk[0] ;                                                               ;
; 340.95 MHz ; 250.0 MHz       ; CLOCK_50                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 1.793  ; 0.000         ;
; CLOCK_50                  ; 17.067 ; 0.000         ;
; altera_reserved_tck       ; 45.341 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 0.284 ; 0.000         ;
; CLOCK_50                  ; 0.358 ; 0.000         ;
; altera_reserved_tck       ; 0.358 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 1.799  ; 0.000         ;
; CLOCK_50                  ; 18.342 ; 0.000         ;
; altera_reserved_tck       ; 48.276 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; altera_reserved_tck       ; 1.032 ; 0.000         ;
; CLOCK_50                  ; 1.069 ; 0.000         ;
; u0|altpll|sd1|pll7|clk[0] ; 2.053 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary  ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 4.694  ; 0.000         ;
; CLOCK_50                  ; 9.597  ; 0.000         ;
; altera_reserved_tck       ; 49.534 ; 0.000         ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.793 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 3.126      ;
; 1.822 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 3.097      ;
; 1.845 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 3.083      ;
; 1.883 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 3.054      ;
; 1.899 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 3.029      ;
; 1.905 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 3.032      ;
; 1.921 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.998      ;
; 1.924 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.995      ;
; 1.952 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.967      ;
; 2.008 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.920      ;
; 2.015 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.913      ;
; 2.019 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.909      ;
; 2.030 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.898      ;
; 2.035 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.893      ;
; 2.038 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.881      ;
; 2.039 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.898      ;
; 2.054 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.883      ;
; 2.056 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.881      ;
; 2.110 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.811      ;
; 2.168 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.760      ;
; 2.189 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.748      ;
; 2.212 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.707      ;
; 2.225 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.694      ;
; 2.242 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.679      ;
; 2.282 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~portb_address_reg0 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mem_stall                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.394     ; 7.319      ;
; 2.344 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.590      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.367 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.570      ;
; 2.423 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.514      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[5]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[25]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[24]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[23]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[22]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[20]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[19]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.460 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[18]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.455      ;
; 2.477 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[0]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.439      ;
; 2.477 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.439      ;
; 2.477 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.439      ;
; 2.484 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[0]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.430      ;
; 2.484 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[2]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.430      ;
; 2.484 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[4]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.430      ;
; 2.484 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[26]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.430      ;
; 2.498 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.058     ; 2.439      ;
; 2.499 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.435      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.500 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 2.428      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.520 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31]             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.076     ; 2.399      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[5]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[25]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[24]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[23]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[22]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[20]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[19]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[18]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[5]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[25]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[24]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[23]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[22]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[20]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[19]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.531 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[18]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.384      ;
; 2.537 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[1]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_transfer_done_d1 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.080     ; 7.378      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[0]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[0]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[1]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[10]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_offset_field[2]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.079     ; 7.368      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[5]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[25]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[24]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[23]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[22]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[20]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[19]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.552 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[15]                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[18]~reg0         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.070     ; 7.373      ;
; 2.555 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_address_tag_field[8]                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_writedata[0]~reg0          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.081     ; 7.359      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.067 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.067 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.067 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.067 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.067 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.067 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.866      ;
; 17.087 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.846      ;
; 17.087 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.846      ;
; 17.087 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.846      ;
; 17.087 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.846      ;
; 17.197 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.736      ;
; 17.197 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.736      ;
; 17.197 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.736      ;
; 17.211 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.722      ;
; 17.211 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.722      ;
; 17.211 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.722      ;
; 17.211 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.722      ;
; 17.271 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.662      ;
; 17.271 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.662      ;
; 17.271 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.662      ;
; 17.271 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.662      ;
; 17.315 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.618      ;
; 17.325 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.608      ;
; 17.325 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.608      ;
; 17.325 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.608      ;
; 17.360 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.573      ;
; 17.451 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.482      ;
; 17.473 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.460      ;
; 17.503 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.430      ;
; 17.507 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.426      ;
; 17.507 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.426      ;
; 17.524 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.409      ;
; 17.524 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.409      ;
; 17.542 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.391      ;
; 17.542 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.391      ;
; 17.542 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.391      ;
; 17.542 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.391      ;
; 17.587 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.346      ;
; 17.588 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.345      ;
; 17.603 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.330      ;
; 17.621 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.312      ;
; 17.637 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.296      ;
; 17.637 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.296      ;
; 17.637 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.296      ;
; 17.642 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.291      ;
; 17.687 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.246      ;
; 17.687 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.246      ;
; 17.688 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.245      ;
; 17.688 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.245      ;
; 17.688 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.245      ;
; 17.755 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.178      ;
; 17.781 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.152      ;
; 17.783 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.150      ;
; 17.790 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.143      ;
; 17.793 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.140      ;
; 17.793 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.140      ;
; 17.797 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.136      ;
; 17.800 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.133      ;
; 17.801 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.132      ;
; 17.803 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.130      ;
; 17.814 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.119      ;
; 17.818 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.115      ;
; 17.818 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.115      ;
; 17.829 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.104      ;
; 17.833 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.100      ;
; 17.834 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.099      ;
; 17.835 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.098      ;
; 17.837 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.096      ;
; 17.861 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.072      ;
; 17.863 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.070      ;
; 17.874 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.059      ;
; 17.927 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.006      ;
; 17.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.005      ;
; 17.974 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.959      ;
; 17.983 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.950      ;
; 17.983 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.950      ;
; 17.983 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.950      ;
; 17.997 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.936      ;
; 18.000 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.933      ;
; 18.009 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.924      ;
; 18.094 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.839      ;
; 18.098 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.835      ;
; 18.098 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.835      ;
; 18.099 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.834      ;
; 18.101 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.832      ;
; 18.104 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.829      ;
; 18.107 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.826      ;
; 18.149 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.784      ;
; 18.171 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.762      ;
; 18.177 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.756      ;
; 18.177 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.756      ;
; 18.177 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.756      ;
; 18.177 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.756      ;
; 18.237 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.696      ;
; 18.241 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.692      ;
; 18.244 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.689      ;
; 18.258 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.675      ;
; 18.261 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.672      ;
; 18.265 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.668      ;
; 18.285 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.648      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.341 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 4.837      ;
; 45.772 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 4.405      ;
; 46.023 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 4.155      ;
; 46.302 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.876      ;
; 46.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 3.690      ;
; 46.992 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.186      ;
; 47.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.795      ;
; 47.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.786      ;
; 47.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.631      ;
; 47.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.574      ;
; 47.654 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 2.535      ;
; 47.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.397      ;
; 47.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 2.367      ;
; 47.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.367      ;
; 48.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.091      ;
; 48.152 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 2.025      ;
; 48.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.018      ;
; 48.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.182      ; 1.823      ;
; 48.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.830      ;
; 48.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 1.710      ;
; 48.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.476      ;
; 48.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.431      ;
; 49.289 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 0.892      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.673      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.671      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.671      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.671      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.671      ;
; 95.277 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 4.671      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.627      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.627      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.627      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.627      ;
; 95.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.627      ;
; 95.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.488      ;
; 95.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.485      ;
; 95.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.487      ;
; 95.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.487      ;
; 95.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.487      ;
; 95.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.487      ;
; 95.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 4.487      ;
; 95.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.444      ;
; 95.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.444      ;
; 95.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.443      ;
; 95.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.442      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.420      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.420      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.420      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.420      ;
; 95.514 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.420      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.387      ;
; 95.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.309      ;
; 95.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.309      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.000      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 95.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.988      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.878      ;
; 96.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.815      ;
; 96.107 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.812      ;
; 96.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.775      ;
; 96.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.774      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.772      ;
; 96.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.771      ;
; 96.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.754      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.712      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.712      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.712      ;
; 96.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 3.712      ;
; 96.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.624      ;
; 96.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.651      ;
; 96.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.651      ;
; 96.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.651      ;
; 96.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.651      ;
; 96.297 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.651      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.284 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[12]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.856      ;
; 0.290 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[6]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.857      ;
; 0.292 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[13]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.864      ;
; 0.295 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.862      ;
; 0.303 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.866      ;
; 0.303 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.871      ;
; 0.303 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[19]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.870      ;
; 0.306 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.869      ;
; 0.306 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.874      ;
; 0.306 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.873      ;
; 0.307 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.875      ;
; 0.308 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.876      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.875      ;
; 0.313 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[8]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.881      ;
; 0.314 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.882      ;
; 0.314 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.881      ;
; 0.314 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.877      ;
; 0.315 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[10]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.887      ;
; 0.316 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.888      ;
; 0.318 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[27]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.891      ;
; 0.319 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.887      ;
; 0.319 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[4]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.892      ;
; 0.319 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[11]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.320 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.888      ;
; 0.320 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[14]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.887      ;
; 0.320 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[18]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.887      ;
; 0.321 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.376      ; 0.884      ;
; 0.322 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.890      ;
; 0.322 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[3]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.895      ;
; 0.322 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[14]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.894      ;
; 0.323 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[20]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.896      ;
; 0.324 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[10]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.892      ;
; 0.324 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.889      ;
; 0.325 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.893      ;
; 0.327 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[16]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.895      ;
; 0.327 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[30]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.386      ; 0.900      ;
; 0.328 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.896      ;
; 0.328 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[1]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.895      ;
; 0.331 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.380      ; 0.898      ;
; 0.331 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.899      ;
; 0.332 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.900      ;
; 0.333 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[19]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.385      ; 0.905      ;
; 0.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.904      ;
; 0.340 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.905      ;
; 0.342 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.910      ;
; 0.343 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[1]                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.911      ;
; 0.343 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.908      ;
; 0.343 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.379      ; 0.909      ;
; 0.345 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[13]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.381      ; 0.913      ;
; 0.350 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 0.915      ;
; 0.356 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.920      ;
; 0.356 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[0]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.377      ; 0.920      ;
; 0.356 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_read~reg0                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_read~reg0                                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                              ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|wr_address                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|wr_address                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                               ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[0]                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[0]                                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000000100                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000000100                                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000100000                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000100000                                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|ack_refresh_request                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|ack_refresh_request                                                                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_request                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_request                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_count[2]                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_count[2]                                                                                                                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|active_cs_n                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|active_cs_n                                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[0]                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[0]                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.375 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.594      ;
; 0.390 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.609      ;
; 0.393 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.398 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.617      ;
; 0.517 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.736      ;
; 0.536 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.538 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.538 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.757      ;
; 0.541 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.760      ;
; 0.553 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.556 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.564 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.783      ;
; 0.573 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.792      ;
; 0.577 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.796      ;
; 0.583 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.802      ;
; 0.593 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.606 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.825      ;
; 0.621 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.840      ;
; 0.628 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.847      ;
; 0.647 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.866      ;
; 0.647 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.866      ;
; 0.649 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.868      ;
; 0.651 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.870      ;
; 0.661 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.880      ;
; 0.670 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.889      ;
; 0.707 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.926      ;
; 0.710 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.929      ;
; 0.711 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.930      ;
; 0.713 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.932      ;
; 0.731 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.950      ;
; 0.736 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.955      ;
; 0.746 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.965      ;
; 0.762 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.981      ;
; 0.763 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.982      ;
; 0.774 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.993      ;
; 0.776 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.995      ;
; 0.783 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.002      ;
; 0.791 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.010      ;
; 0.793 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.012      ;
; 0.793 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.012      ;
; 0.794 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.013      ;
; 0.794 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.013      ;
; 0.822 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.041      ;
; 0.831 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.050      ;
; 0.837 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.057      ;
; 0.846 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.065      ;
; 0.857 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.076      ;
; 0.871 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.090      ;
; 0.875 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.094      ;
; 0.883 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.102      ;
; 0.885 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.104      ;
; 0.893 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.112      ;
; 0.901 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.120      ;
; 0.926 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.929 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.148      ;
; 0.950 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.169      ;
; 0.961 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.183      ;
; 0.971 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.190      ;
; 0.998 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.217      ;
; 1.005 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.224      ;
; 1.014 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.233      ;
; 1.014 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.233      ;
; 1.027 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.246      ;
; 1.027 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.246      ;
; 1.042 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.261      ;
; 1.043 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.262      ;
; 1.057 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.276      ;
; 1.059 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.278      ;
; 1.076 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.295      ;
; 1.076 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.295      ;
; 1.084 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.303      ;
; 1.140 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.359      ;
; 1.142 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.361      ;
; 1.145 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.364      ;
; 1.145 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.364      ;
; 1.149 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.368      ;
; 1.171 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.390      ;
; 1.180 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.399      ;
; 1.186 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.405      ;
; 1.187 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.406      ;
; 1.194 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.413      ;
; 1.203 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.422      ;
; 1.203 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.422      ;
; 1.203 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.422      ;
; 1.221 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.440      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.364 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.598      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.602      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.604      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.605      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.609      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.612      ;
; 0.394 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.614      ;
; 0.404 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.622      ;
; 0.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.623      ;
; 0.405 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.623      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.635      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.696      ;
; 0.479 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.698      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.699      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.700      ;
; 0.482 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.700      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.703      ;
; 0.486 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.704      ;
; 0.487 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
; 0.487 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.705      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                  ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.799 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.103     ; 3.093      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.800 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 3.083      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.804 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.097     ; 3.094      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 1.805 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.094     ; 3.096      ;
; 6.482 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[9]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.420      ;
; 6.482 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[1]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.420      ;
; 6.482 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[0]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.420      ;
; 6.482 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[9]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.420      ;
; 6.482 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[0]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.093     ; 3.420      ;
; 6.491 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[7]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.417      ;
; 6.491 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[6]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.417      ;
; 6.491 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[7]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.417      ;
; 6.491 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[6]    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.417      ;
; 6.492 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.417      ;
; 6.492 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.417      ;
; 6.492 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.417      ;
; 6.492 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.086     ; 3.417      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[14]                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[13]                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[10]                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[11]                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[9]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[2]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.182      ;
; 6.541 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[8]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.167     ; 3.184      ;
; 6.542 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[12]                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.170     ; 3.180      ;
; 6.542 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[7]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.169     ; 3.181      ;
; 6.619 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[3]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.197     ; 3.076      ;
; 6.620 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[0]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.207     ; 3.065      ;
; 6.620 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[1]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.207     ; 3.065      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[2]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[4]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.087     ; 3.187      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[5]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.184      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[2]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.184      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[8]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[9]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[10]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[11]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[13]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[14]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.186      ;
; 6.624 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_bank[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.184      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[3]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.184      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[6]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.089     ; 3.184      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[7]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.182      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[3]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.173      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[7]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.090     ; 3.183      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[12]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.182      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[11]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.102     ; 3.173      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_bank[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.088     ; 3.185      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_dqm[0]                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.182      ;
; 6.625 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_dqm[1]                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.091     ; 3.182      ;
; 6.626 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.162      ;
; 6.626 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.112     ; 3.162      ;
; 6.628 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[8]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.096     ; 3.176      ;
; 6.629 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.165      ;
; 6.629 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[9]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 3.165      ;
; 6.634 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_bht_data[1]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.182      ; 3.477      ;
; 6.634 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_bht_data[0]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.182      ; 3.477      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[6]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 3.065      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[5]                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.190     ; 3.065      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
; 6.637 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.046      ; 3.212      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.342 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.591      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.356 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.577      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.361 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 1.572      ;
; 18.498 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.434      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 1.916      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.703      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.703      ;
; 96.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.334      ;
; 97.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.901      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.834      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.834      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.834      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.834      ;
; 97.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.834      ;
; 97.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.699      ;
; 97.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.699      ;
; 97.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.699      ;
; 97.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 2.699      ;
; 97.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.561      ;
; 97.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.561      ;
; 97.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.561      ;
; 97.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.561      ;
; 97.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.561      ;
; 97.357 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.576      ;
; 97.357 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.576      ;
; 97.357 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.576      ;
; 97.357 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.576      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.426      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.426      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.426      ;
; 97.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.426      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 2.316      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.243      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.220      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.055      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.055      ;
; 97.879 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.055      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 97.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.946      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.890      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.851      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.851      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.851      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.851      ;
; 98.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.851      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.838      ;
; 98.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.706      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.703      ;
; 98.227 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.703      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.700      ;
; 98.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.700      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.250      ;
; 1.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.250      ;
; 1.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.250      ;
; 1.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.250      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.319      ;
; 1.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.523      ;
; 1.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.527      ;
; 1.313 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.527      ;
; 1.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.550      ;
; 1.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.550      ;
; 1.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.550      ;
; 1.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.550      ;
; 1.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.550      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.685      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.695      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.695      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.695      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.695      ;
; 1.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.695      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.714      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.780      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.912      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.912      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.912      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.795 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.028      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.032      ;
; 1.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 2.093      ;
; 1.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.182      ;
; 1.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.182      ;
; 1.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.182      ;
; 1.950 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.182      ;
; 2.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.321      ;
; 2.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.321      ;
; 2.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.321      ;
; 2.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.321      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.069 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.288      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.219 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.438      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.226 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.445      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
; 1.244 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.463      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 2.053 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.662      ;
; 2.053 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.662      ;
; 2.053 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.662      ;
; 2.163 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.388      ;
; 2.163 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.388      ;
; 2.163 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.388      ;
; 2.163 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.388      ;
; 2.163 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.388      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[12]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[28]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[7]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[5]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[21]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[29]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[13]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[31]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[15]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[30]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[14]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.384      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.390      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.390      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|force_reload                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_is_running                                                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[1]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|delayed_unxcounter_is_zeroxx0                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|timeout_occurred                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[0]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 2.385      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.390      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.390      ;
; 2.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 2.390      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.391      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[0]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[1]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[2]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[3]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[28]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[0]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[16]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[1]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[17]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[2]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[18]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[3]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[19]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[20]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[21]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[22]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[23]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[24]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[25]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.050      ; 2.381      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[26]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[29]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[30]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[31]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[27]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.379      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[27]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[11]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[11]                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.390      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[25]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[9]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[26]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[10]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[10]                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.390      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[23]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[22]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[6]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[5]                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.390      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[20]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[4]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.378      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[19]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[3]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[18]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[2]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.382      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d1_data_in[1]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.386      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d2_data_in[1]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.386      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.386      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[1]                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.386      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[17]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
; 2.174 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.380      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                             ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.696 ; 4.990        ; 0.294          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
+-------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                      ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[1]                                                                                                                                             ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|observablevcoout                                                                                                                                   ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]|clk                                                                                 ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]|clk                                                                                 ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]|clk                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[0]|clk                                                                                                                 ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[1]|clk                                                                                                                 ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|read_latency_shift_reg[0]|clk                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|pfdena_reg|clk                                                                                                                                              ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|prev_reset|clk                                                                                                                                              ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe4a[0]|clk                                                                                                                             ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe5a[0]|clk                                                                                                                             ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe6a[0]|clk                                                                                                                             ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[0]|clk                                                                                                                        ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[100]|clk                                                                                                                      ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[1]|clk                                                                                                                        ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[65]|clk                                                                                                                       ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|din_s1|clk                                                                                                                ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]|clk                                                                                                               ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[0]|clk                                                                                                                           ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[1]|clk                                                                                                                           ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[38]|clk                                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[39]|clk                                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[64]|clk                                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[65]|clk                                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[66]|clk                                                                                                                          ;
; 9.759  ; 9.759        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_toggle_flopped|clk                                                                                                                      ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]|clk                                                                                ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]|clk                                                                                ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]|clk                                                                                ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]|clk                                                                              ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]|clk                                                                              ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]|clk                                                                                ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|waitrequest_reset_override|clk                                                                                                         ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_toggle|clk                                                                                                                           ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1|clk                                                                                                            ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]|clk                                                                                                           ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[100]|clk                                                                                                                         ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]|clk                                                                                     ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]|clk                                                                                     ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                    ;
; 9.763  ; 9.763        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                        ;
; 9.763  ; 9.763        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                          ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|inclk[0]                                                                                                                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.000 ; 10.216       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 10.000 ; 10.216       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
; 10.000 ; 10.216       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                                 ;
; 49.538 ; 49.754       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                       ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.573 ; 49.757       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                 ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                             ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                        ;
; 49.582 ; 49.766       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                              ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                              ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                             ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ;
; 49.583 ; 49.767       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.047 ; 2.245 ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.900 ; 7.096 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.080 ; 1.331 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.075 ; 1.326 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.075 ; 1.326 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.051 ; 1.301 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.080 ; 1.331 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.074 ; 1.325 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.073 ; 1.324 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.073 ; 1.324 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.051 ; 1.301 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.052 ; 1.302 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.074 ; 1.325 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 5.109 ; 5.768 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 5.109 ; 5.768 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.622 ; 2.834 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.617  ; 0.390  ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; -0.925 ; -1.109 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.522 ; -0.773 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.546 ; -0.797 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.546 ; -0.797 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.551 ; -0.802 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.545 ; -0.796 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.544 ; -0.795 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.544 ; -0.795 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.526 ; -0.777 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.523 ; -0.774 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.522 ; -0.773 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.522 ; -0.773 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.526 ; -0.777 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.522 ; -0.773 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.522 ; -0.773 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.545 ; -0.796 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.694 ; -1.890 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.595 ; -4.149 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.694 ; -1.890 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.144 ; 11.707 ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.937  ; 2.852  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.820  ; 2.738  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.937  ; 2.852  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.939  ; 2.854  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.818  ; 2.736  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.851  ; 4.487  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.814  ; 2.732  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.943  ; 2.858  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; 0.858  ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; 0.759  ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.905 ; 9.467 ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.416 ; 2.334 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.535 ; 2.450 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.429 ; 2.342 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.431 ; 2.344 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.428 ; 2.341 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.429 ; 2.342 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.427 ; 2.340 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.418 ; 2.336 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.535 ; 2.450 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.537 ; 2.452 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.539 ; 2.454 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.416 ; 2.334 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.428 ; 2.341 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.428 ; 2.341 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.545 ; 2.460 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.450 ; 4.086 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.412 ; 2.330 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.544 ; 2.459 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.544 ; 2.459 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.428 ; 2.341 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.412 ; 2.330 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.545 ; 2.460 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.546 ; 2.461 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.546 ; 2.461 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.428 ; 2.341 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.427 ; 2.340 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.430 ; 2.343 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.545 ; 2.460 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.427 ; 2.340 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.427 ; 2.340 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.427 ; 2.340 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.545 ; 2.460 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.541 ; 2.456 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; 0.407 ;       ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;       ; 0.309 ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Output Enable Times                                                                ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.647 ; 2.519 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.775 ; 2.653 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.775 ; 2.653 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.653 ; 2.520 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.647 ; 2.527 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.776 ; 2.654 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.777 ; 2.655 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.777 ; 2.655 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.652 ; 2.519 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.655 ; 2.522 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.656 ; 2.523 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.656 ; 2.523 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.652 ; 2.519 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.656 ; 2.523 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.656 ; 2.523 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.776 ; 2.654 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.247 ; 2.120 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.375 ; 2.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.375 ; 2.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.254 ; 2.121 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.247 ; 2.127 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.376 ; 2.254 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.377 ; 2.255 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.377 ; 2.255 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.254 ; 2.121 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.253 ; 2.120 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.256 ; 2.123 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.376 ; 2.254 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Output Disable Times                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.711     ; 2.833     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.711     ; 2.833     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.554     ; 2.687     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.585     ; 2.705     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.712     ; 2.834     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.713     ; 2.835     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.713     ; 2.835     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.556     ; 2.689     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.557     ; 2.690     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.557     ; 2.690     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.553     ; 2.686     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.557     ; 2.690     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.557     ; 2.690     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.712     ; 2.834     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.153     ; 2.286     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.308     ; 2.430     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.308     ; 2.430     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.154     ; 2.287     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.182     ; 2.302     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.309     ; 2.431     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.310     ; 2.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.310     ; 2.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.154     ; 2.287     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.153     ; 2.286     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.156     ; 2.289     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.309     ; 2.431     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.844 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 15.844                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.098        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 6.746        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 16.246                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.102        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.144        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 18.477                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.244        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.233        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 18.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.244        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.235        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                             ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                      ; 18.481                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.246        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.235        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 37.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.244       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.818       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 37.521                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.101       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.420       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 197.172                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.230       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.942       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                     ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 198.029                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.245       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.784       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                        ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                ; Note                                                          ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
; 122.85 MHz ; 122.85 MHz      ; altera_reserved_tck       ;                                                               ;
; 143.66 MHz ; 143.66 MHz      ; u0|altpll|sd1|pll7|clk[0] ;                                                               ;
; 379.94 MHz ; 250.0 MHz       ; CLOCK_50                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 2.131  ; 0.000         ;
; CLOCK_50                  ; 17.368 ; 0.000         ;
; altera_reserved_tck       ; 45.930 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 0.285 ; 0.000         ;
; altera_reserved_tck       ; 0.311 ; 0.000         ;
; CLOCK_50                  ; 0.312 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 2.129  ; 0.000         ;
; CLOCK_50                  ; 18.515 ; 0.000         ;
; altera_reserved_tck       ; 48.531 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; altera_reserved_tck       ; 0.930 ; 0.000         ;
; CLOCK_50                  ; 0.972 ; 0.000         ;
; u0|altpll|sd1|pll7|clk[0] ; 1.838 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 4.715  ; 0.000         ;
; CLOCK_50                  ; 9.597  ; 0.000         ;
; altera_reserved_tck       ; 49.498 ; 0.000         ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                               ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 2.131 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.787      ;
; 2.159 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.759      ;
; 2.182 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.747      ;
; 2.197 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.737      ;
; 2.210 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.719      ;
; 2.239 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.695      ;
; 2.241 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.677      ;
; 2.243 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.675      ;
; 2.260 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.658      ;
; 2.328 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.601      ;
; 2.330 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.599      ;
; 2.335 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.594      ;
; 2.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.579      ;
; 2.344 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.585      ;
; 2.345 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.584      ;
; 2.360 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.574      ;
; 2.365 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.569      ;
; 2.365 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.569      ;
; 2.386 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.535      ;
; 2.459 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.470      ;
; 2.482 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.452      ;
; 2.497 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.421      ;
; 2.502 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.419      ;
; 2.506 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.412      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.608 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.326      ;
; 2.633 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 2.299      ;
; 2.651 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.283      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.742 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.066     ; 2.187      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.077     ; 2.170      ;
; 2.766 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.061     ; 2.168      ;
; 2.767 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 2.165      ;
; 2.825 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 2.107      ;
; 2.850 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 2.082      ;
; 2.852 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 2.080      ;
; 2.852 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[0]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.069     ; 2.074      ;
; 2.915 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[23]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.082     ; 1.998      ;
; 2.915 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[28]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.069     ; 2.011      ;
; 2.918 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.003      ;
; 2.918 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.074     ; 2.003      ;
; 2.920 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[24]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 2.007      ;
; 2.942 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[19]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.082     ; 1.971      ;
; 2.942 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[19]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.082     ; 1.971      ;
; 2.946 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[28]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.069     ; 1.980      ;
; 2.950 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[6]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.988      ;
; 2.958 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[20]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.969      ;
; 2.970 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[24]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.957      ;
; 3.005 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.933      ;
; 3.012 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.920      ;
; 3.014 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[10]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.072     ; 1.909      ;
; 3.015 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.917      ;
; 3.016 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.916      ;
; 3.028 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[4]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.059     ; 1.908      ;
; 3.029 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.909      ;
; 3.039 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~portb_address_reg0 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mem_stall      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.352     ; 6.604      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.049 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.063     ; 1.883      ;
; 3.053 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[20]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.874      ;
; 3.078 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[4]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.059     ; 1.858      ;
; 3.088 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[0]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.069     ; 1.838      ;
; 3.099 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[16]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.828      ;
; 3.129 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[30]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 1.799      ;
; 3.134 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[16]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.793      ;
; 3.135 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[30]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 1.793      ;
; 3.151 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.057     ; 1.787      ;
; 3.155 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[22]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 1.773      ;
; 3.169 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[1]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.072     ; 1.754      ;
; 3.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[3]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.073     ; 1.735      ;
; 3.189 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[29]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.072     ; 1.734      ;
; 3.198 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[12]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.068     ; 1.729      ;
; 3.211 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[26]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.067     ; 1.717      ;
; 3.213 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[23]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.082     ; 1.700      ;
; 3.216 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[7]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.073     ; 1.706      ;
; 3.223 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[15]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.082     ; 1.690      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.368 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.572      ;
; 17.368 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.572      ;
; 17.373 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.567      ;
; 17.373 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.567      ;
; 17.373 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.567      ;
; 17.373 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.567      ;
; 17.391 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.549      ;
; 17.391 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.549      ;
; 17.391 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.549      ;
; 17.391 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.549      ;
; 17.467 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.473      ;
; 17.467 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.473      ;
; 17.467 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.473      ;
; 17.499 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.441      ;
; 17.499 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.441      ;
; 17.499 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.441      ;
; 17.499 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.441      ;
; 17.551 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.389      ;
; 17.551 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.389      ;
; 17.551 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.389      ;
; 17.551 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.389      ;
; 17.576 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.364      ;
; 17.594 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.346      ;
; 17.594 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.346      ;
; 17.594 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.346      ;
; 17.625 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.315      ;
; 17.721 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.219      ;
; 17.726 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.214      ;
; 17.757 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.183      ;
; 17.757 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.183      ;
; 17.768 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.172      ;
; 17.768 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.172      ;
; 17.769 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.171      ;
; 17.795 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.145      ;
; 17.795 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.145      ;
; 17.795 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.145      ;
; 17.795 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.145      ;
; 17.837 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.103      ;
; 17.841 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.099      ;
; 17.856 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.084      ;
; 17.856 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.084      ;
; 17.856 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.084      ;
; 17.857 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.083      ;
; 17.867 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.073      ;
; 17.900 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.040      ;
; 17.914 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.026      ;
; 17.914 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.026      ;
; 17.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.012      ;
; 17.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.012      ;
; 17.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.012      ;
; 17.965 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.975      ;
; 18.007 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.933      ;
; 18.007 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.933      ;
; 18.014 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.926      ;
; 18.029 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.911      ;
; 18.030 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.910      ;
; 18.030 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.910      ;
; 18.031 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.909      ;
; 18.033 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.907      ;
; 18.034 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.906      ;
; 18.041 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.899      ;
; 18.051 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.889      ;
; 18.055 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.885      ;
; 18.065 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.875      ;
; 18.074 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.866      ;
; 18.083 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.857      ;
; 18.084 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.856      ;
; 18.086 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.854      ;
; 18.101 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.839      ;
; 18.101 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.839      ;
; 18.102 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.838      ;
; 18.141 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.799      ;
; 18.159 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.781      ;
; 18.169 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.771      ;
; 18.169 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.771      ;
; 18.169 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.771      ;
; 18.204 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.736      ;
; 18.226 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.714      ;
; 18.232 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.708      ;
; 18.242 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.698      ;
; 18.275 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.665      ;
; 18.276 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.664      ;
; 18.278 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.662      ;
; 18.278 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.662      ;
; 18.278 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.662      ;
; 18.298 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.642      ;
; 18.315 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.625      ;
; 18.327 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.613      ;
; 18.355 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.585      ;
; 18.355 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.585      ;
; 18.355 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.585      ;
; 18.355 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.585      ;
; 18.370 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.570      ;
; 18.418 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.522      ;
; 18.419 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.521      ;
; 18.423 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.517      ;
; 18.444 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.496      ;
; 18.450 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.490      ;
; 18.455 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.485      ;
; 18.480 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.460      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.930 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.298      ;
; 46.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.938      ;
; 46.526 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.699      ;
; 46.773 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.452      ;
; 46.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.295      ;
; 47.389 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 2.836      ;
; 47.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.486      ;
; 47.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.483      ;
; 47.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.332      ;
; 47.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.302      ;
; 47.974 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 2.262      ;
; 48.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.141      ;
; 48.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.125      ;
; 48.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.110      ;
; 48.370 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 1.866      ;
; 48.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 1.813      ;
; 48.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.802      ;
; 48.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 1.626      ;
; 48.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.636      ;
; 48.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.515      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.331      ;
; 48.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 1.279      ;
; 49.434 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 0.793      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.210      ;
; 95.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 4.209      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.137      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.137      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.137      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.137      ;
; 95.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.137      ;
; 95.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.029      ;
; 95.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.026      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.987      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.987      ;
; 95.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.987      ;
; 95.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.986      ;
; 95.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.017      ;
; 95.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.017      ;
; 95.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.017      ;
; 95.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.017      ;
; 95.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 4.017      ;
; 95.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.964      ;
; 95.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.964      ;
; 95.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.964      ;
; 95.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.964      ;
; 95.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.964      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 95.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.951      ;
; 96.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.869      ;
; 96.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.868      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.626      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.611      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.484      ;
; 96.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.422      ;
; 96.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.419      ;
; 96.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.380      ;
; 96.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.380      ;
; 96.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.380      ;
; 96.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.379      ;
; 96.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.346      ;
; 96.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.322      ;
; 96.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.322      ;
; 96.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.322      ;
; 96.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.322      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.291      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.291      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.291      ;
; 96.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.291      ;
; 96.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.262      ;
; 96.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.261      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.285 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[12]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.799      ;
; 0.287 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[6]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.796      ;
; 0.289 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.798      ;
; 0.292 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[13]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.806      ;
; 0.294 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.799      ;
; 0.295 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.804      ;
; 0.297 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.802      ;
; 0.298 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.808      ;
; 0.299 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.804      ;
; 0.300 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.805      ;
; 0.301 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[19]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.811      ;
; 0.301 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.810      ;
; 0.302 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.812      ;
; 0.304 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.814      ;
; 0.306 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.336      ; 0.811      ;
; 0.306 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.816      ;
; 0.308 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.818      ;
; 0.309 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.340      ; 0.818      ;
; 0.310 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[8]                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.820      ;
; 0.310 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.345      ; 0.824      ;
; 0.311 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.821      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_shift_rot_stall                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_shift_rot_stall                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[1]                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_cnt[2]                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[14]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.341      ; 0.822      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                              ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|wr_address                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|wr_address                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[3]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                               ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[0]                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[0]                                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|timeout_occurred                                                                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|timeout_occurred                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000000100                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_state.000000100                                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|ack_refresh_request                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|ack_refresh_request                                                                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_request                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|refresh_request                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_count[2]                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_count[2]                                                                                                                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[0]                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[0]                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                            ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[14]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[1]                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|DE0_NANO_QSYS_sdram_input_efifo_module:the_DE0_NANO_QSYS_sdram_input_efifo_module|entries[1]                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.538      ;
; 0.330 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 0.543      ;
; 0.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.533      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.343 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.547      ;
; 0.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.552      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.556      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.359 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.560      ;
; 0.360 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.559      ;
; 0.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.568      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.626      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.626      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.628      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.630      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.631      ;
; 0.432 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.432 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.632      ;
; 0.433 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.633      ;
; 0.437 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.437 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.636      ;
; 0.438 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.637      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.340 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.354 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.553      ;
; 0.355 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.466 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.665      ;
; 0.487 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.686      ;
; 0.492 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.495 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.500 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.504 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.510 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.709      ;
; 0.515 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.716      ;
; 0.525 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.724      ;
; 0.527 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.536 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.735      ;
; 0.558 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.757      ;
; 0.573 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.772      ;
; 0.576 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.775      ;
; 0.578 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.777      ;
; 0.578 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.777      ;
; 0.579 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.778      ;
; 0.603 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.802      ;
; 0.614 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.813      ;
; 0.638 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.837      ;
; 0.641 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.840      ;
; 0.643 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.842      ;
; 0.645 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.844      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.855      ;
; 0.679 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.878      ;
; 0.682 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.881      ;
; 0.692 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.891      ;
; 0.696 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.895      ;
; 0.699 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.898      ;
; 0.701 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.900      ;
; 0.705 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.904      ;
; 0.706 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.905      ;
; 0.713 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.912      ;
; 0.713 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.912      ;
; 0.721 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.920      ;
; 0.737 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.770 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.969      ;
; 0.772 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.971      ;
; 0.778 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.977      ;
; 0.789 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.988      ;
; 0.791 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.990      ;
; 0.795 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.994      ;
; 0.795 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.994      ;
; 0.803 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.002      ;
; 0.819 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.018      ;
; 0.827 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.836 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.035      ;
; 0.849 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.048      ;
; 0.861 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.061      ;
; 0.876 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.075      ;
; 0.881 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.080      ;
; 0.909 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.108      ;
; 0.915 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.114      ;
; 0.922 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.121      ;
; 0.924 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.123      ;
; 0.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.127      ;
; 0.928 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.127      ;
; 0.948 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.147      ;
; 0.949 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.148      ;
; 0.952 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.151      ;
; 0.958 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.157      ;
; 0.970 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.169      ;
; 0.979 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.178      ;
; 0.980 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.179      ;
; 1.022 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.221      ;
; 1.024 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.223      ;
; 1.024 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.223      ;
; 1.025 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.224      ;
; 1.043 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.242      ;
; 1.066 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.265      ;
; 1.076 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.275      ;
; 1.077 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.276      ;
; 1.080 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.279      ;
; 1.081 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.280      ;
; 1.081 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.280      ;
; 1.081 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.280      ;
; 1.089 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.288      ;
; 1.098 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.297      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.129 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.112     ; 2.754      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.132 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.096     ; 2.767      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.101     ; 2.761      ;
; 2.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.098     ; 2.764      ;
; 6.855 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[9]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.056      ;
; 6.855 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.056      ;
; 6.855 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[0]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.056      ;
; 6.855 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[9]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.056      ;
; 6.855 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.084     ; 3.056      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.051      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.051      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.051      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.077     ; 3.051      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[7]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.050      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[6]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.050      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[7]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.050      ;
; 6.867 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[6]                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.078     ; 3.050      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[14]                                                                                                                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 2.837      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[13]                                                                                                                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 2.837      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[12]                                                                                                                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.160     ; 2.833      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[10]                                                                                                                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 2.837      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[11]                                                                                                                                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 2.837      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[9]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.156     ; 2.837      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[8]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.157     ; 2.836      ;
; 6.904 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[7]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.159     ; 2.834      ;
; 6.905 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[2]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.158     ; 2.834      ;
; 6.976 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[0]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.196     ; 2.725      ;
; 6.976 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[1]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.196     ; 2.725      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[3]                                                                                                                                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.184     ; 2.735      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
; 6.978 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; 0.025      ; 2.866      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.515 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.425      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.531 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.409      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.536 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.404      ;
; 18.663 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.277      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.709      ;
; 48.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.522      ;
; 48.712 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.522      ;
; 96.942 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.998      ;
; 97.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.636      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.549      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.549      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.549      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.549      ;
; 97.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.549      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.428      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.428      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.428      ;
; 97.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.428      ;
; 97.641 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.298      ;
; 97.641 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.298      ;
; 97.641 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.298      ;
; 97.641 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.298      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.278      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.278      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.278      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.278      ;
; 97.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.278      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.157      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.157      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.157      ;
; 97.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.157      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.067      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.004      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 97.948 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.003      ;
; 98.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.836      ;
; 98.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.836      ;
; 98.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 1.836      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.742      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.684      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.655      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.655      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.655      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.655      ;
; 98.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.655      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.643      ;
; 98.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.524      ;
; 98.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.527      ;
; 98.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.527      ;
; 98.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.527      ;
; 98.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.527      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.130      ;
; 0.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.130      ;
; 0.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.130      ;
; 0.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.130      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 0.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.201      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.383      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.390      ;
; 1.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.405      ;
; 1.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.405      ;
; 1.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.405      ;
; 1.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.405      ;
; 1.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.405      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.343 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.542      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.541      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.541      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.541      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.541      ;
; 1.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.541      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.560      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.620      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.744      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.744      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.744      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.852      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.855      ;
; 1.727 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.914      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.983      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.983      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.983      ;
; 1.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.983      ;
; 1.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.122      ;
; 1.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.122      ;
; 1.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.122      ;
; 1.910 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.122      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.972 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.171      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.114 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.313      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.119 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.318      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
; 1.133 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.332      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.838 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.388      ;
; 1.838 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.388      ;
; 1.838 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.406      ; 2.388      ;
; 1.927 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.132      ;
; 1.927 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.132      ;
; 1.927 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.132      ;
; 1.927 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.132      ;
; 1.927 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.132      ;
; 1.928 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.133      ;
; 1.928 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.133      ;
; 1.928 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.133      ;
; 1.928 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.133      ;
; 1.928 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.061      ; 2.133      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|force_reload                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[12]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[28]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_is_running                                                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[7]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[5]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[21]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[1]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|delayed_unxcounter_is_zeroxx0                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|timeout_occurred                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[0]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.129      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[29]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[13]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[31]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[15]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[30]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.929 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[14]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.128      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d1_data_in[1]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d2_data_in[1]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[1]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[1]                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 2.134      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|irq_mask[0]                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d1_data_in[0]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|d2_data_in[0]                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|edge_capture[0]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|readdata[0]                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.936 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_key:key|irq_mask[1]                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.129      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[0]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[0]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[1]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[2]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[3]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[4]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[5]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[5]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[6]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[6]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[7]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[8]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[8]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[9]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[10]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[11]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[11]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[12]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[12]                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[12]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[12]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[13]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[13]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[14]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[14]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[15]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.124      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[0]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[1]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[2]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[3]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[5]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[6]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[8]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.125      ;
; 1.937 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[13]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.123      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                                             ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                                              ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                 ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.715 ; 4.986        ; 0.271          ; Low Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_mult_cell:the_DE0_NANO_QSYS_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ;
; 9.597  ; 9.781        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.598  ; 9.782        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[1]                                                                                                                                             ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|observablevcoout                                                                                                                                   ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                      ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[0]|clk                                                                                                                 ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[1]|clk                                                                                                                 ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|pfdena_reg|clk                                                                                                                                              ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|prev_reset|clk                                                                                                                                              ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe5a[0]|clk                                                                                                                             ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe6a[0]|clk                                                                                                                             ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[0]|clk                                                                                                                        ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[100]|clk                                                                                                                      ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[1]|clk                                                                                                                        ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[65]|clk                                                                                                                       ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[0]|clk                                                                                                                           ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[1]|clk                                                                                                                           ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[38]|clk                                                                                                                          ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[39]|clk                                                                                                                          ;
; 9.757  ; 9.757        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[65]|clk                                                                                                                          ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]|clk                                                                              ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]|clk                                                                              ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]|clk                                                                                 ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]|clk                                                                                 ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]|clk                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|read_latency_shift_reg[0]|clk                                                                                                          ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|waitrequest_reset_override|clk                                                                                                         ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe4a[0]|clk                                                                                                                             ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_toggle|clk                                                                                                                           ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1|clk                                                                                                            ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]|clk                                                                                                           ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|din_s1|clk                                                                                                                ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]|clk                                                                                                               ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[100]|clk                                                                                                                         ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[64]|clk                                                                                                                          ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[66]|clk                                                                                                                          ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_toggle_flopped|clk                                                                                                                      ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]|clk                                                                                     ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]|clk                                                                                     ;
; 9.758  ; 9.758        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                    ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                        ;
; 9.760  ; 9.760        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                          ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|inclk[0]                                                                                                                                           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.002 ; 10.218       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ;
; 10.002 ; 10.218       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 10.002 ; 10.218       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.498 ; 49.714       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ;
; 49.498 ; 49.714       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                                 ;
; 49.499 ; 49.715       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                       ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.536 ; 49.720       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                 ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                                                             ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                        ;
; 49.538 ; 49.722       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                        ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                 ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34]                                                       ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                      ;
; 49.539 ; 49.723       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.134 ; 2.327 ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.836 ; 7.024 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.948 ; 1.193 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.946 ; 1.191 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.946 ; 1.191 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.921 ; 1.168 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.948 ; 1.193 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.943 ; 1.188 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.940 ; 1.185 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.940 ; 1.185 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.922 ; 1.169 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.920 ; 1.167 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.919 ; 1.166 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.919 ; 1.166 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.919 ; 1.166 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.923 ; 1.170 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.919 ; 1.166 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.919 ; 1.166 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.943 ; 1.188 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.471 ; 4.999 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.471 ; 4.999 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.314 ; 2.560 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.388  ; 0.164  ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; -1.153 ; -1.370 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.473 ; -0.718 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.473 ; -0.718 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.452 ; -0.699 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.475 ; -0.720 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.469 ; -0.714 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.466 ; -0.711 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.452 ; -0.699 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.450 ; -0.697 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.453 ; -0.700 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.449 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.469 ; -0.714 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.479 ; -1.720 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.118 ; -3.570 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.479 ; -1.720 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.400 ; 10.801 ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.639  ; 2.545  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.636  ; 2.542  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.570  ; 2.495  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.566  ; 2.491  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.562  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.636  ; 2.542  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.636  ; 2.542  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.639  ; 2.545  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.560  ; 2.488  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.567  ; 2.492  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.335  ; 3.922  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.641  ; 2.547  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.641  ; 2.547  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.566  ; 2.491  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.556  ; 2.484  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.648  ; 2.554  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.566  ; 2.491  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.568  ; 2.493  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.569  ; 2.494  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.565  ; 2.490  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.645  ; 2.551  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.642  ; 2.548  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; 0.648  ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; 0.540  ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.176 ; 8.579 ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.204 ; 2.132 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.280 ; 2.186 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.214 ; 2.138 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.214 ; 2.138 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.216 ; 2.140 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.211 ; 2.135 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.206 ; 2.134 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.280 ; 2.186 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.281 ; 2.187 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.283 ; 2.189 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.204 ; 2.132 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.214 ; 2.138 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.289 ; 2.195 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.981 ; 3.567 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.200 ; 2.128 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.285 ; 2.191 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.285 ; 2.191 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.213 ; 2.137 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.200 ; 2.128 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.288 ; 2.194 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.291 ; 2.197 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.291 ; 2.197 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.212 ; 2.136 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.214 ; 2.138 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.215 ; 2.139 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.215 ; 2.139 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.215 ; 2.139 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.211 ; 2.135 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.215 ; 2.139 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.215 ; 2.139 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.288 ; 2.194 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.211 ; 2.135 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.211 ; 2.135 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.211 ; 2.135 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.289 ; 2.195 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.286 ; 2.192 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; 0.237 ;       ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;       ; 0.129 ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Output Enable Times                                                                ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.398 ; 2.275 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.487 ; 2.345 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.487 ; 2.345 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.401 ; 2.276 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.398 ; 2.287 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.491 ; 2.349 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.494 ; 2.352 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.401 ; 2.276 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.403 ; 2.278 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.400 ; 2.275 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.404 ; 2.279 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.491 ; 2.349 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.044 ; 1.923 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.133 ; 1.991 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.133 ; 1.991 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.050 ; 1.925 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.044 ; 1.933 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.136 ; 1.994 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.139 ; 1.997 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.049 ; 1.924 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.051 ; 1.926 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.048 ; 1.923 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.052 ; 1.927 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.136 ; 1.994 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Output Disable Times                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.306     ; 2.431     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.400     ; 2.542     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.400     ; 2.542     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.307     ; 2.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.342     ; 2.453     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.404     ; 2.546     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.407     ; 2.549     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.307     ; 2.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.309     ; 2.434     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.306     ; 2.431     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.310     ; 2.435     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.404     ; 2.546     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.953     ; 2.078     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.044     ; 2.186     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.044     ; 2.186     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.955     ; 2.080     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.986     ; 2.097     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.047     ; 2.189     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.050     ; 2.192     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.954     ; 2.079     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.956     ; 2.081     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.953     ; 2.078     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.957     ; 2.082     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.047     ; 2.189     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.258 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 16.258                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.190        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 7.068        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 16.653                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.194        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 7.459        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                             ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                      ; 18.645                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.331        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.314        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 18.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.330        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.321        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 18.653                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.330        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.323        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 37.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.329       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.030       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 37.764                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.193       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.571       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 197.478                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.316       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.162       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                     ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 198.237                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.328       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.909       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                 ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 3.104  ; 0.000         ;
; CLOCK_50                  ; 18.336 ; 0.000         ;
; altera_reserved_tck       ; 47.632 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                 ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 0.132 ; 0.000         ;
; CLOCK_50                  ; 0.186 ; 0.000         ;
; altera_reserved_tck       ; 0.186 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 3.164  ; 0.000         ;
; CLOCK_50                  ; 19.036 ; 0.000         ;
; altera_reserved_tck       ; 49.320 ; 0.000         ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; altera_reserved_tck       ; 0.568 ; 0.000         ;
; CLOCK_50                  ; 0.575 ; 0.000         ;
; u0|altpll|sd1|pll7|clk[0] ; 1.198 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary   ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; u0|altpll|sd1|pll7|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                  ; 9.273  ; 0.000         ;
; altera_reserved_tck       ; 49.310 ; 0.000         ;
+---------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                               ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 3.104 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.857      ;
; 3.105 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.856      ;
; 3.137 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.830      ;
; 3.172 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.799      ;
; 3.181 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.790      ;
; 3.183 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.778      ;
; 3.183 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.778      ;
; 3.185 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.782      ;
; 3.191 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.770      ;
; 3.227 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.740      ;
; 3.240 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.721      ;
; 3.245 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.722      ;
; 3.246 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.721      ;
; 3.247 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.724      ;
; 3.248 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.719      ;
; 3.250 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.717      ;
; 3.266 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.705      ;
; 3.268 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.703      ;
; 3.318 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.025     ; 1.644      ;
; 3.333 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.634      ;
; 3.348 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.623      ;
; 3.349 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.612      ;
; 3.352 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.609      ;
; 3.400 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.025     ; 1.562      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.464 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.507      ;
; 3.470 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.499      ;
; 3.498 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.473      ;
; 3.517 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.016     ; 1.454      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.548 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.026     ; 1.413      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.553 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.414      ;
; 3.563 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.406      ;
; 3.591 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.378      ;
; 3.611 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.358      ;
; 3.612 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.357      ;
; 3.635 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[0]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.332      ;
; 3.637 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.025     ; 1.325      ;
; 3.638 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[8]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.025     ; 1.324      ;
; 3.666 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[24] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.302      ;
; 3.667 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[23] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.027     ; 1.293      ;
; 3.677 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[19] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.027     ; 1.283      ;
; 3.679 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[28] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.288      ;
; 3.683 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[19] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.027     ; 1.277      ;
; 3.683 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[20] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.285      ;
; 3.697 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[28] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.270      ;
; 3.698 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[24] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.270      ;
; 3.704 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[6]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.011     ; 1.272      ;
; 3.707 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.011     ; 1.269      ;
; 3.709 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.011     ; 1.267      ;
; 3.716 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.253      ;
; 3.718 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.251      ;
; 3.722 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[2]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.247      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.748 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_rn[3]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.221      ;
; 3.752 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[10] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.023     ; 1.212      ;
; 3.757 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[20] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.211      ;
; 3.762 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[4]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.013     ; 1.212      ;
; 3.790 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[4]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.013     ; 1.184      ;
; 3.794 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[16] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.174      ;
; 3.794 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[0]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.020     ; 1.173      ;
; 3.810 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[2]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.011     ; 1.166      ;
; 3.812 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[16] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.156      ;
; 3.814 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[30] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.155      ;
; 3.837 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[30] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.132      ;
; 3.842 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[23] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.027     ; 1.118      ;
; 3.842 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[12] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.019     ; 1.126      ;
; 3.843 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[1]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.022     ; 1.122      ;
; 3.850 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[22] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.119      ;
; 3.867 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[29] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.022     ; 1.098      ;
; 3.879 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[26] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.018     ; 1.090      ;
; 3.883 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[3]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.021     ; 1.083      ;
; 3.883 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[7]  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.021     ; 1.083      ;
; 3.888 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[15] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.027     ; 1.072      ;
; 3.906 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_rot_step1[10] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.023     ; 1.058      ;
+-------+----------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.336 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.615      ;
; 18.336 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.615      ;
; 18.336 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.615      ;
; 18.336 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.615      ;
; 18.352 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.599      ;
; 18.352 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.599      ;
; 18.352 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.599      ;
; 18.352 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.599      ;
; 18.360 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.591      ;
; 18.360 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.591      ;
; 18.413 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.538      ;
; 18.413 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.538      ;
; 18.413 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.538      ;
; 18.413 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.538      ;
; 18.422 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.529      ;
; 18.422 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.529      ;
; 18.422 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.529      ;
; 18.422 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.529      ;
; 18.445 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.506      ;
; 18.445 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.506      ;
; 18.445 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.506      ;
; 18.459 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.492      ;
; 18.459 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.492      ;
; 18.459 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.492      ;
; 18.516 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.435      ;
; 18.523 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.428      ;
; 18.528 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.423      ;
; 18.550 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.401      ;
; 18.587 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.364      ;
; 18.599 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.352      ;
; 18.610 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.341      ;
; 18.610 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.341      ;
; 18.610 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.341      ;
; 18.610 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.341      ;
; 18.619 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.332      ;
; 18.619 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.332      ;
; 18.625 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.326      ;
; 18.643 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.643 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.308      ;
; 18.675 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.276      ;
; 18.685 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.265      ;
; 18.695 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.256      ;
; 18.704 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.247      ;
; 18.704 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.247      ;
; 18.704 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.247      ;
; 18.719 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.232      ;
; 18.719 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.232      ;
; 18.719 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.232      ;
; 18.721 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.230      ;
; 18.721 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.230      ;
; 18.741 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.210      ;
; 18.746 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.204      ;
; 18.749 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.201      ;
; 18.757 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.194      ;
; 18.765 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.186      ;
; 18.772 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.179      ;
; 18.774 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.177      ;
; 18.775 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.176      ;
; 18.775 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.176      ;
; 18.776 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.175      ;
; 18.777 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.174      ;
; 18.780 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.171      ;
; 18.780 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.171      ;
; 18.783 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.168      ;
; 18.787 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.164      ;
; 18.792 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.159      ;
; 18.792 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.159      ;
; 18.793 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.158      ;
; 18.799 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.152      ;
; 18.810 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.141      ;
; 18.817 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.134      ;
; 18.827 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.124      ;
; 18.855 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.096      ;
; 18.858 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.093      ;
; 18.871 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.080      ;
; 18.874 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.077      ;
; 18.874 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.077      ;
; 18.884 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.067      ;
; 18.884 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.067      ;
; 18.884 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.067      ;
; 18.921 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.029      ;
; 18.948 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.003      ;
; 18.950 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.001      ;
; 18.956 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.995      ;
; 18.959 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.992      ;
; 18.960 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.991      ;
; 18.960 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.991      ;
; 18.971 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.980      ;
; 18.971 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.980      ;
; 18.976 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.975      ;
; 18.978 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.973      ;
; 19.015 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.936      ;
; 19.024 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.927      ;
; 19.029 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.922      ;
; 19.032 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.919      ;
; 19.032 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.919      ;
; 19.033 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.918      ;
; 19.037 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.914      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 2.786      ;
; 47.891 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.529      ;
; 48.061 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.359      ;
; 48.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 2.203      ;
; 48.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.182      ;
; 48.598 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 1.822      ;
; 48.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.582      ;
; 48.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.578      ;
; 48.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.475      ;
; 48.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.476      ;
; 49.008 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.419      ;
; 49.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.386      ;
; 49.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.350      ;
; 49.105 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.325      ;
; 49.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.233      ;
; 49.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.202      ;
; 49.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.111      ;
; 49.368 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.049      ;
; 49.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.015      ;
; 49.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.975      ;
; 49.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 0.852      ;
; 49.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 0.787      ;
; 49.922 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.433      ; 0.498      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.756      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.756      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.756      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.756      ;
; 97.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.756      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.715      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.715      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.715      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.715      ;
; 97.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.715      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.684      ;
; 97.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.640      ;
; 97.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.640      ;
; 97.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.640      ;
; 97.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.640      ;
; 97.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.640      ;
; 97.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.589      ;
; 97.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.584      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.600      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.600      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.600      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.600      ;
; 97.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.600      ;
; 97.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.560      ;
; 97.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.559      ;
; 97.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.559      ;
; 97.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.559      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.545      ;
; 97.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.489      ;
; 97.448 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.488      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.319      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.307      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.222      ;
; 97.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.199      ;
; 97.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.194      ;
; 97.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.187      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.170      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.170      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.170      ;
; 97.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.170      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.161      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.161      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.161      ;
; 97.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.161      ;
; 97.828 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.117      ;
; 97.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.116      ;
; 97.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.102      ;
; 97.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.103      ;
; 97.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.101      ;
; 97.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.101      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                              ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.132 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[12]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.460      ;
; 0.137 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[13]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.465      ;
; 0.143 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.467      ;
; 0.143 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[6]                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.467      ;
; 0.146 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.146 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[19]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.146 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.148 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[7]                                                                                                                                                           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[10]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[27]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[5]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.472      ;
; 0.150 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[17]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.150 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[4]                                                                                                                                                           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[11]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[0]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.473      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[2]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.474      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[8]                                                                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[12]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[3]                                                                                                                                                           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.481      ;
; 0.152 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[14]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 0.474      ;
; 0.153 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[20]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[10]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.155 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[30]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[14]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[18]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[16]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_tag_wraddress[3]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.159 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_wr_data[19]                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[1]                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.488      ;
; 0.165 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[13]                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.165 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.488      ;
; 0.167 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[1]                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.169 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[5]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.491      ;
; 0.169 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.493      ;
; 0.171 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                                           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.493      ;
; 0.174 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[6]                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.498      ;
; 0.176 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_tag[3]                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.500      ;
; 0.178 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[4]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[3]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.502      ;
; 0.179 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[1]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[0]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.181 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.186 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_line[0]                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|break_on_reset                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|jtag_break     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|jtag_break                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|latched_oci_tb_hbreak_req                                                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|ic_fill_prevent_refill                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|resetlatch     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|resetlatch                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                   ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                    ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                        ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty           ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                         ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[2]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                          ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                         ; DE0_NANO_QSYS:u0|altera_merlin_width_adapter:width_adapter_001|data_reg[15]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                         ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                           ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                                                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                                                                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|jtag_ram_wr                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[1]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_rd_data_cnt[2]                                                                                                                                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                                               ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                      ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_xfer_rd_addr_active                                                                                                                                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[1]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_fill_dp_offset[2]                                                                                                                                                                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_ld_bypass_delayed_started                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_read~reg0                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_read~reg0                                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed_started                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_st_bypass_delayed_started                                                                                                                                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_write~reg0                                                                                                                                                                   ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_write~reg0                                                                                                                                                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.213 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.268 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.388      ;
; 0.274 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.401      ;
; 0.283 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.403      ;
; 0.297 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.300 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.306 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.428      ;
; 0.313 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.436      ;
; 0.324 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.327 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.448      ;
; 0.335 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.455      ;
; 0.338 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.459      ;
; 0.338 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.460      ;
; 0.348 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.468      ;
; 0.352 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.472      ;
; 0.370 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.490      ;
; 0.374 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.495      ;
; 0.381 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.501      ;
; 0.387 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.507      ;
; 0.394 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.514      ;
; 0.403 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.523      ;
; 0.403 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.524      ;
; 0.409 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.529      ;
; 0.411 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.532      ;
; 0.412 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.533      ;
; 0.420 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.541      ;
; 0.428 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.548      ;
; 0.430 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.550      ;
; 0.432 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.554      ;
; 0.436 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.556      ;
; 0.442 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.455 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.460 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.468 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.590      ;
; 0.476 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.597      ;
; 0.496 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.617      ;
; 0.497 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.617      ;
; 0.502 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.622      ;
; 0.502 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.623      ;
; 0.503 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.624      ;
; 0.513 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.516 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.525 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.645      ;
; 0.528 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.648      ;
; 0.533 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.654      ;
; 0.535 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.656      ;
; 0.548 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.671      ;
; 0.554 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.674      ;
; 0.554 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.674      ;
; 0.560 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.680      ;
; 0.565 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.685      ;
; 0.566 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.686      ;
; 0.577 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.697      ;
; 0.579 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.699      ;
; 0.593 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.714      ;
; 0.593 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.714      ;
; 0.595 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.716      ;
; 0.597 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.718      ;
; 0.599 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.719      ;
; 0.606 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.726      ;
; 0.620 ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.740      ;
; 0.621 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.741      ;
; 0.629 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.749      ;
; 0.631 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.751      ;
; 0.635 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.755      ;
; 0.644 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.764      ;
; 0.644 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.764      ;
; 0.644 ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.764      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.307      ;
; 0.190 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.320      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.325      ;
; 0.207 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.326      ;
; 0.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.328      ;
; 0.214 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.333      ;
; 0.217 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.336      ;
; 0.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.341      ;
; 0.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.373      ;
; 0.255 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.255 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.374      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.257 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.376      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.377      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
; 0.259 ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.378      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                                                                                                                                               ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.053     ; 1.770      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.164 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.043     ; 1.780      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.047     ; 1.775      ;
; 3.165 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 5.000        ; -0.045     ; 1.777      ;
; 7.964 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[9]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.966      ;
; 7.964 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.966      ;
; 7.964 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[0]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.966      ;
; 7.964 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[9]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.966      ;
; 7.964 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.966      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.968      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.968      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.968      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                              ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.051     ; 1.968      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[7]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 1.967      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|d_readdata_d1[6]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 1.967      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[7]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 1.967      ;
; 7.968 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|i_readdata_d1[6]                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.052     ; 1.967      ;
; 7.980 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[14]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.854      ;
; 7.980 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[13]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.854      ;
; 7.980 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[10]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.854      ;
; 7.980 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[11]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.854      ;
; 7.980 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[9]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.854      ;
; 7.981 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[12]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.106     ; 1.850      ;
; 7.981 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[2]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.104     ; 1.852      ;
; 7.981 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[8]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.103     ; 1.853      ;
; 7.981 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[7]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.105     ; 1.851      ;
; 8.022 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[8]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.061     ; 1.857      ;
; 8.022 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[0]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 1.844      ;
; 8.022 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[1]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.074     ; 1.844      ;
; 8.023 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[3]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.852      ;
; 8.023 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[11]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.065     ; 1.852      ;
; 8.024 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[0]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.128     ; 1.786      ;
; 8.024 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[1]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.128     ; 1.786      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[3]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.119     ; 1.794      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[0]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.849      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[4]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[9]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.857      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[10]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.857      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[11]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.857      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[13]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.857      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[14]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.857      ;
; 8.025 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[9]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.066     ; 1.849      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[1]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[2]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[3]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[5]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.855      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[6]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[7]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.853      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[2]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.855      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[7]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.059     ; 1.854      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[8]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[12]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.853      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_bank[0]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.058     ; 1.855      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_bank[1]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.856      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_dqm[0]                                                                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.853      ;
; 8.026 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_dqm[1]                                                                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.853      ;
; 8.030 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[12]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.063     ; 1.847      ;
; 8.031 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_addr[10]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.067     ; 1.842      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.033 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.897      ;
; 8.037 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[4]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.843      ;
; 8.037 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[5]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.846      ;
; 8.037 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[6]                                                                                                                  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.057     ; 1.846      ;
; 8.037 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|m_data[15]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.060     ; 1.843      ;
; 8.039 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[15]                                                                                                                ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.114     ; 1.785      ;
; 8.039 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_sdram:sdram|za_data[6]                                                                                                                 ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 10.000       ; -0.111     ; 1.788      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.036 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.915      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.051 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.900      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.052 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 0.899      ;
; 19.136 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 0.814      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.109      ;
; 49.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.983      ;
; 49.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.983      ;
; 97.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.997      ;
; 98.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.676      ;
; 98.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.676      ;
; 98.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.676      ;
; 98.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.676      ;
; 98.258 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.676      ;
; 98.300 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.661      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.593      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.593      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.593      ;
; 98.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.593      ;
; 98.448 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.504      ;
; 98.448 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.504      ;
; 98.448 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.504      ;
; 98.448 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.504      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.472      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.472      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.472      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.472      ;
; 98.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.472      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.389      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.389      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.389      ;
; 98.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.389      ;
; 98.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.386      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 1.326      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.640 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 1.322      ;
; 98.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.194      ;
; 98.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.194      ;
; 98.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.194      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.821 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.137      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.090      ;
; 98.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.070      ;
; 98.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.070      ;
; 98.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.070      ;
; 98.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.070      ;
; 98.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.070      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.062      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.983      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.984      ;
; 98.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.983      ;
; 98.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.980      ;
; 98.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.980      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.687      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.687      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.687      ;
; 0.568 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.687      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.721      ;
; 0.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.849      ;
; 0.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.849      ;
; 0.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.849      ;
; 0.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.849      ;
; 0.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.849      ;
; 0.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.854      ;
; 0.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.855      ;
; 0.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.855      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.929      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.940      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.940      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.940      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.940      ;
; 0.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.940      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.952      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.990      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.042      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.042      ;
; 0.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 1.042      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.142      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.144      ;
; 1.055 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 1.165      ;
; 1.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.198      ;
; 1.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.198      ;
; 1.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.198      ;
; 1.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.198      ;
; 1.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.269      ;
; 1.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.269      ;
; 1.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.269      ;
; 1.139 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.269      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.575 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.695      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.657 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.777      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
; 0.667 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.788      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                            ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.198 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.526      ;
; 1.198 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65] ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.526      ;
; 1.198 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]  ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.244      ; 1.526      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.375      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.375      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|force_reload                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[12]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[28]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_is_running                                                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[7]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[5]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[21]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[1]                                                                             ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|delayed_unxcounter_is_zeroxx0                                                           ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|timeout_occurred                                                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|control_register[0]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.371      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[29]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[13]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[31]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[15]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.375      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|read_latency_shift_reg[0]                                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.375      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.375      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[30]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.249 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[14]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.370      ;
; 1.250 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.374      ;
; 1.250 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]                                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.374      ;
; 1.250 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.374      ;
; 1.250 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                          ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.374      ;
; 1.250 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                       ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 1.374      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                      ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                        ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 1.376      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[0]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[1]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[2]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[3]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[4]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[5]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[5]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[6]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[6]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[7]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[8]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[8]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[9]                                                                     ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[10]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[11]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[11]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[12]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[28]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|readdata[12]                                                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:timer_s1_translator|av_readdata_pre[12]                                            ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[12]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[12]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[13]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[13]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[14]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[14]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_l_register[15]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[15]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[16]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[17]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[18]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[19]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[4]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[20]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[5]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[21]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[6]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[22]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[7]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[23]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[8]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[24]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[9]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[25]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[10]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.028      ; 1.367      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[26]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[13]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[29]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[14]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[30]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[31]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|period_h_register[11]                                                                   ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 1.366      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|internal_counter[27]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.026      ; 1.365      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[27]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.364      ;
; 1.255 ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_timer:timer|counter_snapshot[11]                                                                    ; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 1.364      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                         ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                      ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                          ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_a_module:DE0_NANO_QSYS_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fah1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_register_bank_b_module:DE0_NANO_QSYS_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_gah1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                   ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                      ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                         ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_ocimem:the_DE0_NANO_QSYS_nios2_qsys_nios2_ocimem|DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram_module:DE0_NANO_QSYS_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ar81:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_w:the_DE0_NANO_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                                     ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                   ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                             ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                         ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                               ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                                                                                                                                                                                                                                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_bht_module:DE0_NANO_QSYS_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_fsh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_tag_module:DE0_NANO_QSYS_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_dhh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_victim_module:DE0_NANO_QSYS_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                       ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_tag_module:DE0_NANO_QSYS_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_o8i1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|DE0_NANO_QSYS_jtag_uart_scfifo_r:the_DE0_NANO_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                                         ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_dc_data_module:DE0_NANO_QSYS_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                       ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                        ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                      ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~portb_re_reg                                                                                                                                                                            ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                       ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                       ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                                                             ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                       ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u0|altpll|sd1|pll7|clk[0] ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_ic_data_module:DE0_NANO_QSYS_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a8~portb_re_reg                                                                                                                                                                             ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                                                                                                                                                                                                                                                                         ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                                                                                                                                                                                                                                                                         ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                                                                                                                                                                                                                                                                        ;
; 4.772 ; 4.988        ; 0.216          ; High Pulse Width ; u0|altpll|sd1|pll7|clk[0] ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                              ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                              ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                 ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                 ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_sc_fifo:altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                                       ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|read_latency_shift_reg[0]                                                                 ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|waitrequest_reset_override                                                                ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.273  ; 9.457        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|pfdena_reg                                                                                                               ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|prev_reset                                                                                                               ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                                    ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                     ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[0]                                                                        ;
; 9.274  ; 9.458        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|altera_merlin_slave_translator:altpll_pll_slave_translator|av_readdata_pre[1]                                                                        ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|clk[1]                                                                                                                                             ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|observablevcoout                                                                                                                                   ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]|clk                                                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]|clk                                                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][101]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]|clk                                                                                 ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][101]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]|clk                                                                                 ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]|clk                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[0]|clk                                                                                                                 ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|av_readdata_pre[1]|clk                                                                                                                 ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|read_latency_shift_reg[0]|clk                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll_pll_slave_translator|waitrequest_reset_override|clk                                                                                                         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|pfdena_reg|clk                                                                                                                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|prev_reset|clk                                                                                                                                              ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe4a[0]|clk                                                                                                                             ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe5a[0]|clk                                                                                                                             ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|stdsync2|dffpipe3|dffe6a[0]|clk                                                                                                                             ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[0]|clk                                                                                                                        ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[100]|clk                                                                                                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[1]|clk                                                                                                                        ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_buffer[65]|clk                                                                                                                       ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|in_data_toggle|clk                                                                                                                           ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1|clk                                                                                                            ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0]|clk                                                                                                           ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|din_s1|clk                                                                                                                ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]|clk                                                                                                               ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[0]|clk                                                                                                                           ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[100]|clk                                                                                                                         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[1]|clk                                                                                                                           ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[38]|clk                                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[39]|clk                                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[64]|clk                                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[65]|clk                                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[66]|clk                                                                                                                          ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_toggle_flopped|clk                                                                                                                      ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]|clk                                                                                     ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]|clk                                                                                     ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|rst_controller_002|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out|clk                                                                                    ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u0|altpll|sd1|pll7|inclk[0]                                                                                                                                           ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                        ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                      ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe4a[0]                            ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe5a[0]                            ;
; 10.325 ; 10.541       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_altpll:altpll|DE0_NANO_QSYS_altpll_stdsync_sv6:stdsync2|DE0_NANO_QSYS_altpll_dffpipe_l2c:dffpipe3|dffe6a[0]                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                                 ;
; 49.310 ; 49.526       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                                                                       ;
; 49.327 ; 49.511       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.327 ; 49.511       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.327 ; 49.511       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.334 ; 49.518       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                 ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                              ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[34]                                                       ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                      ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                             ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                              ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                 ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE0_NANO_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[0]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[12]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[13]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[14]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[15]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[35]                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[6]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                                               ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[5]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                                                                                ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                                                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                                                                                  ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.719 ; 1.170 ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 2.880 ; 3.390 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.619 ; 1.170 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.617 ; 1.168 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.617 ; 1.168 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.607 ; 1.156 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.619 ; 1.170 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.614 ; 1.165 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.611 ; 1.162 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.611 ; 1.162 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.608 ; 1.157 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.609 ; 1.158 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.606 ; 1.155 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.614 ; 1.165 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 2.948 ; 3.817 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 2.948 ; 3.817 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.546 ; 2.020 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.612  ; 0.192  ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 0.095  ; -0.375 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.310 ; -0.861 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.310 ; -0.861 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.301 ; -0.850 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.311 ; -0.862 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.306 ; -0.857 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.303 ; -0.854 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.303 ; -0.854 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.302 ; -0.851 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.300 ; -0.849 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.303 ; -0.852 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.299 ; -0.848 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.306 ; -0.857 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.019 ; -1.477 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.093 ; -2.895 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.019 ; -1.477 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.489  ; 6.938  ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.694  ; 1.639  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.678  ; 1.627  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.752  ; 1.680  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.676  ; 1.625  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.758  ; 1.686  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.225  ; 2.931  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.674  ; 1.623  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.762  ; 1.690  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.690  ; 1.635  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.692  ; 1.637  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.693  ; 1.638  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.759  ; 1.687  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.758  ; 1.686  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.757  ; 1.685  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.166 ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.195 ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.303  ; 5.752  ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.510  ; 1.439  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.451  ; 1.396  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.435  ; 1.385  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.510  ; 1.439  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.509  ; 1.438  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.983  ; 2.689  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.448  ; 1.393  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.438 ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.469 ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Output Enable Times                                                                ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.555 ; 1.490 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.636 ; 1.543 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.636 ; 1.543 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.567 ; 1.493 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.555 ; 1.490 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.640 ; 1.547 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.643 ; 1.550 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.643 ; 1.550 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.566 ; 1.492 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.568 ; 1.494 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.565 ; 1.491 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.569 ; 1.495 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.640 ; 1.547 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                        ;
+--------------+------------+-------+-------+------------+---------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+--------------+------------+-------+-------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.313 ; 1.248 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.395 ; 1.302 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.395 ; 1.302 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.326 ; 1.252 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.313 ; 1.248 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.401 ; 1.308 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.401 ; 1.308 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.325 ; 1.251 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.324 ; 1.250 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.327 ; 1.253 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.398 ; 1.305 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Output Disable Times                                                                       ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.510     ; 1.584     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.575     ; 1.668     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.575     ; 1.668     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.512     ; 1.586     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.522     ; 1.587     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.579     ; 1.672     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.582     ; 1.675     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.582     ; 1.675     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.511     ; 1.585     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.513     ; 1.587     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.510     ; 1.584     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.514     ; 1.588     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.579     ; 1.672     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                               ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference           ;
+--------------+------------+-----------+-----------+------------+---------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.269     ; 1.343     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.333     ; 1.426     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.333     ; 1.426     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.271     ; 1.345     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.279     ; 1.344     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.339     ; 1.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.339     ; 1.432     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.270     ; 1.344     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.269     ; 1.343     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.272     ; 1.346     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.336     ; 1.429     ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+--------------+------------+-----------+-----------+------------+---------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.707 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                        ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                         ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                 ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                      ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                              ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                  ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                         ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                          ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                             ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 17.707                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 9.510        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 8.197        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 17.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 9.514        ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 8.403        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 19.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.578        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.573        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                             ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                      ; 19.151                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                         ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                        ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.579        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.572        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                            ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                   ; 19.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.578        ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.574        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                           ; 38.368                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                              ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                             ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                              ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                    ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                              ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.576       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.792       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                            ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                       ; 38.625                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                          ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                       ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                              ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                          ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.512       ;
;  DE0_NANO_QSYS:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 19.113       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                    ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 198.443                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.571       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.872       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                     ;
; Synchronization Node    ; DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                             ; 198.917                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.579       ;
;  DE0_NANO_QSYS:u0|DE0_NANO_QSYS_nios2_qsys:nios2_qsys|DE0_NANO_QSYS_nios2_qsys_nios2_oci:the_DE0_NANO_QSYS_nios2_qsys_nios2_oci|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_wrapper|DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE0_NANO_QSYS_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.338       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+----------------------------+--------+-------+----------+---------+---------------------+
; Clock                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack           ; 1.793  ; 0.132 ; 1.799    ; 0.568   ; 4.694               ;
;  CLOCK_50                  ; 17.067 ; 0.186 ; 18.342   ; 0.575   ; 9.273               ;
;  altera_reserved_tck       ; 45.341 ; 0.186 ; 48.276   ; 0.568   ; 49.310              ;
;  u0|altpll|sd1|pll7|clk[0] ; 1.793  ; 0.132 ; 1.799    ; 1.198   ; 4.694               ;
; Design-wide TNS            ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------+
; Setup Times                                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+-------+-------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.134 ; 2.327 ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 6.900 ; 7.096 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.080 ; 1.331 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.075 ; 1.326 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.075 ; 1.326 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.051 ; 1.301 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.080 ; 1.331 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.074 ; 1.325 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.073 ; 1.324 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.073 ; 1.324 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.051 ; 1.301 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.052 ; 1.302 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.049 ; 1.299 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.074 ; 1.325 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 5.109 ; 5.768 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 5.109 ; 5.768 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.622 ; 2.834 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.617  ; 0.390  ; Rise       ; altera_reserved_tck       ;
; altera_reserved_tms ; altera_reserved_tck ; 0.095  ; -0.375 ; Rise       ; altera_reserved_tck       ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.310 ; -0.718 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.310 ; -0.718 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.301 ; -0.699 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.311 ; -0.720 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.306 ; -0.714 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.303 ; -0.711 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.303 ; -0.711 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.302 ; -0.699 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.300 ; -0.697 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.303 ; -0.700 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.299 ; -0.696 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.306 ; -0.714 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.019 ; -1.477 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.093 ; -2.895 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.019 ; -1.477 ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.144 ; 11.707 ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.937  ; 2.852  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.830  ; 2.743  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.820  ; 2.738  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.937  ; 2.852  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.939  ; 2.854  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.941  ; 2.856  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.818  ; 2.736  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 4.851  ; 4.487  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.946  ; 2.861  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.829  ; 2.742  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.814  ; 2.732  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.948  ; 2.863  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.831  ; 2.744  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.832  ; 2.745  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.828  ; 2.741  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.947  ; 2.862  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.943  ; 2.858  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; 0.858  ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; 0.759  ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+---------------------+---------------------+--------+--------+------------+---------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.303  ; 5.752  ; Fall       ; altera_reserved_tck       ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.510  ; 1.439  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.451  ; 1.396  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.435  ; 1.385  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.510  ; 1.439  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.509  ; 1.438  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.511  ; 1.440  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.433  ; 1.383  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.983  ; 2.689  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.513  ; 1.442  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.431  ; 1.381  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.448  ; 1.393  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.450  ; 1.395  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.447  ; 1.392  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.515  ; 1.444  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; u0|altpll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -0.438 ;        ; Rise       ; u0|altpll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -0.469 ; Fall       ; u0|altpll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[16]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[17]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[18]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[19]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[20]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[21]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[22]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[23]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[24]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[25]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[26]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[27]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[28]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[29]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[30]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[31]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[32]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[33]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2_IN[2]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[0]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_IN[1]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[16]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[17]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[18]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[19]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[20]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[21]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[22]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[23]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[24]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[25]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[26]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[27]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[28]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[29]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[30]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[31]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[32]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0_D[33]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[16]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[17]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[18]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[19]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[20]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[21]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[22]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[23]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[24]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[25]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[26]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[27]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[28]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[29]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[30]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[31]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[32]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_D[33]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_1_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; GPIO_1_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_0_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_0_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_1_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; GPIO_1_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; GPIO_1_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00497 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00497 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ADC_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SADDR           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_2[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_2[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_2[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_2[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_0_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_1_D[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[16]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[17]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[18]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[19]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[20]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[21]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[22]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[23]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[24]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[25]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[26]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GPIO_1_D[27]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[28]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1_D[29]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[30]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[31]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[32]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1_D[33]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                       ;
+---------------------------+---------------------------+------------+------------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+------------+------------+----------+----------+
; altera_reserved_tck       ; altera_reserved_tck       ; 2150       ; 0          ; 35       ; 2        ;
; u0|altpll|sd1|pll7|clk[0] ; altera_reserved_tck       ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                  ; CLOCK_50                  ; 212        ; 0          ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; CLOCK_50                  ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck       ; u0|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                  ; u0|altpll|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 158349     ; 64         ; 224      ; 0        ;
+---------------------------+---------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                        ;
+---------------------------+---------------------------+------------+------------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+------------+------------+----------+----------+
; altera_reserved_tck       ; altera_reserved_tck       ; 2150       ; 0          ; 35       ; 2        ;
; u0|altpll|sd1|pll7|clk[0] ; altera_reserved_tck       ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                  ; CLOCK_50                  ; 212        ; 0          ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; CLOCK_50                  ; 10         ; 0          ; 0        ; 0        ;
; altera_reserved_tck       ; u0|altpll|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                  ; u0|altpll|sd1|pll7|clk[0] ; 6          ; 0          ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 158349     ; 64         ; 224      ; 0        ;
+---------------------------+---------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; altera_reserved_tck       ; altera_reserved_tck       ; 116      ; 0        ; 3        ; 0        ;
; CLOCK_50                  ; CLOCK_50                  ; 41       ; 0        ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 2168     ; 0        ; 32       ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                 ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+----------+----------+----------+----------+
; altera_reserved_tck       ; altera_reserved_tck       ; 116      ; 0        ; 3        ; 0        ;
; CLOCK_50                  ; CLOCK_50                  ; 41       ; 0        ; 0        ; 0        ;
; u0|altpll|sd1|pll7|clk[0] ; u0|altpll|sd1|pll7|clk[0] ; 2168     ; 0        ; 32       ; 0        ;
+---------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 96    ; 96   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Oct 30 15:51:44 2019
Info: Command: quartus_sta DE0_NANO_SDRAM_Nios_Test -c DE0_NANO_SDRAM_Nios_Test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE0_NANO_SDRAM_Nios_Test.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll|sd1|pll7|clk[0]} {u0|altpll|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll|sd1|pll7|inclk[0]} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name {u0|altpll|sd1|pll7|clk[1]} {u0|altpll|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'DE0_NANO_QSYS/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE0_NANO_QSYS/synthesis/submodules/DE0_NANO_QSYS_nios2_qsys.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.793
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.793         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.067         0.000 CLOCK_50 
    Info (332119):    45.341         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.284         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.358         0.000 CLOCK_50 
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 1.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.799         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.342         0.000 CLOCK_50 
    Info (332119):    48.276         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.032         0.000 altera_reserved_tck 
    Info (332119):     1.069         0.000 CLOCK_50 
    Info (332119):     2.053         0.000 u0|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.694         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.597         0.000 CLOCK_50 
    Info (332119):    49.534         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.844 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.131
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.131         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    17.368         0.000 CLOCK_50 
    Info (332119):    45.930         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.285         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.311         0.000 altera_reserved_tck 
    Info (332119):     0.312         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 2.129
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.129         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.515         0.000 CLOCK_50 
    Info (332119):    48.531         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.930
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.930         0.000 altera_reserved_tck 
    Info (332119):     0.972         0.000 CLOCK_50 
    Info (332119):     1.838         0.000 u0|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.715         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.597         0.000 CLOCK_50 
    Info (332119):    49.498         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.258 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.104         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    18.336         0.000 CLOCK_50 
    Info (332119):    47.632         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.132         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     0.186         0.000 CLOCK_50 
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.164         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):    19.036         0.000 CLOCK_50 
    Info (332119):    49.320         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.568
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.568         0.000 altera_reserved_tck 
    Info (332119):     0.575         0.000 CLOCK_50 
    Info (332119):     1.198         0.000 u0|altpll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.749         0.000 u0|altpll|sd1|pll7|clk[0] 
    Info (332119):     9.273         0.000 CLOCK_50 
    Info (332119):    49.310         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.707 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Wed Oct 30 15:51:52 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07


