
[cols="4,1,1,1,8,4,1,1,8,4,1,1,8"]
|===
5+| Integer               4+| Integer               4+| FP

| funct3 | | | |            | funct3 | | |             | funct3 | | |
| OPIVV  |V| | |            | OPMVV  |V| |             | OPFVV  |V| |
| OPIVX  | |X| |            | OPMVX  | |X|             | OPFVF  | |F|
| OPIVI  | | |I|            |        | | |             |        | | |
|===

[cols="4,1,1,1,8,4,1,1,8,4,1,1,8"]
|===
5+| funct6                  4+| funct6                 4+| funct6

| 000000 |V|X|I| vadd       | 000000 |V| | vredsum     | 000000 |V|F| vfadd
| 000001 | | | |            | 000001 |V| | vredand     | 000001 |V| | vfredsum
| 000010 |V|X| | vsub       | 000010 |V| | vredor      | 000010 |V|F| vfsub
| 000011 | |X|I| vrsub      | 000011 |V| | vredxor     | 000011 |V| | vfredosum
| 000100 |V|X| | vminu      | 000100 |V| | vredminu    | 000100 |V|F| vfmin
| 000101 |V|X| | vmin       | 000101 |V| | vredmin     | 000101 |V| | vfredmin
| 000110 |V|X| | vmaxu      | 000110 |V| | vredmaxu    | 000110 |V|F| vfmax
| 000111 |V|X| | vmax       | 000111 |V| | vredmax     | 000111 |V| | vfredmax
| 001000 | | | |            | 001000 | | |             | 001000 |V|F| vfsgnj
| 001001 |V|X|I| vand       | 001001 | | |             | 001001 |V|F| vfsgnjn
| 001010 |V|X|I| vor        | 001010 | | |             | 001010 |V|F| vfsgnjx
| 001011 |V|X|I| vxor       | 001011 | | |             | 001011 | | |
| 001100 |V|X|I| vrgather   | 001100 |V| | vext.x.v    | 001100 |V| | vfmv.f.s
| 001101 | | | |            | 001101 | |X| vmv.s.x     | 001101 | |F| vfmv.s.f
| 001110 | |X|I| vslideup   | 001110 | |X| vslide1up   | 001110 | | |
| 001111 | |X|I| vslidedown | 001111 | |X| vslide1down | 001111 | | |
|===

[cols="4,1,1,1,8,4,1,1,8,4,1,1,8"]
|===
5+| funct6                  4+| funct6                 4+| funct6

| 010000 |V|X|I| vadc       | 010000 | | |             | 010000 | | |
| 010001 | | | |            | 010001 | | |             | 010001 | | |
| 010010 |V|X| | vsbc       | 010010 | | |             | 010010 | | |
| 010011 | | | |            | 010011 | | |             | 010011 | | |
| 010100 | | | |            | 010100 |V| | vmpopc      | 010100 | | |
| 010101 | | | |            | 010101 |V| | vmfirst     | 010101 | | |
| 010110 | | | |            | 010110 |V| | VMUNARY0    | 010110 | | |
| 010111 |V|X|I| vmerge     | 010111 |V| | vcompress   | 010111 | |F| vfmerge.vf
| 011000 |V|X|I| vseq       | 011000 |V| | vmandnot    | 011000 |V|F| vfeq
| 011001 |V|X|I| vsne       | 011001 |V| | vmand       | 011001 |V|F| vfle
| 011010 |V|X| | vsltu      | 011010 |V| | vmor        | 011010 |V|F| vford
| 011011 |V|X| | vslt       | 011011 |V| | vmxor       | 011011 |V|F| vflt
| 011100 |V|X|I| vsleu      | 011100 |V| | vmornot     | 011100 |V|F| vfne
| 011101 |V|X|I| vsle       | 011101 |V| | vmnand      | 011101 | |F| vfgt
| 011110 | |X|I| vsgtu      | 011110 |V| | vmnor       | 011110 | | |
| 011111 | |X|I| vsgt       | 011111 |V| | vmxnor      | 011111 | |F| vfge
|===

[cols="4,1,1,1,8,4,1,1,8,4,1,1,8"]
|===
5+| funct6                  4+| funct6                 4+| funct6

| 100000 |V|X|I| vsaddu     | 100000 |V|X| vdivu       | 100000 |V|F| vfdiv
| 100001 |V|X|I| vsadd      | 100001 |V|X| vdiv        | 100001 | |F| vfrdiv
| 100010 |V|X| | vssubu     | 100010 |V|X| vremu       | 100010 |V| | VFUNARY0
| 100011 |V|X| | vssub      | 100011 |V|X| vrem        | 100011 |V| | VFUNARY1
| 100100 |V|X|I| vaadd      | 100100 |V|X| vmulhu      | 100100 |V|F| vfmul
| 100101 |V|X|I| vsll       | 100101 |V|X| vmul        | 100101 | | |
| 100110 |V|X| | vasub      | 100110 |V|X| vmulhsu     | 100110 | | |
| 100111 |V|X| | vsmul      | 100111 |V|X| vmulh       | 100111 | | |
| 101000 |V|X|I| vsrl       | 101000 | | |             | 101000 |V|F| vfmadd
| 101001 |V|X|I| vsra       | 101001 |V|X| vmadd       | 101001 |V|F| vfnmadd
| 101010 |V|X|I| vssrl      | 101010 | | |             | 101010 |V|F| vfmsub
| 101011 |V|X|I| vssra      | 101011 |V|X| vmsub       | 101011 |V|F| vfnmsub
| 101100 |V|X|I| vnsrl      | 101100 | | |             | 101100 |V|F| vfmacc
| 101101 |V|X|I| vnsra      | 101101 |V|X| vmacc       | 101101 |V|F| vfnmacc
| 101110 |V|X|I| vnclipu    | 101110 | | |             | 101110 |V|F| vfmsac
| 101111 |V|X|I| vnclip     | 101111 |V|X| vmsac       | 101111 |V|F| vfnmsac
|===

[cols="4,1,1,1,8,4,1,1,8,4,1,1,8"]
|===
5+| funct6                  4+| funct6                 4+| funct6

| 110000 |V| | | vwredsumu  | 110000 |V|X| vwaddu      | 110000 |V|F| vfwadd
| 110001 |V| | | vwredsum   | 110001 |V|X| vwadd       | 110001 |V| | vfwredsum
| 110010 | | | |            | 110010 |V|X| vwsubu      | 110010 |V|F| vfwsub
| 110011 | | | |            | 110011 |V|X| vwsub       | 110011 |V| | vfwredosum
| 110100 | | | |            | 110100 |V|X| vwaddu.w    | 110100 |V|F| vfwadd.w
| 110101 | | | |            | 110101 |V|X| vwadd.w     | 110101 | | |
| 110110 | | | |            | 110110 |V|X| vwsubu.w    | 110110 |V|F| vfwsub.w
| 110111 | | | |            | 110111 |V|X| vwsub.w     | 110111 | | |
| 111000 |V| | | vdotu      | 111000 |V|X| vwmulu      | 111000 |V|F| vfwmul
| 111001 |V| | | vdot       | 111001 | | |             | 111001 |V| | vfdot
| 111010 | | | |            | 111010 |V|X| vwmulsu     | 111010 | | |
| 111011 | | | |            | 111011 |V|X| vwmul       | 111011 | | |
| 111100 |V|X| | vwsmaccu   | 111100 |V|X| vwmaccu     | 111100 |V|F| vfwmacc
| 111101 |V|X| | vwsmacc    | 111101 |V|X| vwmacc      | 111101 |V|F| vfwnmacc
| 111110 |V|X| | vwsmsacu   | 111110 |V|X| vwmsacu     | 111110 |V|F| vfwmsac
| 111111 |V|X| | vwsmsac    | 111111 |V|X| vwmsac      | 111111 |V|F| vfwnmsac
|===

<<<

.VFUNARY0 encoding space
[cols="2,14"]
|===
| vs1 | name

2+| single-width converts
| 00000 | vfcvt.xu.f.v
| 00001 | vfcvt.x.f.v
| 00010 | vfcvt.f.xu.v
| 00011 | vfcvt.f.x.v
| |
2+| widening converts
| 01000 | vfwcvt.xu.f.v
| 01001 | vfwcvt.x.f.v
| 01010 | vfwcvt.f.xu.v
| 01011 | vfwcvt.f.x.v
| 01100 | vfwcvt.f.f.v
| |
2+| narrowing converts
| 10000 | vfncvt.xu.f.v
| 10001 | vfncvt.x.f.v
| 10010 | vfncvt.f.xu.v
| 10011 | vfncvt.f.x.v
| 10100 | vfncvt.f.f.v
|===

.VFUNARY1 encoding space
[cols="2,14"]
|===
|  vs1  | name

| 00000 | vfsqrt.v
| 10000 | vfclass.v
|===


.VMUNARY0 encoding space
[cols="2,14"]
|===
|  vs1  |

| 00001 | vmsbf
| 00010 | vmsof
| 00011 | vmsif
| 10000 | vmiota
| 10001 | vid
|===


////
.Vector Unit-Stride Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|00000|rs1|000 2+|vd|0000111|VLBU.V
|off[1:0]|000|vm|00000|rs1|101 2+|vd|0000111|VLHU.V
|off[1:0]|000|vm|00000|rs1|110 2+|vd|0000111|VLWU.V
|off[1:0]|000|vm|00000|rs1|111 2+|vd|0000111|VLE.V
|off[1:0]|100|vm|00000|rs1|000 2+|vd|0000111|VLB.V
|off[1:0]|100|vm|00000|rs1|101 2+|vd|0000111|VLH.V
|off[1:0]|100|vm|00000|rs1|110 2+|vd|0000111|VLW.V
2+|vs3|vm|00000|rs1|000|off[1:0]|000|0100111|VSB.V
2+|vs3|vm|00000|rs1|101|off[1:0]|000|0100111|VSH.V
2+|vs3|vm|00000|rs1|110|off[1:0]|000|0100111|VSW.V
2+|vs3|vm|00000|rs1|111|off[1:0]|000|0100111|VSE.V
|========================


.Vector Unit-Stride Fault-First Load Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|000|vm|10000|rs1|000 2+|vd|0000111|VLBUFF.V
|off[1:0]|000|vm|10000|rs1|101 2+|vd|0000111|VLHUFF.V
|off[1:0]|000|vm|10000|rs1|110 2+|vd|0000111|VLWUFF.V
|off[1:0]|000|vm|10000|rs1|111 2+|vd|0000111|VLEFF.V
|off[1:0]|100|vm|10000|rs1|000 2+|vd|0000111|VLBFF.V
|off[1:0]|100|vm|10000|rs1|101 2+|vd|0000111|VLHFF.V
|off[1:0]|100|vm|10000|rs1|110 2+|vd|0000111|VLWFF.V

|========================

.Vector Strided Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|010|vm|rs2|rs1|000 2+|vd|0000111|VLSBU.V
|off[1:0]|010|vm|rs2|rs1|101 2+|vd|0000111|VLSHU.V
|off[1:0]|010|vm|rs2|rs1|110 2+|vd|0000111|VLSWU.V
|off[1:0]|010|vm|rs2|rs1|111 2+|vd|0000111|VLSE.V
|off[1:0]|110|vm|rs2|rs1|000 2+|vd|0000111|VLSB.V
|off[1:0]|110|vm|rs2|rs1|101 2+|vd|0000111|VLSH.V
|off[1:0]|110|vm|rs2|rs1|110 2+|vd|0000111|VLSW.V
2+|vs3|vm|rs2|rs1|000|off[1:0]|010|0100111|VSSB.V
2+|vs3|vm|rs2|rs1|101|off[1:0]|010|0100111|VSSH.V
2+|vs3|vm|rs2|rs1|110|off[1:0]|010|0100111|VSSW.V
2+|vs3|vm|rs2|rs1|111|off[1:0]|010|0100111|VSSE.V

|========================


.Vector Indexed Load/Store Instruction Listing
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

|off[1:0]|011|vm|vs2|rs1|000 2+|vd|0000111|VLXBU.V
|off[1:0]|011|vm|vs2|rs1|101 2+|vd|0000111|VLXHU.V
|off[1:0]|011|vm|vs2|rs1|110 2+|vd|0000111|VLXWU.V
|off[1:0]|011|vm|vs2|rs1|111 2+|vd|0000111|VLXE.V
|off[1:0]|111|vm|vs2|rs1|000 2+|vd|0000111|VLXB.V
|off[1:0]|111|vm|vs2|rs1|101 2+|vd|0000111|VLXH.V
|off[1:0]|111|vm|vs2|rs1|110 2+|vd|0000111|VLXW.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|011|0100111|VSXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|011|0100111|VSXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|011|0100111|VSXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|011|0100111|VSXE.V
2+|vs3|vm|vs2|rs1|000|off[1:0]|111|0100111|VSUXB.V
2+|vs3|vm|vs2|rs1|101|off[1:0]|111|0100111|VSUXH.V
2+|vs3|vm|vs2|rs1|110|off[1:0]|111|0100111|VSUXW.V
2+|vs3|vm|vs2|rs1|111|off[1:0]|111|0100111|VSUXE.V

|========================
////



////

X  vsgeu
  X  vsge


vx4muladd
vx4mulsub


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
2+|31 27|26 25 |24   20 |19    15 |14  12 2+|11  7 |6  0   |Opcode

2+|00000|vm    |vs2     |vs1      |001    2+|vd    |1010111|VADD.VV
2+|00000|vm    |vs2     |vs1      |000    2+|vd    |1010111|VADD.VS
2+|00000|vm    |vs2     |rs1      |010    2+|vd    |1010111|VADD.VX
2+|00000|vm    |vs2     |simm[4:0]|011    2+|vd    |1010111|VADD.VI
|========================

.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00000|vm|vs2|vs1|000 2+|vd|1010111|VADD.VV
2+|00000|vm|vs2|vs1|100 2+|vd|1010111|VADD.VS
2+|00000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VADD.VI
2+|00000|vm|vs2|vs1|010 2+|vd|1010111|VADDW.VV
2+|00000|vm|vs2|vs1|110 2+|vd|1010111|VADDW.VS
2+|00000|vm|vs2|vs1|011 2+|vd|1010111|VADDW.WV
2+|00000|vm|vs2|vs1|111 2+|vd|1010111|VADDW.WS
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSUB.VI
2+|00001|vm|vs2|vs1|000 2+|vd|1010111|VSUB.VV
2+|00001|vm|vs2|vs1|100 2+|vd|1010111|VSUB.VS
2+|00001|vm|vs2|vs1|011 2+|vd|1010111|VSUBW.WV
2+|00001|vm|vs2|vs1|111 2+|vd|1010111|VSUBW.WS
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMUL.VI
2+|01000|vm|vs2|vs1|000 2+|vd|1010111|VMUL.VV
2+|01000|vm|vs2|vs1|100 2+|vd|1010111|VMUL.VS
2+|01000|vm|vs2|vs1|011 2+|vd|1010111|VMULW.WV
2+|01000|vm|vs2|vs1|111 2+|vd|1010111|VMULW.WS
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULU.VI
2+|01001|vm|vs2|vs1|000 2+|vd|1010111|VMULU.VV
2+|01001|vm|vs2|vs1|100 2+|vd|1010111|VMULU.VS
2+|01001|vm|vs2|vs1|011 2+|vd|1010111|VMULUW.WV
2+|01001|vm|vs2|vs1|111 2+|vd|1010111|VMULUW.WS
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULSU.VI
2+|01010|vm|vs2|vs1|000 2+|vd|1010111|VMULSU.VV
2+|01010|vm|vs2|vs1|100 2+|vd|1010111|VMULSU.VS
2+|01010|vm|vs2|vs1|011 2+|vd|1010111|VMULSUW.WV
2+|01010|vm|vs2|vs1|111 2+|vd|1010111|VMULSUW.WS

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|00100|vm|vs2|vs1|000 2+|vd|1010111|VSRLN.VV
2+|00100|vm|vs2|vs1|100 2+|vd|1010111|VSRLN.VS
2+|00100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRLN.VI
2+|00100|vm|vs2|vs1|010 2+|vd|1010111|VSRLN.WV
2+|00100|vm|vs2|vs1|110 2+|vd|1010111|VSRLN.WS
2+|00100|vm|vs2|vs1|111 2+|vd|1010111|VSRLN.WI
2+|00101|vm|vs2|vs1|000 2+|vd|1010111|VSRAN.VV
2+|00101|vm|vs2|vs1|100 2+|vd|1010111|VSRAN.VS
2+|00101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRAN.VI
2+|00101|vm|vs2|vs1|010 2+|vd|1010111|VSRAN.WV
2+|00101|vm|vs2|vs1|110 2+|vd|1010111|VSRAN.WS
2+|00101|vm|vs2|vs1|111 2+|vd|1010111|VSRAN.WI
2+|00110|vm|vs2|vs1|000 2+|vd|1010111|VCLIPN.VV
2+|00110|vm|vs2|vs1|100 2+|vd|1010111|VCLIPN.VS
2+|00110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPN.VI
2+|00110|vm|vs2|vs1|010 2+|vd|1010111|VCLIPN.WV
2+|00110|vm|vs2|vs1|110 2+|vd|1010111|VCLIPN.WS
2+|00110|vm|vs2|vs1|111 2+|vd|1010111|VCLIPN.WI
2+|00111|vm|vs2|vs1|000 2+|vd|1010111|VCLIPUN.VV
2+|00111|vm|vs2|vs1|100 2+|vd|1010111|VCLIPUN.VS
2+|00111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VCLIPUN.VI
2+|00111|vm|vs2|vs1|010 2+|vd|1010111|VCLIPUN.WV
2+|00111|vm|vs2|vs1|110 2+|vd|1010111|VCLIPUN.WS
2+|00111|vm|vs2|vs1|111 2+|vd|1010111|VCLIPUN.WI
2+|10000|vm|vs2|vs1|000 2+|vd|1010111|VAND.VV
2+|10000|vm|vs2|vs1|100 2+|vd|1010111|VAND.VS
2+|10000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VAND.VI
2+|10000|vm|vs2|vs1|010 2+|vd|1010111|VOR.VV
2+|10000|vm|vs2|vs1|110 2+|vd|1010111|VOR.VS
2+|10000|vm|imm[4:0]|vs1|111 2+|vd|1010111|VOR.VI
2+|10001|vm|vs2|vs1|000 2+|vd|1010111|VXOR.VV
2+|10001|vm|vs2|vs1|100 2+|vd|1010111|VXOR.VS
2+|10001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VXOR.VI
2+|10010|vm|vs2|vs1|000 2+|vd|1010111|VSLL.VV
2+|10010|vm|vs2|vs1|100 2+|vd|1010111|VSLL.VS
2+|10010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLL.VI
2+|10011|vm|vs2|vs1|000 2+|vd|1010111|VSRL.VV
2+|10011|vm|vs2|vs1|100 2+|vd|1010111|VSRL.VS
2+|10011|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSRL.VI
2+|10011|vm|vs2|vs1|010 2+|vd|1010111|VSRA.VV
2+|10011|vm|vs2|vs1|110 2+|vd|1010111|VSRA.VS
2+|10011|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSRA.VI
2+|10100|vm|vs2|vs1|000 2+|vd|1010111|VSEQ.VV
2+|10100|vm|vs2|vs1|100 2+|vd|1010111|VSEQ.VS
2+|10100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSEQ.VI
2+|10100|vm|vs2|vs1|010 2+|vd|1010111|VSNE.VV
2+|10100|vm|vs2|vs1|110 2+|vd|1010111|VSNE.VS
2+|10100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSNE.VI
2+|10101|vm|vs2|vs1|000 2+|vd|1010111|VSLT.VV
2+|10101|vm|vs2|vs1|100 2+|vd|1010111|VSLT.VS
2+|10101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLT.VI
2+|10101|vm|vs2|vs1|010 2+|vd|1010111|VSLTU.VV
2+|10101|vm|vs2|vs1|110 2+|vd|1010111|VSLTU.VS
2+|10101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLTU.VI
2+|10110|vm|vs2|vs1|000 2+|vd|1010111|VSLE.VV
2+|10110|vm|vs2|vs1|100 2+|vd|1010111|VSLE.VS
2+|10110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VSLE.VI
2+|10110|vm|vs2|vs1|010 2+|vd|1010111|VSLEU.VV
2+|10110|vm|vs2|vs1|110 2+|vd|1010111|VSLEU.VS
2+|10110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLEU.VI
2+|11000|vm|vs2|vs1|000 2+|vd|1010111|VMULH.VV
2+|11000|vm|vs2|vs1|100 2+|vd|1010111|VMULH.VS
2+|11000|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMULH.VI
2+|11001|vm|vs2|vs1|000 2+|vd|1010111|VDIV.VV
2+|11001|vm|vs2|vs1|100 2+|vd|1010111|VDIV.VS
2+|11001|vm|imm[4:0]|vs1|101 2+|vd|1010111|VDIV.VI
2+|11001|vm|vs2|vs1|010 2+|vd|1010111|VDIVU.VV
2+|11001|vm|vs2|vs1|110 2+|vd|1010111|VDIVU.VS
2+|11001|vm|imm[4:0]|vs1|111 2+|vd|1010111|VDIVU.VI
2+|11010|vm|vs2|vs1|000 2+|vd|1010111|VREM.VV
2+|11010|vm|vs2|vs1|100 2+|vd|1010111|VREM.VS
2+|11010|vm|imm[4:0]|vs1|101 2+|vd|1010111|VREM.VI
2+|11010|vm|vs2|vs1|010 2+|vd|1010111|VREMU.VV
2+|11010|vm|vs2|vs1|110 2+|vd|1010111|VREMU.VS
2+|11010|vm|imm[4:0]|vs1|111 2+|vd|1010111|VREMU.VI
2+|11011|vm|00000|vs1|000 2+|vd|1010111|VSQRT.VV
2+|11011|vm|00000|vs1|100 2+|vd|1010111|VSQRT.VS
2+|11011|vm|00000|vs1|101 2+|vd|1010111|VSQRT.VI
2+|11011|vm|00001|vs1|000 2+|vd|1010111|VFCLASS.VV
2+|11011|vm|00001|vs1|100 2+|vd|1010111|VFCLASS.VS
2+|11011|vm|00001|vs1|101 2+|vd|1010111|VFCLASS.VI
2+|11100|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJ.VV
2+|11100|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJ.VS
2+|11100|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJ.VI
2+|11100|vm|vs2|vs1|010 2+|vd|1010111|VFSGNJN.VV
2+|11100|vm|vs2|vs1|110 2+|vd|1010111|VFSGNJN.VS
2+|11100|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFSGNJN.VI
2+|11101|vm|vs2|vs1|000 2+|vd|1010111|VFSGNJX.VV
2+|11101|vm|vs2|vs1|100 2+|vd|1010111|VFSGNJX.VS
2+|11101|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFSGNJX.VI
2+|11110|vm|vs2|vs1|000 2+|vd|1010111|VFMIN.VV
2+|11110|vm|vs2|vs1|100 2+|vd|1010111|VFMIN.VS
2+|11110|vm|imm[4:0]|vs1|101 2+|vd|1010111|VFMIN.VI
2+|11110|vm|vs2|vs1|010 2+|vd|1010111|VFMAX.VV
2+|11110|vm|vs2|vs1|110 2+|vd|1010111|VFMAX.VS
2+|11110|vm|imm[4:0]|vs1|111 2+|vd|1010111|VFMAX.VI

|========================


.Vector Table
[width="100%",cols="^3,^3,^3,^4,^4,^3,^3,^3,^7,<10"]
|========================
|31 30 |29 27 |26 25 |24  20 |19    15 |14  12 |11 10 |9 7 |6  0 |Opcode

2+|11011|vm|00000|vs1|010 2+|rd|1010111|VMPOPC
2+|11011|vm|00001|vs1|010 2+|rd|1010111|VMFIRST
2+|11011|vm|00000|vs1|011 2+|vd|1010111|VMSBF.V
2+|11011|vm|00001|vs1|011 2+|vd|1010111|VMSIF.V
2+|11011|vm|00010|vs1|011 2+|vd|1010111|VMSOF.V
2+|11011|vm|11111|00000|000 2+|vd|1010111|VIOTA.V
2+|11111|vm|vs2|vs1|000 2+|vd|1010111|VMERGE.VV
2+|11111|vm|vs2|vs1|100 2+|vd|1010111|VMERGE.VS
2+|11111|vm|imm[4:0]|vs1|101 2+|vd|1010111|VMERGE.VI
2+|01101|00|rs2|vs1|000 2+|rd|1010111|VMV.X.V
2+|01101|01|rs2|rs1|000 2+|vd|1010111|VMV.V.X
2+|01101|10|rs2|vs1|000 2+|vd|1010111|VMV.S.V
2+|01101|11|rs2|vs1|000 2+|vd|1010111|VMV.V.S
2+|01101|vm|vs2|vs1|011 2+|vd|1010111|VRGATHER.VV
2+|01101|vm|vs2|vs1|100 2+|vd|1010111|VSLIDEUP.VS
2+|01101|vm|imm[4:0]|00000|101 2+|vd|1010111|VSLIDEUP.VI
2+|01101|vm|vs2|vs1|110 2+|vd|1010111|VSLIDEDOWN.VS
2+|01101|vm|imm[4:0]|vs1|111 2+|vd|1010111|VSLIDEDOWN.VI
2+|01110|vm|vs2|vs1|000 2+|vd|1010111|VREDSUM.V
2+|01110|vm|vs2|vs1|010 2+|vd|1010111|VREDSUMW.V
2+|01110|vm|vs2|vs1|001 2+|vd|1010111|VREDMAX.V
2+|01110|vm|vs2|vs1|011 2+|vd|1010111|VREDMAXU.V
2+|01110|vm|vs2|vs1|100 2+|vd|1010111|VREDMIN.V
2+|01110|vm|vs2|vs1|110 2+|vd|1010111|VREDMINU.V
2+|01111|vm|vs2|vs1|000 2+|vd|1010111|VREDAND.V
2+|01111|vm|vs2|vs1|001 2+|vd|1010111|VREDOR.V
2+|01111|vm|vs2|vs1|010 2+|vd|1010111|VREDXOR.V
2+|vs3|vm|vs2|vs1|101 2+|vd|1000011|VMADD.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000011|VMADD.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1000111|VMSUB.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1000111|VMSUB.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001011|VMADDW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001011|VMADDW.VVS
2+|vs3|vm|vs2|vs1|101 2+|vd|1001111|VMSUBW.VVV
2+|vs3|vm|vs2|vs1|110 2+|vd|1001111|VMSUBW.VVS

|========================
////
