INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/227234/Digital_clock_project/Digital_clock_project.srcs/sources_1/new/digital_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'digital_clock'
INFO: [VRFC 10-3107] analyzing entity 'bin2hex'
INFO: [VRFC 10-3107] analyzing entity 'clk_div'
ERROR: [VRFC 10-2989] 'counter_slow' is not declared [D:/Documents/227234/Digital_clock_project/Digital_clock_project.srcs/sources_1/new/digital_clock.vhd:164]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Documents/227234/Digital_clock_project/Digital_clock_project.srcs/sources_1/new/digital_clock.vhd:156]
INFO: [VRFC 10-3070] VHDL file 'D:/Documents/227234/Digital_clock_project/Digital_clock_project.srcs/sources_1/new/digital_clock.vhd' ignored due to errors
