#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Feb 14 11:06:05 2026
# Process ID: 2872
# Current directory: C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1
# Command line: vivado.exe -log design_1_conv2d_layer_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv2d_layer_0_0.tcl
# Log file: C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/design_1_conv2d_layer_0_0.vds
# Journal file: C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1\vivado.jou
# Running On: Pranav_J, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 8, Host memory: 16890 MB
#-----------------------------------------------------------
source design_1_conv2d_layer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/prana/yolov5s_conv/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conv2d_layer_0_0
Command: synth_design -top design_1_conv2d_layer_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14928
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1241.402 ; gain = 407.484
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv2d_layer_0_0' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_conv2d_layer_0_0/synth/design_1_conv2d_layer_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_control_s_axi' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_control_s_axi.v:221]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_control_s_axi' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_mul_32ns_32ns_64_2_1' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_32ns_32ns_64_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_mul_32ns_32ns_64_2_1' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_32ns_32ns_64_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_mul_32ns_64ns_96_5_1' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_32ns_64ns_96_5_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_mul_32ns_64ns_96_5_1' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_32ns_64ns_96_5_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_mul_mul_16s_16s_16_4_1' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_mul_16s_16s_16_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_mul_mul_16s_16s_16_4_1' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_mul_mul_16s_16s_16_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'conv2d_layer_regslice_both' [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer_regslice_both' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_layer' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv2d_layer_0_0' (0#1) [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_conv2d_layer_0_0/synth/design_1_conv2d_layer_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer_control_s_axi.v:294]
WARNING: [Synth 8-7129] Port rst in module conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module conv2d_layer_mul_32ns_64ns_96_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module conv2d_layer_mul_32ns_32ns_64_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.891 ; gain = 521.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.891 ; gain = 521.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.891 ; gain = 521.973
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1355.891 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_conv2d_layer_0_0/constraints/conv2d_layer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ip/design_1_conv2d_layer_0_0/constraints/conv2d_layer_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1421.664 ; gain = 3.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv2d_layer_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv2d_layer_control_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_s_reg_2890_reg' and it is trimmed from '16' to '8' bits. [c:/Users/prana/yolov5s_conv/yolov5s_conv.gen/sources_1/bd/design_1/ipshared/1f99/hdl/verilog/conv2d_layer.v:1151]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv2d_layer_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv2d_layer_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   96 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 14    
	   3 Input   17 Bit       Adders := 8     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 9     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               96 Bit    Registers := 6     
	               64 Bit    Registers := 4     
	               50 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               31 Bit    Registers := 25    
	               16 Bit    Registers := 25    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 40    
+---Multipliers : 
	              32x64  Multipliers := 1     
	              32x32  Multipliers := 1     
+---Muxes : 
	   4 Input   64 Bit        Muxes := 1     
	   3 Input   50 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	  51 Input   50 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 6     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U1/dout_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U1/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U1/dout_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U1/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff0_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/tmp_product, operation Mode is: (PCIN>>17)+(A2*B'')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/tmp_product.
DSP Report: Generating DSP mul_32ns_64ns_96_5_1_U2/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_32ns_64ns_96_5_1_U2/a_reg0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff1_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: register mul_32ns_64ns_96_5_1_U2/buff0_reg is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: operator mul_32ns_64ns_96_5_1_U2/tmp_product is absorbed into DSP mul_32ns_64ns_96_5_1_U2/buff1_reg.
DSP Report: Generating DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_16s_16s_16_4_1_U3/conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module conv2d_layer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module conv2d_layer_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[47]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[46]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[45]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[44]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[43]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[42]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[41]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[40]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[39]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[38]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[37]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[36]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[35]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[34]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[33]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[32]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[31]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[30]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[29]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[28]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[27]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[26]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[25]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[24]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[23]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[22]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[21]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[20]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[19]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[18]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[17]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[47]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[46]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[45]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[44]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[43]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[42]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[41]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[40]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[39]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[38]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[37]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[36]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[35]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[34]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[33]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[32]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[31]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[30]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[29]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[28]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[27]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[26]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[25]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[24]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[23]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[22]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[21]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[20]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[19]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[18]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_32ns_64_2_1_U1/dout_reg[17]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[47]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[46]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[45]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[44]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[43]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[42]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[41]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[40]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[39]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[38]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[37]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[36]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[35]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[34]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[33]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[32]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[31]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[30]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[29]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[28]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[27]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[26]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[25]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[24]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[23]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[22]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[21]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[20]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[19]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[18]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[17]) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[47]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[46]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[45]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[44]__0) is unused and will be removed from module conv2d_layer.
WARNING: [Synth 8-3332] Sequential element (mul_32ns_64ns_96_5_1_U2/buff1_reg[43]__0) is unused and will be removed from module conv2d_layer.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_layer                                | A*B                  | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_layer                                | (PCIN>>17)+A*B       | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | A*B                  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv2d_layer                                | (PCIN>>17)+A*B       | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | (A''*B2)'            | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN>>17)+(A2*B'')' | 16     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d_layer                                | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | PCIN+(A''*B2)'       | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN>>17)+(A2*B'')' | 18     | 14     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d_layer                                | (A2*B'')'            | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN>>17)+(A2*B'')' | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN+(A''*B2)')'    | 18     | 16     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0 | (A2*B2)'             | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1421.664 ; gain = 587.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1430.566 ; gain = 596.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1468.918 ; gain = 635.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_layer                                | A'*B'                  | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_layer                                | (PCIN>>17+A'*B')'      | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | A'*B'                  | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|conv2d_layer                                | (PCIN>>17+A'*B')'      | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | (A''*B'')'             | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | (PCIN>>17+(A''*B'')')' | 15     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d_layer                                | (A''*B'')'             | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | PCIN+(A''*B'')'        | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN>>17+(A''*B'')')' | 17     | 13     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d_layer                                | (A''*B'')'             | 17     | 17     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | 
|conv2d_layer                                | PCIN>>17+(A''*B'')'    | 17     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 1    | 0    | 
|conv2d_layer                                | (PCIN+(A''*B'')')'     | 17     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|conv2d_layer_mul_mul_16s_16s_16_4_1_DSP48_0 | ((A'*B'')')'           | 30     | 18     | -      | -      | 16     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   408|
|2     |DSP48E1 |    13|
|8     |LUT1    |    26|
|9     |LUT2    |   549|
|10    |LUT3    |   483|
|11    |LUT4    |   578|
|12    |LUT5    |   136|
|13    |LUT6    |   515|
|14    |FDRE    |  2463|
|15    |FDSE    |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 159 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1483.426 ; gain = 583.734
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1483.426 ; gain = 649.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1495.457 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c0990e5e
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1501.098 ; gain = 1070.520
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/design_1_conv2d_layer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conv2d_layer_0_0, cache-ID = eeef479884b899a4
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/prana/yolov5s_conv/yolov5s_conv.runs/design_1_conv2d_layer_0_0_synth_1/design_1_conv2d_layer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conv2d_layer_0_0_utilization_synth.rpt -pb design_1_conv2d_layer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 14 11:06:52 2026...
