


<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
        "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=Edge" />
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>USTC-数电实验课程主页</title>
    <link rel="stylesheet" href="../../css/nature.css" type="text/css" />
    <link rel="stylesheet" href="../../css/pygments.css" type="text/css" />
    <link rel="stylesheet" type="text/css" href="../../css/graphviz.css" />
    <script type="text/javascript" id="documentation_options" data-url_root="#" src="../../js/documentation_options.js"></script>
    <script type="text/javascript" src="../../js/jquery.js"></script>
    <script type="text/javascript" src="../../js/underscore.js"></script>
    <script type="text/javascript" src="../../js/doctools.js"></script>
    <script type="text/javascript" src="../../js/language_data.js"></script>
    <script type="text/javascript" src="./js/js/ceph.js"></script>
    <!--没有这个文件夹-->
    <link rel="shortcut icon" href="_static/favicon.ico"/>
    <link rel="index" title="Index" href="genindex/" />
    <link rel="search" title="Search" href="search/" />
    <link rel="next" title="Intro to Ceph" href="start/intro/" />
    <script type="text/javascript" src="http://ayni.ceph.com/public/js/ceph.js"></script>
</head>

<body>
<div class="related" role="navigation" aria-label="related navigation">
    <h3>Navigation</h3>
    <ul>
        <li class="right" style="margin-right: 10px">
            <a href="genindex/" title="General Index"
               accesskey="I">外部链接</a></li>
        <li class="right" >
            <a href="py-modindex/" title="Python Module Index"
            >外部链接</a> |</li>
        <li class="right" >
            <a href="start/intro/" title="Intro to Ceph"
               accesskey="N">外部链接</a> |</li>
        <li class="nav-item nav-item-0"><a href="#">外部链接</a> &#187;</li>
    </ul>
</div>

<div class="document">
    <div class="documentwrapper">
        <div class="bodywrapper">
            <div class="body" role="main">
                <div id="dev-warning" class="admonition note" style="display:none;">
                    <p class="first admonition-title">Notice</p>
                    <p class="last">This document is for a development version of Ceph.</p>
                </div>

                <div id="eol-warning" class="admonition warning" style="display:none;">
                    <p class="first admonition-title">Warning</p>
                    <p class="last">This document is for an unsupported version of Ceph.</p>
                </div>
                <div id="docubetter" align="right" style="display:none; padding: 15px; font-weight: bold;">
                    <a id="edit-on-github" href="https://github.com/ceph/ceph/edit/master/doc/index.rst" rel="nofollow">Edit on GitHub</a> | <a href="https://github.com/ceph/ceph/projects/4">Report a Documentation Bug</a>
                </div>

                <div class="section" id="welcome-to-ceph">


                    <!--Logisim-->

<div><h2 style="margin-top:13pt; margin-bottom:13pt; text-align:center; page-break-inside:avoid; page-break-after:avoid; line-height:173%; widows:0; orphans:0; font-size:22pt"><a name="_Toc458009631"><span style="font-family:'Calibri Light'"> FPGA</span><span style="font-family:'宋体'">基础知识介绍</span></a></h2><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">（</span><span style="font-family:Calibri">Field</span><span style="font-family:'宋体'">－</span><span style="font-family:Calibri">Programmable Gate Array</span><span style="font-family:'宋体'">），即现场可编程门阵列，它是在</span><span style="font-family:Calibri">PAL</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">GAL</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">CPLD</span><span style="font-family:'宋体'">等可编程器件的基础上进一步发展的产物。它是作为专用集成电路（</span><span style="font-family:Calibri">ASIC</span><span style="font-family:'宋体'">）领域中的一种半定制电路而出现的，既解决了定制电路的不足，又克服了原有可编程器件门电路数有限的缺点。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">目前</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">的两大主要厂商为</span><span style="font-family:Calibri">xilinx</span><span style="font-family:'宋体'">和</span><span style="font-family:Calibri">altera</span><span style="font-family:'宋体'">。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Xilinx</span><span style="font-family:'宋体'">：公司网址为：</span><a href="http://www.xilinx.com/" style="text-decoration:none"><span style="font-family:Calibri; text-decoration:underline; color:#0563c1">www.xilinx.com</span></a><span style="font-family:'宋体'">。</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">市场的龙头老大，市场份额接近</span><span style="font-family:Calibri">50%</span><span style="font-family:'宋体'">，其主要产品包括：</span><span style="font-family:Calibri">Sparten</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Virtex</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Artix</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Kintex</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Virtex</span><span style="font-family:'宋体'">系列等</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">开发工具：其第六代及以前的产品的开发工具为</span><span style="font-family:Calibri">ISE </span><span style="font-family:'宋体'">，从第七代产品开始，已全部转移到</span><span style="font-family:Calibri">vivado</span><span style="font-family:'宋体'">平台。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Altera</span><span style="font-family:'宋体'">：公司网址为：</span><a href="http://www.altera.com/" style="text-decoration:none"><span style="font-family:Calibri; text-decoration:underline; color:#0563c1">www.altera.com</span></a><span style="font-family:'宋体'">，</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">市场的二当家，市场份额</span><span style="font-family:Calibri">40%</span><span style="font-family:'宋体'">以上，</span><span style="font-family:Calibri">2015</span><span style="font-family:'宋体'">年</span><span style="font-family:Calibri">6</span><span style="font-family:'宋体'">月被</span><span style="font-family:Calibri">Intel</span><span style="font-family:'宋体'">以</span><span style="font-family:Calibri">167</span><span style="font-family:'宋体'">亿美元收购。主要产品包含：</span><span style="font-family:Calibri">Max</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Cyclone</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Arria</span><span style="font-family:'宋体'">系列、</span><span style="font-family:Calibri">Stratix</span><span style="font-family:'宋体'">系列等。主要开发工具：</span><span style="font-family:Calibri">Quartus</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">此外，</span><span style="font-family:Calibri">Lattice</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">Actel</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">Atmel</span><span style="font-family:'宋体'">等公司也有</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">产品，由于市场份额小，市面上很少见到，此处不再介绍。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">产品种类多种多样，但原理都是相同的。我们只要理解了其基本结构，学习起来还是非常轻松的。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">在介绍</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">之前，先对数字电路中所学的知识做一个简单的回顾。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">现如今的集成电路绝大部分采用</span><span style="font-family:Calibri">CMOS</span><span style="font-family:'宋体'">工艺，</span><span style="font-family:Calibri">CMOS</span><span style="font-family:'宋体'">电路是互补型金属氧化物半导体电路</span><span style="font-family:Calibri">(Complementary Metal-Oxide-Semiconductor)</span><span style="font-family:'宋体'">的英文字头缩写，它由绝缘场效应晶体管组成，由于只有一种载流子，因而是一种单极型晶体管集成电路，其基本结构是一个</span><span style="font-family:Calibri">N</span><span style="font-family:'宋体'">沟道</span><span style="font-family:Calibri">MOS</span><span style="font-family:'宋体'">管和一个</span><span style="font-family:Calibri">P</span><span style="font-family:'宋体'">沟道</span><span style="font-family:Calibri">MOS</span><span style="font-family:'宋体'">管。</span><span style="font-family:Calibri">NMOS</span><span style="font-family:'宋体'">和</span><span style="font-family:Calibri">PMOS</span><span style="font-family:'宋体'">可以认为是两种开关电路，两种电路均包含</span><span style="font-family:Calibri">G</span><span style="font-family:'宋体'">（栅极）、</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">（漏极）、</span><span style="font-family:Calibri">S</span><span style="font-family:'宋体'">（源极）三个极：</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">对于</span><span style="font-family:Calibri">NMOS</span><span style="font-family:'宋体'">，当</span><span style="font-family:Calibri">G</span><span style="font-family:'宋体'">为高电平时，</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">S</span><span style="font-family:'宋体'">导通，否则截止</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">对于</span><span style="font-family:Calibri">PMOS</span><span style="font-family:'宋体'">，当</span><span style="font-family:Calibri">G</span><span style="font-family:'宋体'">为低电平时，</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">S</span><span style="font-family:'宋体'">导通，否则截止</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.001.png" width="255" height="98" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">一个</span><span style="font-family:Calibri">NMOS</span><span style="font-family:'宋体'">和一个</span><span style="font-family:Calibri">PMOS</span><span style="font-family:'宋体'">可构成一个</span><span style="font-family:Calibri">CMOS</span><span style="font-family:'宋体'">反相器：</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">vi</span><span style="font-family:'宋体'">为高电平时，</span><span style="font-family:Calibri">PMOS</span><span style="font-family:'宋体'">截止，</span><span style="font-family:Calibri">NMOS</span><span style="font-family:'宋体'">导通，</span><span style="font-family:Calibri">vo</span><span style="font-family:'宋体'">输出低电平</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">vi</span><span style="font-family:'宋体'">为低电平时，</span><span style="font-family:Calibri">PMOS</span><span style="font-family:'宋体'">导通，</span><span style="font-family:Calibri">NMOS</span><span style="font-family:'宋体'">截止，</span><span style="font-family:Calibri">vo</span><span style="font-family:'宋体'">输出高电平</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.002.png" width="201" height="106" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">其逻辑表达式可写成 ： </span><img src="cbs8n-xor96.003.png" width="47" height="18" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">同理，可构成</span><span style="font-family:Calibri">CMOS</span><span style="font-family:'宋体'">的与非门、或非门</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">&#xa0;</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.004.png" width="321" height="115" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">通过非门、与非门、或非门可实现所有的组合逻辑电路，多个与非门可组成一个带有复位、置位功能的</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">触发器，而</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">触发器则是时序逻辑电路的最核心部件。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.005.png" width="251" height="125" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">由此可知，通过非门、与非门、或非门的有序堆叠，可实现任意功能的数字电路，如果有一款电路，其基本单元可配置成各种基本门，则其就具备了硬件编程能力。</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">就是这种芯片，它基于查找表（</span><span style="font-family:Calibri">LUT</span><span style="font-family:'宋体'">：</span><span style="font-family:Calibri">Look Up Table</span><span style="font-family:'宋体'">）技术的可编程逻辑器件，通过配置，</span><span style="font-family:Calibri">LUT</span><span style="font-family:'宋体'">可实现与门、或门、与非门、或非门或者其他简单组合逻辑功能，其本质上就是</span><span style="font-family:Calibri">1bit</span><span style="font-family:'宋体'">位宽的</span><span style="font-family:Calibri">RAM</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">我们以一个</span><span style="font-family:Calibri">2</span><span style="font-family:'宋体'">输入的查找表为例，来做讲解</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.006.png" width="382" height="137" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">以目前比较流行的</span><span style="font-family:Calibri">Spartan6</span><span style="font-family:'宋体'">芯片为例，来说明</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">其最底层便是一个</span><span style="font-family:Calibri">6</span><span style="font-family:'宋体'">输入查找表（可拆成两个</span><span style="font-family:Calibri">5</span><span style="font-family:'宋体'">输入</span><span style="font-family:Calibri">LUT</span><span style="font-family:'宋体'">使用）以及两个</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">触发器的结构</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.007.png" width="307" height="164" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Slice</span><span style="font-family:'宋体'">是</span><span style="font-family:Calibri">Xilinx FPGA</span><span style="font-family:'宋体'">的最基本单元，包含</span><span style="font-family:Calibri">4</span><span style="font-family:'宋体'">个</span><span style="font-family:Calibri">6</span><span style="font-family:'宋体'">输入</span><span style="font-family:Calibri">LUT</span><span style="font-family:'宋体'">及</span><span style="font-family:Calibri">8</span><span style="font-family:'宋体'">个</span><span style="font-family:Calibri">D</span><span style="font-family:'宋体'">触发器</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Xilinx</span><span style="font-family:'宋体'">的</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">中包含三类</span><span style="font-family:Calibri">Slice </span><span style="font-family:'宋体'">：</span><span style="font-family:Calibri">SliceL</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">SliceM</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">SliceX</span><span style="font-family:'宋体'">，三类</span><span style="font-family:Calibri">slice</span><span style="font-family:'宋体'">本质上是相同的，只不过在细节上有一些差别，此处不再详细展开。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.008.png" width="262" height="298" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">CLB</span><span style="font-family:'宋体'">（</span><span style="font-family:Calibri">Configurable Logic Blocks</span><span style="font-family:'宋体'">）是</span><span style="font-family:Calibri">Sparten6 </span><span style="font-family:'宋体'">的主要资源，包含两个</span><span style="font-family:Calibri">Slice</span><span style="font-family:'宋体'">，如下图所示：</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.009.png" width="212" height="205" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /><span style="font-family:'宋体'">   </span><img src="cbs8n-xor96.010.png" width="272" height="212" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">多个</span><span style="font-family:Calibri">CLB</span><span style="font-family:'宋体'">再加上丰富的互联开关，便构成了</span><span style="font-family:Calibri">Xilinx</span><span style="font-family:'宋体'">公司</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">的最核心框架。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">下图是</span><span style="font-family:Calibri">xilinx</span><span style="font-family:'宋体'">一款型号为</span><span style="font-family:Calibri">XC6SLC45T</span><span style="font-family:'宋体'">的</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">在</span><span style="font-family:Calibri">planAhead</span><span style="font-family:'宋体'">中的视图</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.011.png" width="264" height="307" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">从图中可以看出，</span><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">内部，除了大量的</span><span style="font-family:Calibri">CLB</span><span style="font-family:'宋体'">资源，用于实现可编程逻辑外，还有一些其它的硬件资源，包括</span><span style="font-family:Calibri">block ram</span><span style="font-family:'宋体'">、内存控制器、时钟管理（</span><span style="font-family:Calibri">CMT</span><span style="font-family:'宋体'">）单元、数字信号处理（</span><span style="font-family:Calibri">DSP</span><span style="font-family:'宋体'">）端口控制（</span><span style="font-family:Calibri">IOB</span><span style="font-family:'宋体'">）单元等，大大提高了其可编程性，几乎可以实现所有的数字电路功能。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">下面是在</span><span style="font-family:Calibri">planahead</span><span style="font-family:'宋体'">中对</span><span style="font-family:Calibri">xc6slx4-2tqg144</span><span style="font-family:'宋体'">芯片的截图，通过这些图片，可以对其结构有一个整体的了解。更多的细节性问题，需要大家在实际使用过程中逐步掌握。</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.012.png" width="554" height="375" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">输入输出块，包含了焊盘及其相关电路</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.013.png" width="455" height="259" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">ILOGIC</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">OLOGIC</span><span style="font-family:'宋体'">、</span><span style="font-family:Calibri">IODELAY</span><span style="font-family:'宋体'">部分</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.014.png" width="554" height="274" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Slice</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.015.png" width="554" height="505" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">Slice</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.016.png" width="554" height="508" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">block ram</span><span style="font-family:'宋体'">资源</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.017.png" width="554" height="586" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">时钟管理单元</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.018.png" width="222" height="318" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:'宋体'">时钟驱动电路</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:center; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><img src="cbs8n-xor96.019.png" width="451" height="189" alt="" style="-aw-left-pos:0pt; -aw-rel-hpos:column; -aw-rel-vpos:paragraph; -aw-top-pos:0pt; -aw-wrap-type:inline" /></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">FPGA</span><span style="font-family:'宋体'">依靠其强大、全方面、多维度的可编程能力，在航空航天、电子通信、银行金融、医疗设备、信息存储、数据处理、</span><span style="font-family:Calibri">ASIC</span><span style="font-family:'宋体'">原型验证等许多行业或领域发挥着极其重要的作用</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">&#xa0;</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">&#xa0;</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">&#xa0;</span></p><p style="margin-top:0pt; margin-bottom:10pt; text-align:justify; line-height:115%; widows:0; orphans:0; font-size:10.5pt"><span style="font-family:Calibri">&#xa0;</span></p></div>



                </div>

            </div>
        </div>
    </div>
    <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="loogo">
                <!--无logoclass  class="logo"-->
                USTC
            </a>
            </p>
            <h3><a href="#">内容大纲</a></h3>
            <ul>
                <li class="toctree-l1"><a class="reference internal" href="start/intro/">课程体系介绍</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/logisim/logisim.html"  >LogiSim工具</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/Verilog_GR/Verilog_GR.html">Verilog语法</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/fpga/FPGA.html">FPGA原理</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/peripherals/peripherals.html">Nexys4 DDR开发板</a></li>
                <li class="toctree-l1"><a class="reference internal" href="cephfs/">Vivado安装及使用</a></li>
                <li class="toctree-l1"><a class="reference internal" href="rbd/">TestBench编写及仿真</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/basic_logical_gate/BLG.html">基本逻辑门（与、或、非、异或等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="/~pb161314/Markdown_file/Simple_combinational_logic/SCL.html">简单组合逻辑电路（如选择器、译码器、加法器）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="mgr/dashboard/">复杂组合逻辑电路（如多位全加器等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="api/">简单时序逻辑电路（锁存器、触发器等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="architecture/">复杂时序逻辑电路（如计数器、秒表等）</a></li>
                <li class="toctree-l1"><a class="reference internal" href="dev/developer_guide/">存储器</a></li>
                <li class="toctree-l1"><a class="reference internal" href="dev/internals/">有限状态机</a></li>
            </ul>


            <!-- ugly kludge to make genindex look like it's part of the toc
            <ul style="margin-top: -10px">
                <li class="toctree-l1"><a class="reference internal" href="genindex/">Index</a>
                </li>
            </ul>
            -->
            <div id="searchbox" style="display: none" role="search">
                <h3>Quick search</h3>
                <div class="searchformwrapper">
                    <form class="search" action="search/" method="get">
                        <input type="text" name="q" />
                        <input type="submit" value="Go" />
                        <input type="hidden" name="check_keywords" value="yes" />
                        <input type="hidden" name="area" value="default" />
                    </form>
                </div>
            </div>
            <script type="text/javascript">$('#searchbox').show(0);</script>
        </div>
    </div>
    <div class="clearer"></div>
</div>
<div class="related" role="navigation" aria-label="related navigation">
    <h3>Navigation</h3>
    <ul>
        <li class="right" style="margin-right: 10px">
            <a href="genindex/" title="General Index"
            >其他链接/资源</a></li>

        <li class="right" >
            <a href="py-modindex/" title="Python Module Index"
            >链接</a> |</li>
        <li class="right" >
            <a href="start/intro/" title="Intro to Ceph"
            >链接</a> |</li>
        <li class="nav-item nav-item-0"><a href="#">链接</a> &#187;</li>

    </ul>
</div>
<div class="footer" role="contentinfo">
    如果网页的浏览出现了问题或者你对网页的布局有什么建议，请联系我们：<a href="mailto:xys05@outlook.com">xys05@outlook.com</a>
</div>
</body>
</html>







