

================================================================
== Vivado HLS Report for 'Block_arrayctor_loop'
================================================================
* Date:           Mon Feb  1 13:51:17 2021

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        dato2moment
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.32|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: dato_addr (2)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:0  %dato_addr = getelementptr [4 x i32]* %dato, i32 0, i32 0

ST_1: dedo0_0_V (3)  [2/2] 2.32ns  loc: axi_algorithm.cpp:29
newFuncRoot:1  %dedo0_0_V = load i32* %dato_addr, align 4

ST_1: dato_addr_1 (4)  [1/1] 0.00ns  loc: axi_algorithm.cpp:30
newFuncRoot:2  %dato_addr_1 = getelementptr [4 x i32]* %dato, i32 0, i32 1

ST_1: palma0_0_V (5)  [2/2] 2.32ns  loc: axi_algorithm.cpp:30
newFuncRoot:3  %palma0_0_V = load i32* %dato_addr_1, align 4


 <State 2>: 2.32ns
ST_2: dedo0_0_V (3)  [1/2] 2.32ns  loc: axi_algorithm.cpp:29
newFuncRoot:1  %dedo0_0_V = load i32* %dato_addr, align 4

ST_2: palma0_0_V (5)  [1/2] 2.32ns  loc: axi_algorithm.cpp:30
newFuncRoot:3  %palma0_0_V = load i32* %dato_addr_1, align 4

ST_2: dato_addr_2 (6)  [1/1] 0.00ns  loc: axi_algorithm.cpp:31
newFuncRoot:4  %dato_addr_2 = getelementptr [4 x i32]* %dato, i32 0, i32 2

ST_2: dedo1_0_V (7)  [2/2] 2.32ns  loc: axi_algorithm.cpp:31
newFuncRoot:5  %dedo1_0_V = load i32* %dato_addr_2, align 4

ST_2: dato_addr_3 (8)  [1/1] 0.00ns  loc: axi_algorithm.cpp:32
newFuncRoot:6  %dato_addr_3 = getelementptr [4 x i32]* %dato, i32 0, i32 3

ST_2: palma1_0_V (9)  [2/2] 2.32ns  loc: axi_algorithm.cpp:32
newFuncRoot:7  %palma1_0_V = load i32* %dato_addr_3, align 4


 <State 3>: 2.32ns
ST_3: dedo1_0_V (7)  [1/2] 2.32ns  loc: axi_algorithm.cpp:31
newFuncRoot:5  %dedo1_0_V = load i32* %dato_addr_2, align 4

ST_3: palma1_0_V (9)  [1/2] 2.32ns  loc: axi_algorithm.cpp:32
newFuncRoot:7  %palma1_0_V = load i32* %dato_addr_3, align 4

ST_3: mrv (10)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:8  %mrv = insertvalue { i32, i32, i32, i32 } undef, i32 %dedo0_0_V, 0

ST_3: mrv_1 (11)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:9  %mrv_1 = insertvalue { i32, i32, i32, i32 } %mrv, i32 %palma0_0_V, 1

ST_3: mrv_2 (12)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:10  %mrv_2 = insertvalue { i32, i32, i32, i32 } %mrv_1, i32 %dedo1_0_V, 2

ST_3: mrv_3 (13)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:11  %mrv_3 = insertvalue { i32, i32, i32, i32 } %mrv_2, i32 %palma1_0_V, 3

ST_3: StgValue_20 (14)  [1/1] 0.00ns  loc: axi_algorithm.cpp:29
newFuncRoot:12  ret { i32, i32, i32, i32 } %mrv_3



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dato]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dato_addr   (getelementptr) [ 0010]
dato_addr_1 (getelementptr) [ 0010]
dedo0_0_V   (load         ) [ 0001]
palma0_0_V  (load         ) [ 0001]
dato_addr_2 (getelementptr) [ 0001]
dato_addr_3 (getelementptr) [ 0001]
dedo1_0_V   (load         ) [ 0000]
palma1_0_V  (load         ) [ 0000]
mrv         (insertvalue  ) [ 0000]
mrv_1       (insertvalue  ) [ 0000]
mrv_2       (insertvalue  ) [ 0000]
mrv_3       (insertvalue  ) [ 0000]
StgValue_20 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dato">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dato"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="dato_addr_gep_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="1" slack="0"/>
<pin id="15" dir="0" index="2" bw="1" slack="0"/>
<pin id="16" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dato_addr/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_access_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="2" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="33" dir="0" index="3" bw="2" slack="0"/>
<pin id="34" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
<pin id="35" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dedo0_0_V/1 palma0_0_V/1 dedo1_0_V/2 palma1_0_V/2 "/>
</bind>
</comp>

<comp id="25" class="1004" name="dato_addr_1_gep_fu_25">
<pin_list>
<pin id="26" dir="0" index="0" bw="32" slack="0"/>
<pin id="27" dir="0" index="1" bw="1" slack="0"/>
<pin id="28" dir="0" index="2" bw="1" slack="0"/>
<pin id="29" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dato_addr_1/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="dato_addr_2_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="3" slack="0"/>
<pin id="41" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dato_addr_2/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="dato_addr_3_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="3" slack="0"/>
<pin id="50" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dato_addr_3/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="mrv_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="128" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="1"/>
<pin id="58" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="mrv_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="128" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="1"/>
<pin id="63" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="mrv_2_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="128" slack="0"/>
<pin id="67" dir="0" index="1" bw="32" slack="0"/>
<pin id="68" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="mrv_3_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="128" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="77" class="1005" name="dato_addr_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="2" slack="1"/>
<pin id="79" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dato_addr "/>
</bind>
</comp>

<comp id="82" class="1005" name="dato_addr_1_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="1"/>
<pin id="84" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dato_addr_1 "/>
</bind>
</comp>

<comp id="87" class="1005" name="dedo0_0_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="1"/>
<pin id="89" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dedo0_0_V "/>
</bind>
</comp>

<comp id="92" class="1005" name="palma0_0_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="palma0_0_V "/>
</bind>
</comp>

<comp id="97" class="1005" name="dato_addr_2_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="2" slack="1"/>
<pin id="99" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dato_addr_2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="dato_addr_3_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="2" slack="1"/>
<pin id="104" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="dato_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="2" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="12" pin=2"/></net>

<net id="24"><net_src comp="12" pin="3"/><net_sink comp="20" pin=0"/></net>

<net id="30"><net_src comp="0" pin="0"/><net_sink comp="25" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="25" pin=1"/></net>

<net id="32"><net_src comp="4" pin="0"/><net_sink comp="25" pin=2"/></net>

<net id="36"><net_src comp="25" pin="3"/><net_sink comp="20" pin=3"/></net>

<net id="42"><net_src comp="0" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="37" pin=2"/></net>

<net id="45"><net_src comp="37" pin="3"/><net_sink comp="20" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="54"><net_src comp="46" pin="3"/><net_sink comp="20" pin=3"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="64"><net_src comp="55" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="69"><net_src comp="60" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="20" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="75"><net_src comp="65" pin="2"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="20" pin="5"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="12" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="85"><net_src comp="25" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="20" pin=3"/></net>

<net id="90"><net_src comp="20" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="95"><net_src comp="20" pin="5"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="100"><net_src comp="37" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="20" pin=0"/></net>

<net id="105"><net_src comp="46" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="20" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_arrayctor.loop : dato | {1 2 3 }
  - Chain level:
	State 1
		dedo0_0_V : 1
		palma0_0_V : 1
	State 2
		dedo1_0_V : 1
		palma1_0_V : 1
	State 3
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		StgValue_20 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|          |    mrv_fu_55   |
|insertvalue|   mrv_1_fu_60  |
|          |   mrv_2_fu_65  |
|          |   mrv_3_fu_71  |
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| dato_addr_1_reg_82|    2   |
| dato_addr_2_reg_97|    2   |
|dato_addr_3_reg_102|    2   |
|  dato_addr_reg_77 |    2   |
|  dedo0_0_V_reg_87 |   32   |
| palma0_0_V_reg_92 |   32   |
+-------------------+--------+
|       Total       |   72   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_20 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_20 |  p3  |   4  |   2  |    8   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.721  ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   42   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   72   |   42   |
+-----------+--------+--------+--------+
