Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Sep  9 17:37:17 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/cascade/mul14/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  196         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (196)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (196)
5. checking no_input_delay (27)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (196)
--------------------------
 There are 196 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src19_reg[0]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src21_reg[0]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src22_reg[0]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src23_reg[0]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src24_reg[0]/C
src24_reg[1]/C
src24_reg[2]/C
src25_reg[0]/C
src25_reg[1]/C
src26_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (196)
--------------------------------------------------
 There are 196 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src19_reg[0]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src21_reg[0]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src22_reg[0]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src23_reg[0]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src24_reg[0]/D
src24_reg[1]/D
src24_reg[2]/D
src25_reg[0]/D
src25_reg[1]/D
src26_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  224          inf        0.000                      0                  224           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst24[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.544ns  (logic 5.180ns (54.273%)  route 4.364ns (45.727%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.279 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.279    compressor/chain2_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.509 r  compressor/chain2_0/carry4_inst4/O[1]
                         net (fo=1, routed)           1.643     7.152    dst24_OBUF[0]
    V16                                                               r  dst24_OBUF[0]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392     9.544 r  dst24_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.544    dst24[0]
    V16                                                               r  dst24[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst26[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 5.177ns (54.942%)  route 4.245ns (45.058%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.279 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.279    compressor/chain2_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.513 r  compressor/chain2_0/carry4_inst4/O[3]
                         net (fo=1, routed)           1.524     7.037    dst26_OBUF[0]
    T16                                                               r  dst26_OBUF[0]_inst/I
    T16                  OBUF (Prop_obuf_I_O)         2.385     9.422 r  dst26_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.422    dst26[0]
    T16                                                               r  dst26[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst23[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.412ns  (logic 5.115ns (54.348%)  route 4.297ns (45.652%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.279 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.279    compressor/chain2_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.438 r  compressor/chain2_0/carry4_inst4/O[0]
                         net (fo=1, routed)           1.576     7.014    dst23_OBUF[0]
    U17                                                               r  dst23_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398     9.412 r  dst23_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.412    dst23[0]
    U17                                                               r  dst23[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 5.140ns (54.778%)  route 4.243ns (45.222%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.279 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.279    compressor/chain2_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.460 r  compressor/chain2_0/carry4_inst4/O[2]
                         net (fo=1, routed)           1.522     6.982    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.401     9.384 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.384    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 5.058ns (54.242%)  route 4.267ns (45.758%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.946 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.555     4.501    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X3Y78                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.225     4.726 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.726    compressor/chain2_0/prop[11]
    SLICE_X3Y78                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.025 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.025    compressor/chain2_0/carryout[11]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.255 r  compressor/chain2_0/carry4_inst3/O[1]
                         net (fo=1, routed)           1.674     6.929    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396     9.325 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.325    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.302ns  (logic 5.025ns (54.022%)  route 4.277ns (45.978%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.344 r  compressor/chain2_0/carry4_inst3/O[3]
                         net (fo=1, routed)           1.556     6.900    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402     9.302 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.302    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.955ns (53.279%)  route 4.345ns (46.721%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.270     1.611    compressor/chain0_0/src1[0]
    SLICE_X2Y74                                                       r  compressor/chain0_0/lut5_prop3/I0
    SLICE_X2Y74          LUT5 (Prop_lut5_I0_O)        0.097     1.708 r  compressor/chain0_0/lut5_prop3/O
                         net (fo=1, routed)           0.000     1.708    compressor/chain0_0/prop[3]
    SLICE_X2Y74                                                       r  compressor/chain0_0/carry4_inst0/S[3]
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     1.992 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.007     2.000    compressor/chain0_0/carryout[3]
    SLICE_X2Y75                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     2.157 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.624     2.781    compressor/chain1_0/dst[0]
    SLICE_X4Y75                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X4Y75          LUT5 (Prop_lut5_I4_O)        0.209     2.990 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.990    compressor/chain1_0/prop[1]
    SLICE_X4Y75                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.402 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.402    compressor/chain1_0/carryout[3]
    SLICE_X4Y76                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X4Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.491 r  compressor/chain1_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     3.491    compressor/chain1_0/carryout[7]
    SLICE_X4Y77                                                       r  compressor/chain1_0/carry4_inst2/CI
    SLICE_X4Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.650 r  compressor/chain1_0/carry4_inst2/O[0]
                         net (fo=2, routed)           0.604     4.254    compressor/chain2_0/lut4_gene17_0[5]
    SLICE_X3Y77                                                       r  compressor/chain2_0/lut4_prop5/I3
    SLICE_X3Y77          LUT4 (Prop_lut4_I3_O)        0.224     4.478 r  compressor/chain2_0/lut4_prop5/O
                         net (fo=1, routed)           0.000     4.478    compressor/chain2_0/prop[5]
    SLICE_X3Y77                                                       r  compressor/chain2_0/carry4_inst1/S[1]
    SLICE_X3Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.890 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.890    compressor/chain2_0/carryout[7]
    SLICE_X3Y78                                                       r  compressor/chain2_0/carry4_inst2/CI
    SLICE_X3Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.049 r  compressor/chain2_0/carry4_inst2/O[0]
                         net (fo=1, routed)           1.839     6.888    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     9.301 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.301    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst27[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.287ns  (logic 4.899ns (52.755%)  route 4.388ns (47.245%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.279 r  compressor/chain2_0/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     5.279    compressor/chain2_0/carryout[15]
    SLICE_X3Y80                                                       r  compressor/chain2_0/carry4_inst4/CI
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.368 r  compressor/chain2_0/carry4_inst4/CO[3]
                         net (fo=1, routed)           1.666     7.035    dst27_OBUF[0]
    R16                                                               r  dst27_OBUF[0]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.252     9.287 r  dst27_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.287    dst27[0]
    R16                                                               r  dst27[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 4.999ns (53.834%)  route 4.287ns (46.166%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     3.946 r  compressor/chain1_1/carry4_inst1/O[1]
                         net (fo=2, routed)           0.555     4.501    compressor/chain2_0/lut6_2_inst14_0[5]
    SLICE_X3Y78                                                       r  compressor/chain2_0/lut2_prop11/I1
    SLICE_X3Y78          LUT2 (Prop_lut2_I1_O)        0.225     4.726 r  compressor/chain2_0/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.726    compressor/chain2_0/prop[11]
    SLICE_X3Y78                                                       r  compressor/chain2_0/carry4_inst2/S[3]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.025 r  compressor/chain2_0/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.025    compressor/chain2_0/carryout[11]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/CI
    SLICE_X3Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.184 r  compressor/chain2_0/carry4_inst3/O[0]
                         net (fo=1, routed)           1.694     6.878    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     9.286 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.286    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 4.983ns (53.672%)  route 4.301ns (46.328%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  src6_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src6_reg[0]/Q
                         net (fo=2, routed)           1.085     1.426    compressor/chain0_1/lut6_2_inst0/I5
    SLICE_X3Y73                                                       r  compressor/chain0_1/lut6_2_inst0/LUT6/I5
    SLICE_X3Y73          LUT6 (Prop_lut6_I5_O)        0.097     1.523 r  compressor/chain0_1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.523    compressor/chain0_1/prop[0]
    SLICE_X3Y73                                                       r  compressor/chain0_1/carry4_inst0/S[0]
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     1.918 r  compressor/chain0_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.918    compressor/chain0_1/carryout[3]
    SLICE_X3Y74                                                       r  compressor/chain0_1/carry4_inst1/CI
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.007 r  compressor/chain0_1/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.007     2.015    compressor/chain0_1/carryout[7]
    SLICE_X3Y75                                                       r  compressor/chain0_1/carry4_inst2/CI
    SLICE_X3Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.245 r  compressor/chain0_1/carry4_inst2/O[1]
                         net (fo=4, routed)           0.946     3.190    compressor/chain1_1/lut6_2_inst2/I0
    SLICE_X0Y77                                                       r  compressor/chain1_1/lut6_2_inst2/LUT6/I0
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.225     3.415 r  compressor/chain1_1/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     3.415    compressor/chain1_1/prop[2]
    SLICE_X0Y77                                                       r  compressor/chain1_1/carry4_inst0/S[2]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.716 r  compressor/chain1_1/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.716    compressor/chain1_1/carryout[3]
    SLICE_X0Y78                                                       r  compressor/chain1_1/carry4_inst1/CI
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     3.950 r  compressor/chain1_1/carry4_inst1/O[3]
                         net (fo=6, routed)           0.683     4.633    compressor/chain2_0/lut6_2_inst14_0[7]
    SLICE_X3Y79                                                       r  compressor/chain2_0/lut4_prop13/I1
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.234     4.867 r  compressor/chain2_0/lut4_prop13/O
                         net (fo=1, routed)           0.000     4.867    compressor/chain2_0/prop[13]
    SLICE_X3Y79                                                       r  compressor/chain2_0/carry4_inst3/S[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     5.299 r  compressor/chain2_0/carry4_inst3/O[2]
                         net (fo=1, routed)           1.580     6.879    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405     9.284 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.284    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src15_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  src15_reg[3]/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src15_reg[3]/Q
                         net (fo=5, routed)           0.098     0.239    src15[3]
    SLICE_X2Y77          FDRE                                         r  src15_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.107     0.248    src3[1]
    SLICE_X2Y74          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.141ns (56.628%)  route 0.108ns (43.372%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE                         0.000     0.000 r  src12_reg[7]/C
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[7]/Q
                         net (fo=5, routed)           0.108     0.249    src12[7]
    SLICE_X7Y77          FDRE                                         r  src12_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (51.043%)  route 0.123ns (48.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src8_reg[7]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[7]/Q
                         net (fo=3, routed)           0.123     0.251    src8[7]
    SLICE_X5Y76          FDRE                                         r  src8_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src13_reg[1]/Q
                         net (fo=5, routed)           0.113     0.254    src13[1]
    SLICE_X1Y78          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src17_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src17_reg[4]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src17_reg[4]/Q
                         net (fo=5, routed)           0.113     0.254    src17[4]
    SLICE_X5Y79          FDRE                                         r  src17_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=7, routed)           0.126     0.254    src9[7]
    SLICE_X5Y75          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  src20_reg[5]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[5]/Q
                         net (fo=7, routed)           0.126     0.254    src20[5]
    SLICE_X4Y80          FDRE                                         r  src20_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE                         0.000     0.000 r  src22_reg[2]/C
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[2]/Q
                         net (fo=5, routed)           0.126     0.254    src22[2]
    SLICE_X5Y79          FDRE                                         r  src22_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.963%)  route 0.116ns (45.037%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.116     0.257    src7[5]
    SLICE_X2Y76          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------





