{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547174623055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547174623056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 11 10:43:42 2019 " "Processing started: Fri Jan 11 10:43:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547174623056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547174623056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547174623056 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1547174623284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1547174624942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547174625017 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547174625017 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1547174626567 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1547174626787 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1547174626787 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst2\|clock_out clock_and_mem_clock:inst2\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " "create_clock -period 1.000 -name sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626835 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626835 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174626849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1547174626860 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174626861 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547174626863 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547174626881 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174628131 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174628131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.966 " "Worst-case setup slack is -19.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.966          -21136.447 clock_and_mem_clock:inst2\|clock_out  " "  -19.966          -21136.447 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.671             -81.397 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.671             -81.397 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.986           -1708.423 CLK  " "  -15.986           -1708.423 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174628137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.510 " "Worst-case hold slack is -6.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.510            -487.903 CLK  " "   -6.510            -487.903 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.452             -25.155 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.452             -25.155 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674           -1235.733 clock_and_mem_clock:inst2\|clock_out  " "   -2.674           -1235.733 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174628313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174628320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174628326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.452 " "Worst-case minimum pulse width slack is -4.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.452            -589.405 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.452            -589.405 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -925.441 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -925.441 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -248.032 CLK  " "   -2.174            -248.032 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174628333 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547174629527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547174629588 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547174629588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547174638808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639130 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174639130 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639133 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174639553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174639553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.013 " "Worst-case setup slack is -20.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.013          -21174.851 clock_and_mem_clock:inst2\|clock_out  " "  -20.013          -21174.851 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.736             -81.577 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -16.736             -81.577 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.158           -1712.707 CLK  " "  -16.158           -1712.707 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174639560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.474 " "Worst-case hold slack is -6.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.474            -484.456 CLK  " "   -6.474            -484.456 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.530             -25.764 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -5.530             -25.764 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702           -1119.421 clock_and_mem_clock:inst2\|clock_out  " "   -2.702           -1119.421 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174639739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174639746 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174639753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.519 " "Worst-case minimum pulse width slack is -4.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.519            -619.611 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -4.519            -619.611 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -886.469 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -886.469 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -249.300 CLK  " "   -2.174            -249.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174639760 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1547174640945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1547174641119 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1547174641119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1547174650509 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650830 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174650830 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174650833 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174651000 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174651000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.944 " "Worst-case setup slack is -12.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.944          -13629.697 clock_and_mem_clock:inst2\|clock_out  " "  -12.944          -13629.697 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.550           -1173.141 CLK  " "  -11.550           -1173.141 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.497             -51.214 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "  -10.497             -51.214 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174651009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.584 " "Worst-case hold slack is -3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.584            -264.302 CLK  " "   -3.584            -264.302 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.512             -16.130 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.512             -16.130 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.378            -420.157 clock_and_mem_clock:inst2\|clock_out  " "   -1.378            -420.157 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174651190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174651197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174651204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.736 " "Worst-case minimum pulse width slack is -2.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.736            -284.335 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.736            -284.335 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -257.258 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -257.258 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -250.760 CLK  " "   -2.174            -250.760 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174651212 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1547174652580 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|Add0~135  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~1  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~21  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~25  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~29  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout " "Cell: inst\|cpu\|al_unit\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|Mux28~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~23  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~25  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftLeft0~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight0~16  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~21  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~27  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~28  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~31  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~32  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~35  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~38  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~39  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~40  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~41  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~42  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~49  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout " "Cell: inst\|cpu\|al_unit\|ShiftRight1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1547174653237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1547174653418 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1547174653418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.086 " "Worst-case setup slack is -12.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.086          -12719.826 clock_and_mem_clock:inst2\|clock_out  " "  -12.086          -12719.826 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.773           -1087.480 CLK  " "  -10.773           -1087.480 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.820             -47.873 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -9.820             -47.873 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174653426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.570 " "Worst-case hold slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570            -264.850 CLK  " "   -3.570            -264.850 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274             -15.150 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -3.274             -15.150 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371            -448.905 clock_and_mem_clock:inst2\|clock_out  " "   -1.371            -448.905 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174653600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174653607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1547174653615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.499 " "Worst-case minimum pulse width slack is -2.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.499            -257.468 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\]  " "   -2.499            -257.468 sc_computer_module:inst\|sc_cpu:cpu\|regfile:rf\|register\[10\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -247.997 CLK  " "   -2.174            -247.997 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -225.951 clock_and_mem_clock:inst2\|clock_out  " "   -2.174            -225.951 clock_and_mem_clock:inst2\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547174653624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547174656355 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547174656358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5043 " "Peak virtual memory: 5043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547174656546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 11 10:44:16 2019 " "Processing ended: Fri Jan 11 10:44:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547174656546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547174656546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547174656546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547174656546 ""}
