#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 21:02:17 2021
# Process ID: 100039
# Current directory: /home/catalin
# Command line: vivado
# Log file: /home/catalin/vivado.log
# Journal file: /home/catalin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simulare2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/sim_scripts -ip_user_files_dir /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files -ipstatic_source_dir /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/modelsim} {questa=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/questa} {ies=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/ies} {xcelium=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/xcelium} {vcs=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/vcs} {riviera=/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simulare2.tcl
relaunch_sim
open_bd_design {/home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/bd/design_1/design_1.bd}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source simulare2.tcl
close_sim
export_ip_user_files -of_objects  [get_files /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v] -no_script -reset -force -quiet
remove_files  /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v
file delete -force /home/catalin/Desktop/CN1/testLab5/testlab5/testlab5.srcs/sources_1/new/top_level.v
launch_simulation
source simulare2.tcl
close_sim
archive_project /home/catalin/Desktop/Lab5P2.xpr.zip -force -include_local_ip_cache -include_config_settings
