# Reading C:/altera/12.0/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/core.vhd} 
#  
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/core.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity core
# -- Compiling architecture arc_core of core
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/dec_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dec_generic
# -- Compiling architecture dec_generic_arc of dec_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/generic_ram_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity generic_ram_tb
# -- Compiling architecture arc_generic_ram_tb of generic_ram_tb
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/mux_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_generic
# -- Compiling architecture mux_generic_arc of mux_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ram_generic_pkg
# -- Compiling entity ram_generic
# -- Compiling architecture rtl_ram_generic of ram_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package ram_generic_pkg
# -- Compiling package body ram_generic_pkg
# -- Loading package ram_generic_pkg
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_simple.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ram_simple
# -- Compiling architecture arc_ram_simple of ram_simple
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wb_slave.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wb_slave
# -- Compiling architecture arc_wb_slave of wb_slave
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wishbone_master.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wishbone_master
# -- Compiling architecture arc_wishbone_master of wishbone_master
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package write_controller_pkg
# -- Compiling entity write_controller
# -- Compiling architecture behave of write_controller
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package write_controller_pkg
# -- Compiling package body write_controller_pkg
# -- Loading package write_controller_pkg
vsim -gui core
# vsim -gui core 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ram_generic_pkg(body)
# Loading work.core(arc_core)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.ram_generic(rtl_ram_generic)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dec_generic(dec_generic_arc)
# Loading work.ram_simple(arc_ram_simple)
# Loading ieee.numeric_std(body)
# Loading work.write_controller_pkg(body)
# Loading work.write_controller(behave)
# WARNING: No extended dataflow license exists
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/core/clk
add wave  \
sim:/core/rst \
sim:/core/enable \
sim:/core/trigger
force -freeze sim:/core/rst 1 0 -cancel 119
force -freeze sim:/core/rst 0 120 -cancel 10000
force -freeze sim:/core/enable 0 0 -cancel 599
force -freeze sim:/core/enable 1 600 -cancel 10000
wave create -driver freeze -pattern counter -startvalue 00000000 -endvalue 11111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/data_in
wave create -driver freeze -pattern repeater -initialvalue U -period 5000ps -sequence { 0 1  } -repeat forever -starttime 0ps -endtime 10000ps sim:/core/trigger
wave create -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/DAT_I
wave create -driver freeze -pattern counter -startvalue 000 -endvalue 111 -type Range -direction Up -period 1000ps -step 1 -repeat forever -range 2 0 -starttime 0ps -endtime 10000ps sim:/core/addr_out
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/core/aout_valid
add wave  \
sim:/core/data_out \
sim:/core/State \
sim:/core/addr_in_s \
sim:/core/data_from_wc_to_ram_s \
sim:/core/din_valid_s \
sim:/core/trigger_position_s \
sim:/core/trigger_type_s \
sim:/core/dout_valid_s \
sim:/core/start_address_s \
sim:/core/write_controller_finish_s \
sim:/core/wc_is_config \
sim:/core/read_controller_finish_s \
sim:/core/set_config_counter_s
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 2800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 2800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 3800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 3800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 4800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 4800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 5800 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6 ns  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6200 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6400 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 6600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 6600 ps  Iteration: 1  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
quit -sim
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/core.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity core
# -- Compiling architecture arc_core of core
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/dec_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dec_generic
# -- Compiling architecture dec_generic_arc of dec_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/generic_ram_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity generic_ram_tb
# -- Compiling architecture arc_generic_ram_tb of generic_ram_tb
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/mux_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_generic
# -- Compiling architecture mux_generic_arc of mux_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ram_generic_pkg
# -- Compiling entity ram_generic
# -- Compiling architecture rtl_ram_generic of ram_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package ram_generic_pkg
# -- Compiling package body ram_generic_pkg
# -- Loading package ram_generic_pkg
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_simple.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ram_simple
# -- Compiling architecture arc_ram_simple of ram_simple
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wb_slave.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wb_slave
# -- Compiling architecture arc_wb_slave of wb_slave
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wishbone_master.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wishbone_master
# -- Compiling architecture arc_wishbone_master of wishbone_master
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package write_controller_pkg
# -- Compiling entity write_controller
# -- Compiling architecture behave of write_controller
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package write_controller_pkg
# -- Compiling package body write_controller_pkg
# -- Loading package write_controller_pkg
vsim -gui core
# vsim -gui core 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ram_generic_pkg(body)
# Loading work.core(arc_core)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.ram_generic(rtl_ram_generic)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dec_generic(dec_generic_arc)
# Loading work.ram_simple(arc_ram_simple)
# Loading ieee.numeric_std(body)
# Loading work.write_controller_pkg(body)
# Loading work.write_controller(behave)
# WARNING: No extended dataflow license exists
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/core/clk
add wave  \
sim:/core/rst \
sim:/core/enable
force -freeze sim:/core/rst 1 0 -cancel 119
force -freeze sim:/core/rst 0 120 -cancel 10000
force -freeze sim:/core/enable 0 0 -cancel 499
force -freeze sim:/core/enable 1 500 -cancel 10000
wave create -driver freeze -pattern counter -startvalue 00000000 -endvalue 11111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/data_in
wave create -driver freeze -pattern repeater -initialvalue U -period 5000ps -sequence { 0 1  } -repeat forever -starttime 0ps -endtime 10000ps sim:/core/trigger
wave create -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/DAT_I
wave create -driver freeze -pattern counter -startvalue 000 -endvalue 111 -type Range -direction Up -period 1000ps -step 1 -repeat forever -range 2 0 -starttime 0ps -endtime 10000ps sim:/core/addr_out
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/core/aout_valid
add wave  \
sim:/core/data_out \
sim:/core/State \
sim:/core/addr_in_s \
sim:/core/data_from_wc_to_ram_s \
sim:/core/din_valid_s \
sim:/core/trigger_position_s \
sim:/core/trigger_type_s \
sim:/core/dout_valid_s \
sim:/core/start_address_s \
sim:/core/write_controller_finish_s \
sim:/core/wc_is_config \
sim:/core/read_controller_finish_s \
sim:/core/set_config_counter_s
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
quit -sim
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/core.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity core
# -- Compiling architecture arc_core of core
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/dec_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dec_generic
# -- Compiling architecture dec_generic_arc of dec_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/generic_ram_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ram_generic_pkg
# -- Compiling entity generic_ram_tb
# -- Compiling architecture arc_generic_ram_tb of generic_ram_tb
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/mux_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_generic
# -- Compiling architecture mux_generic_arc of mux_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package ram_generic_pkg
# -- Compiling entity ram_generic
# -- Compiling architecture rtl_ram_generic of ram_generic
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_generic_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package ram_generic_pkg
# -- Compiling package body ram_generic_pkg
# -- Loading package ram_generic_pkg
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/ram_simple.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity ram_simple
# -- Compiling architecture arc_ram_simple of ram_simple
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wb_slave.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wb_slave
# -- Compiling architecture arc_wb_slave of wb_slave
vcom -reportprogress 300 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/wishbone_master.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity wishbone_master
# -- Compiling architecture arc_wishbone_master of wishbone_master
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package write_controller_pkg
# -- Compiling entity write_controller
# -- Compiling architecture behave of write_controller
vcom -reportprogress 30 -work work {C:/Documents and Settings/user/My Documents/Dropbox/project/VHDL/DESIGN/core/write_controller_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.0d Compiler 2012.01 Jan 18 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package write_controller_pkg
# -- Compiling package body write_controller_pkg
# -- Loading package write_controller_pkg
vsim -gui core
# vsim -gui core 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.ram_generic_pkg(body)
# Loading work.core(arc_core)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.ram_generic(rtl_ram_generic)
# Loading ieee.std_logic_unsigned(body)
# Loading work.dec_generic(dec_generic_arc)
# Loading work.ram_simple(arc_ram_simple)
# Loading ieee.numeric_std(body)
# Loading work.write_controller_pkg(body)
# Loading work.write_controller(behave)
# WARNING: No extended dataflow license exists
wave create -driver freeze -pattern clock -initialvalue U -period 100ps -dutycycle 50 -starttime 0ps -endtime 10000ps sim:/core/clk
add wave  \
sim:/core/rst \
sim:/core/enable
force -freeze sim:/core/rst 1 0 -cancel 119
force -freeze sim:/core/rst 0 120 -cancel 10000
force -freeze sim:/core/enable 0 0 -cancel 499
force -freeze sim:/core/enable 0 500 -cancel 10000
wave create -driver freeze -pattern counter -startvalue 00000000 -endvalue 11111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/data_in
wave create -driver freeze -pattern repeater -initialvalue U -period 5000ps -sequence { 0 1  } -repeat forever -starttime 0ps -endtime 10000ps sim:/core/trigger
wave create -driver freeze -pattern constant -value 00000000 -range 7 0 -starttime 0ps -endtime 10000ps sim:/core/DAT_I
wave create -driver freeze -pattern counter -startvalue 000 -endvalue 111 -type Range -direction Up -period 1000ps -step 1 -repeat forever -range 2 0 -starttime 0ps -endtime 10000ps sim:/core/addr_out
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 10000ps sim:/core/aout_valid
add wave  \
sim:/core/data_out \
sim:/core/State \
sim:/core/addr_in_s \
sim:/core/data_from_wc_to_ram_s \
sim:/core/din_valid_s \
sim:/core/trigger_position_s \
sim:/core/trigger_type_s \
sim:/core/dout_valid_s \
sim:/core/start_address_s \
sim:/core/write_controller_finish_s \
sim:/core/wc_is_config \
sim:/core/read_controller_finish_s \
sim:/core/set_config_counter_s
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
restart -f
force -freeze sim:/core/rst 1 0 -cancel 119
force -freeze sim:/core/rst 0 120 -cancel 10000
force -freeze sim:/core/enable 0 0 -cancel 499
force -freeze sim:/core/enable 1 500 -cancel 10000
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /core/RAM_inst/power_sign_dec/dec_gen1/DEC_inst
