# dvsd_pe_1v8(8 to 3 bit Priority Encoder RTL to GDS flow) 
In this project compleate RTL to GDS flow has been done for 8 bit Priorty Encoder

All the results and outputs are in /priority_encoder/runs/enc/results 
# Contents
Design Overview
Verilog behavioral codes 
Openlane
> Installation
> Adding a new design
> Setting design configuration
> Synthesis
> Floorplan
> Placement
> Routing
> Final Layout 


 
