|DataMemoryUnit
Address[0] => Decoder0.IN1
Address[0] => Mux35.IN5
Address[0] => Mux36.IN1
Address[0] => Mux37.IN1
Address[0] => Mux38.IN1
Address[0] => Mux39.IN1
Address[0] => Mux45.IN2
Address[0] => Mux46.IN5
Address[0] => Mux47.IN4
Address[0] => Mux48.IN5
Address[0] => Mux29.IN2
Address[0] => Mux50.IN4
Address[0] => Mux51.IN5
Address[0] => Mux23.IN2
Address[0] => Mux53.IN4
Address[0] => Mux54.IN5
Address[0] => Mux22.IN2
Address[0] => Mux56.IN4
Address[0] => Mux57.IN5
Address[0] => Mux28.IN2
Address[0] => Mux33.IN5
Address[0] => Mux59.IN4
Address[0] => Mux60.IN5
Address[0] => Mux27.IN2
Address[0] => Mux62.IN4
Address[0] => Mux63.IN5
Address[0] => Mux21.IN2
Address[0] => Mux65.IN4
Address[0] => Mux66.IN5
Address[0] => Mux20.IN2
Address[0] => Mux68.IN4
Address[0] => Mux69.IN5
Address[0] => Mux26.IN2
Address[0] => Mux32.IN5
Address[0] => Mux71.IN4
Address[0] => Mux72.IN5
Address[0] => Mux25.IN2
Address[0] => Mux74.IN4
Address[0] => Mux75.IN5
Address[0] => Mux19.IN2
Address[0] => Mux77.IN4
Address[0] => Mux78.IN5
Address[0] => Mux18.IN2
Address[0] => Mux80.IN4
Address[0] => Mux81.IN5
Address[0] => Mux24.IN2
Address[0] => Mux31.IN5
Address[0] => Mux83.IN4
Address[0] => Mux84.IN5
Address[0] => Mux0.IN2
Address[0] => Mux86.IN4
Address[0] => Mux87.IN5
Address[0] => Mux14.IN2
Address[0] => Mux89.IN4
Address[0] => Mux90.IN5
Address[0] => Mux1.IN2
Address[0] => Mux30.IN4
Address[0] => Mux92.IN5
Address[1] => Decoder0.IN0
Address[1] => Mux35.IN4
Address[1] => Mux36.IN0
Address[1] => Mux37.IN0
Address[1] => Decoder1.IN0
Address[1] => Mux38.IN0
Address[1] => Mux39.IN0
Address[1] => Mux45.IN1
Address[1] => Mux46.IN4
Address[1] => Mux47.IN3
Address[1] => Mux48.IN4
Address[1] => Mux29.IN1
Address[1] => Mux50.IN3
Address[1] => Mux51.IN4
Address[1] => Mux23.IN1
Address[1] => Mux53.IN3
Address[1] => Mux54.IN4
Address[1] => Mux22.IN1
Address[1] => Mux56.IN3
Address[1] => Mux57.IN4
Address[1] => Mux28.IN1
Address[1] => Mux33.IN4
Address[1] => Mux59.IN3
Address[1] => Mux60.IN4
Address[1] => Mux27.IN1
Address[1] => Mux62.IN3
Address[1] => Mux63.IN4
Address[1] => Mux21.IN1
Address[1] => Mux65.IN3
Address[1] => Mux66.IN4
Address[1] => Mux20.IN1
Address[1] => Mux68.IN3
Address[1] => Mux69.IN4
Address[1] => Mux26.IN1
Address[1] => Mux32.IN4
Address[1] => Mux71.IN3
Address[1] => Mux72.IN4
Address[1] => Mux25.IN1
Address[1] => Mux74.IN3
Address[1] => Mux75.IN4
Address[1] => Mux19.IN1
Address[1] => Mux77.IN3
Address[1] => Mux78.IN4
Address[1] => Mux18.IN1
Address[1] => Mux80.IN3
Address[1] => Mux81.IN4
Address[1] => Mux24.IN1
Address[1] => Mux31.IN4
Address[1] => Mux83.IN3
Address[1] => Mux84.IN4
Address[1] => Mux0.IN1
Address[1] => Mux86.IN3
Address[1] => Mux87.IN4
Address[1] => Mux14.IN1
Address[1] => Mux89.IN3
Address[1] => Mux90.IN4
Address[1] => Mux1.IN1
Address[1] => Mux30.IN3
Address[1] => Mux92.IN4
Address[2] => LessThan0.IN4
Address[3] => LessThan0.IN3
DataWr[0] => Memory[0][0].DATAA
DataWr[0] => Mux47.IN5
DataWr[0] => Mux44.IN7
DataWr[0] => Mux50.IN5
DataWr[0] => Memory[0][2].DATAB
DataWr[0] => Mux53.IN5
DataWr[0] => Mux56.IN5
DataWr[0] => Memory[1][0].DATAA
DataWr[0] => Mux59.IN5
DataWr[0] => Mux10.IN7
DataWr[0] => Mux62.IN5
DataWr[0] => Memory[1][2].DATAB
DataWr[0] => Mux65.IN5
DataWr[0] => Mux68.IN5
DataWr[0] => Memory[2][0].DATAA
DataWr[0] => Mux71.IN5
DataWr[0] => Mux6.IN7
DataWr[0] => Mux74.IN5
DataWr[0] => Memory[2][2].DATAB
DataWr[0] => Mux77.IN5
DataWr[0] => Mux80.IN5
DataWr[0] => Memory[3][0].DATAA
DataWr[0] => Mux83.IN5
DataWr[0] => Mux2.IN7
DataWr[0] => Mux86.IN5
DataWr[0] => Memory[3][2].DATAB
DataWr[0] => Mux89.IN5
DataWr[0] => Mux30.IN5
DataWr[1] => Memory[0][1].DATAA
DataWr[1] => Mux13.IN7
DataWr[1] => Memory[0][3].DATAB
DataWr[1] => Memory[1][1].DATAA
DataWr[1] => Mux9.IN7
DataWr[1] => Memory[1][3].DATAB
DataWr[1] => Memory[2][1].DATAA
DataWr[1] => Mux5.IN7
DataWr[1] => Memory[2][3].DATAB
DataWr[1] => Memory[3][1].DATAA
DataWr[1] => Mux17.IN7
DataWr[1] => Memory[3][3].DATAB
DataWr[2] => Mux12.IN7
DataWr[2] => Mux8.IN7
DataWr[2] => Mux4.IN7
DataWr[2] => Mux16.IN7
DataWr[3] => Mux11.IN7
DataWr[3] => Mux7.IN7
DataWr[3] => Mux3.IN7
DataWr[3] => Mux15.IN7
DMWr => Memory[0][0].IN1
DMWr => Memory[0][1].IN1
DMWr => Memory[0][2].IN1
DMWr => Memory[0][3].IN1
DMWr => Memory[1][0].IN1
DMWr => Memory[1][1].IN1
DMWr => Memory[1][2].IN1
DMWr => Memory[1][3].IN1
DMWr => Memory[2][0].IN1
DMWr => Memory[2][1].IN1
DMWr => Memory[2][2].IN1
DMWr => Memory[2][3].IN1
DMWr => Memory[3][0].IN1
DMWr => Memory[3][1].IN1
DMWr => Memory[3][2].IN1
DMWr => Memory[3][3].IN1
DMCtrl[0] => Mux34.IN10
DMCtrl[0] => Mux40.IN10
DMCtrl[0] => Mux41.IN10
DMCtrl[0] => Mux42.IN10
DMCtrl[0] => Mux43.IN10
DMCtrl[0] => Mux44.IN10
DMCtrl[0] => Mux49.IN10
DMCtrl[0] => Mux13.IN10
DMCtrl[0] => Mux52.IN10
DMCtrl[0] => Mux12.IN10
DMCtrl[0] => Mux55.IN10
DMCtrl[0] => Mux11.IN10
DMCtrl[0] => Mux58.IN10
DMCtrl[0] => Mux10.IN10
DMCtrl[0] => Mux61.IN10
DMCtrl[0] => Mux9.IN10
DMCtrl[0] => Mux64.IN10
DMCtrl[0] => Mux8.IN10
DMCtrl[0] => Mux67.IN10
DMCtrl[0] => Mux7.IN10
DMCtrl[0] => Mux70.IN10
DMCtrl[0] => Mux6.IN10
DMCtrl[0] => Mux73.IN10
DMCtrl[0] => Mux5.IN10
DMCtrl[0] => Mux76.IN10
DMCtrl[0] => Mux4.IN10
DMCtrl[0] => Mux79.IN10
DMCtrl[0] => Mux3.IN10
DMCtrl[0] => Mux82.IN10
DMCtrl[0] => Mux2.IN10
DMCtrl[0] => Mux85.IN10
DMCtrl[0] => Mux17.IN10
DMCtrl[0] => Mux88.IN10
DMCtrl[0] => Mux16.IN10
DMCtrl[0] => Mux91.IN10
DMCtrl[0] => Mux15.IN10
DMCtrl[0] => Mux93.IN10
DMCtrl[1] => Mux34.IN9
DMCtrl[1] => Mux40.IN9
DMCtrl[1] => Mux41.IN9
DMCtrl[1] => Mux42.IN9
DMCtrl[1] => Mux43.IN9
DMCtrl[1] => Mux44.IN9
DMCtrl[1] => Mux49.IN9
DMCtrl[1] => Mux13.IN9
DMCtrl[1] => Mux52.IN9
DMCtrl[1] => Mux12.IN9
DMCtrl[1] => Mux55.IN9
DMCtrl[1] => Mux11.IN9
DMCtrl[1] => Mux58.IN9
DMCtrl[1] => Mux10.IN9
DMCtrl[1] => Mux61.IN9
DMCtrl[1] => Mux9.IN9
DMCtrl[1] => Mux64.IN9
DMCtrl[1] => Mux8.IN9
DMCtrl[1] => Mux67.IN9
DMCtrl[1] => Mux7.IN9
DMCtrl[1] => Mux70.IN9
DMCtrl[1] => Mux6.IN9
DMCtrl[1] => Mux73.IN9
DMCtrl[1] => Mux5.IN9
DMCtrl[1] => Mux76.IN9
DMCtrl[1] => Mux4.IN9
DMCtrl[1] => Mux79.IN9
DMCtrl[1] => Mux3.IN9
DMCtrl[1] => Mux82.IN9
DMCtrl[1] => Mux2.IN9
DMCtrl[1] => Mux85.IN9
DMCtrl[1] => Mux17.IN9
DMCtrl[1] => Mux88.IN9
DMCtrl[1] => Mux16.IN9
DMCtrl[1] => Mux91.IN9
DMCtrl[1] => Mux15.IN9
DMCtrl[1] => Mux93.IN9
DMCtrl[2] => Mux34.IN8
DMCtrl[2] => Mux40.IN8
DMCtrl[2] => Mux41.IN8
DMCtrl[2] => Mux42.IN8
DMCtrl[2] => Mux43.IN8
DMCtrl[2] => Mux44.IN8
DMCtrl[2] => Mux49.IN8
DMCtrl[2] => Mux13.IN8
DMCtrl[2] => Mux52.IN8
DMCtrl[2] => Mux12.IN8
DMCtrl[2] => Mux55.IN8
DMCtrl[2] => Mux11.IN8
DMCtrl[2] => Mux58.IN8
DMCtrl[2] => Mux10.IN8
DMCtrl[2] => Mux61.IN8
DMCtrl[2] => Mux9.IN8
DMCtrl[2] => Mux64.IN8
DMCtrl[2] => Mux8.IN8
DMCtrl[2] => Mux67.IN8
DMCtrl[2] => Mux7.IN8
DMCtrl[2] => Mux70.IN8
DMCtrl[2] => Mux6.IN8
DMCtrl[2] => Mux73.IN8
DMCtrl[2] => Mux5.IN8
DMCtrl[2] => Mux76.IN8
DMCtrl[2] => Mux4.IN8
DMCtrl[2] => Mux79.IN8
DMCtrl[2] => Mux3.IN8
DMCtrl[2] => Mux82.IN8
DMCtrl[2] => Mux2.IN8
DMCtrl[2] => Mux85.IN8
DMCtrl[2] => Mux17.IN8
DMCtrl[2] => Mux88.IN8
DMCtrl[2] => Mux16.IN8
DMCtrl[2] => Mux91.IN8
DMCtrl[2] => Mux15.IN8
DMCtrl[2] => Mux93.IN8
DataRd[0] << DataRd[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRd[1] << DataRd[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRd[2] << DataRd[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
DataRd[3] << DataRd[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


