#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n437.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5468.in[0] (.names)                                             1.014    50.513
n5468.out[0] (.names)                                            0.261    50.774
n5138.in[0] (.names)                                             1.014    51.787
n5138.out[0] (.names)                                            0.261    52.048
n437.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n437.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n4824.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6167.in[0] (.names)                                             1.014    12.268
n6167.out[0] (.names)                                            0.261    12.529
n6170.in[1] (.names)                                             1.014    13.543
n6170.out[0] (.names)                                            0.261    13.804
n6171.in[1] (.names)                                             1.014    14.818
n6171.out[0] (.names)                                            0.261    15.079
n6112.in[0] (.names)                                             1.014    16.093
n6112.out[0] (.names)                                            0.261    16.354
n6214.in[0] (.names)                                             1.014    17.367
n6214.out[0] (.names)                                            0.261    17.628
n6215.in[0] (.names)                                             1.014    18.642
n6215.out[0] (.names)                                            0.261    18.903
n6216.in[0] (.names)                                             1.014    19.917
n6216.out[0] (.names)                                            0.261    20.178
n5981.in[0] (.names)                                             1.014    21.192
n5981.out[0] (.names)                                            0.261    21.453
n6288.in[0] (.names)                                             1.014    22.467
n6288.out[0] (.names)                                            0.261    22.728
n6289.in[0] (.names)                                             1.014    23.742
n6289.out[0] (.names)                                            0.261    24.003
n6290.in[0] (.names)                                             1.014    25.016
n6290.out[0] (.names)                                            0.261    25.277
n6291.in[2] (.names)                                             1.014    26.291
n6291.out[0] (.names)                                            0.261    26.552
n6292.in[0] (.names)                                             1.014    27.566
n6292.out[0] (.names)                                            0.261    27.827
n6307.in[1] (.names)                                             1.014    28.841
n6307.out[0] (.names)                                            0.261    29.102
n6298.in[0] (.names)                                             1.014    30.116
n6298.out[0] (.names)                                            0.261    30.377
n6309.in[1] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6306.in[0] (.names)                                             1.014    32.665
n6306.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6311.in[0] (.names)                                             1.014    35.215
n6311.out[0] (.names)                                            0.261    35.476
n4924.in[0] (.names)                                             1.014    36.490
n4924.out[0] (.names)                                            0.261    36.751
n6634.in[2] (.names)                                             1.014    37.765
n6634.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6651.in[0] (.names)                                             1.014    40.314
n6651.out[0] (.names)                                            0.261    40.575
n6648.in[0] (.names)                                             1.014    41.589
n6648.out[0] (.names)                                            0.261    41.850
n2943.in[0] (.names)                                             1.014    42.864
n2943.out[0] (.names)                                            0.261    43.125
n6916.in[1] (.names)                                             1.014    44.139
n6916.out[0] (.names)                                            0.261    44.400
n6924.in[1] (.names)                                             1.014    45.413
n6924.out[0] (.names)                                            0.261    45.674
n2929.in[0] (.names)                                             1.014    46.688
n2929.out[0] (.names)                                            0.261    46.949
n6860.in[0] (.names)                                             1.014    47.963
n6860.out[0] (.names)                                            0.261    48.224
n6919.in[0] (.names)                                             1.014    49.238
n6919.out[0] (.names)                                            0.261    49.499
n6923.in[2] (.names)                                             1.014    50.513
n6923.out[0] (.names)                                            0.261    50.774
n4823.in[1] (.names)                                             1.014    51.787
n4823.out[0] (.names)                                            0.261    52.048
n4824.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4824.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n6954.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6167.in[0] (.names)                                             1.014    12.268
n6167.out[0] (.names)                                            0.261    12.529
n6170.in[1] (.names)                                             1.014    13.543
n6170.out[0] (.names)                                            0.261    13.804
n6171.in[1] (.names)                                             1.014    14.818
n6171.out[0] (.names)                                            0.261    15.079
n6112.in[0] (.names)                                             1.014    16.093
n6112.out[0] (.names)                                            0.261    16.354
n6214.in[0] (.names)                                             1.014    17.367
n6214.out[0] (.names)                                            0.261    17.628
n6215.in[0] (.names)                                             1.014    18.642
n6215.out[0] (.names)                                            0.261    18.903
n6216.in[0] (.names)                                             1.014    19.917
n6216.out[0] (.names)                                            0.261    20.178
n5981.in[0] (.names)                                             1.014    21.192
n5981.out[0] (.names)                                            0.261    21.453
n6288.in[0] (.names)                                             1.014    22.467
n6288.out[0] (.names)                                            0.261    22.728
n6289.in[0] (.names)                                             1.014    23.742
n6289.out[0] (.names)                                            0.261    24.003
n6290.in[0] (.names)                                             1.014    25.016
n6290.out[0] (.names)                                            0.261    25.277
n6291.in[2] (.names)                                             1.014    26.291
n6291.out[0] (.names)                                            0.261    26.552
n6292.in[0] (.names)                                             1.014    27.566
n6292.out[0] (.names)                                            0.261    27.827
n6307.in[1] (.names)                                             1.014    28.841
n6307.out[0] (.names)                                            0.261    29.102
n6298.in[0] (.names)                                             1.014    30.116
n6298.out[0] (.names)                                            0.261    30.377
n6309.in[1] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6306.in[0] (.names)                                             1.014    32.665
n6306.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6311.in[0] (.names)                                             1.014    35.215
n6311.out[0] (.names)                                            0.261    35.476
n4924.in[0] (.names)                                             1.014    36.490
n4924.out[0] (.names)                                            0.261    36.751
n6634.in[2] (.names)                                             1.014    37.765
n6634.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6651.in[0] (.names)                                             1.014    40.314
n6651.out[0] (.names)                                            0.261    40.575
n6648.in[0] (.names)                                             1.014    41.589
n6648.out[0] (.names)                                            0.261    41.850
n2943.in[0] (.names)                                             1.014    42.864
n2943.out[0] (.names)                                            0.261    43.125
n6649.in[0] (.names)                                             1.014    44.139
n6649.out[0] (.names)                                            0.261    44.400
n6654.in[0] (.names)                                             1.014    45.413
n6654.out[0] (.names)                                            0.261    45.674
n6655.in[1] (.names)                                             1.014    46.688
n6655.out[0] (.names)                                            0.261    46.949
n6656.in[1] (.names)                                             1.014    47.963
n6656.out[0] (.names)                                            0.261    48.224
n2915.in[0] (.names)                                             1.014    49.238
n2915.out[0] (.names)                                            0.261    49.499
n7114.in[2] (.names)                                             1.014    50.513
n7114.out[0] (.names)                                            0.261    50.774
n4841.in[0] (.names)                                             1.014    51.787
n4841.out[0] (.names)                                            0.261    52.048
n6954.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6954.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n4842.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6167.in[0] (.names)                                             1.014    12.268
n6167.out[0] (.names)                                            0.261    12.529
n6170.in[1] (.names)                                             1.014    13.543
n6170.out[0] (.names)                                            0.261    13.804
n6171.in[1] (.names)                                             1.014    14.818
n6171.out[0] (.names)                                            0.261    15.079
n6112.in[0] (.names)                                             1.014    16.093
n6112.out[0] (.names)                                            0.261    16.354
n6214.in[0] (.names)                                             1.014    17.367
n6214.out[0] (.names)                                            0.261    17.628
n6215.in[0] (.names)                                             1.014    18.642
n6215.out[0] (.names)                                            0.261    18.903
n6216.in[0] (.names)                                             1.014    19.917
n6216.out[0] (.names)                                            0.261    20.178
n5981.in[0] (.names)                                             1.014    21.192
n5981.out[0] (.names)                                            0.261    21.453
n6288.in[0] (.names)                                             1.014    22.467
n6288.out[0] (.names)                                            0.261    22.728
n6289.in[0] (.names)                                             1.014    23.742
n6289.out[0] (.names)                                            0.261    24.003
n6290.in[0] (.names)                                             1.014    25.016
n6290.out[0] (.names)                                            0.261    25.277
n6291.in[2] (.names)                                             1.014    26.291
n6291.out[0] (.names)                                            0.261    26.552
n6292.in[0] (.names)                                             1.014    27.566
n6292.out[0] (.names)                                            0.261    27.827
n6307.in[1] (.names)                                             1.014    28.841
n6307.out[0] (.names)                                            0.261    29.102
n6298.in[0] (.names)                                             1.014    30.116
n6298.out[0] (.names)                                            0.261    30.377
n6309.in[1] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6306.in[0] (.names)                                             1.014    32.665
n6306.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6311.in[0] (.names)                                             1.014    35.215
n6311.out[0] (.names)                                            0.261    35.476
n4924.in[0] (.names)                                             1.014    36.490
n4924.out[0] (.names)                                            0.261    36.751
n6634.in[2] (.names)                                             1.014    37.765
n6634.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6651.in[0] (.names)                                             1.014    40.314
n6651.out[0] (.names)                                            0.261    40.575
n6648.in[0] (.names)                                             1.014    41.589
n6648.out[0] (.names)                                            0.261    41.850
n2943.in[0] (.names)                                             1.014    42.864
n2943.out[0] (.names)                                            0.261    43.125
n6649.in[0] (.names)                                             1.014    44.139
n6649.out[0] (.names)                                            0.261    44.400
n6654.in[0] (.names)                                             1.014    45.413
n6654.out[0] (.names)                                            0.261    45.674
n6655.in[1] (.names)                                             1.014    46.688
n6655.out[0] (.names)                                            0.261    46.949
n6656.in[1] (.names)                                             1.014    47.963
n6656.out[0] (.names)                                            0.261    48.224
n2915.in[0] (.names)                                             1.014    49.238
n2915.out[0] (.names)                                            0.261    49.499
n7114.in[2] (.names)                                             1.014    50.513
n7114.out[0] (.names)                                            0.261    50.774
n4841.in[0] (.names)                                             1.014    51.787
n4841.out[0] (.names)                                            0.261    52.048
n4842.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4842.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n2961.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6160.in[0] (.names)                                             1.014    12.268
n6160.out[0] (.names)                                            0.261    12.529
n6161.in[2] (.names)                                             1.014    13.543
n6161.out[0] (.names)                                            0.261    13.804
n6162.in[2] (.names)                                             1.014    14.818
n6162.out[0] (.names)                                            0.261    15.079
n6164.in[2] (.names)                                             1.014    16.093
n6164.out[0] (.names)                                            0.261    16.354
n6165.in[1] (.names)                                             1.014    17.367
n6165.out[0] (.names)                                            0.261    17.628
n6166.in[1] (.names)                                             1.014    18.642
n6166.out[0] (.names)                                            0.261    18.903
n6110.in[0] (.names)                                             1.014    19.917
n6110.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6115.in[1] (.names)                                             1.014    22.467
n6115.out[0] (.names)                                            0.261    22.728
n6116.in[3] (.names)                                             1.014    23.742
n6116.out[0] (.names)                                            0.261    24.003
n6119.in[1] (.names)                                             1.014    25.016
n6119.out[0] (.names)                                            0.261    25.277
n6117.in[1] (.names)                                             1.014    26.291
n6117.out[0] (.names)                                            0.261    26.552
n6034.in[0] (.names)                                             1.014    27.566
n6034.out[0] (.names)                                            0.261    27.827
n6168.in[1] (.names)                                             1.014    28.841
n6168.out[0] (.names)                                            0.261    29.102
n3519.in[1] (.names)                                             1.014    30.116
n3519.out[0] (.names)                                            0.261    30.377
n6991.in[2] (.names)                                             1.014    31.390
n6991.out[0] (.names)                                            0.261    31.651
n6951.in[0] (.names)                                             1.014    32.665
n6951.out[0] (.names)                                            0.261    32.926
n6952.in[2] (.names)                                             1.014    33.940
n6952.out[0] (.names)                                            0.261    34.201
n6953.in[1] (.names)                                             1.014    35.215
n6953.out[0] (.names)                                            0.261    35.476
n6960.in[0] (.names)                                             1.014    36.490
n6960.out[0] (.names)                                            0.261    36.751
n6961.in[1] (.names)                                             1.014    37.765
n6961.out[0] (.names)                                            0.261    38.026
n7107.in[1] (.names)                                             1.014    39.039
n7107.out[0] (.names)                                            0.261    39.300
n7094.in[3] (.names)                                             1.014    40.314
n7094.out[0] (.names)                                            0.261    40.575
n7110.in[1] (.names)                                             1.014    41.589
n7110.out[0] (.names)                                            0.261    41.850
n7111.in[0] (.names)                                             1.014    42.864
n7111.out[0] (.names)                                            0.261    43.125
n7024.in[0] (.names)                                             1.014    44.139
n7024.out[0] (.names)                                            0.261    44.400
n7098.in[2] (.names)                                             1.014    45.413
n7098.out[0] (.names)                                            0.261    45.674
n7099.in[0] (.names)                                             1.014    46.688
n7099.out[0] (.names)                                            0.261    46.949
n7100.in[0] (.names)                                             1.014    47.963
n7100.out[0] (.names)                                            0.261    48.224
n7101.in[1] (.names)                                             1.014    49.238
n7101.out[0] (.names)                                            0.261    49.499
n4844.in[1] (.names)                                             1.014    50.513
n4844.out[0] (.names)                                            0.261    50.774
n4832.in[0] (.names)                                             1.014    51.787
n4832.out[0] (.names)                                            0.261    52.048
n2961.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2961.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n5470.Q[0] (.latch clocked by pclk)
Endpoint  : n4952.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5470.clk[0] (.latch)                                            1.014     1.014
n5470.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5482.in[0] (.names)                                             1.014     2.070
n5482.out[0] (.names)                                            0.261     2.331
n5483.in[0] (.names)                                             1.014     3.344
n5483.out[0] (.names)                                            0.261     3.605
n5484.in[0] (.names)                                             1.014     4.619
n5484.out[0] (.names)                                            0.261     4.880
n4982.in[0] (.names)                                             1.014     5.894
n4982.out[0] (.names)                                            0.261     6.155
n4983.in[2] (.names)                                             1.014     7.169
n4983.out[0] (.names)                                            0.261     7.430
n4986.in[1] (.names)                                             1.014     8.444
n4986.out[0] (.names)                                            0.261     8.705
n4987.in[1] (.names)                                             1.014     9.719
n4987.out[0] (.names)                                            0.261     9.980
n4988.in[1] (.names)                                             1.014    10.993
n4988.out[0] (.names)                                            0.261    11.254
n4989.in[0] (.names)                                             1.014    12.268
n4989.out[0] (.names)                                            0.261    12.529
n4990.in[0] (.names)                                             1.014    13.543
n4990.out[0] (.names)                                            0.261    13.804
n4991.in[1] (.names)                                             1.014    14.818
n4991.out[0] (.names)                                            0.261    15.079
n4993.in[0] (.names)                                             1.014    16.093
n4993.out[0] (.names)                                            0.261    16.354
n4937.in[1] (.names)                                             1.014    17.367
n4937.out[0] (.names)                                            0.261    17.628
n5024.in[2] (.names)                                             1.014    18.642
n5024.out[0] (.names)                                            0.261    18.903
n5047.in[0] (.names)                                             1.014    19.917
n5047.out[0] (.names)                                            0.261    20.178
n5049.in[0] (.names)                                             1.014    21.192
n5049.out[0] (.names)                                            0.261    21.453
n5051.in[0] (.names)                                             1.014    22.467
n5051.out[0] (.names)                                            0.261    22.728
n5052.in[0] (.names)                                             1.014    23.742
n5052.out[0] (.names)                                            0.261    24.003
n5050.in[0] (.names)                                             1.014    25.016
n5050.out[0] (.names)                                            0.261    25.277
n5026.in[0] (.names)                                             1.014    26.291
n5026.out[0] (.names)                                            0.261    26.552
n5053.in[0] (.names)                                             1.014    27.566
n5053.out[0] (.names)                                            0.261    27.827
n5054.in[0] (.names)                                             1.014    28.841
n5054.out[0] (.names)                                            0.261    29.102
n5055.in[0] (.names)                                             1.014    30.116
n5055.out[0] (.names)                                            0.261    30.377
n5056.in[1] (.names)                                             1.014    31.390
n5056.out[0] (.names)                                            0.261    31.651
n4975.in[0] (.names)                                             1.014    32.665
n4975.out[0] (.names)                                            0.261    32.926
n2950.in[2] (.names)                                             1.014    33.940
n2950.out[0] (.names)                                            0.261    34.201
n4948.in[0] (.names)                                             1.014    35.215
n4948.out[0] (.names)                                            0.261    35.476
n4949.in[0] (.names)                                             1.014    36.490
n4949.out[0] (.names)                                            0.261    36.751
n4950.in[0] (.names)                                             1.014    37.765
n4950.out[0] (.names)                                            0.261    38.026
n4951.in[0] (.names)                                             1.014    39.039
n4951.out[0] (.names)                                            0.261    39.300
n4977.in[0] (.names)                                             1.014    40.314
n4977.out[0] (.names)                                            0.261    40.575
n4979.in[1] (.names)                                             1.014    41.589
n4979.out[0] (.names)                                            0.261    41.850
n4955.in[2] (.names)                                             1.014    42.864
n4955.out[0] (.names)                                            0.261    43.125
n4980.in[1] (.names)                                             1.014    44.139
n4980.out[0] (.names)                                            0.261    44.400
n4968.in[1] (.names)                                             1.014    45.413
n4968.out[0] (.names)                                            0.261    45.674
n4969.in[0] (.names)                                             1.014    46.688
n4969.out[0] (.names)                                            0.261    46.949
n4971.in[1] (.names)                                             1.014    47.963
n4971.out[0] (.names)                                            0.261    48.224
n4972.in[0] (.names)                                             1.014    49.238
n4972.out[0] (.names)                                            0.261    49.499
n4973.in[0] (.names)                                             1.014    50.513
n4973.out[0] (.names)                                            0.261    50.774
n4891.in[0] (.names)                                             1.014    51.787
n4891.out[0] (.names)                                            0.261    52.048
n4952.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4952.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 7
Startpoint: n5470.Q[0] (.latch clocked by pclk)
Endpoint  : n4452.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5470.clk[0] (.latch)                                            1.014     1.014
n5470.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5482.in[0] (.names)                                             1.014     2.070
n5482.out[0] (.names)                                            0.261     2.331
n5483.in[0] (.names)                                             1.014     3.344
n5483.out[0] (.names)                                            0.261     3.605
n5484.in[0] (.names)                                             1.014     4.619
n5484.out[0] (.names)                                            0.261     4.880
n4982.in[0] (.names)                                             1.014     5.894
n4982.out[0] (.names)                                            0.261     6.155
n4983.in[2] (.names)                                             1.014     7.169
n4983.out[0] (.names)                                            0.261     7.430
n4986.in[1] (.names)                                             1.014     8.444
n4986.out[0] (.names)                                            0.261     8.705
n4987.in[1] (.names)                                             1.014     9.719
n4987.out[0] (.names)                                            0.261     9.980
n4988.in[1] (.names)                                             1.014    10.993
n4988.out[0] (.names)                                            0.261    11.254
n4989.in[0] (.names)                                             1.014    12.268
n4989.out[0] (.names)                                            0.261    12.529
n4990.in[0] (.names)                                             1.014    13.543
n4990.out[0] (.names)                                            0.261    13.804
n4991.in[1] (.names)                                             1.014    14.818
n4991.out[0] (.names)                                            0.261    15.079
n4993.in[0] (.names)                                             1.014    16.093
n4993.out[0] (.names)                                            0.261    16.354
n4937.in[1] (.names)                                             1.014    17.367
n4937.out[0] (.names)                                            0.261    17.628
n5024.in[2] (.names)                                             1.014    18.642
n5024.out[0] (.names)                                            0.261    18.903
n5047.in[0] (.names)                                             1.014    19.917
n5047.out[0] (.names)                                            0.261    20.178
n5049.in[0] (.names)                                             1.014    21.192
n5049.out[0] (.names)                                            0.261    21.453
n5051.in[0] (.names)                                             1.014    22.467
n5051.out[0] (.names)                                            0.261    22.728
n5052.in[0] (.names)                                             1.014    23.742
n5052.out[0] (.names)                                            0.261    24.003
n5050.in[0] (.names)                                             1.014    25.016
n5050.out[0] (.names)                                            0.261    25.277
n5026.in[0] (.names)                                             1.014    26.291
n5026.out[0] (.names)                                            0.261    26.552
n5053.in[0] (.names)                                             1.014    27.566
n5053.out[0] (.names)                                            0.261    27.827
n5054.in[0] (.names)                                             1.014    28.841
n5054.out[0] (.names)                                            0.261    29.102
n5055.in[0] (.names)                                             1.014    30.116
n5055.out[0] (.names)                                            0.261    30.377
n5056.in[1] (.names)                                             1.014    31.390
n5056.out[0] (.names)                                            0.261    31.651
n4975.in[0] (.names)                                             1.014    32.665
n4975.out[0] (.names)                                            0.261    32.926
n2950.in[2] (.names)                                             1.014    33.940
n2950.out[0] (.names)                                            0.261    34.201
n4948.in[0] (.names)                                             1.014    35.215
n4948.out[0] (.names)                                            0.261    35.476
n4949.in[0] (.names)                                             1.014    36.490
n4949.out[0] (.names)                                            0.261    36.751
n4950.in[0] (.names)                                             1.014    37.765
n4950.out[0] (.names)                                            0.261    38.026
n4951.in[0] (.names)                                             1.014    39.039
n4951.out[0] (.names)                                            0.261    39.300
n4977.in[0] (.names)                                             1.014    40.314
n4977.out[0] (.names)                                            0.261    40.575
n4979.in[1] (.names)                                             1.014    41.589
n4979.out[0] (.names)                                            0.261    41.850
n4955.in[2] (.names)                                             1.014    42.864
n4955.out[0] (.names)                                            0.261    43.125
n4980.in[1] (.names)                                             1.014    44.139
n4980.out[0] (.names)                                            0.261    44.400
n4968.in[1] (.names)                                             1.014    45.413
n4968.out[0] (.names)                                            0.261    45.674
n4969.in[0] (.names)                                             1.014    46.688
n4969.out[0] (.names)                                            0.261    46.949
n4971.in[1] (.names)                                             1.014    47.963
n4971.out[0] (.names)                                            0.261    48.224
n4972.in[0] (.names)                                             1.014    49.238
n4972.out[0] (.names)                                            0.261    49.499
n4973.in[0] (.names)                                             1.014    50.513
n4973.out[0] (.names)                                            0.261    50.774
n4891.in[0] (.names)                                             1.014    51.787
n4891.out[0] (.names)                                            0.261    52.048
n4452.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4452.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n5526.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5148.in[0] (.names)                                             1.014    50.513
n5148.out[0] (.names)                                            0.261    50.774
n5150.in[0] (.names)                                             1.014    51.787
n5150.out[0] (.names)                                            0.261    52.048
n5526.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5526.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n5480.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5148.in[0] (.names)                                             1.014    50.513
n5148.out[0] (.names)                                            0.261    50.774
n5150.in[0] (.names)                                             1.014    51.787
n5150.out[0] (.names)                                            0.261    52.048
n5480.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5480.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n5058.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5148.in[0] (.names)                                             1.014    50.513
n5148.out[0] (.names)                                            0.261    50.774
n5150.in[0] (.names)                                             1.014    51.787
n5150.out[0] (.names)                                            0.261    52.048
n5058.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5058.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n7137.Q[0] (.latch clocked by pclk)
Endpoint  : n1160.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7137.clk[0] (.latch)                                            1.014     1.014
n7137.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9894.in[0] (.names)                                             1.014     2.070
n9894.out[0] (.names)                                            0.261     2.331
n9895.in[2] (.names)                                             1.014     3.344
n9895.out[0] (.names)                                            0.261     3.605
n9896.in[1] (.names)                                             1.014     4.619
n9896.out[0] (.names)                                            0.261     4.880
n9897.in[1] (.names)                                             1.014     5.894
n9897.out[0] (.names)                                            0.261     6.155
n9783.in[0] (.names)                                             1.014     7.169
n9783.out[0] (.names)                                            0.261     7.430
n392.in[0] (.names)                                              1.014     8.444
n392.out[0] (.names)                                             0.261     8.705
n2047.in[1] (.names)                                             1.014     9.719
n2047.out[0] (.names)                                            0.261     9.980
n2049.in[1] (.names)                                             1.014    10.993
n2049.out[0] (.names)                                            0.261    11.254
n1971.in[1] (.names)                                             1.014    12.268
n1971.out[0] (.names)                                            0.261    12.529
n1928.in[3] (.names)                                             1.014    13.543
n1928.out[0] (.names)                                            0.261    13.804
n1974.in[0] (.names)                                             1.014    14.818
n1974.out[0] (.names)                                            0.261    15.079
n1977.in[0] (.names)                                             1.014    16.093
n1977.out[0] (.names)                                            0.261    16.354
n1948.in[1] (.names)                                             1.014    17.367
n1948.out[0] (.names)                                            0.261    17.628
n2071.in[2] (.names)                                             1.014    18.642
n2071.out[0] (.names)                                            0.261    18.903
n2079.in[0] (.names)                                             1.014    19.917
n2079.out[0] (.names)                                            0.261    20.178
n2080.in[0] (.names)                                             1.014    21.192
n2080.out[0] (.names)                                            0.261    21.453
n2081.in[0] (.names)                                             1.014    22.467
n2081.out[0] (.names)                                            0.261    22.728
n2086.in[0] (.names)                                             1.014    23.742
n2086.out[0] (.names)                                            0.261    24.003
n2087.in[2] (.names)                                             1.014    25.016
n2087.out[0] (.names)                                            0.261    25.277
n2084.in[0] (.names)                                             1.014    26.291
n2084.out[0] (.names)                                            0.261    26.552
n2085.in[0] (.names)                                             1.014    27.566
n2085.out[0] (.names)                                            0.261    27.827
n2030.in[1] (.names)                                             1.014    28.841
n2030.out[0] (.names)                                            0.261    29.102
n2088.in[0] (.names)                                             1.014    30.116
n2088.out[0] (.names)                                            0.261    30.377
n2089.in[1] (.names)                                             1.014    31.390
n2089.out[0] (.names)                                            0.261    31.651
n2090.in[0] (.names)                                             1.014    32.665
n2090.out[0] (.names)                                            0.261    32.926
n1861.in[0] (.names)                                             1.014    33.940
n1861.out[0] (.names)                                            0.261    34.201
n1381.in[0] (.names)                                             1.014    35.215
n1381.out[0] (.names)                                            0.261    35.476
n1878.in[0] (.names)                                             1.014    36.490
n1878.out[0] (.names)                                            0.261    36.751
n1879.in[2] (.names)                                             1.014    37.765
n1879.out[0] (.names)                                            0.261    38.026
n1873.in[0] (.names)                                             1.014    39.039
n1873.out[0] (.names)                                            0.261    39.300
n1874.in[0] (.names)                                             1.014    40.314
n1874.out[0] (.names)                                            0.261    40.575
n1876.in[0] (.names)                                             1.014    41.589
n1876.out[0] (.names)                                            0.261    41.850
n1877.in[0] (.names)                                             1.014    42.864
n1877.out[0] (.names)                                            0.261    43.125
n1396.in[1] (.names)                                             1.014    44.139
n1396.out[0] (.names)                                            0.261    44.400
n1834.in[2] (.names)                                             1.014    45.413
n1834.out[0] (.names)                                            0.261    45.674
n1641.in[1] (.names)                                             1.014    46.688
n1641.out[0] (.names)                                            0.261    46.949
n1636.in[0] (.names)                                             1.014    47.963
n1636.out[0] (.names)                                            0.261    48.224
n1644.in[1] (.names)                                             1.014    49.238
n1644.out[0] (.names)                                            0.261    49.499
n1398.in[0] (.names)                                             1.014    50.513
n1398.out[0] (.names)                                            0.261    50.774
n1159.in[0] (.names)                                             1.014    51.787
n1159.out[0] (.names)                                            0.261    52.048
n1160.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1160.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n6718.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n5074.in[0] (.names)                                             1.014    16.093
n5074.out[0] (.names)                                            0.261    16.354
n5075.in[0] (.names)                                             1.014    17.367
n5075.out[0] (.names)                                            0.261    17.628
n5080.in[0] (.names)                                             1.014    18.642
n5080.out[0] (.names)                                            0.261    18.903
n5081.in[0] (.names)                                             1.014    19.917
n5081.out[0] (.names)                                            0.261    20.178
n5101.in[2] (.names)                                             1.014    21.192
n5101.out[0] (.names)                                            0.261    21.453
n5102.in[0] (.names)                                             1.014    22.467
n5102.out[0] (.names)                                            0.261    22.728
n5103.in[0] (.names)                                             1.014    23.742
n5103.out[0] (.names)                                            0.261    24.003
n5104.in[0] (.names)                                             1.014    25.016
n5104.out[0] (.names)                                            0.261    25.277
n2933.in[1] (.names)                                             1.014    26.291
n2933.out[0] (.names)                                            0.261    26.552
n6939.in[0] (.names)                                             1.014    27.566
n6939.out[0] (.names)                                            0.261    27.827
n6912.in[0] (.names)                                             1.014    28.841
n6912.out[0] (.names)                                            0.261    29.102
n6937.in[0] (.names)                                             1.014    30.116
n6937.out[0] (.names)                                            0.261    30.377
n6938.in[0] (.names)                                             1.014    31.390
n6938.out[0] (.names)                                            0.261    31.651
n6392.in[1] (.names)                                             1.014    32.665
n6392.out[0] (.names)                                            0.261    32.926
n6940.in[0] (.names)                                             1.014    33.940
n6940.out[0] (.names)                                            0.261    34.201
n6730.in[1] (.names)                                             1.014    35.215
n6730.out[0] (.names)                                            0.261    35.476
n6731.in[1] (.names)                                             1.014    36.490
n6731.out[0] (.names)                                            0.261    36.751
n6738.in[0] (.names)                                             1.014    37.765
n6738.out[0] (.names)                                            0.261    38.026
n6735.in[0] (.names)                                             1.014    39.039
n6735.out[0] (.names)                                            0.261    39.300
n6736.in[0] (.names)                                             1.014    40.314
n6736.out[0] (.names)                                            0.261    40.575
n6739.in[1] (.names)                                             1.014    41.589
n6739.out[0] (.names)                                            0.261    41.850
n6743.in[0] (.names)                                             1.014    42.864
n6743.out[0] (.names)                                            0.261    43.125
n6746.in[3] (.names)                                             1.014    44.139
n6746.out[0] (.names)                                            0.261    44.400
n6747.in[2] (.names)                                             1.014    45.413
n6747.out[0] (.names)                                            0.261    45.674
n6748.in[0] (.names)                                             1.014    46.688
n6748.out[0] (.names)                                            0.261    46.949
n4865.in[0] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n6744.in[0] (.names)                                             1.014    49.238
n6744.out[0] (.names)                                            0.261    49.499
n6749.in[0] (.names)                                             1.014    50.513
n6749.out[0] (.names)                                            0.261    50.774
n4859.in[0] (.names)                                             1.014    51.787
n4859.out[0] (.names)                                            0.261    52.048
n6718.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6718.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n4860.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n5074.in[0] (.names)                                             1.014    16.093
n5074.out[0] (.names)                                            0.261    16.354
n5075.in[0] (.names)                                             1.014    17.367
n5075.out[0] (.names)                                            0.261    17.628
n5080.in[0] (.names)                                             1.014    18.642
n5080.out[0] (.names)                                            0.261    18.903
n5081.in[0] (.names)                                             1.014    19.917
n5081.out[0] (.names)                                            0.261    20.178
n5101.in[2] (.names)                                             1.014    21.192
n5101.out[0] (.names)                                            0.261    21.453
n5102.in[0] (.names)                                             1.014    22.467
n5102.out[0] (.names)                                            0.261    22.728
n5103.in[0] (.names)                                             1.014    23.742
n5103.out[0] (.names)                                            0.261    24.003
n5104.in[0] (.names)                                             1.014    25.016
n5104.out[0] (.names)                                            0.261    25.277
n2933.in[1] (.names)                                             1.014    26.291
n2933.out[0] (.names)                                            0.261    26.552
n6939.in[0] (.names)                                             1.014    27.566
n6939.out[0] (.names)                                            0.261    27.827
n6912.in[0] (.names)                                             1.014    28.841
n6912.out[0] (.names)                                            0.261    29.102
n6937.in[0] (.names)                                             1.014    30.116
n6937.out[0] (.names)                                            0.261    30.377
n6938.in[0] (.names)                                             1.014    31.390
n6938.out[0] (.names)                                            0.261    31.651
n6392.in[1] (.names)                                             1.014    32.665
n6392.out[0] (.names)                                            0.261    32.926
n6940.in[0] (.names)                                             1.014    33.940
n6940.out[0] (.names)                                            0.261    34.201
n6730.in[1] (.names)                                             1.014    35.215
n6730.out[0] (.names)                                            0.261    35.476
n6731.in[1] (.names)                                             1.014    36.490
n6731.out[0] (.names)                                            0.261    36.751
n6738.in[0] (.names)                                             1.014    37.765
n6738.out[0] (.names)                                            0.261    38.026
n6735.in[0] (.names)                                             1.014    39.039
n6735.out[0] (.names)                                            0.261    39.300
n6736.in[0] (.names)                                             1.014    40.314
n6736.out[0] (.names)                                            0.261    40.575
n6739.in[1] (.names)                                             1.014    41.589
n6739.out[0] (.names)                                            0.261    41.850
n6743.in[0] (.names)                                             1.014    42.864
n6743.out[0] (.names)                                            0.261    43.125
n6746.in[3] (.names)                                             1.014    44.139
n6746.out[0] (.names)                                            0.261    44.400
n6747.in[2] (.names)                                             1.014    45.413
n6747.out[0] (.names)                                            0.261    45.674
n6748.in[0] (.names)                                             1.014    46.688
n6748.out[0] (.names)                                            0.261    46.949
n4865.in[0] (.names)                                             1.014    47.963
n4865.out[0] (.names)                                            0.261    48.224
n6744.in[0] (.names)                                             1.014    49.238
n6744.out[0] (.names)                                            0.261    49.499
n6749.in[0] (.names)                                             1.014    50.513
n6749.out[0] (.names)                                            0.261    50.774
n4859.in[0] (.names)                                             1.014    51.787
n4859.out[0] (.names)                                            0.261    52.048
n4860.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4860.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2317.in[1] (.names)                                             1.014    40.314
n2317.out[0] (.names)                                            0.261    40.575
n2318.in[1] (.names)                                             1.014    41.589
n2318.out[0] (.names)                                            0.261    41.850
n2222.in[1] (.names)                                             1.014    42.864
n2222.out[0] (.names)                                            0.261    43.125
n2319.in[1] (.names)                                             1.014    44.139
n2319.out[0] (.names)                                            0.261    44.400
n2320.in[0] (.names)                                             1.014    45.413
n2320.out[0] (.names)                                            0.261    45.674
n2219.in[1] (.names)                                             1.014    46.688
n2219.out[0] (.names)                                            0.261    46.949
n2322.in[3] (.names)                                             1.014    47.963
n2322.out[0] (.names)                                            0.261    48.224
n2241.in[0] (.names)                                             1.014    49.238
n2241.out[0] (.names)                                            0.261    49.499
n2213.in[0] (.names)                                             1.014    50.513
n2213.out[0] (.names)                                            0.261    50.774
n2216.in[0] (.names)                                             1.014    51.787
n2216.out[0] (.names)                                            0.261    52.048
n451.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n451.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n2247.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2317.in[1] (.names)                                             1.014    40.314
n2317.out[0] (.names)                                            0.261    40.575
n2318.in[1] (.names)                                             1.014    41.589
n2318.out[0] (.names)                                            0.261    41.850
n2222.in[1] (.names)                                             1.014    42.864
n2222.out[0] (.names)                                            0.261    43.125
n2319.in[1] (.names)                                             1.014    44.139
n2319.out[0] (.names)                                            0.261    44.400
n2320.in[0] (.names)                                             1.014    45.413
n2320.out[0] (.names)                                            0.261    45.674
n2219.in[1] (.names)                                             1.014    46.688
n2219.out[0] (.names)                                            0.261    46.949
n2322.in[3] (.names)                                             1.014    47.963
n2322.out[0] (.names)                                            0.261    48.224
n2241.in[0] (.names)                                             1.014    49.238
n2241.out[0] (.names)                                            0.261    49.499
n2242.in[2] (.names)                                             1.014    50.513
n2242.out[0] (.names)                                            0.261    50.774
n2251.in[0] (.names)                                             1.014    51.787
n2251.out[0] (.names)                                            0.261    52.048
n2247.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2247.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n1211.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2275.in[0] (.names)                                             1.014    40.314
n2275.out[0] (.names)                                            0.261    40.575
n2279.in[2] (.names)                                             1.014    41.589
n2279.out[0] (.names)                                            0.261    41.850
n2280.in[2] (.names)                                             1.014    42.864
n2280.out[0] (.names)                                            0.261    43.125
n2281.in[0] (.names)                                             1.014    44.139
n2281.out[0] (.names)                                            0.261    44.400
n2282.in[0] (.names)                                             1.014    45.413
n2282.out[0] (.names)                                            0.261    45.674
n2284.in[0] (.names)                                             1.014    46.688
n2284.out[0] (.names)                                            0.261    46.949
n2285.in[0] (.names)                                             1.014    47.963
n2285.out[0] (.names)                                            0.261    48.224
n2286.in[2] (.names)                                             1.014    49.238
n2286.out[0] (.names)                                            0.261    49.499
n2209.in[1] (.names)                                             1.014    50.513
n2209.out[0] (.names)                                            0.261    50.774
n2226.in[0] (.names)                                             1.014    51.787
n2226.out[0] (.names)                                            0.261    52.048
n1211.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1211.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n424.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n1337.in[3] (.names)                                             1.014    39.039
n1337.out[0] (.names)                                            0.261    39.300
n1340.in[1] (.names)                                             1.014    40.314
n1340.out[0] (.names)                                            0.261    40.575
n1318.in[1] (.names)                                             1.014    41.589
n1318.out[0] (.names)                                            0.261    41.850
n1317.in[2] (.names)                                             1.014    42.864
n1317.out[0] (.names)                                            0.261    43.125
n1319.in[0] (.names)                                             1.014    44.139
n1319.out[0] (.names)                                            0.261    44.400
n1320.in[0] (.names)                                             1.014    45.413
n1320.out[0] (.names)                                            0.261    45.674
n1321.in[1] (.names)                                             1.014    46.688
n1321.out[0] (.names)                                            0.261    46.949
n1323.in[3] (.names)                                             1.014    47.963
n1323.out[0] (.names)                                            0.261    48.224
n1324.in[0] (.names)                                             1.014    49.238
n1324.out[0] (.names)                                            0.261    49.499
n1269.in[0] (.names)                                             1.014    50.513
n1269.out[0] (.names)                                            0.261    50.774
n1146.in[0] (.names)                                             1.014    51.787
n1146.out[0] (.names)                                            0.261    52.048
n424.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n424.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n1271.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n1337.in[3] (.names)                                             1.014    39.039
n1337.out[0] (.names)                                            0.261    39.300
n1340.in[1] (.names)                                             1.014    40.314
n1340.out[0] (.names)                                            0.261    40.575
n1318.in[1] (.names)                                             1.014    41.589
n1318.out[0] (.names)                                            0.261    41.850
n1317.in[2] (.names)                                             1.014    42.864
n1317.out[0] (.names)                                            0.261    43.125
n1319.in[0] (.names)                                             1.014    44.139
n1319.out[0] (.names)                                            0.261    44.400
n1320.in[0] (.names)                                             1.014    45.413
n1320.out[0] (.names)                                            0.261    45.674
n1321.in[1] (.names)                                             1.014    46.688
n1321.out[0] (.names)                                            0.261    46.949
n1323.in[3] (.names)                                             1.014    47.963
n1323.out[0] (.names)                                            0.261    48.224
n1324.in[0] (.names)                                             1.014    49.238
n1324.out[0] (.names)                                            0.261    49.499
n1269.in[0] (.names)                                             1.014    50.513
n1269.out[0] (.names)                                            0.261    50.774
n1270.in[0] (.names)                                             1.014    51.787
n1270.out[0] (.names)                                            0.261    52.048
n1271.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1271.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n1257.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n1337.in[3] (.names)                                             1.014    39.039
n1337.out[0] (.names)                                            0.261    39.300
n1340.in[1] (.names)                                             1.014    40.314
n1340.out[0] (.names)                                            0.261    40.575
n1318.in[1] (.names)                                             1.014    41.589
n1318.out[0] (.names)                                            0.261    41.850
n1317.in[2] (.names)                                             1.014    42.864
n1317.out[0] (.names)                                            0.261    43.125
n1319.in[0] (.names)                                             1.014    44.139
n1319.out[0] (.names)                                            0.261    44.400
n1320.in[0] (.names)                                             1.014    45.413
n1320.out[0] (.names)                                            0.261    45.674
n1321.in[1] (.names)                                             1.014    46.688
n1321.out[0] (.names)                                            0.261    46.949
n1323.in[3] (.names)                                             1.014    47.963
n1323.out[0] (.names)                                            0.261    48.224
n1324.in[0] (.names)                                             1.014    49.238
n1324.out[0] (.names)                                            0.261    49.499
n1246.in[0] (.names)                                             1.014    50.513
n1246.out[0] (.names)                                            0.261    50.774
n1247.in[3] (.names)                                             1.014    51.787
n1247.out[0] (.names)                                            0.261    52.048
n1257.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1257.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n1522.Q[0] (.latch clocked by pclk)
Endpoint  : n371.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1522.clk[0] (.latch)                                            1.014     1.014
n1522.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1523.in[0] (.names)                                             1.014     2.070
n1523.out[0] (.names)                                            0.261     2.331
n1524.in[0] (.names)                                             1.014     3.344
n1524.out[0] (.names)                                            0.261     3.605
n1527.in[0] (.names)                                             1.014     4.619
n1527.out[0] (.names)                                            0.261     4.880
n1528.in[0] (.names)                                             1.014     5.894
n1528.out[0] (.names)                                            0.261     6.155
n1517.in[0] (.names)                                             1.014     7.169
n1517.out[0] (.names)                                            0.261     7.430
n1518.in[0] (.names)                                             1.014     8.444
n1518.out[0] (.names)                                            0.261     8.705
n1548.in[0] (.names)                                             1.014     9.719
n1548.out[0] (.names)                                            0.261     9.980
n1477.in[2] (.names)                                             1.014    10.993
n1477.out[0] (.names)                                            0.261    11.254
n1924.in[0] (.names)                                             1.014    12.268
n1924.out[0] (.names)                                            0.261    12.529
n1926.in[0] (.names)                                             1.014    13.543
n1926.out[0] (.names)                                            0.261    13.804
n1905.in[1] (.names)                                             1.014    14.818
n1905.out[0] (.names)                                            0.261    15.079
n1927.in[0] (.names)                                             1.014    16.093
n1927.out[0] (.names)                                            0.261    16.354
n1930.in[1] (.names)                                             1.014    17.367
n1930.out[0] (.names)                                            0.261    17.628
n1931.in[0] (.names)                                             1.014    18.642
n1931.out[0] (.names)                                            0.261    18.903
n1932.in[0] (.names)                                             1.014    19.917
n1932.out[0] (.names)                                            0.261    20.178
n1933.in[0] (.names)                                             1.014    21.192
n1933.out[0] (.names)                                            0.261    21.453
n1949.in[0] (.names)                                             1.014    22.467
n1949.out[0] (.names)                                            0.261    22.728
n1950.in[1] (.names)                                             1.014    23.742
n1950.out[0] (.names)                                            0.261    24.003
n1902.in[0] (.names)                                             1.014    25.016
n1902.out[0] (.names)                                            0.261    25.277
n1951.in[0] (.names)                                             1.014    26.291
n1951.out[0] (.names)                                            0.261    26.552
n1952.in[2] (.names)                                             1.014    27.566
n1952.out[0] (.names)                                            0.261    27.827
n1953.in[0] (.names)                                             1.014    28.841
n1953.out[0] (.names)                                            0.261    29.102
n1954.in[0] (.names)                                             1.014    30.116
n1954.out[0] (.names)                                            0.261    30.377
n1934.in[0] (.names)                                             1.014    31.390
n1934.out[0] (.names)                                            0.261    31.651
n1936.in[0] (.names)                                             1.014    32.665
n1936.out[0] (.names)                                            0.261    32.926
n1938.in[0] (.names)                                             1.014    33.940
n1938.out[0] (.names)                                            0.261    34.201
n1939.in[0] (.names)                                             1.014    35.215
n1939.out[0] (.names)                                            0.261    35.476
n1918.in[0] (.names)                                             1.014    36.490
n1918.out[0] (.names)                                            0.261    36.751
n1956.in[1] (.names)                                             1.014    37.765
n1956.out[0] (.names)                                            0.261    38.026
n1957.in[0] (.names)                                             1.014    39.039
n1957.out[0] (.names)                                            0.261    39.300
n1958.in[1] (.names)                                             1.014    40.314
n1958.out[0] (.names)                                            0.261    40.575
n1959.in[0] (.names)                                             1.014    41.589
n1959.out[0] (.names)                                            0.261    41.850
n1963.in[1] (.names)                                             1.014    42.864
n1963.out[0] (.names)                                            0.261    43.125
n1964.in[0] (.names)                                             1.014    44.139
n1964.out[0] (.names)                                            0.261    44.400
n1965.in[2] (.names)                                             1.014    45.413
n1965.out[0] (.names)                                            0.261    45.674
n1967.in[1] (.names)                                             1.014    46.688
n1967.out[0] (.names)                                            0.261    46.949
n1968.in[0] (.names)                                             1.014    47.963
n1968.out[0] (.names)                                            0.261    48.224
n1385.in[1] (.names)                                             1.014    49.238
n1385.out[0] (.names)                                            0.261    49.499
n1969.in[0] (.names)                                             1.014    50.513
n1969.out[0] (.names)                                            0.261    50.774
n1352.in[1] (.names)                                             1.014    51.787
n1352.out[0] (.names)                                            0.261    52.048
n371.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n371.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n1162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n939.in[0] (.names)                                              1.014    18.642
n939.out[0] (.names)                                             0.261    18.903
n959.in[0] (.names)                                              1.014    19.917
n959.out[0] (.names)                                             0.261    20.178
n956.in[0] (.names)                                              1.014    21.192
n956.out[0] (.names)                                             0.261    21.453
n960.in[0] (.names)                                              1.014    22.467
n960.out[0] (.names)                                             0.261    22.728
n962.in[0] (.names)                                              1.014    23.742
n962.out[0] (.names)                                             0.261    24.003
n946.in[0] (.names)                                              1.014    25.016
n946.out[0] (.names)                                             0.261    25.277
n963.in[0] (.names)                                              1.014    26.291
n963.out[0] (.names)                                             0.261    26.552
n964.in[0] (.names)                                              1.014    27.566
n964.out[0] (.names)                                             0.261    27.827
n965.in[0] (.names)                                              1.014    28.841
n965.out[0] (.names)                                             0.261    29.102
n966.in[0] (.names)                                              1.014    30.116
n966.out[0] (.names)                                             0.261    30.377
n967.in[0] (.names)                                              1.014    31.390
n967.out[0] (.names)                                             0.261    31.651
n968.in[0] (.names)                                              1.014    32.665
n968.out[0] (.names)                                             0.261    32.926
n969.in[0] (.names)                                              1.014    33.940
n969.out[0] (.names)                                             0.261    34.201
n970.in[0] (.names)                                              1.014    35.215
n970.out[0] (.names)                                             0.261    35.476
n971.in[0] (.names)                                              1.014    36.490
n971.out[0] (.names)                                             0.261    36.751
n973.in[0] (.names)                                              1.014    37.765
n973.out[0] (.names)                                             0.261    38.026
n974.in[0] (.names)                                              1.014    39.039
n974.out[0] (.names)                                             0.261    39.300
n1036.in[1] (.names)                                             1.014    40.314
n1036.out[0] (.names)                                            0.261    40.575
n1037.in[0] (.names)                                             1.014    41.589
n1037.out[0] (.names)                                            0.261    41.850
n1391.in[0] (.names)                                             1.014    42.864
n1391.out[0] (.names)                                            0.261    43.125
n1557.in[2] (.names)                                             1.014    44.139
n1557.out[0] (.names)                                            0.261    44.400
n1568.in[0] (.names)                                             1.014    45.413
n1568.out[0] (.names)                                            0.261    45.674
n1550.in[1] (.names)                                             1.014    46.688
n1550.out[0] (.names)                                            0.261    46.949
n1551.in[3] (.names)                                             1.014    47.963
n1551.out[0] (.names)                                            0.261    48.224
n1552.in[0] (.names)                                             1.014    49.238
n1552.out[0] (.names)                                            0.261    49.499
n1553.in[0] (.names)                                             1.014    50.513
n1553.out[0] (.names)                                            0.261    50.774
n1161.in[0] (.names)                                             1.014    51.787
n1161.out[0] (.names)                                            0.261    52.048
n1162.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1162.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n1571.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n939.in[0] (.names)                                              1.014    18.642
n939.out[0] (.names)                                             0.261    18.903
n959.in[0] (.names)                                              1.014    19.917
n959.out[0] (.names)                                             0.261    20.178
n956.in[0] (.names)                                              1.014    21.192
n956.out[0] (.names)                                             0.261    21.453
n960.in[0] (.names)                                              1.014    22.467
n960.out[0] (.names)                                             0.261    22.728
n962.in[0] (.names)                                              1.014    23.742
n962.out[0] (.names)                                             0.261    24.003
n946.in[0] (.names)                                              1.014    25.016
n946.out[0] (.names)                                             0.261    25.277
n963.in[0] (.names)                                              1.014    26.291
n963.out[0] (.names)                                             0.261    26.552
n964.in[0] (.names)                                              1.014    27.566
n964.out[0] (.names)                                             0.261    27.827
n965.in[0] (.names)                                              1.014    28.841
n965.out[0] (.names)                                             0.261    29.102
n966.in[0] (.names)                                              1.014    30.116
n966.out[0] (.names)                                             0.261    30.377
n967.in[0] (.names)                                              1.014    31.390
n967.out[0] (.names)                                             0.261    31.651
n968.in[0] (.names)                                              1.014    32.665
n968.out[0] (.names)                                             0.261    32.926
n969.in[0] (.names)                                              1.014    33.940
n969.out[0] (.names)                                             0.261    34.201
n970.in[0] (.names)                                              1.014    35.215
n970.out[0] (.names)                                             0.261    35.476
n971.in[0] (.names)                                              1.014    36.490
n971.out[0] (.names)                                             0.261    36.751
n973.in[0] (.names)                                              1.014    37.765
n973.out[0] (.names)                                             0.261    38.026
n974.in[0] (.names)                                              1.014    39.039
n974.out[0] (.names)                                             0.261    39.300
n1036.in[1] (.names)                                             1.014    40.314
n1036.out[0] (.names)                                            0.261    40.575
n1037.in[0] (.names)                                             1.014    41.589
n1037.out[0] (.names)                                            0.261    41.850
n1391.in[0] (.names)                                             1.014    42.864
n1391.out[0] (.names)                                            0.261    43.125
n1557.in[2] (.names)                                             1.014    44.139
n1557.out[0] (.names)                                            0.261    44.400
n1568.in[0] (.names)                                             1.014    45.413
n1568.out[0] (.names)                                            0.261    45.674
n1550.in[1] (.names)                                             1.014    46.688
n1550.out[0] (.names)                                            0.261    46.949
n1551.in[3] (.names)                                             1.014    47.963
n1551.out[0] (.names)                                            0.261    48.224
n1552.in[0] (.names)                                             1.014    49.238
n1552.out[0] (.names)                                            0.261    49.499
n1553.in[0] (.names)                                             1.014    50.513
n1553.out[0] (.names)                                            0.261    50.774
n1555.in[2] (.names)                                             1.014    51.787
n1555.out[0] (.names)                                            0.261    52.048
n1571.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1571.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n8921.Q[0] (.latch clocked by pclk)
Endpoint  : n9405.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8921.clk[0] (.latch)                                            1.014     1.014
n8921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8924.in[0] (.names)                                             1.014     2.070
n8924.out[0] (.names)                                            0.261     2.331
n8922.in[1] (.names)                                             1.014     3.344
n8922.out[0] (.names)                                            0.261     3.605
n8923.in[0] (.names)                                             1.014     4.619
n8923.out[0] (.names)                                            0.261     4.880
n8930.in[0] (.names)                                             1.014     5.894
n8930.out[0] (.names)                                            0.261     6.155
n8931.in[0] (.names)                                             1.014     7.169
n8931.out[0] (.names)                                            0.261     7.430
n8934.in[0] (.names)                                             1.014     8.444
n8934.out[0] (.names)                                            0.261     8.705
n8917.in[0] (.names)                                             1.014     9.719
n8917.out[0] (.names)                                            0.261     9.980
n8935.in[1] (.names)                                             1.014    10.993
n8935.out[0] (.names)                                            0.261    11.254
n8936.in[0] (.names)                                             1.014    12.268
n8936.out[0] (.names)                                            0.261    12.529
n8939.in[0] (.names)                                             1.014    13.543
n8939.out[0] (.names)                                            0.261    13.804
n8941.in[0] (.names)                                             1.014    14.818
n8941.out[0] (.names)                                            0.261    15.079
n9851.in[1] (.names)                                             1.014    16.093
n9851.out[0] (.names)                                            0.261    16.354
n9853.in[2] (.names)                                             1.014    17.367
n9853.out[0] (.names)                                            0.261    17.628
n9854.in[1] (.names)                                             1.014    18.642
n9854.out[0] (.names)                                            0.261    18.903
n9776.in[1] (.names)                                             1.014    19.917
n9776.out[0] (.names)                                            0.261    20.178
n9778.in[0] (.names)                                             1.014    21.192
n9778.out[0] (.names)                                            0.261    21.453
n9779.in[1] (.names)                                             1.014    22.467
n9779.out[0] (.names)                                            0.261    22.728
n9780.in[0] (.names)                                             1.014    23.742
n9780.out[0] (.names)                                            0.261    24.003
n9784.in[1] (.names)                                             1.014    25.016
n9784.out[0] (.names)                                            0.261    25.277
n9785.in[0] (.names)                                             1.014    26.291
n9785.out[0] (.names)                                            0.261    26.552
n9781.in[0] (.names)                                             1.014    27.566
n9781.out[0] (.names)                                            0.261    27.827
n9782.in[0] (.names)                                             1.014    28.841
n9782.out[0] (.names)                                            0.261    29.102
n9786.in[1] (.names)                                             1.014    30.116
n9786.out[0] (.names)                                            0.261    30.377
n9787.in[0] (.names)                                             1.014    31.390
n9787.out[0] (.names)                                            0.261    31.651
n9790.in[1] (.names)                                             1.014    32.665
n9790.out[0] (.names)                                            0.261    32.926
n9791.in[1] (.names)                                             1.014    33.940
n9791.out[0] (.names)                                            0.261    34.201
n9792.in[0] (.names)                                             1.014    35.215
n9792.out[0] (.names)                                            0.261    35.476
n9794.in[0] (.names)                                             1.014    36.490
n9794.out[0] (.names)                                            0.261    36.751
n9795.in[0] (.names)                                             1.014    37.765
n9795.out[0] (.names)                                            0.261    38.026
n9413.in[0] (.names)                                             1.014    39.039
n9413.out[0] (.names)                                            0.261    39.300
n9796.in[1] (.names)                                             1.014    40.314
n9796.out[0] (.names)                                            0.261    40.575
n9798.in[0] (.names)                                             1.014    41.589
n9798.out[0] (.names)                                            0.261    41.850
n9799.in[0] (.names)                                             1.014    42.864
n9799.out[0] (.names)                                            0.261    43.125
n9800.in[0] (.names)                                             1.014    44.139
n9800.out[0] (.names)                                            0.261    44.400
n9801.in[1] (.names)                                             1.014    45.413
n9801.out[0] (.names)                                            0.261    45.674
n9809.in[1] (.names)                                             1.014    46.688
n9809.out[0] (.names)                                            0.261    46.949
n9813.in[1] (.names)                                             1.014    47.963
n9813.out[0] (.names)                                            0.261    48.224
n9390.in[0] (.names)                                             1.014    49.238
n9390.out[0] (.names)                                            0.261    49.499
n9811.in[0] (.names)                                             1.014    50.513
n9811.out[0] (.names)                                            0.261    50.774
n9404.in[1] (.names)                                             1.014    51.787
n9404.out[0] (.names)                                            0.261    52.048
n9405.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9405.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n8678.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8813.in[1] (.names)                                             1.014    18.642
n8813.out[0] (.names)                                            0.261    18.903
n8810.in[0] (.names)                                             1.014    19.917
n8810.out[0] (.names)                                            0.261    20.178
n8811.in[0] (.names)                                             1.014    21.192
n8811.out[0] (.names)                                            0.261    21.453
n8814.in[0] (.names)                                             1.014    22.467
n8814.out[0] (.names)                                            0.261    22.728
n8815.in[0] (.names)                                             1.014    23.742
n8815.out[0] (.names)                                            0.261    24.003
n8823.in[3] (.names)                                             1.014    25.016
n8823.out[0] (.names)                                            0.261    25.277
n8825.in[3] (.names)                                             1.014    26.291
n8825.out[0] (.names)                                            0.261    26.552
n8827.in[1] (.names)                                             1.014    27.566
n8827.out[0] (.names)                                            0.261    27.827
n8828.in[1] (.names)                                             1.014    28.841
n8828.out[0] (.names)                                            0.261    29.102
n8829.in[0] (.names)                                             1.014    30.116
n8829.out[0] (.names)                                            0.261    30.377
n8830.in[0] (.names)                                             1.014    31.390
n8830.out[0] (.names)                                            0.261    31.651
n8831.in[0] (.names)                                             1.014    32.665
n8831.out[0] (.names)                                            0.261    32.926
n8816.in[1] (.names)                                             1.014    33.940
n8816.out[0] (.names)                                            0.261    34.201
n8819.in[0] (.names)                                             1.014    35.215
n8819.out[0] (.names)                                            0.261    35.476
n8849.in[0] (.names)                                             1.014    36.490
n8849.out[0] (.names)                                            0.261    36.751
n8850.in[1] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[1] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n8770.in[0] (.names)                                             1.014    40.314
n8770.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8860.in[3] (.names)                                             1.014    44.139
n8860.out[0] (.names)                                            0.261    44.400
n8861.in[0] (.names)                                             1.014    45.413
n8861.out[0] (.names)                                            0.261    45.674
n8862.in[1] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n8693.in[0] (.names)                                             1.014    47.963
n8693.out[0] (.names)                                            0.261    48.224
n8863.in[1] (.names)                                             1.014    49.238
n8863.out[0] (.names)                                            0.261    49.499
n8686.in[1] (.names)                                             1.014    50.513
n8686.out[0] (.names)                                            0.261    50.774
n8677.in[0] (.names)                                             1.014    51.787
n8677.out[0] (.names)                                            0.261    52.048
n8678.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8678.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n9955.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8775.in[0] (.names)                                             1.014    18.642
n8775.out[0] (.names)                                            0.261    18.903
n9914.in[1] (.names)                                             1.014    19.917
n9914.out[0] (.names)                                            0.261    20.178
n9924.in[1] (.names)                                             1.014    21.192
n9924.out[0] (.names)                                            0.261    21.453
n9925.in[0] (.names)                                             1.014    22.467
n9925.out[0] (.names)                                            0.261    22.728
n9926.in[0] (.names)                                             1.014    23.742
n9926.out[0] (.names)                                            0.261    24.003
n9915.in[0] (.names)                                             1.014    25.016
n9915.out[0] (.names)                                            0.261    25.277
n9927.in[1] (.names)                                             1.014    26.291
n9927.out[0] (.names)                                            0.261    26.552
n9859.in[1] (.names)                                             1.014    27.566
n9859.out[0] (.names)                                            0.261    27.827
n9929.in[3] (.names)                                             1.014    28.841
n9929.out[0] (.names)                                            0.261    29.102
n9941.in[0] (.names)                                             1.014    30.116
n9941.out[0] (.names)                                            0.261    30.377
n9945.in[0] (.names)                                             1.014    31.390
n9945.out[0] (.names)                                            0.261    31.651
n9946.in[0] (.names)                                             1.014    32.665
n9946.out[0] (.names)                                            0.261    32.926
n9947.in[2] (.names)                                             1.014    33.940
n9947.out[0] (.names)                                            0.261    34.201
n9948.in[1] (.names)                                             1.014    35.215
n9948.out[0] (.names)                                            0.261    35.476
n9820.in[0] (.names)                                             1.014    36.490
n9820.out[0] (.names)                                            0.261    36.751
n9827.in[2] (.names)                                             1.014    37.765
n9827.out[0] (.names)                                            0.261    38.026
n9930.in[0] (.names)                                             1.014    39.039
n9930.out[0] (.names)                                            0.261    39.300
n9406.in[0] (.names)                                             1.014    40.314
n9406.out[0] (.names)                                            0.261    40.575
n9931.in[0] (.names)                                             1.014    41.589
n9931.out[0] (.names)                                            0.261    41.850
n9872.in[0] (.names)                                             1.014    42.864
n9872.out[0] (.names)                                            0.261    43.125
n9952.in[0] (.names)                                             1.014    44.139
n9952.out[0] (.names)                                            0.261    44.400
n9830.in[0] (.names)                                             1.014    45.413
n9830.out[0] (.names)                                            0.261    45.674
n9958.in[2] (.names)                                             1.014    46.688
n9958.out[0] (.names)                                            0.261    46.949
n9957.in[0] (.names)                                             1.014    47.963
n9957.out[0] (.names)                                            0.261    48.224
n9959.in[0] (.names)                                             1.014    49.238
n9959.out[0] (.names)                                            0.261    49.499
n9960.in[1] (.names)                                             1.014    50.513
n9960.out[0] (.names)                                            0.261    50.774
n9961.in[2] (.names)                                             1.014    51.787
n9961.out[0] (.names)                                            0.261    52.048
n9955.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9955.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n9379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8775.in[0] (.names)                                             1.014    18.642
n8775.out[0] (.names)                                            0.261    18.903
n9914.in[1] (.names)                                             1.014    19.917
n9914.out[0] (.names)                                            0.261    20.178
n9924.in[1] (.names)                                             1.014    21.192
n9924.out[0] (.names)                                            0.261    21.453
n9925.in[0] (.names)                                             1.014    22.467
n9925.out[0] (.names)                                            0.261    22.728
n9926.in[0] (.names)                                             1.014    23.742
n9926.out[0] (.names)                                            0.261    24.003
n9915.in[0] (.names)                                             1.014    25.016
n9915.out[0] (.names)                                            0.261    25.277
n9927.in[1] (.names)                                             1.014    26.291
n9927.out[0] (.names)                                            0.261    26.552
n9859.in[1] (.names)                                             1.014    27.566
n9859.out[0] (.names)                                            0.261    27.827
n9916.in[3] (.names)                                             1.014    28.841
n9916.out[0] (.names)                                            0.261    29.102
n9917.in[0] (.names)                                             1.014    30.116
n9917.out[0] (.names)                                            0.261    30.377
n9919.in[0] (.names)                                             1.014    31.390
n9919.out[0] (.names)                                            0.261    31.651
n9920.in[0] (.names)                                             1.014    32.665
n9920.out[0] (.names)                                            0.261    32.926
n9398.in[2] (.names)                                             1.014    33.940
n9398.out[0] (.names)                                            0.261    34.201
n9921.in[0] (.names)                                             1.014    35.215
n9921.out[0] (.names)                                            0.261    35.476
n9964.in[2] (.names)                                             1.014    36.490
n9964.out[0] (.names)                                            0.261    36.751
n9965.in[0] (.names)                                             1.014    37.765
n9965.out[0] (.names)                                            0.261    38.026
n9455.in[0] (.names)                                             1.014    39.039
n9455.out[0] (.names)                                            0.261    39.300
n9456.in[2] (.names)                                             1.014    40.314
n9456.out[0] (.names)                                            0.261    40.575
n9462.in[2] (.names)                                             1.014    41.589
n9462.out[0] (.names)                                            0.261    41.850
n9463.in[1] (.names)                                             1.014    42.864
n9463.out[0] (.names)                                            0.261    43.125
n9464.in[0] (.names)                                             1.014    44.139
n9464.out[0] (.names)                                            0.261    44.400
n9468.in[2] (.names)                                             1.014    45.413
n9468.out[0] (.names)                                            0.261    45.674
n9483.in[1] (.names)                                             1.014    46.688
n9483.out[0] (.names)                                            0.261    46.949
n9484.in[0] (.names)                                             1.014    47.963
n9484.out[0] (.names)                                            0.261    48.224
n9490.in[1] (.names)                                             1.014    49.238
n9490.out[0] (.names)                                            0.261    49.499
n8603.in[0] (.names)                                             1.014    50.513
n8603.out[0] (.names)                                            0.261    50.774
n9378.in[0] (.names)                                             1.014    51.787
n9378.out[0] (.names)                                            0.261    52.048
n9379.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9379.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n8878.Q[0] (.latch clocked by pclk)
Endpoint  : n9054.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8878.clk[0] (.latch)                                            1.014     1.014
n8878.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8880.in[0] (.names)                                             1.014     2.070
n8880.out[0] (.names)                                            0.261     2.331
n9265.in[2] (.names)                                             1.014     3.344
n9265.out[0] (.names)                                            0.261     3.605
n9266.in[2] (.names)                                             1.014     4.619
n9266.out[0] (.names)                                            0.261     4.880
n9267.in[0] (.names)                                             1.014     5.894
n9267.out[0] (.names)                                            0.261     6.155
n9068.in[0] (.names)                                             1.014     7.169
n9068.out[0] (.names)                                            0.261     7.430
n9316.in[1] (.names)                                             1.014     8.444
n9316.out[0] (.names)                                            0.261     8.705
n9317.in[2] (.names)                                             1.014     9.719
n9317.out[0] (.names)                                            0.261     9.980
n9318.in[2] (.names)                                             1.014    10.993
n9318.out[0] (.names)                                            0.261    11.254
n9334.in[2] (.names)                                             1.014    12.268
n9334.out[0] (.names)                                            0.261    12.529
n9335.in[2] (.names)                                             1.014    13.543
n9335.out[0] (.names)                                            0.261    13.804
n9337.in[2] (.names)                                             1.014    14.818
n9337.out[0] (.names)                                            0.261    15.079
n9339.in[1] (.names)                                             1.014    16.093
n9339.out[0] (.names)                                            0.261    16.354
n9072.in[3] (.names)                                             1.014    17.367
n9072.out[0] (.names)                                            0.261    17.628
n9341.in[2] (.names)                                             1.014    18.642
n9341.out[0] (.names)                                            0.261    18.903
n9343.in[0] (.names)                                             1.014    19.917
n9343.out[0] (.names)                                            0.261    20.178
n9344.in[0] (.names)                                             1.014    21.192
n9344.out[0] (.names)                                            0.261    21.453
n9346.in[1] (.names)                                             1.014    22.467
n9346.out[0] (.names)                                            0.261    22.728
n9299.in[1] (.names)                                             1.014    23.742
n9299.out[0] (.names)                                            0.261    24.003
n8695.in[0] (.names)                                             1.014    25.016
n8695.out[0] (.names)                                            0.261    25.277
n9289.in[1] (.names)                                             1.014    26.291
n9289.out[0] (.names)                                            0.261    26.552
n9298.in[1] (.names)                                             1.014    27.566
n9298.out[0] (.names)                                            0.261    27.827
n9303.in[2] (.names)                                             1.014    28.841
n9303.out[0] (.names)                                            0.261    29.102
n9305.in[0] (.names)                                             1.014    30.116
n9305.out[0] (.names)                                            0.261    30.377
n9300.in[1] (.names)                                             1.014    31.390
n9300.out[0] (.names)                                            0.261    31.651
n9236.in[0] (.names)                                             1.014    32.665
n9236.out[0] (.names)                                            0.261    32.926
n9112.in[0] (.names)                                             1.014    33.940
n9112.out[0] (.names)                                            0.261    34.201
n9301.in[1] (.names)                                             1.014    35.215
n9301.out[0] (.names)                                            0.261    35.476
n9310.in[0] (.names)                                             1.014    36.490
n9310.out[0] (.names)                                            0.261    36.751
n9312.in[1] (.names)                                             1.014    37.765
n9312.out[0] (.names)                                            0.261    38.026
n9088.in[0] (.names)                                             1.014    39.039
n9088.out[0] (.names)                                            0.261    39.300
n9089.in[3] (.names)                                             1.014    40.314
n9089.out[0] (.names)                                            0.261    40.575
n9090.in[2] (.names)                                             1.014    41.589
n9090.out[0] (.names)                                            0.261    41.850
n9093.in[1] (.names)                                             1.014    42.864
n9093.out[0] (.names)                                            0.261    43.125
n9094.in[0] (.names)                                             1.014    44.139
n9094.out[0] (.names)                                            0.261    44.400
n9104.in[1] (.names)                                             1.014    45.413
n9104.out[0] (.names)                                            0.261    45.674
n9105.in[1] (.names)                                             1.014    46.688
n9105.out[0] (.names)                                            0.261    46.949
n9108.in[1] (.names)                                             1.014    47.963
n9108.out[0] (.names)                                            0.261    48.224
n8618.in[0] (.names)                                             1.014    49.238
n8618.out[0] (.names)                                            0.261    49.499
n9099.in[1] (.names)                                             1.014    50.513
n9099.out[0] (.names)                                            0.261    50.774
n9101.in[1] (.names)                                             1.014    51.787
n9101.out[0] (.names)                                            0.261    52.048
n9054.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9054.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7330.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7984.in[0] (.names)                                             1.014    45.413
n7984.out[0] (.names)                                            0.261    45.674
n7749.in[2] (.names)                                             1.014    46.688
n7749.out[0] (.names)                                            0.261    46.949
n7738.in[0] (.names)                                             1.014    47.963
n7738.out[0] (.names)                                            0.261    48.224
n7985.in[0] (.names)                                             1.014    49.238
n7985.out[0] (.names)                                            0.261    49.499
n7765.in[0] (.names)                                             1.014    50.513
n7765.out[0] (.names)                                            0.261    50.774
n7753.in[0] (.names)                                             1.014    51.787
n7753.out[0] (.names)                                            0.261    52.048
n7330.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7330.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7797.in[1] (.names)                                             1.014    45.413
n7797.out[0] (.names)                                            0.261    45.674
n7811.in[1] (.names)                                             1.014    46.688
n7811.out[0] (.names)                                            0.261    46.949
n7742.in[0] (.names)                                             1.014    47.963
n7742.out[0] (.names)                                            0.261    48.224
n7812.in[0] (.names)                                             1.014    49.238
n7812.out[0] (.names)                                            0.261    49.499
n7739.in[0] (.names)                                             1.014    50.513
n7739.out[0] (.names)                                            0.261    50.774
n7745.in[1] (.names)                                             1.014    51.787
n7745.out[0] (.names)                                            0.261    52.048
n7787.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7787.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7746.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7797.in[1] (.names)                                             1.014    45.413
n7797.out[0] (.names)                                            0.261    45.674
n7811.in[1] (.names)                                             1.014    46.688
n7811.out[0] (.names)                                            0.261    46.949
n7742.in[0] (.names)                                             1.014    47.963
n7742.out[0] (.names)                                            0.261    48.224
n7812.in[0] (.names)                                             1.014    49.238
n7812.out[0] (.names)                                            0.261    49.499
n7739.in[0] (.names)                                             1.014    50.513
n7739.out[0] (.names)                                            0.261    50.774
n7745.in[1] (.names)                                             1.014    51.787
n7745.out[0] (.names)                                            0.261    52.048
n7746.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7746.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n1140.Q[0] (.latch clocked by pclk)
Endpoint  : n1613.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1140.clk[0] (.latch)                                            1.014     1.014
n1140.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2492.in[0] (.names)                                             1.014     2.070
n2492.out[0] (.names)                                            0.261     2.331
n2493.in[0] (.names)                                             1.014     3.344
n2493.out[0] (.names)                                            0.261     3.605
n2494.in[1] (.names)                                             1.014     4.619
n2494.out[0] (.names)                                            0.261     4.880
n2498.in[3] (.names)                                             1.014     5.894
n2498.out[0] (.names)                                            0.261     6.155
n2339.in[3] (.names)                                             1.014     7.169
n2339.out[0] (.names)                                            0.261     7.430
n2500.in[1] (.names)                                             1.014     8.444
n2500.out[0] (.names)                                            0.261     8.705
n2495.in[1] (.names)                                             1.014     9.719
n2495.out[0] (.names)                                            0.261     9.980
n2477.in[0] (.names)                                             1.014    10.993
n2477.out[0] (.names)                                            0.261    11.254
n2496.in[2] (.names)                                             1.014    12.268
n2496.out[0] (.names)                                            0.261    12.529
n2336.in[2] (.names)                                             1.014    13.543
n2336.out[0] (.names)                                            0.261    13.804
n2668.in[1] (.names)                                             1.014    14.818
n2668.out[0] (.names)                                            0.261    15.079
n2666.in[0] (.names)                                             1.014    16.093
n2666.out[0] (.names)                                            0.261    16.354
n2667.in[0] (.names)                                             1.014    17.367
n2667.out[0] (.names)                                            0.261    17.628
n2669.in[0] (.names)                                             1.014    18.642
n2669.out[0] (.names)                                            0.261    18.903
n2670.in[0] (.names)                                             1.014    19.917
n2670.out[0] (.names)                                            0.261    20.178
n2693.in[1] (.names)                                             1.014    21.192
n2693.out[0] (.names)                                            0.261    21.453
n2708.in[2] (.names)                                             1.014    22.467
n2708.out[0] (.names)                                            0.261    22.728
n2711.in[3] (.names)                                             1.014    23.742
n2711.out[0] (.names)                                            0.261    24.003
n2715.in[2] (.names)                                             1.014    25.016
n2715.out[0] (.names)                                            0.261    25.277
n2718.in[0] (.names)                                             1.014    26.291
n2718.out[0] (.names)                                            0.261    26.552
n2720.in[0] (.names)                                             1.014    27.566
n2720.out[0] (.names)                                            0.261    27.827
n2721.in[0] (.names)                                             1.014    28.841
n2721.out[0] (.names)                                            0.261    29.102
n2683.in[0] (.names)                                             1.014    30.116
n2683.out[0] (.names)                                            0.261    30.377
n2771.in[1] (.names)                                             1.014    31.390
n2771.out[0] (.names)                                            0.261    31.651
n2780.in[0] (.names)                                             1.014    32.665
n2780.out[0] (.names)                                            0.261    32.926
n2737.in[0] (.names)                                             1.014    33.940
n2737.out[0] (.names)                                            0.261    34.201
n721.in[3] (.names)                                              1.014    35.215
n721.out[0] (.names)                                             0.261    35.476
n1594.in[1] (.names)                                             1.014    36.490
n1594.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1617.in[2] (.names)                                             1.014    39.039
n1617.out[0] (.names)                                            0.261    39.300
n1618.in[3] (.names)                                             1.014    40.314
n1618.out[0] (.names)                                            0.261    40.575
n1619.in[2] (.names)                                             1.014    41.589
n1619.out[0] (.names)                                            0.261    41.850
n1621.in[1] (.names)                                             1.014    42.864
n1621.out[0] (.names)                                            0.261    43.125
n1622.in[0] (.names)                                             1.014    44.139
n1622.out[0] (.names)                                            0.261    44.400
n1623.in[0] (.names)                                             1.014    45.413
n1623.out[0] (.names)                                            0.261    45.674
n1574.in[0] (.names)                                             1.014    46.688
n1574.out[0] (.names)                                            0.261    46.949
n1386.in[2] (.names)                                             1.014    47.963
n1386.out[0] (.names)                                            0.261    48.224
n1615.in[1] (.names)                                             1.014    49.238
n1615.out[0] (.names)                                            0.261    49.499
n1616.in[0] (.names)                                             1.014    50.513
n1616.out[0] (.names)                                            0.261    50.774
n561.in[1] (.names)                                              1.014    51.787
n561.out[0] (.names)                                             0.261    52.048
n1613.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1613.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n1140.Q[0] (.latch clocked by pclk)
Endpoint  : n562.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1140.clk[0] (.latch)                                            1.014     1.014
n1140.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2492.in[0] (.names)                                             1.014     2.070
n2492.out[0] (.names)                                            0.261     2.331
n2493.in[0] (.names)                                             1.014     3.344
n2493.out[0] (.names)                                            0.261     3.605
n2494.in[1] (.names)                                             1.014     4.619
n2494.out[0] (.names)                                            0.261     4.880
n2498.in[3] (.names)                                             1.014     5.894
n2498.out[0] (.names)                                            0.261     6.155
n2339.in[3] (.names)                                             1.014     7.169
n2339.out[0] (.names)                                            0.261     7.430
n2500.in[1] (.names)                                             1.014     8.444
n2500.out[0] (.names)                                            0.261     8.705
n2495.in[1] (.names)                                             1.014     9.719
n2495.out[0] (.names)                                            0.261     9.980
n2477.in[0] (.names)                                             1.014    10.993
n2477.out[0] (.names)                                            0.261    11.254
n2496.in[2] (.names)                                             1.014    12.268
n2496.out[0] (.names)                                            0.261    12.529
n2336.in[2] (.names)                                             1.014    13.543
n2336.out[0] (.names)                                            0.261    13.804
n2668.in[1] (.names)                                             1.014    14.818
n2668.out[0] (.names)                                            0.261    15.079
n2666.in[0] (.names)                                             1.014    16.093
n2666.out[0] (.names)                                            0.261    16.354
n2667.in[0] (.names)                                             1.014    17.367
n2667.out[0] (.names)                                            0.261    17.628
n2669.in[0] (.names)                                             1.014    18.642
n2669.out[0] (.names)                                            0.261    18.903
n2670.in[0] (.names)                                             1.014    19.917
n2670.out[0] (.names)                                            0.261    20.178
n2693.in[1] (.names)                                             1.014    21.192
n2693.out[0] (.names)                                            0.261    21.453
n2708.in[2] (.names)                                             1.014    22.467
n2708.out[0] (.names)                                            0.261    22.728
n2711.in[3] (.names)                                             1.014    23.742
n2711.out[0] (.names)                                            0.261    24.003
n2715.in[2] (.names)                                             1.014    25.016
n2715.out[0] (.names)                                            0.261    25.277
n2718.in[0] (.names)                                             1.014    26.291
n2718.out[0] (.names)                                            0.261    26.552
n2720.in[0] (.names)                                             1.014    27.566
n2720.out[0] (.names)                                            0.261    27.827
n2721.in[0] (.names)                                             1.014    28.841
n2721.out[0] (.names)                                            0.261    29.102
n2683.in[0] (.names)                                             1.014    30.116
n2683.out[0] (.names)                                            0.261    30.377
n2771.in[1] (.names)                                             1.014    31.390
n2771.out[0] (.names)                                            0.261    31.651
n2780.in[0] (.names)                                             1.014    32.665
n2780.out[0] (.names)                                            0.261    32.926
n2737.in[0] (.names)                                             1.014    33.940
n2737.out[0] (.names)                                            0.261    34.201
n721.in[3] (.names)                                              1.014    35.215
n721.out[0] (.names)                                             0.261    35.476
n1594.in[1] (.names)                                             1.014    36.490
n1594.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1617.in[2] (.names)                                             1.014    39.039
n1617.out[0] (.names)                                            0.261    39.300
n1618.in[3] (.names)                                             1.014    40.314
n1618.out[0] (.names)                                            0.261    40.575
n1619.in[2] (.names)                                             1.014    41.589
n1619.out[0] (.names)                                            0.261    41.850
n1621.in[1] (.names)                                             1.014    42.864
n1621.out[0] (.names)                                            0.261    43.125
n1622.in[0] (.names)                                             1.014    44.139
n1622.out[0] (.names)                                            0.261    44.400
n1623.in[0] (.names)                                             1.014    45.413
n1623.out[0] (.names)                                            0.261    45.674
n1574.in[0] (.names)                                             1.014    46.688
n1574.out[0] (.names)                                            0.261    46.949
n1386.in[2] (.names)                                             1.014    47.963
n1386.out[0] (.names)                                            0.261    48.224
n1615.in[1] (.names)                                             1.014    49.238
n1615.out[0] (.names)                                            0.261    49.499
n1616.in[0] (.names)                                             1.014    50.513
n1616.out[0] (.names)                                            0.261    50.774
n561.in[1] (.names)                                              1.014    51.787
n561.out[0] (.names)                                             0.261    52.048
n562.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n562.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n1140.Q[0] (.latch clocked by pclk)
Endpoint  : n1349.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1140.clk[0] (.latch)                                            1.014     1.014
n1140.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2492.in[0] (.names)                                             1.014     2.070
n2492.out[0] (.names)                                            0.261     2.331
n2493.in[0] (.names)                                             1.014     3.344
n2493.out[0] (.names)                                            0.261     3.605
n2494.in[1] (.names)                                             1.014     4.619
n2494.out[0] (.names)                                            0.261     4.880
n2498.in[3] (.names)                                             1.014     5.894
n2498.out[0] (.names)                                            0.261     6.155
n2339.in[3] (.names)                                             1.014     7.169
n2339.out[0] (.names)                                            0.261     7.430
n2500.in[1] (.names)                                             1.014     8.444
n2500.out[0] (.names)                                            0.261     8.705
n2495.in[1] (.names)                                             1.014     9.719
n2495.out[0] (.names)                                            0.261     9.980
n2477.in[0] (.names)                                             1.014    10.993
n2477.out[0] (.names)                                            0.261    11.254
n2496.in[2] (.names)                                             1.014    12.268
n2496.out[0] (.names)                                            0.261    12.529
n2336.in[2] (.names)                                             1.014    13.543
n2336.out[0] (.names)                                            0.261    13.804
n2668.in[1] (.names)                                             1.014    14.818
n2668.out[0] (.names)                                            0.261    15.079
n2666.in[0] (.names)                                             1.014    16.093
n2666.out[0] (.names)                                            0.261    16.354
n2667.in[0] (.names)                                             1.014    17.367
n2667.out[0] (.names)                                            0.261    17.628
n2669.in[0] (.names)                                             1.014    18.642
n2669.out[0] (.names)                                            0.261    18.903
n2670.in[0] (.names)                                             1.014    19.917
n2670.out[0] (.names)                                            0.261    20.178
n2693.in[1] (.names)                                             1.014    21.192
n2693.out[0] (.names)                                            0.261    21.453
n2708.in[2] (.names)                                             1.014    22.467
n2708.out[0] (.names)                                            0.261    22.728
n2711.in[3] (.names)                                             1.014    23.742
n2711.out[0] (.names)                                            0.261    24.003
n2715.in[2] (.names)                                             1.014    25.016
n2715.out[0] (.names)                                            0.261    25.277
n2718.in[0] (.names)                                             1.014    26.291
n2718.out[0] (.names)                                            0.261    26.552
n2720.in[0] (.names)                                             1.014    27.566
n2720.out[0] (.names)                                            0.261    27.827
n2721.in[0] (.names)                                             1.014    28.841
n2721.out[0] (.names)                                            0.261    29.102
n2683.in[0] (.names)                                             1.014    30.116
n2683.out[0] (.names)                                            0.261    30.377
n2771.in[1] (.names)                                             1.014    31.390
n2771.out[0] (.names)                                            0.261    31.651
n2780.in[0] (.names)                                             1.014    32.665
n2780.out[0] (.names)                                            0.261    32.926
n2737.in[0] (.names)                                             1.014    33.940
n2737.out[0] (.names)                                            0.261    34.201
n721.in[3] (.names)                                              1.014    35.215
n721.out[0] (.names)                                             0.261    35.476
n1594.in[1] (.names)                                             1.014    36.490
n1594.out[0] (.names)                                            0.261    36.751
n1595.in[0] (.names)                                             1.014    37.765
n1595.out[0] (.names)                                            0.261    38.026
n1617.in[2] (.names)                                             1.014    39.039
n1617.out[0] (.names)                                            0.261    39.300
n1618.in[3] (.names)                                             1.014    40.314
n1618.out[0] (.names)                                            0.261    40.575
n1619.in[2] (.names)                                             1.014    41.589
n1619.out[0] (.names)                                            0.261    41.850
n1621.in[1] (.names)                                             1.014    42.864
n1621.out[0] (.names)                                            0.261    43.125
n1622.in[0] (.names)                                             1.014    44.139
n1622.out[0] (.names)                                            0.261    44.400
n1623.in[0] (.names)                                             1.014    45.413
n1623.out[0] (.names)                                            0.261    45.674
n1574.in[0] (.names)                                             1.014    46.688
n1574.out[0] (.names)                                            0.261    46.949
n1597.in[1] (.names)                                             1.014    47.963
n1597.out[0] (.names)                                            0.261    48.224
n1608.in[1] (.names)                                             1.014    49.238
n1608.out[0] (.names)                                            0.261    49.499
n1342.in[0] (.names)                                             1.014    50.513
n1342.out[0] (.names)                                            0.261    50.774
n1348.in[0] (.names)                                             1.014    51.787
n1348.out[0] (.names)                                            0.261    52.048
n1349.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1349.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n7653.Q[0] (.latch clocked by pclk)
Endpoint  : n7989.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7653.clk[0] (.latch)                                            1.014     1.014
n7653.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8447.in[0] (.names)                                             1.014     2.070
n8447.out[0] (.names)                                            0.261     2.331
n8448.in[0] (.names)                                             1.014     3.344
n8448.out[0] (.names)                                            0.261     3.605
n8450.in[2] (.names)                                             1.014     4.619
n8450.out[0] (.names)                                            0.261     4.880
n8451.in[0] (.names)                                             1.014     5.894
n8451.out[0] (.names)                                            0.261     6.155
n8452.in[0] (.names)                                             1.014     7.169
n8452.out[0] (.names)                                            0.261     7.430
n8457.in[1] (.names)                                             1.014     8.444
n8457.out[0] (.names)                                            0.261     8.705
n8429.in[0] (.names)                                             1.014     9.719
n8429.out[0] (.names)                                            0.261     9.980
n8442.in[0] (.names)                                             1.014    10.993
n8442.out[0] (.names)                                            0.261    11.254
n8454.in[0] (.names)                                             1.014    12.268
n8454.out[0] (.names)                                            0.261    12.529
n8461.in[0] (.names)                                             1.014    13.543
n8461.out[0] (.names)                                            0.261    13.804
n8435.in[0] (.names)                                             1.014    14.818
n8435.out[0] (.names)                                            0.261    15.079
n8464.in[1] (.names)                                             1.014    16.093
n8464.out[0] (.names)                                            0.261    16.354
n8466.in[0] (.names)                                             1.014    17.367
n8466.out[0] (.names)                                            0.261    17.628
n8431.in[0] (.names)                                             1.014    18.642
n8431.out[0] (.names)                                            0.261    18.903
n7358.in[0] (.names)                                             1.014    19.917
n7358.out[0] (.names)                                            0.261    20.178
n8407.in[2] (.names)                                             1.014    21.192
n8407.out[0] (.names)                                            0.261    21.453
n8408.in[1] (.names)                                             1.014    22.467
n8408.out[0] (.names)                                            0.261    22.728
n8010.in[0] (.names)                                             1.014    23.742
n8010.out[0] (.names)                                            0.261    24.003
n8117.in[3] (.names)                                             1.014    25.016
n8117.out[0] (.names)                                            0.261    25.277
n8118.in[0] (.names)                                             1.014    26.291
n8118.out[0] (.names)                                            0.261    26.552
n8119.in[0] (.names)                                             1.014    27.566
n8119.out[0] (.names)                                            0.261    27.827
n8124.in[0] (.names)                                             1.014    28.841
n8124.out[0] (.names)                                            0.261    29.102
n8125.in[0] (.names)                                             1.014    30.116
n8125.out[0] (.names)                                            0.261    30.377
n8126.in[1] (.names)                                             1.014    31.390
n8126.out[0] (.names)                                            0.261    31.651
n8127.in[0] (.names)                                             1.014    32.665
n8127.out[0] (.names)                                            0.261    32.926
n8128.in[1] (.names)                                             1.014    33.940
n8128.out[0] (.names)                                            0.261    34.201
n8134.in[2] (.names)                                             1.014    35.215
n8134.out[0] (.names)                                            0.261    35.476
n8129.in[1] (.names)                                             1.014    36.490
n8129.out[0] (.names)                                            0.261    36.751
n8132.in[0] (.names)                                             1.014    37.765
n8132.out[0] (.names)                                            0.261    38.026
n8133.in[0] (.names)                                             1.014    39.039
n8133.out[0] (.names)                                            0.261    39.300
n8068.in[1] (.names)                                             1.014    40.314
n8068.out[0] (.names)                                            0.261    40.575
n8137.in[2] (.names)                                             1.014    41.589
n8137.out[0] (.names)                                            0.261    41.850
n8138.in[0] (.names)                                             1.014    42.864
n8138.out[0] (.names)                                            0.261    43.125
n8140.in[1] (.names)                                             1.014    44.139
n8140.out[0] (.names)                                            0.261    44.400
n8142.in[1] (.names)                                             1.014    45.413
n8142.out[0] (.names)                                            0.261    45.674
n8143.in[1] (.names)                                             1.014    46.688
n8143.out[0] (.names)                                            0.261    46.949
n8145.in[1] (.names)                                             1.014    47.963
n8145.out[0] (.names)                                            0.261    48.224
n8069.in[0] (.names)                                             1.014    49.238
n8069.out[0] (.names)                                            0.261    49.499
n8070.in[3] (.names)                                             1.014    50.513
n8070.out[0] (.names)                                            0.261    50.774
n8072.in[1] (.names)                                             1.014    51.787
n8072.out[0] (.names)                                            0.261    52.048
n7989.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7989.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n7905.Q[0] (.latch clocked by pclk)
Endpoint  : n859.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7905.clk[0] (.latch)                                            1.014     1.014
n7905.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7914.in[0] (.names)                                             1.014     2.070
n7914.out[0] (.names)                                            0.261     2.331
n7788.in[0] (.names)                                             1.014     3.344
n7788.out[0] (.names)                                            0.261     3.605
n7818.in[0] (.names)                                             1.014     4.619
n7818.out[0] (.names)                                            0.261     4.880
n7819.in[1] (.names)                                             1.014     5.894
n7819.out[0] (.names)                                            0.261     6.155
n7825.in[0] (.names)                                             1.014     7.169
n7825.out[0] (.names)                                            0.261     7.430
n7821.in[0] (.names)                                             1.014     8.444
n7821.out[0] (.names)                                            0.261     8.705
n7822.in[0] (.names)                                             1.014     9.719
n7822.out[0] (.names)                                            0.261     9.980
n7824.in[0] (.names)                                             1.014    10.993
n7824.out[0] (.names)                                            0.261    11.254
n7828.in[1] (.names)                                             1.014    12.268
n7828.out[0] (.names)                                            0.261    12.529
n7829.in[0] (.names)                                             1.014    13.543
n7829.out[0] (.names)                                            0.261    13.804
n7830.in[0] (.names)                                             1.014    14.818
n7830.out[0] (.names)                                            0.261    15.079
n7791.in[1] (.names)                                             1.014    16.093
n7791.out[0] (.names)                                            0.261    16.354
n7792.in[0] (.names)                                             1.014    17.367
n7792.out[0] (.names)                                            0.261    17.628
n7793.in[0] (.names)                                             1.014    18.642
n7793.out[0] (.names)                                            0.261    18.903
n7790.in[0] (.names)                                             1.014    19.917
n7790.out[0] (.names)                                            0.261    20.178
n837.in[0] (.names)                                              1.014    21.192
n837.out[0] (.names)                                             0.261    21.453
n760.in[1] (.names)                                              1.014    22.467
n760.out[0] (.names)                                             0.261    22.728
n812.in[0] (.names)                                              1.014    23.742
n812.out[0] (.names)                                             0.261    24.003
n814.in[0] (.names)                                              1.014    25.016
n814.out[0] (.names)                                             0.261    25.277
n815.in[0] (.names)                                              1.014    26.291
n815.out[0] (.names)                                             0.261    26.552
n818.in[1] (.names)                                              1.014    27.566
n818.out[0] (.names)                                             0.261    27.827
n824.in[2] (.names)                                              1.014    28.841
n824.out[0] (.names)                                             0.261    29.102
n826.in[0] (.names)                                              1.014    30.116
n826.out[0] (.names)                                             0.261    30.377
n828.in[0] (.names)                                              1.014    31.390
n828.out[0] (.names)                                             0.261    31.651
n829.in[0] (.names)                                              1.014    32.665
n829.out[0] (.names)                                             0.261    32.926
n819.in[0] (.names)                                              1.014    33.940
n819.out[0] (.names)                                             0.261    34.201
n820.in[1] (.names)                                              1.014    35.215
n820.out[0] (.names)                                             0.261    35.476
n821.in[1] (.names)                                              1.014    36.490
n821.out[0] (.names)                                             0.261    36.751
n850.in[2] (.names)                                              1.014    37.765
n850.out[0] (.names)                                             0.261    38.026
n732.in[2] (.names)                                              1.014    39.039
n732.out[0] (.names)                                             0.261    39.300
n637.in[2] (.names)                                              1.014    40.314
n637.out[0] (.names)                                             0.261    40.575
n851.in[2] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[1] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n604.in[1] (.names)                                              1.014    45.413
n604.out[0] (.names)                                             0.261    45.674
n857.in[1] (.names)                                              1.014    46.688
n857.out[0] (.names)                                             0.261    46.949
n862.in[1] (.names)                                              1.014    47.963
n862.out[0] (.names)                                             0.261    48.224
n631.in[0] (.names)                                              1.014    49.238
n631.out[0] (.names)                                             0.261    49.499
n863.in[0] (.names)                                              1.014    50.513
n863.out[0] (.names)                                             0.261    50.774
n643.in[0] (.names)                                              1.014    51.787
n643.out[0] (.names)                                             0.261    52.048
n859.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n859.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n7905.Q[0] (.latch clocked by pclk)
Endpoint  : n644.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7905.clk[0] (.latch)                                            1.014     1.014
n7905.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7914.in[0] (.names)                                             1.014     2.070
n7914.out[0] (.names)                                            0.261     2.331
n7788.in[0] (.names)                                             1.014     3.344
n7788.out[0] (.names)                                            0.261     3.605
n7818.in[0] (.names)                                             1.014     4.619
n7818.out[0] (.names)                                            0.261     4.880
n7819.in[1] (.names)                                             1.014     5.894
n7819.out[0] (.names)                                            0.261     6.155
n7825.in[0] (.names)                                             1.014     7.169
n7825.out[0] (.names)                                            0.261     7.430
n7821.in[0] (.names)                                             1.014     8.444
n7821.out[0] (.names)                                            0.261     8.705
n7822.in[0] (.names)                                             1.014     9.719
n7822.out[0] (.names)                                            0.261     9.980
n7824.in[0] (.names)                                             1.014    10.993
n7824.out[0] (.names)                                            0.261    11.254
n7828.in[1] (.names)                                             1.014    12.268
n7828.out[0] (.names)                                            0.261    12.529
n7829.in[0] (.names)                                             1.014    13.543
n7829.out[0] (.names)                                            0.261    13.804
n7830.in[0] (.names)                                             1.014    14.818
n7830.out[0] (.names)                                            0.261    15.079
n7791.in[1] (.names)                                             1.014    16.093
n7791.out[0] (.names)                                            0.261    16.354
n7792.in[0] (.names)                                             1.014    17.367
n7792.out[0] (.names)                                            0.261    17.628
n7793.in[0] (.names)                                             1.014    18.642
n7793.out[0] (.names)                                            0.261    18.903
n7790.in[0] (.names)                                             1.014    19.917
n7790.out[0] (.names)                                            0.261    20.178
n837.in[0] (.names)                                              1.014    21.192
n837.out[0] (.names)                                             0.261    21.453
n760.in[1] (.names)                                              1.014    22.467
n760.out[0] (.names)                                             0.261    22.728
n812.in[0] (.names)                                              1.014    23.742
n812.out[0] (.names)                                             0.261    24.003
n814.in[0] (.names)                                              1.014    25.016
n814.out[0] (.names)                                             0.261    25.277
n815.in[0] (.names)                                              1.014    26.291
n815.out[0] (.names)                                             0.261    26.552
n818.in[1] (.names)                                              1.014    27.566
n818.out[0] (.names)                                             0.261    27.827
n824.in[2] (.names)                                              1.014    28.841
n824.out[0] (.names)                                             0.261    29.102
n826.in[0] (.names)                                              1.014    30.116
n826.out[0] (.names)                                             0.261    30.377
n828.in[0] (.names)                                              1.014    31.390
n828.out[0] (.names)                                             0.261    31.651
n829.in[0] (.names)                                              1.014    32.665
n829.out[0] (.names)                                             0.261    32.926
n819.in[0] (.names)                                              1.014    33.940
n819.out[0] (.names)                                             0.261    34.201
n820.in[1] (.names)                                              1.014    35.215
n820.out[0] (.names)                                             0.261    35.476
n821.in[1] (.names)                                              1.014    36.490
n821.out[0] (.names)                                             0.261    36.751
n850.in[2] (.names)                                              1.014    37.765
n850.out[0] (.names)                                             0.261    38.026
n732.in[2] (.names)                                              1.014    39.039
n732.out[0] (.names)                                             0.261    39.300
n637.in[2] (.names)                                              1.014    40.314
n637.out[0] (.names)                                             0.261    40.575
n851.in[2] (.names)                                              1.014    41.589
n851.out[0] (.names)                                             0.261    41.850
n852.in[1] (.names)                                              1.014    42.864
n852.out[0] (.names)                                             0.261    43.125
n853.in[0] (.names)                                              1.014    44.139
n853.out[0] (.names)                                             0.261    44.400
n604.in[1] (.names)                                              1.014    45.413
n604.out[0] (.names)                                             0.261    45.674
n857.in[1] (.names)                                              1.014    46.688
n857.out[0] (.names)                                             0.261    46.949
n862.in[1] (.names)                                              1.014    47.963
n862.out[0] (.names)                                             0.261    48.224
n631.in[0] (.names)                                              1.014    49.238
n631.out[0] (.names)                                             0.261    49.499
n863.in[0] (.names)                                              1.014    50.513
n863.out[0] (.names)                                             0.261    50.774
n643.in[0] (.names)                                              1.014    51.787
n643.out[0] (.names)                                             0.261    52.048
n644.D[0] (.latch)                                               1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n644.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n1580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n939.in[0] (.names)                                              1.014    18.642
n939.out[0] (.names)                                             0.261    18.903
n959.in[0] (.names)                                              1.014    19.917
n959.out[0] (.names)                                             0.261    20.178
n956.in[0] (.names)                                              1.014    21.192
n956.out[0] (.names)                                             0.261    21.453
n960.in[0] (.names)                                              1.014    22.467
n960.out[0] (.names)                                             0.261    22.728
n962.in[0] (.names)                                              1.014    23.742
n962.out[0] (.names)                                             0.261    24.003
n946.in[0] (.names)                                              1.014    25.016
n946.out[0] (.names)                                             0.261    25.277
n963.in[0] (.names)                                              1.014    26.291
n963.out[0] (.names)                                             0.261    26.552
n964.in[0] (.names)                                              1.014    27.566
n964.out[0] (.names)                                             0.261    27.827
n965.in[0] (.names)                                              1.014    28.841
n965.out[0] (.names)                                             0.261    29.102
n966.in[0] (.names)                                              1.014    30.116
n966.out[0] (.names)                                             0.261    30.377
n967.in[0] (.names)                                              1.014    31.390
n967.out[0] (.names)                                             0.261    31.651
n968.in[0] (.names)                                              1.014    32.665
n968.out[0] (.names)                                             0.261    32.926
n969.in[0] (.names)                                              1.014    33.940
n969.out[0] (.names)                                             0.261    34.201
n970.in[0] (.names)                                              1.014    35.215
n970.out[0] (.names)                                             0.261    35.476
n971.in[0] (.names)                                              1.014    36.490
n971.out[0] (.names)                                             0.261    36.751
n973.in[0] (.names)                                              1.014    37.765
n973.out[0] (.names)                                             0.261    38.026
n974.in[0] (.names)                                              1.014    39.039
n974.out[0] (.names)                                             0.261    39.300
n1036.in[1] (.names)                                             1.014    40.314
n1036.out[0] (.names)                                            0.261    40.575
n1037.in[0] (.names)                                             1.014    41.589
n1037.out[0] (.names)                                            0.261    41.850
n1391.in[0] (.names)                                             1.014    42.864
n1391.out[0] (.names)                                            0.261    43.125
n1557.in[2] (.names)                                             1.014    44.139
n1557.out[0] (.names)                                            0.261    44.400
n1568.in[0] (.names)                                             1.014    45.413
n1568.out[0] (.names)                                            0.261    45.674
n1550.in[1] (.names)                                             1.014    46.688
n1550.out[0] (.names)                                            0.261    46.949
n1551.in[3] (.names)                                             1.014    47.963
n1551.out[0] (.names)                                            0.261    48.224
n1552.in[0] (.names)                                             1.014    49.238
n1552.out[0] (.names)                                            0.261    49.499
n1553.in[0] (.names)                                             1.014    50.513
n1553.out[0] (.names)                                            0.261    50.774
n1161.in[0] (.names)                                             1.014    51.787
n1161.out[0] (.names)                                            0.261    52.048
n1580.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1580.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7777.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7877.in[2] (.names)                                             1.014    27.566
n7877.out[0] (.names)                                            0.261    27.827
n7879.in[2] (.names)                                             1.014    28.841
n7879.out[0] (.names)                                            0.261    29.102
n7881.in[2] (.names)                                             1.014    30.116
n7881.out[0] (.names)                                            0.261    30.377
n7882.in[0] (.names)                                             1.014    31.390
n7882.out[0] (.names)                                            0.261    31.651
n7884.in[0] (.names)                                             1.014    32.665
n7884.out[0] (.names)                                            0.261    32.926
n7885.in[0] (.names)                                             1.014    33.940
n7885.out[0] (.names)                                            0.261    34.201
n7886.in[2] (.names)                                             1.014    35.215
n7886.out[0] (.names)                                            0.261    35.476
n7887.in[0] (.names)                                             1.014    36.490
n7887.out[0] (.names)                                            0.261    36.751
n7888.in[0] (.names)                                             1.014    37.765
n7888.out[0] (.names)                                            0.261    38.026
n7889.in[1] (.names)                                             1.014    39.039
n7889.out[0] (.names)                                            0.261    39.300
n7918.in[3] (.names)                                             1.014    40.314
n7918.out[0] (.names)                                            0.261    40.575
n7919.in[1] (.names)                                             1.014    41.589
n7919.out[0] (.names)                                            0.261    41.850
n7920.in[0] (.names)                                             1.014    42.864
n7920.out[0] (.names)                                            0.261    43.125
n7924.in[3] (.names)                                             1.014    44.139
n7924.out[0] (.names)                                            0.261    44.400
n7925.in[0] (.names)                                             1.014    45.413
n7925.out[0] (.names)                                            0.261    45.674
n7926.in[0] (.names)                                             1.014    46.688
n7926.out[0] (.names)                                            0.261    46.949
n7927.in[0] (.names)                                             1.014    47.963
n7927.out[0] (.names)                                            0.261    48.224
n7780.in[2] (.names)                                             1.014    49.238
n7780.out[0] (.names)                                            0.261    49.499
n7778.in[0] (.names)                                             1.014    50.513
n7778.out[0] (.names)                                            0.261    50.774
n7776.in[0] (.names)                                             1.014    51.787
n7776.out[0] (.names)                                            0.261    52.048
n7777.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7777.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n8691.Q[0] (.latch clocked by pclk)
Endpoint  : out:n445.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8691.clk[0] (.latch)                                            1.014     1.014
n8691.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10388.in[0] (.names)                                            1.014     2.070
n10388.out[0] (.names)                                           0.261     2.331
n10389.in[1] (.names)                                            1.014     3.344
n10389.out[0] (.names)                                           0.261     3.605
n10392.in[0] (.names)                                            1.014     4.619
n10392.out[0] (.names)                                           0.261     4.880
n10401.in[1] (.names)                                            1.014     5.894
n10401.out[0] (.names)                                           0.261     6.155
n10399.in[0] (.names)                                            1.014     7.169
n10399.out[0] (.names)                                           0.261     7.430
n10386.in[0] (.names)                                            1.014     8.444
n10386.out[0] (.names)                                           0.261     8.705
n10403.in[0] (.names)                                            1.014     9.719
n10403.out[0] (.names)                                           0.261     9.980
n10420.in[0] (.names)                                            1.014    10.993
n10420.out[0] (.names)                                           0.261    11.254
n10421.in[0] (.names)                                            1.014    12.268
n10421.out[0] (.names)                                           0.261    12.529
n10424.in[0] (.names)                                            1.014    13.543
n10424.out[0] (.names)                                           0.261    13.804
n10425.in[0] (.names)                                            1.014    14.818
n10425.out[0] (.names)                                           0.261    15.079
n10426.in[1] (.names)                                            1.014    16.093
n10426.out[0] (.names)                                           0.261    16.354
n10430.in[2] (.names)                                            1.014    17.367
n10430.out[0] (.names)                                           0.261    17.628
n10432.in[0] (.names)                                            1.014    18.642
n10432.out[0] (.names)                                           0.261    18.903
n10433.in[1] (.names)                                            1.014    19.917
n10433.out[0] (.names)                                           0.261    20.178
n10462.in[0] (.names)                                            1.014    21.192
n10462.out[0] (.names)                                           0.261    21.453
n10463.in[1] (.names)                                            1.014    22.467
n10463.out[0] (.names)                                           0.261    22.728
n10464.in[0] (.names)                                            1.014    23.742
n10464.out[0] (.names)                                           0.261    24.003
n10465.in[0] (.names)                                            1.014    25.016
n10465.out[0] (.names)                                           0.261    25.277
n10413.in[1] (.names)                                            1.014    26.291
n10413.out[0] (.names)                                           0.261    26.552
n10416.in[0] (.names)                                            1.014    27.566
n10416.out[0] (.names)                                           0.261    27.827
n10414.in[0] (.names)                                            1.014    28.841
n10414.out[0] (.names)                                           0.261    29.102
n10770.in[3] (.names)                                            1.014    30.116
n10770.out[0] (.names)                                           0.261    30.377
n10772.in[0] (.names)                                            1.014    31.390
n10772.out[0] (.names)                                           0.261    31.651
n10775.in[2] (.names)                                            1.014    32.665
n10775.out[0] (.names)                                           0.261    32.926
n10777.in[1] (.names)                                            1.014    33.940
n10777.out[0] (.names)                                           0.261    34.201
n10779.in[1] (.names)                                            1.014    35.215
n10779.out[0] (.names)                                           0.261    35.476
n10780.in[0] (.names)                                            1.014    36.490
n10780.out[0] (.names)                                           0.261    36.751
n10782.in[0] (.names)                                            1.014    37.765
n10782.out[0] (.names)                                           0.261    38.026
n8609.in[0] (.names)                                             1.014    39.039
n8609.out[0] (.names)                                            0.261    39.300
n10784.in[0] (.names)                                            1.014    40.314
n10784.out[0] (.names)                                           0.261    40.575
n10785.in[1] (.names)                                            1.014    41.589
n10785.out[0] (.names)                                           0.261    41.850
n10786.in[0] (.names)                                            1.014    42.864
n10786.out[0] (.names)                                           0.261    43.125
n10787.in[1] (.names)                                            1.014    44.139
n10787.out[0] (.names)                                           0.261    44.400
n10792.in[2] (.names)                                            1.014    45.413
n10792.out[0] (.names)                                           0.261    45.674
n10793.in[1] (.names)                                            1.014    46.688
n10793.out[0] (.names)                                           0.261    46.949
n8643.in[2] (.names)                                             1.014    47.963
n8643.out[0] (.names)                                            0.261    48.224
n10796.in[0] (.names)                                            1.014    49.238
n10796.out[0] (.names)                                           0.261    49.499
n445.in[0] (.names)                                              1.014    50.513
n445.out[0] (.names)                                             0.261    50.774
out:n445.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 40
Startpoint: n7225.Q[0] (.latch clocked by pclk)
Endpoint  : out:n431.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7225.clk[0] (.latch)                                            1.014     1.014
n7225.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7226.in[0] (.names)                                             1.014     2.070
n7226.out[0] (.names)                                            0.261     2.331
n7208.in[0] (.names)                                             1.014     3.344
n7208.out[0] (.names)                                            0.261     3.605
n7228.in[0] (.names)                                             1.014     4.619
n7228.out[0] (.names)                                            0.261     4.880
n7190.in[0] (.names)                                             1.014     5.894
n7190.out[0] (.names)                                            0.261     6.155
n7321.in[1] (.names)                                             1.014     7.169
n7321.out[0] (.names)                                            0.261     7.430
n7323.in[2] (.names)                                             1.014     8.444
n7323.out[0] (.names)                                            0.261     8.705
n7314.in[0] (.names)                                             1.014     9.719
n7314.out[0] (.names)                                            0.261     9.980
n7315.in[0] (.names)                                             1.014    10.993
n7315.out[0] (.names)                                            0.261    11.254
n7324.in[1] (.names)                                             1.014    12.268
n7324.out[0] (.names)                                            0.261    12.529
n7329.in[0] (.names)                                             1.014    13.543
n7329.out[0] (.names)                                            0.261    13.804
n7325.in[1] (.names)                                             1.014    14.818
n7325.out[0] (.names)                                            0.261    15.079
n7326.in[0] (.names)                                             1.014    16.093
n7326.out[0] (.names)                                            0.261    16.354
n7327.in[0] (.names)                                             1.014    17.367
n7327.out[0] (.names)                                            0.261    17.628
n7350.in[2] (.names)                                             1.014    18.642
n7350.out[0] (.names)                                            0.261    18.903
n7351.in[0] (.names)                                             1.014    19.917
n7351.out[0] (.names)                                            0.261    20.178
n7353.in[1] (.names)                                             1.014    21.192
n7353.out[0] (.names)                                            0.261    21.453
n7318.in[0] (.names)                                             1.014    22.467
n7318.out[0] (.names)                                            0.261    22.728
n7354.in[0] (.names)                                             1.014    23.742
n7354.out[0] (.names)                                            0.261    24.003
n7355.in[0] (.names)                                             1.014    25.016
n7355.out[0] (.names)                                            0.261    25.277
n7364.in[1] (.names)                                             1.014    26.291
n7364.out[0] (.names)                                            0.261    26.552
n7365.in[1] (.names)                                             1.014    27.566
n7365.out[0] (.names)                                            0.261    27.827
n7366.in[1] (.names)                                             1.014    28.841
n7366.out[0] (.names)                                            0.261    29.102
n7369.in[0] (.names)                                             1.014    30.116
n7369.out[0] (.names)                                            0.261    30.377
n7370.in[1] (.names)                                             1.014    31.390
n7370.out[0] (.names)                                            0.261    31.651
n7371.in[0] (.names)                                             1.014    32.665
n7371.out[0] (.names)                                            0.261    32.926
n7373.in[0] (.names)                                             1.014    33.940
n7373.out[0] (.names)                                            0.261    34.201
n7202.in[0] (.names)                                             1.014    35.215
n7202.out[0] (.names)                                            0.261    35.476
n7469.in[0] (.names)                                             1.014    36.490
n7469.out[0] (.names)                                            0.261    36.751
n7470.in[0] (.names)                                             1.014    37.765
n7470.out[0] (.names)                                            0.261    38.026
n497.in[0] (.names)                                              1.014    39.039
n497.out[0] (.names)                                             0.261    39.300
n7432.in[3] (.names)                                             1.014    40.314
n7432.out[0] (.names)                                            0.261    40.575
n7433.in[2] (.names)                                             1.014    41.589
n7433.out[0] (.names)                                            0.261    41.850
n7434.in[1] (.names)                                             1.014    42.864
n7434.out[0] (.names)                                            0.261    43.125
n7435.in[0] (.names)                                             1.014    44.139
n7435.out[0] (.names)                                            0.261    44.400
n7437.in[0] (.names)                                             1.014    45.413
n7437.out[0] (.names)                                            0.261    45.674
n491.in[1] (.names)                                              1.014    46.688
n491.out[0] (.names)                                             0.261    46.949
n7439.in[3] (.names)                                             1.014    47.963
n7439.out[0] (.names)                                            0.261    48.224
n7124.in[0] (.names)                                             1.014    49.238
n7124.out[0] (.names)                                            0.261    49.499
n431.in[0] (.names)                                              1.014    50.513
n431.out[0] (.names)                                             0.261    50.774
out:n431.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 41
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : out:n367.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1906.in[0] (.names)                                             1.014    32.665
n1906.out[0] (.names)                                            0.261    32.926
n1907.in[1] (.names)                                             1.014    33.940
n1907.out[0] (.names)                                            0.261    34.201
n1909.in[1] (.names)                                             1.014    35.215
n1909.out[0] (.names)                                            0.261    35.476
n1910.in[0] (.names)                                             1.014    36.490
n1910.out[0] (.names)                                            0.261    36.751
n1912.in[0] (.names)                                             1.014    37.765
n1912.out[0] (.names)                                            0.261    38.026
n1914.in[0] (.names)                                             1.014    39.039
n1914.out[0] (.names)                                            0.261    39.300
n1915.in[1] (.names)                                             1.014    40.314
n1915.out[0] (.names)                                            0.261    40.575
n1899.in[0] (.names)                                             1.014    41.589
n1899.out[0] (.names)                                            0.261    41.850
n1919.in[0] (.names)                                             1.014    42.864
n1919.out[0] (.names)                                            0.261    43.125
n1916.in[0] (.names)                                             1.014    44.139
n1916.out[0] (.names)                                            0.261    44.400
n1917.in[0] (.names)                                             1.014    45.413
n1917.out[0] (.names)                                            0.261    45.674
n1920.in[0] (.names)                                             1.014    46.688
n1920.out[0] (.names)                                            0.261    46.949
n1898.in[0] (.names)                                             1.014    47.963
n1898.out[0] (.names)                                            0.261    48.224
n1183.in[0] (.names)                                             1.014    49.238
n1183.out[0] (.names)                                            0.261    49.499
n367.in[0] (.names)                                              1.014    50.513
n367.out[0] (.names)                                             0.261    50.774
out:n367.outpad[0] (.output)                                     1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 42
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n3274.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n4462.in[0] (.names)                                             1.014     1.014
n4462.out[0] (.names)                                            0.261     1.275
n4812.in[1] (.names)                                             1.014     2.289
n4812.out[0] (.names)                                            0.261     2.550
n4821.in[0] (.names)                                             1.014     3.563
n4821.out[0] (.names)                                            0.261     3.824
n4822.in[0] (.names)                                             1.014     4.838
n4822.out[0] (.names)                                            0.261     5.099
n4749.in[0] (.names)                                             1.014     6.113
n4749.out[0] (.names)                                            0.261     6.374
n4817.in[0] (.names)                                             1.014     7.388
n4817.out[0] (.names)                                            0.261     7.649
n4818.in[2] (.names)                                             1.014     8.663
n4818.out[0] (.names)                                            0.261     8.924
n4739.in[0] (.names)                                             1.014     9.938
n4739.out[0] (.names)                                            0.261    10.199
n4807.in[3] (.names)                                             1.014    11.212
n4807.out[0] (.names)                                            0.261    11.473
n4790.in[3] (.names)                                             1.014    12.487
n4790.out[0] (.names)                                            0.261    12.748
n4808.in[1] (.names)                                             1.014    13.762
n4808.out[0] (.names)                                            0.261    14.023
n4809.in[3] (.names)                                             1.014    15.037
n4809.out[0] (.names)                                            0.261    15.298
n4744.in[1] (.names)                                             1.014    16.312
n4744.out[0] (.names)                                            0.261    16.573
n4745.in[2] (.names)                                             1.014    17.586
n4745.out[0] (.names)                                            0.261    17.847
n4553.in[1] (.names)                                             1.014    18.861
n4553.out[0] (.names)                                            0.261    19.122
n4792.in[0] (.names)                                             1.014    20.136
n4792.out[0] (.names)                                            0.261    20.397
n4794.in[1] (.names)                                             1.014    21.411
n4794.out[0] (.names)                                            0.261    21.672
n4796.in[1] (.names)                                             1.014    22.686
n4796.out[0] (.names)                                            0.261    22.947
n422.in[2] (.names)                                              1.014    23.961
n422.out[0] (.names)                                             0.261    24.222
n3490.in[2] (.names)                                             1.014    25.235
n3490.out[0] (.names)                                            0.261    25.496
n3491.in[0] (.names)                                             1.014    26.510
n3491.out[0] (.names)                                            0.261    26.771
n3492.in[0] (.names)                                             1.014    27.785
n3492.out[0] (.names)                                            0.261    28.046
n3488.in[1] (.names)                                             1.014    29.060
n3488.out[0] (.names)                                            0.261    29.321
n3487.in[0] (.names)                                             1.014    30.335
n3487.out[0] (.names)                                            0.261    30.596
n3450.in[0] (.names)                                             1.014    31.609
n3450.out[0] (.names)                                            0.261    31.870
n3486.in[0] (.names)                                             1.014    32.884
n3486.out[0] (.names)                                            0.261    33.145
n3494.in[2] (.names)                                             1.014    34.159
n3494.out[0] (.names)                                            0.261    34.420
n3495.in[3] (.names)                                             1.014    35.434
n3495.out[0] (.names)                                            0.261    35.695
n3497.in[0] (.names)                                             1.014    36.709
n3497.out[0] (.names)                                            0.261    36.970
n555.in[0] (.names)                                              1.014    37.984
n555.out[0] (.names)                                             0.261    38.245
n3498.in[0] (.names)                                             1.014    39.258
n3498.out[0] (.names)                                            0.261    39.519
n3499.in[0] (.names)                                             1.014    40.533
n3499.out[0] (.names)                                            0.261    40.794
n3501.in[0] (.names)                                             1.014    41.808
n3501.out[0] (.names)                                            0.261    42.069
n3503.in[0] (.names)                                             1.014    43.083
n3503.out[0] (.names)                                            0.261    43.344
n3504.in[0] (.names)                                             1.014    44.358
n3504.out[0] (.names)                                            0.261    44.619
n3505.in[0] (.names)                                             1.014    45.632
n3505.out[0] (.names)                                            0.261    45.893
n3443.in[0] (.names)                                             1.014    46.907
n3443.out[0] (.names)                                            0.261    47.168
n3444.in[2] (.names)                                             1.014    48.182
n3444.out[0] (.names)                                            0.261    48.443
n3451.in[3] (.names)                                             1.014    49.457
n3451.out[0] (.names)                                            0.261    49.718
n3452.in[0] (.names)                                             1.014    50.732
n3452.out[0] (.names)                                            0.261    50.993
n3274.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3274.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 43
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n3373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n4462.in[0] (.names)                                             1.014     1.014
n4462.out[0] (.names)                                            0.261     1.275
n4812.in[1] (.names)                                             1.014     2.289
n4812.out[0] (.names)                                            0.261     2.550
n4821.in[0] (.names)                                             1.014     3.563
n4821.out[0] (.names)                                            0.261     3.824
n4822.in[0] (.names)                                             1.014     4.838
n4822.out[0] (.names)                                            0.261     5.099
n4749.in[0] (.names)                                             1.014     6.113
n4749.out[0] (.names)                                            0.261     6.374
n4817.in[0] (.names)                                             1.014     7.388
n4817.out[0] (.names)                                            0.261     7.649
n4818.in[2] (.names)                                             1.014     8.663
n4818.out[0] (.names)                                            0.261     8.924
n4739.in[0] (.names)                                             1.014     9.938
n4739.out[0] (.names)                                            0.261    10.199
n4807.in[3] (.names)                                             1.014    11.212
n4807.out[0] (.names)                                            0.261    11.473
n4790.in[3] (.names)                                             1.014    12.487
n4790.out[0] (.names)                                            0.261    12.748
n4808.in[1] (.names)                                             1.014    13.762
n4808.out[0] (.names)                                            0.261    14.023
n4809.in[3] (.names)                                             1.014    15.037
n4809.out[0] (.names)                                            0.261    15.298
n4744.in[1] (.names)                                             1.014    16.312
n4744.out[0] (.names)                                            0.261    16.573
n4745.in[2] (.names)                                             1.014    17.586
n4745.out[0] (.names)                                            0.261    17.847
n4553.in[1] (.names)                                             1.014    18.861
n4553.out[0] (.names)                                            0.261    19.122
n4792.in[0] (.names)                                             1.014    20.136
n4792.out[0] (.names)                                            0.261    20.397
n4794.in[1] (.names)                                             1.014    21.411
n4794.out[0] (.names)                                            0.261    21.672
n4796.in[1] (.names)                                             1.014    22.686
n4796.out[0] (.names)                                            0.261    22.947
n422.in[2] (.names)                                              1.014    23.961
n422.out[0] (.names)                                             0.261    24.222
n3490.in[2] (.names)                                             1.014    25.235
n3490.out[0] (.names)                                            0.261    25.496
n3491.in[0] (.names)                                             1.014    26.510
n3491.out[0] (.names)                                            0.261    26.771
n3492.in[0] (.names)                                             1.014    27.785
n3492.out[0] (.names)                                            0.261    28.046
n3488.in[1] (.names)                                             1.014    29.060
n3488.out[0] (.names)                                            0.261    29.321
n3487.in[0] (.names)                                             1.014    30.335
n3487.out[0] (.names)                                            0.261    30.596
n3450.in[0] (.names)                                             1.014    31.609
n3450.out[0] (.names)                                            0.261    31.870
n3486.in[0] (.names)                                             1.014    32.884
n3486.out[0] (.names)                                            0.261    33.145
n3494.in[2] (.names)                                             1.014    34.159
n3494.out[0] (.names)                                            0.261    34.420
n3495.in[3] (.names)                                             1.014    35.434
n3495.out[0] (.names)                                            0.261    35.695
n3497.in[0] (.names)                                             1.014    36.709
n3497.out[0] (.names)                                            0.261    36.970
n555.in[0] (.names)                                              1.014    37.984
n555.out[0] (.names)                                             0.261    38.245
n3498.in[0] (.names)                                             1.014    39.258
n3498.out[0] (.names)                                            0.261    39.519
n3499.in[0] (.names)                                             1.014    40.533
n3499.out[0] (.names)                                            0.261    40.794
n3501.in[0] (.names)                                             1.014    41.808
n3501.out[0] (.names)                                            0.261    42.069
n3503.in[0] (.names)                                             1.014    43.083
n3503.out[0] (.names)                                            0.261    43.344
n3504.in[0] (.names)                                             1.014    44.358
n3504.out[0] (.names)                                            0.261    44.619
n3505.in[0] (.names)                                             1.014    45.632
n3505.out[0] (.names)                                            0.261    45.893
n559.in[0] (.names)                                              1.014    46.907
n559.out[0] (.names)                                             0.261    47.168
n3445.in[0] (.names)                                             1.014    48.182
n3445.out[0] (.names)                                            0.261    48.443
n3446.in[1] (.names)                                             1.014    49.457
n3446.out[0] (.names)                                            0.261    49.718
n3447.in[2] (.names)                                             1.014    50.732
n3447.out[0] (.names)                                            0.261    50.993
n3373.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3373.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 44
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n9117.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n4462.in[0] (.names)                                             1.014     1.014
n4462.out[0] (.names)                                            0.261     1.275
n4812.in[1] (.names)                                             1.014     2.289
n4812.out[0] (.names)                                            0.261     2.550
n4821.in[0] (.names)                                             1.014     3.563
n4821.out[0] (.names)                                            0.261     3.824
n4822.in[0] (.names)                                             1.014     4.838
n4822.out[0] (.names)                                            0.261     5.099
n4749.in[0] (.names)                                             1.014     6.113
n4749.out[0] (.names)                                            0.261     6.374
n4817.in[0] (.names)                                             1.014     7.388
n4817.out[0] (.names)                                            0.261     7.649
n4818.in[2] (.names)                                             1.014     8.663
n4818.out[0] (.names)                                            0.261     8.924
n4739.in[0] (.names)                                             1.014     9.938
n4739.out[0] (.names)                                            0.261    10.199
n4807.in[3] (.names)                                             1.014    11.212
n4807.out[0] (.names)                                            0.261    11.473
n4790.in[3] (.names)                                             1.014    12.487
n4790.out[0] (.names)                                            0.261    12.748
n4808.in[1] (.names)                                             1.014    13.762
n4808.out[0] (.names)                                            0.261    14.023
n4809.in[3] (.names)                                             1.014    15.037
n4809.out[0] (.names)                                            0.261    15.298
n4744.in[1] (.names)                                             1.014    16.312
n4744.out[0] (.names)                                            0.261    16.573
n4745.in[2] (.names)                                             1.014    17.586
n4745.out[0] (.names)                                            0.261    17.847
n4553.in[1] (.names)                                             1.014    18.861
n4553.out[0] (.names)                                            0.261    19.122
n4792.in[0] (.names)                                             1.014    20.136
n4792.out[0] (.names)                                            0.261    20.397
n4794.in[1] (.names)                                             1.014    21.411
n4794.out[0] (.names)                                            0.261    21.672
n4796.in[1] (.names)                                             1.014    22.686
n4796.out[0] (.names)                                            0.261    22.947
n422.in[2] (.names)                                              1.014    23.961
n422.out[0] (.names)                                             0.261    24.222
n4751.in[0] (.names)                                             1.014    25.235
n4751.out[0] (.names)                                            0.261    25.496
n9063.in[2] (.names)                                             1.014    26.510
n9063.out[0] (.names)                                            0.261    26.771
n9110.in[2] (.names)                                             1.014    27.785
n9110.out[0] (.names)                                            0.261    28.046
n9132.in[0] (.names)                                             1.014    29.060
n9132.out[0] (.names)                                            0.261    29.321
n9133.in[1] (.names)                                             1.014    30.335
n9133.out[0] (.names)                                            0.261    30.596
n9137.in[0] (.names)                                             1.014    31.609
n9137.out[0] (.names)                                            0.261    31.870
n9129.in[0] (.names)                                             1.014    32.884
n9129.out[0] (.names)                                            0.261    33.145
n9130.in[0] (.names)                                             1.014    34.159
n9130.out[0] (.names)                                            0.261    34.420
n9131.in[1] (.names)                                             1.014    35.434
n9131.out[0] (.names)                                            0.261    35.695
n9135.in[1] (.names)                                             1.014    36.709
n9135.out[0] (.names)                                            0.261    36.970
n9136.in[0] (.names)                                             1.014    37.984
n9136.out[0] (.names)                                            0.261    38.245
n9138.in[0] (.names)                                             1.014    39.258
n9138.out[0] (.names)                                            0.261    39.519
n9139.in[0] (.names)                                             1.014    40.533
n9139.out[0] (.names)                                            0.261    40.794
n8886.in[1] (.names)                                             1.014    41.808
n8886.out[0] (.names)                                            0.261    42.069
n9140.in[2] (.names)                                             1.014    43.083
n9140.out[0] (.names)                                            0.261    43.344
n9141.in[1] (.names)                                             1.014    44.358
n9141.out[0] (.names)                                            0.261    44.619
n9142.in[0] (.names)                                             1.014    45.632
n9142.out[0] (.names)                                            0.261    45.893
n9143.in[1] (.names)                                             1.014    46.907
n9143.out[0] (.names)                                            0.261    47.168
n7117.in[2] (.names)                                             1.014    48.182
n7117.out[0] (.names)                                            0.261    48.443
n9144.in[0] (.names)                                             1.014    49.457
n9144.out[0] (.names)                                            0.261    49.718
n9116.in[1] (.names)                                             1.014    50.732
n9116.out[0] (.names)                                            0.261    50.993
n9117.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9117.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 45
Startpoint: n143.inpad[0] (.input clocked by pclk)
Endpoint  : n4919.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n143.inpad[0] (.input)                                           0.000     0.000
n5538.in[0] (.names)                                             1.014     1.014
n5538.out[0] (.names)                                            0.261     1.275
n3465.in[0] (.names)                                             1.014     2.289
n3465.out[0] (.names)                                            0.261     2.550
n5600.in[0] (.names)                                             1.014     3.563
n5600.out[0] (.names)                                            0.261     3.824
n5558.in[1] (.names)                                             1.014     4.838
n5558.out[0] (.names)                                            0.261     5.099
n5773.in[3] (.names)                                             1.014     6.113
n5773.out[0] (.names)                                            0.261     6.374
n5774.in[2] (.names)                                             1.014     7.388
n5774.out[0] (.names)                                            0.261     7.649
n5775.in[0] (.names)                                             1.014     8.663
n5775.out[0] (.names)                                            0.261     8.924
n5776.in[0] (.names)                                             1.014     9.938
n5776.out[0] (.names)                                            0.261    10.199
n5778.in[0] (.names)                                             1.014    11.212
n5778.out[0] (.names)                                            0.261    11.473
n5779.in[1] (.names)                                             1.014    12.487
n5779.out[0] (.names)                                            0.261    12.748
n5780.in[2] (.names)                                             1.014    13.762
n5780.out[0] (.names)                                            0.261    14.023
n5781.in[0] (.names)                                             1.014    15.037
n5781.out[0] (.names)                                            0.261    15.298
n5786.in[1] (.names)                                             1.014    16.312
n5786.out[0] (.names)                                            0.261    16.573
n5787.in[0] (.names)                                             1.014    17.586
n5787.out[0] (.names)                                            0.261    17.847
n5792.in[0] (.names)                                             1.014    18.861
n5792.out[0] (.names)                                            0.261    19.122
n5796.in[1] (.names)                                             1.014    20.136
n5796.out[0] (.names)                                            0.261    20.397
n5612.in[0] (.names)                                             1.014    21.411
n5612.out[0] (.names)                                            0.261    21.672
n5585.in[1] (.names)                                             1.014    22.686
n5585.out[0] (.names)                                            0.261    22.947
n5611.in[0] (.names)                                             1.014    23.961
n5611.out[0] (.names)                                            0.261    24.222
n5613.in[0] (.names)                                             1.014    25.235
n5613.out[0] (.names)                                            0.261    25.496
n5614.in[1] (.names)                                             1.014    26.510
n5614.out[0] (.names)                                            0.261    26.771
n5615.in[1] (.names)                                             1.014    27.785
n5615.out[0] (.names)                                            0.261    28.046
n5617.in[1] (.names)                                             1.014    29.060
n5617.out[0] (.names)                                            0.261    29.321
n5623.in[1] (.names)                                             1.014    30.335
n5623.out[0] (.names)                                            0.261    30.596
n5618.in[0] (.names)                                             1.014    31.609
n5618.out[0] (.names)                                            0.261    31.870
n5624.in[0] (.names)                                             1.014    32.884
n5624.out[0] (.names)                                            0.261    33.145
n5632.in[0] (.names)                                             1.014    34.159
n5632.out[0] (.names)                                            0.261    34.420
n5638.in[2] (.names)                                             1.014    35.434
n5638.out[0] (.names)                                            0.261    35.695
n5633.in[0] (.names)                                             1.014    36.709
n5633.out[0] (.names)                                            0.261    36.970
n5634.in[0] (.names)                                             1.014    37.984
n5634.out[0] (.names)                                            0.261    38.245
n5619.in[1] (.names)                                             1.014    39.258
n5619.out[0] (.names)                                            0.261    39.519
n5625.in[0] (.names)                                             1.014    40.533
n5625.out[0] (.names)                                            0.261    40.794
n5626.in[0] (.names)                                             1.014    41.808
n5626.out[0] (.names)                                            0.261    42.069
n5627.in[0] (.names)                                             1.014    43.083
n5627.out[0] (.names)                                            0.261    43.344
n5574.in[0] (.names)                                             1.014    44.358
n5574.out[0] (.names)                                            0.261    44.619
n5629.in[0] (.names)                                             1.014    45.632
n5629.out[0] (.names)                                            0.261    45.893
n5639.in[1] (.names)                                             1.014    46.907
n5639.out[0] (.names)                                            0.261    47.168
n5670.in[3] (.names)                                             1.014    48.182
n5670.out[0] (.names)                                            0.261    48.443
n5679.in[1] (.names)                                             1.014    49.457
n5679.out[0] (.names)                                            0.261    49.718
n4918.in[1] (.names)                                             1.014    50.732
n4918.out[0] (.names)                                            0.261    50.993
n4919.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4919.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 46
Startpoint: n143.inpad[0] (.input clocked by pclk)
Endpoint  : n5116.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n143.inpad[0] (.input)                                           0.000     0.000
n5538.in[0] (.names)                                             1.014     1.014
n5538.out[0] (.names)                                            0.261     1.275
n3465.in[0] (.names)                                             1.014     2.289
n3465.out[0] (.names)                                            0.261     2.550
n5600.in[0] (.names)                                             1.014     3.563
n5600.out[0] (.names)                                            0.261     3.824
n5558.in[1] (.names)                                             1.014     4.838
n5558.out[0] (.names)                                            0.261     5.099
n5773.in[3] (.names)                                             1.014     6.113
n5773.out[0] (.names)                                            0.261     6.374
n5774.in[2] (.names)                                             1.014     7.388
n5774.out[0] (.names)                                            0.261     7.649
n5775.in[0] (.names)                                             1.014     8.663
n5775.out[0] (.names)                                            0.261     8.924
n5776.in[0] (.names)                                             1.014     9.938
n5776.out[0] (.names)                                            0.261    10.199
n5778.in[0] (.names)                                             1.014    11.212
n5778.out[0] (.names)                                            0.261    11.473
n5779.in[1] (.names)                                             1.014    12.487
n5779.out[0] (.names)                                            0.261    12.748
n5780.in[2] (.names)                                             1.014    13.762
n5780.out[0] (.names)                                            0.261    14.023
n5781.in[0] (.names)                                             1.014    15.037
n5781.out[0] (.names)                                            0.261    15.298
n5786.in[1] (.names)                                             1.014    16.312
n5786.out[0] (.names)                                            0.261    16.573
n5787.in[0] (.names)                                             1.014    17.586
n5787.out[0] (.names)                                            0.261    17.847
n5792.in[0] (.names)                                             1.014    18.861
n5792.out[0] (.names)                                            0.261    19.122
n5796.in[1] (.names)                                             1.014    20.136
n5796.out[0] (.names)                                            0.261    20.397
n5612.in[0] (.names)                                             1.014    21.411
n5612.out[0] (.names)                                            0.261    21.672
n5789.in[0] (.names)                                             1.014    22.686
n5789.out[0] (.names)                                            0.261    22.947
n5803.in[0] (.names)                                             1.014    23.961
n5803.out[0] (.names)                                            0.261    24.222
n5804.in[0] (.names)                                             1.014    25.235
n5804.out[0] (.names)                                            0.261    25.496
n5805.in[0] (.names)                                             1.014    26.510
n5805.out[0] (.names)                                            0.261    26.771
n5806.in[1] (.names)                                             1.014    27.785
n5806.out[0] (.names)                                            0.261    28.046
n5807.in[1] (.names)                                             1.014    29.060
n5807.out[0] (.names)                                            0.261    29.321
n5808.in[1] (.names)                                             1.014    30.335
n5808.out[0] (.names)                                            0.261    30.596
n5812.in[1] (.names)                                             1.014    31.609
n5812.out[0] (.names)                                            0.261    31.870
n5813.in[0] (.names)                                             1.014    32.884
n5813.out[0] (.names)                                            0.261    33.145
n5814.in[1] (.names)                                             1.014    34.159
n5814.out[0] (.names)                                            0.261    34.420
n5815.in[0] (.names)                                             1.014    35.434
n5815.out[0] (.names)                                            0.261    35.695
n5816.in[0] (.names)                                             1.014    36.709
n5816.out[0] (.names)                                            0.261    36.970
n5817.in[0] (.names)                                             1.014    37.984
n5817.out[0] (.names)                                            0.261    38.245
n5820.in[0] (.names)                                             1.014    39.258
n5820.out[0] (.names)                                            0.261    39.519
n5822.in[0] (.names)                                             1.014    40.533
n5822.out[0] (.names)                                            0.261    40.794
n5823.in[0] (.names)                                             1.014    41.808
n5823.out[0] (.names)                                            0.261    42.069
n5824.in[0] (.names)                                             1.014    43.083
n5824.out[0] (.names)                                            0.261    43.344
n5825.in[0] (.names)                                             1.014    44.358
n5825.out[0] (.names)                                            0.261    44.619
n5826.in[0] (.names)                                             1.014    45.632
n5826.out[0] (.names)                                            0.261    45.893
n5827.in[0] (.names)                                             1.014    46.907
n5827.out[0] (.names)                                            0.261    47.168
n5118.in[0] (.names)                                             1.014    48.182
n5118.out[0] (.names)                                            0.261    48.443
n5828.in[0] (.names)                                             1.014    49.457
n5828.out[0] (.names)                                            0.261    49.718
n5115.in[1] (.names)                                             1.014    50.732
n5115.out[0] (.names)                                            0.261    50.993
n5116.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5116.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 47
Startpoint: n143.inpad[0] (.input clocked by pclk)
Endpoint  : n5307.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n143.inpad[0] (.input)                                           0.000     0.000
n5538.in[0] (.names)                                             1.014     1.014
n5538.out[0] (.names)                                            0.261     1.275
n5547.in[0] (.names)                                             1.014     2.289
n5547.out[0] (.names)                                            0.261     2.550
n5552.in[1] (.names)                                             1.014     3.563
n5552.out[0] (.names)                                            0.261     3.824
n5554.in[0] (.names)                                             1.014     4.838
n5554.out[0] (.names)                                            0.261     5.099
n5555.in[3] (.names)                                             1.014     6.113
n5555.out[0] (.names)                                            0.261     6.374
n5540.in[0] (.names)                                             1.014     7.388
n5540.out[0] (.names)                                            0.261     7.649
n5541.in[1] (.names)                                             1.014     8.663
n5541.out[0] (.names)                                            0.261     8.924
n5549.in[2] (.names)                                             1.014     9.938
n5549.out[0] (.names)                                            0.261    10.199
n5550.in[1] (.names)                                             1.014    11.212
n5550.out[0] (.names)                                            0.261    11.473
n5545.in[2] (.names)                                             1.014    12.487
n5545.out[0] (.names)                                            0.261    12.748
n5267.in[0] (.names)                                             1.014    13.762
n5267.out[0] (.names)                                            0.261    14.023
n5858.in[3] (.names)                                             1.014    15.037
n5858.out[0] (.names)                                            0.261    15.298
n5855.in[0] (.names)                                             1.014    16.312
n5855.out[0] (.names)                                            0.261    16.573
n5856.in[0] (.names)                                             1.014    17.586
n5856.out[0] (.names)                                            0.261    17.847
n5860.in[2] (.names)                                             1.014    18.861
n5860.out[0] (.names)                                            0.261    19.122
n5867.in[0] (.names)                                             1.014    20.136
n5867.out[0] (.names)                                            0.261    20.397
n5869.in[0] (.names)                                             1.014    21.411
n5869.out[0] (.names)                                            0.261    21.672
n5870.in[1] (.names)                                             1.014    22.686
n5870.out[0] (.names)                                            0.261    22.947
n5871.in[0] (.names)                                             1.014    23.961
n5871.out[0] (.names)                                            0.261    24.222
n5687.in[0] (.names)                                             1.014    25.235
n5687.out[0] (.names)                                            0.261    25.496
n5844.in[1] (.names)                                             1.014    26.510
n5844.out[0] (.names)                                            0.261    26.771
n5042.in[0] (.names)                                             1.014    27.785
n5042.out[0] (.names)                                            0.261    28.046
n5233.in[0] (.names)                                             1.014    29.060
n5233.out[0] (.names)                                            0.261    29.321
n5234.in[2] (.names)                                             1.014    30.335
n5234.out[0] (.names)                                            0.261    30.596
n5179.in[0] (.names)                                             1.014    31.609
n5179.out[0] (.names)                                            0.261    31.870
n5421.in[0] (.names)                                             1.014    32.884
n5421.out[0] (.names)                                            0.261    33.145
n5423.in[1] (.names)                                             1.014    34.159
n5423.out[0] (.names)                                            0.261    34.420
n5424.in[0] (.names)                                             1.014    35.434
n5424.out[0] (.names)                                            0.261    35.695
n5426.in[1] (.names)                                             1.014    36.709
n5426.out[0] (.names)                                            0.261    36.970
n5429.in[0] (.names)                                             1.014    37.984
n5429.out[0] (.names)                                            0.261    38.245
n5432.in[0] (.names)                                             1.014    39.258
n5432.out[0] (.names)                                            0.261    39.519
n5435.in[1] (.names)                                             1.014    40.533
n5435.out[0] (.names)                                            0.261    40.794
n5438.in[1] (.names)                                             1.014    41.808
n5438.out[0] (.names)                                            0.261    42.069
n5439.in[1] (.names)                                             1.014    43.083
n5439.out[0] (.names)                                            0.261    43.344
n5440.in[0] (.names)                                             1.014    44.358
n5440.out[0] (.names)                                            0.261    44.619
n5446.in[1] (.names)                                             1.014    45.632
n5446.out[0] (.names)                                            0.261    45.893
n5447.in[0] (.names)                                             1.014    46.907
n5447.out[0] (.names)                                            0.261    47.168
n5448.in[0] (.names)                                             1.014    48.182
n5448.out[0] (.names)                                            0.261    48.443
n5117.in[0] (.names)                                             1.014    49.457
n5117.out[0] (.names)                                            0.261    49.718
n5313.in[1] (.names)                                             1.014    50.732
n5313.out[0] (.names)                                            0.261    50.993
n5307.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5307.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 48
Startpoint: n142.inpad[0] (.input clocked by pclk)
Endpoint  : n3413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n142.inpad[0] (.input)                                           0.000     0.000
n4462.in[0] (.names)                                             1.014     1.014
n4462.out[0] (.names)                                            0.261     1.275
n4812.in[1] (.names)                                             1.014     2.289
n4812.out[0] (.names)                                            0.261     2.550
n4821.in[0] (.names)                                             1.014     3.563
n4821.out[0] (.names)                                            0.261     3.824
n4822.in[0] (.names)                                             1.014     4.838
n4822.out[0] (.names)                                            0.261     5.099
n4749.in[0] (.names)                                             1.014     6.113
n4749.out[0] (.names)                                            0.261     6.374
n4817.in[0] (.names)                                             1.014     7.388
n4817.out[0] (.names)                                            0.261     7.649
n4818.in[2] (.names)                                             1.014     8.663
n4818.out[0] (.names)                                            0.261     8.924
n4739.in[0] (.names)                                             1.014     9.938
n4739.out[0] (.names)                                            0.261    10.199
n4807.in[3] (.names)                                             1.014    11.212
n4807.out[0] (.names)                                            0.261    11.473
n4790.in[3] (.names)                                             1.014    12.487
n4790.out[0] (.names)                                            0.261    12.748
n4808.in[1] (.names)                                             1.014    13.762
n4808.out[0] (.names)                                            0.261    14.023
n4809.in[3] (.names)                                             1.014    15.037
n4809.out[0] (.names)                                            0.261    15.298
n4744.in[1] (.names)                                             1.014    16.312
n4744.out[0] (.names)                                            0.261    16.573
n4745.in[2] (.names)                                             1.014    17.586
n4745.out[0] (.names)                                            0.261    17.847
n4553.in[1] (.names)                                             1.014    18.861
n4553.out[0] (.names)                                            0.261    19.122
n4792.in[0] (.names)                                             1.014    20.136
n4792.out[0] (.names)                                            0.261    20.397
n4794.in[1] (.names)                                             1.014    21.411
n4794.out[0] (.names)                                            0.261    21.672
n4796.in[1] (.names)                                             1.014    22.686
n4796.out[0] (.names)                                            0.261    22.947
n422.in[2] (.names)                                              1.014    23.961
n422.out[0] (.names)                                             0.261    24.222
n3490.in[2] (.names)                                             1.014    25.235
n3490.out[0] (.names)                                            0.261    25.496
n3491.in[0] (.names)                                             1.014    26.510
n3491.out[0] (.names)                                            0.261    26.771
n3492.in[0] (.names)                                             1.014    27.785
n3492.out[0] (.names)                                            0.261    28.046
n3488.in[1] (.names)                                             1.014    29.060
n3488.out[0] (.names)                                            0.261    29.321
n3487.in[0] (.names)                                             1.014    30.335
n3487.out[0] (.names)                                            0.261    30.596
n3450.in[0] (.names)                                             1.014    31.609
n3450.out[0] (.names)                                            0.261    31.870
n3486.in[0] (.names)                                             1.014    32.884
n3486.out[0] (.names)                                            0.261    33.145
n3494.in[2] (.names)                                             1.014    34.159
n3494.out[0] (.names)                                            0.261    34.420
n3495.in[3] (.names)                                             1.014    35.434
n3495.out[0] (.names)                                            0.261    35.695
n3497.in[0] (.names)                                             1.014    36.709
n3497.out[0] (.names)                                            0.261    36.970
n555.in[0] (.names)                                              1.014    37.984
n555.out[0] (.names)                                             0.261    38.245
n3498.in[0] (.names)                                             1.014    39.258
n3498.out[0] (.names)                                            0.261    39.519
n3499.in[0] (.names)                                             1.014    40.533
n3499.out[0] (.names)                                            0.261    40.794
n3501.in[0] (.names)                                             1.014    41.808
n3501.out[0] (.names)                                            0.261    42.069
n3503.in[0] (.names)                                             1.014    43.083
n3503.out[0] (.names)                                            0.261    43.344
n3504.in[0] (.names)                                             1.014    44.358
n3504.out[0] (.names)                                            0.261    44.619
n3505.in[0] (.names)                                             1.014    45.632
n3505.out[0] (.names)                                            0.261    45.893
n3443.in[0] (.names)                                             1.014    46.907
n3443.out[0] (.names)                                            0.261    47.168
n3444.in[2] (.names)                                             1.014    48.182
n3444.out[0] (.names)                                            0.261    48.443
n3451.in[3] (.names)                                             1.014    49.457
n3451.out[0] (.names)                                            0.261    49.718
n3452.in[0] (.names)                                             1.014    50.732
n3452.out[0] (.names)                                            0.261    50.993
n3413.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3413.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 49
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n1547.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n939.in[0] (.names)                                              1.014    18.642
n939.out[0] (.names)                                             0.261    18.903
n959.in[0] (.names)                                              1.014    19.917
n959.out[0] (.names)                                             0.261    20.178
n956.in[0] (.names)                                              1.014    21.192
n956.out[0] (.names)                                             0.261    21.453
n960.in[0] (.names)                                              1.014    22.467
n960.out[0] (.names)                                             0.261    22.728
n962.in[0] (.names)                                              1.014    23.742
n962.out[0] (.names)                                             0.261    24.003
n946.in[0] (.names)                                              1.014    25.016
n946.out[0] (.names)                                             0.261    25.277
n963.in[0] (.names)                                              1.014    26.291
n963.out[0] (.names)                                             0.261    26.552
n964.in[0] (.names)                                              1.014    27.566
n964.out[0] (.names)                                             0.261    27.827
n965.in[0] (.names)                                              1.014    28.841
n965.out[0] (.names)                                             0.261    29.102
n966.in[0] (.names)                                              1.014    30.116
n966.out[0] (.names)                                             0.261    30.377
n967.in[0] (.names)                                              1.014    31.390
n967.out[0] (.names)                                             0.261    31.651
n968.in[0] (.names)                                              1.014    32.665
n968.out[0] (.names)                                             0.261    32.926
n969.in[0] (.names)                                              1.014    33.940
n969.out[0] (.names)                                             0.261    34.201
n970.in[0] (.names)                                              1.014    35.215
n970.out[0] (.names)                                             0.261    35.476
n971.in[0] (.names)                                              1.014    36.490
n971.out[0] (.names)                                             0.261    36.751
n973.in[0] (.names)                                              1.014    37.765
n973.out[0] (.names)                                             0.261    38.026
n974.in[0] (.names)                                              1.014    39.039
n974.out[0] (.names)                                             0.261    39.300
n1036.in[1] (.names)                                             1.014    40.314
n1036.out[0] (.names)                                            0.261    40.575
n1037.in[0] (.names)                                             1.014    41.589
n1037.out[0] (.names)                                            0.261    41.850
n1391.in[0] (.names)                                             1.014    42.864
n1391.out[0] (.names)                                            0.261    43.125
n1557.in[2] (.names)                                             1.014    44.139
n1557.out[0] (.names)                                            0.261    44.400
n1568.in[0] (.names)                                             1.014    45.413
n1568.out[0] (.names)                                            0.261    45.674
n1550.in[1] (.names)                                             1.014    46.688
n1550.out[0] (.names)                                            0.261    46.949
n1551.in[3] (.names)                                             1.014    47.963
n1551.out[0] (.names)                                            0.261    48.224
n1552.in[0] (.names)                                             1.014    49.238
n1552.out[0] (.names)                                            0.261    49.499
n1553.in[0] (.names)                                             1.014    50.513
n1553.out[0] (.names)                                            0.261    50.774
n1547.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1547.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 50
Startpoint: n4436.Q[0] (.latch clocked by pclk)
Endpoint  : n462.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4436.clk[0] (.latch)                                            1.014     1.014
n4436.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4442.in[0] (.names)                                             1.014     2.070
n4442.out[0] (.names)                                            0.261     2.331
n4437.in[0] (.names)                                             1.014     3.344
n4437.out[0] (.names)                                            0.261     3.605
n4439.in[0] (.names)                                             1.014     4.619
n4439.out[0] (.names)                                            0.261     4.880
n4440.in[1] (.names)                                             1.014     5.894
n4440.out[0] (.names)                                            0.261     6.155
n4441.in[0] (.names)                                             1.014     7.169
n4441.out[0] (.names)                                            0.261     7.430
n4298.in[0] (.names)                                             1.014     8.444
n4298.out[0] (.names)                                            0.261     8.705
n4300.in[0] (.names)                                             1.014     9.719
n4300.out[0] (.names)                                            0.261     9.980
n4304.in[0] (.names)                                             1.014    10.993
n4304.out[0] (.names)                                            0.261    11.254
n4305.in[2] (.names)                                             1.014    12.268
n4305.out[0] (.names)                                            0.261    12.529
n4307.in[0] (.names)                                             1.014    13.543
n4307.out[0] (.names)                                            0.261    13.804
n4308.in[0] (.names)                                             1.014    14.818
n4308.out[0] (.names)                                            0.261    15.079
n4348.in[1] (.names)                                             1.014    16.093
n4348.out[0] (.names)                                            0.261    16.354
n4337.in[1] (.names)                                             1.014    17.367
n4337.out[0] (.names)                                            0.261    17.628
n4349.in[0] (.names)                                             1.014    18.642
n4349.out[0] (.names)                                            0.261    18.903
n4350.in[0] (.names)                                             1.014    19.917
n4350.out[0] (.names)                                            0.261    20.178
n4351.in[0] (.names)                                             1.014    21.192
n4351.out[0] (.names)                                            0.261    21.453
n4597.in[1] (.names)                                             1.014    22.467
n4597.out[0] (.names)                                            0.261    22.728
n4598.in[1] (.names)                                             1.014    23.742
n4598.out[0] (.names)                                            0.261    24.003
n4599.in[0] (.names)                                             1.014    25.016
n4599.out[0] (.names)                                            0.261    25.277
n4587.in[0] (.names)                                             1.014    26.291
n4587.out[0] (.names)                                            0.261    26.552
n4537.in[1] (.names)                                             1.014    27.566
n4537.out[0] (.names)                                            0.261    27.827
n4716.in[0] (.names)                                             1.014    28.841
n4716.out[0] (.names)                                            0.261    29.102
n4717.in[0] (.names)                                             1.014    30.116
n4717.out[0] (.names)                                            0.261    30.377
n4719.in[1] (.names)                                             1.014    31.390
n4719.out[0] (.names)                                            0.261    31.651
n4720.in[0] (.names)                                             1.014    32.665
n4720.out[0] (.names)                                            0.261    32.926
n4711.in[0] (.names)                                             1.014    33.940
n4711.out[0] (.names)                                            0.261    34.201
n4712.in[1] (.names)                                             1.014    35.215
n4712.out[0] (.names)                                            0.261    35.476
n4726.in[2] (.names)                                             1.014    36.490
n4726.out[0] (.names)                                            0.261    36.751
n4728.in[0] (.names)                                             1.014    37.765
n4728.out[0] (.names)                                            0.261    38.026
n4729.in[2] (.names)                                             1.014    39.039
n4729.out[0] (.names)                                            0.261    39.300
n4730.in[1] (.names)                                             1.014    40.314
n4730.out[0] (.names)                                            0.261    40.575
n4731.in[2] (.names)                                             1.014    41.589
n4731.out[0] (.names)                                            0.261    41.850
n4732.in[0] (.names)                                             1.014    42.864
n4732.out[0] (.names)                                            0.261    43.125
n4733.in[0] (.names)                                             1.014    44.139
n4733.out[0] (.names)                                            0.261    44.400
n4734.in[2] (.names)                                             1.014    45.413
n4734.out[0] (.names)                                            0.261    45.674
n3539.in[0] (.names)                                             1.014    46.688
n3539.out[0] (.names)                                            0.261    46.949
n4735.in[0] (.names)                                             1.014    47.963
n4735.out[0] (.names)                                            0.261    48.224
n3523.in[0] (.names)                                             1.014    49.238
n3523.out[0] (.names)                                            0.261    49.499
n3525.in[0] (.names)                                             1.014    50.513
n3525.out[0] (.names)                                            0.261    50.774
n462.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n462.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 51
Startpoint: n4880.Q[0] (.latch clocked by pclk)
Endpoint  : n6377.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4880.clk[0] (.latch)                                            1.014     1.014
n4880.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6317.in[0] (.names)                                             1.014     2.070
n6317.out[0] (.names)                                            0.261     2.331
n6591.in[1] (.names)                                             1.014     3.344
n6591.out[0] (.names)                                            0.261     3.605
n6592.in[0] (.names)                                             1.014     4.619
n6592.out[0] (.names)                                            0.261     4.880
n6589.in[0] (.names)                                             1.014     5.894
n6589.out[0] (.names)                                            0.261     6.155
n6590.in[0] (.names)                                             1.014     7.169
n6590.out[0] (.names)                                            0.261     7.430
n6596.in[2] (.names)                                             1.014     8.444
n6596.out[0] (.names)                                            0.261     8.705
n6598.in[1] (.names)                                             1.014     9.719
n6598.out[0] (.names)                                            0.261     9.980
n6599.in[1] (.names)                                             1.014    10.993
n6599.out[0] (.names)                                            0.261    11.254
n6600.in[0] (.names)                                             1.014    12.268
n6600.out[0] (.names)                                            0.261    12.529
n6602.in[2] (.names)                                             1.014    13.543
n6602.out[0] (.names)                                            0.261    13.804
n6576.in[3] (.names)                                             1.014    14.818
n6576.out[0] (.names)                                            0.261    15.079
n6584.in[0] (.names)                                             1.014    16.093
n6584.out[0] (.names)                                            0.261    16.354
n6603.in[0] (.names)                                             1.014    17.367
n6603.out[0] (.names)                                            0.261    17.628
n6604.in[0] (.names)                                             1.014    18.642
n6604.out[0] (.names)                                            0.261    18.903
n3530.in[1] (.names)                                             1.014    19.917
n3530.out[0] (.names)                                            0.261    20.178
n6338.in[1] (.names)                                             1.014    21.192
n6338.out[0] (.names)                                            0.261    21.453
n6347.in[0] (.names)                                             1.014    22.467
n6347.out[0] (.names)                                            0.261    22.728
n6349.in[0] (.names)                                             1.014    23.742
n6349.out[0] (.names)                                            0.261    24.003
n6351.in[1] (.names)                                             1.014    25.016
n6351.out[0] (.names)                                            0.261    25.277
n6353.in[1] (.names)                                             1.014    26.291
n6353.out[0] (.names)                                            0.261    26.552
n6341.in[0] (.names)                                             1.014    27.566
n6341.out[0] (.names)                                            0.261    27.827
n6342.in[0] (.names)                                             1.014    28.841
n6342.out[0] (.names)                                            0.261    29.102
n6344.in[2] (.names)                                             1.014    30.116
n6344.out[0] (.names)                                            0.261    30.377
n5903.in[2] (.names)                                             1.014    31.390
n5903.out[0] (.names)                                            0.261    31.651
n6345.in[0] (.names)                                             1.014    32.665
n6345.out[0] (.names)                                            0.261    32.926
n6356.in[0] (.names)                                             1.014    33.940
n6356.out[0] (.names)                                            0.261    34.201
n6357.in[0] (.names)                                             1.014    35.215
n6357.out[0] (.names)                                            0.261    35.476
n6328.in[1] (.names)                                             1.014    36.490
n6328.out[0] (.names)                                            0.261    36.751
n6358.in[0] (.names)                                             1.014    37.765
n6358.out[0] (.names)                                            0.261    38.026
n6332.in[0] (.names)                                             1.014    39.039
n6332.out[0] (.names)                                            0.261    39.300
n6333.in[1] (.names)                                             1.014    40.314
n6333.out[0] (.names)                                            0.261    40.575
n6335.in[0] (.names)                                             1.014    41.589
n6335.out[0] (.names)                                            0.261    41.850
n4838.in[1] (.names)                                             1.014    42.864
n4838.out[0] (.names)                                            0.261    43.125
n6408.in[0] (.names)                                             1.014    44.139
n6408.out[0] (.names)                                            0.261    44.400
n5908.in[1] (.names)                                             1.014    45.413
n5908.out[0] (.names)                                            0.261    45.674
n6410.in[1] (.names)                                             1.014    46.688
n6410.out[0] (.names)                                            0.261    46.949
n5931.in[1] (.names)                                             1.014    47.963
n5931.out[0] (.names)                                            0.261    48.224
n6374.in[0] (.names)                                             1.014    49.238
n6374.out[0] (.names)                                            0.261    49.499
n6376.in[0] (.names)                                             1.014    50.513
n6376.out[0] (.names)                                            0.261    50.774
n6377.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6377.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 52
Startpoint: n4880.Q[0] (.latch clocked by pclk)
Endpoint  : n6412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4880.clk[0] (.latch)                                            1.014     1.014
n4880.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6317.in[0] (.names)                                             1.014     2.070
n6317.out[0] (.names)                                            0.261     2.331
n6591.in[1] (.names)                                             1.014     3.344
n6591.out[0] (.names)                                            0.261     3.605
n6592.in[0] (.names)                                             1.014     4.619
n6592.out[0] (.names)                                            0.261     4.880
n6589.in[0] (.names)                                             1.014     5.894
n6589.out[0] (.names)                                            0.261     6.155
n6590.in[0] (.names)                                             1.014     7.169
n6590.out[0] (.names)                                            0.261     7.430
n6596.in[2] (.names)                                             1.014     8.444
n6596.out[0] (.names)                                            0.261     8.705
n6598.in[1] (.names)                                             1.014     9.719
n6598.out[0] (.names)                                            0.261     9.980
n6599.in[1] (.names)                                             1.014    10.993
n6599.out[0] (.names)                                            0.261    11.254
n6600.in[0] (.names)                                             1.014    12.268
n6600.out[0] (.names)                                            0.261    12.529
n6602.in[2] (.names)                                             1.014    13.543
n6602.out[0] (.names)                                            0.261    13.804
n6576.in[3] (.names)                                             1.014    14.818
n6576.out[0] (.names)                                            0.261    15.079
n6584.in[0] (.names)                                             1.014    16.093
n6584.out[0] (.names)                                            0.261    16.354
n6603.in[0] (.names)                                             1.014    17.367
n6603.out[0] (.names)                                            0.261    17.628
n6604.in[0] (.names)                                             1.014    18.642
n6604.out[0] (.names)                                            0.261    18.903
n3530.in[1] (.names)                                             1.014    19.917
n3530.out[0] (.names)                                            0.261    20.178
n6338.in[1] (.names)                                             1.014    21.192
n6338.out[0] (.names)                                            0.261    21.453
n6347.in[0] (.names)                                             1.014    22.467
n6347.out[0] (.names)                                            0.261    22.728
n6349.in[0] (.names)                                             1.014    23.742
n6349.out[0] (.names)                                            0.261    24.003
n6351.in[1] (.names)                                             1.014    25.016
n6351.out[0] (.names)                                            0.261    25.277
n6353.in[1] (.names)                                             1.014    26.291
n6353.out[0] (.names)                                            0.261    26.552
n6341.in[0] (.names)                                             1.014    27.566
n6341.out[0] (.names)                                            0.261    27.827
n6342.in[0] (.names)                                             1.014    28.841
n6342.out[0] (.names)                                            0.261    29.102
n6344.in[2] (.names)                                             1.014    30.116
n6344.out[0] (.names)                                            0.261    30.377
n5903.in[2] (.names)                                             1.014    31.390
n5903.out[0] (.names)                                            0.261    31.651
n6345.in[0] (.names)                                             1.014    32.665
n6345.out[0] (.names)                                            0.261    32.926
n6356.in[0] (.names)                                             1.014    33.940
n6356.out[0] (.names)                                            0.261    34.201
n6357.in[0] (.names)                                             1.014    35.215
n6357.out[0] (.names)                                            0.261    35.476
n6328.in[1] (.names)                                             1.014    36.490
n6328.out[0] (.names)                                            0.261    36.751
n6358.in[0] (.names)                                             1.014    37.765
n6358.out[0] (.names)                                            0.261    38.026
n6332.in[0] (.names)                                             1.014    39.039
n6332.out[0] (.names)                                            0.261    39.300
n6333.in[1] (.names)                                             1.014    40.314
n6333.out[0] (.names)                                            0.261    40.575
n6335.in[0] (.names)                                             1.014    41.589
n6335.out[0] (.names)                                            0.261    41.850
n4838.in[1] (.names)                                             1.014    42.864
n4838.out[0] (.names)                                            0.261    43.125
n6408.in[0] (.names)                                             1.014    44.139
n6408.out[0] (.names)                                            0.261    44.400
n5908.in[1] (.names)                                             1.014    45.413
n5908.out[0] (.names)                                            0.261    45.674
n6410.in[1] (.names)                                             1.014    46.688
n6410.out[0] (.names)                                            0.261    46.949
n5931.in[1] (.names)                                             1.014    47.963
n5931.out[0] (.names)                                            0.261    48.224
n6374.in[0] (.names)                                             1.014    49.238
n6374.out[0] (.names)                                            0.261    49.499
n6411.in[0] (.names)                                             1.014    50.513
n6411.out[0] (.names)                                            0.261    50.774
n6412.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6412.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 53
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n5239.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5468.in[0] (.names)                                             1.014    50.513
n5468.out[0] (.names)                                            0.261    50.774
n5239.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5239.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 54
Startpoint: n5060.Q[0] (.latch clocked by pclk)
Endpoint  : n5149.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5060.clk[0] (.latch)                                            1.014     1.014
n5060.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5090.in[0] (.names)                                             1.014     2.070
n5090.out[0] (.names)                                            0.261     2.331
n5087.in[0] (.names)                                             1.014     3.344
n5087.out[0] (.names)                                            0.261     3.605
n5089.in[0] (.names)                                             1.014     4.619
n5089.out[0] (.names)                                            0.261     4.880
n5091.in[1] (.names)                                             1.014     5.894
n5091.out[0] (.names)                                            0.261     6.155
n5076.in[0] (.names)                                             1.014     7.169
n5076.out[0] (.names)                                            0.261     7.430
n5077.in[0] (.names)                                             1.014     8.444
n5077.out[0] (.names)                                            0.261     8.705
n5078.in[1] (.names)                                             1.014     9.719
n5078.out[0] (.names)                                            0.261     9.980
n5079.in[1] (.names)                                             1.014    10.993
n5079.out[0] (.names)                                            0.261    11.254
n5083.in[0] (.names)                                             1.014    12.268
n5083.out[0] (.names)                                            0.261    12.529
n5085.in[0] (.names)                                             1.014    13.543
n5085.out[0] (.names)                                            0.261    13.804
n5092.in[0] (.names)                                             1.014    14.818
n5092.out[0] (.names)                                            0.261    15.079
n4938.in[1] (.names)                                             1.014    16.093
n4938.out[0] (.names)                                            0.261    16.354
n5461.in[0] (.names)                                             1.014    17.367
n5461.out[0] (.names)                                            0.261    17.628
n5462.in[0] (.names)                                             1.014    18.642
n5462.out[0] (.names)                                            0.261    18.903
n5463.in[1] (.names)                                             1.014    19.917
n5463.out[0] (.names)                                            0.261    20.178
n5352.in[0] (.names)                                             1.014    21.192
n5352.out[0] (.names)                                            0.261    21.453
n5464.in[0] (.names)                                             1.014    22.467
n5464.out[0] (.names)                                            0.261    22.728
n5467.in[0] (.names)                                             1.014    23.742
n5467.out[0] (.names)                                            0.261    24.003
n5445.in[0] (.names)                                             1.014    25.016
n5445.out[0] (.names)                                            0.261    25.277
n5159.in[0] (.names)                                             1.014    26.291
n5159.out[0] (.names)                                            0.261    26.552
n5160.in[3] (.names)                                             1.014    27.566
n5160.out[0] (.names)                                            0.261    27.827
n5164.in[1] (.names)                                             1.014    28.841
n5164.out[0] (.names)                                            0.261    29.102
n5165.in[2] (.names)                                             1.014    30.116
n5165.out[0] (.names)                                            0.261    30.377
n5166.in[0] (.names)                                             1.014    31.390
n5166.out[0] (.names)                                            0.261    31.651
n5171.in[1] (.names)                                             1.014    32.665
n5171.out[0] (.names)                                            0.261    32.926
n5161.in[0] (.names)                                             1.014    33.940
n5161.out[0] (.names)                                            0.261    34.201
n5189.in[0] (.names)                                             1.014    35.215
n5189.out[0] (.names)                                            0.261    35.476
n5510.in[2] (.names)                                             1.014    36.490
n5510.out[0] (.names)                                            0.261    36.751
n5511.in[0] (.names)                                             1.014    37.765
n5511.out[0] (.names)                                            0.261    38.026
n5512.in[0] (.names)                                             1.014    39.039
n5512.out[0] (.names)                                            0.261    39.300
n5516.in[0] (.names)                                             1.014    40.314
n5516.out[0] (.names)                                            0.261    40.575
n5527.in[1] (.names)                                             1.014    41.589
n5527.out[0] (.names)                                            0.261    41.850
n5528.in[2] (.names)                                             1.014    42.864
n5528.out[0] (.names)                                            0.261    43.125
n5533.in[0] (.names)                                             1.014    44.139
n5533.out[0] (.names)                                            0.261    44.400
n5529.in[0] (.names)                                             1.014    45.413
n5529.out[0] (.names)                                            0.261    45.674
n5530.in[0] (.names)                                             1.014    46.688
n5530.out[0] (.names)                                            0.261    46.949
n5531.in[0] (.names)                                             1.014    47.963
n5531.out[0] (.names)                                            0.261    48.224
n5534.in[1] (.names)                                             1.014    49.238
n5534.out[0] (.names)                                            0.261    49.499
n5148.in[0] (.names)                                             1.014    50.513
n5148.out[0] (.names)                                            0.261    50.774
n5149.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5149.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 55
Startpoint: n5470.Q[0] (.latch clocked by pclk)
Endpoint  : n4912.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5470.clk[0] (.latch)                                            1.014     1.014
n5470.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5482.in[0] (.names)                                             1.014     2.070
n5482.out[0] (.names)                                            0.261     2.331
n5483.in[0] (.names)                                             1.014     3.344
n5483.out[0] (.names)                                            0.261     3.605
n5484.in[0] (.names)                                             1.014     4.619
n5484.out[0] (.names)                                            0.261     4.880
n4982.in[0] (.names)                                             1.014     5.894
n4982.out[0] (.names)                                            0.261     6.155
n4983.in[2] (.names)                                             1.014     7.169
n4983.out[0] (.names)                                            0.261     7.430
n4986.in[1] (.names)                                             1.014     8.444
n4986.out[0] (.names)                                            0.261     8.705
n4987.in[1] (.names)                                             1.014     9.719
n4987.out[0] (.names)                                            0.261     9.980
n4988.in[1] (.names)                                             1.014    10.993
n4988.out[0] (.names)                                            0.261    11.254
n4989.in[0] (.names)                                             1.014    12.268
n4989.out[0] (.names)                                            0.261    12.529
n4990.in[0] (.names)                                             1.014    13.543
n4990.out[0] (.names)                                            0.261    13.804
n4991.in[1] (.names)                                             1.014    14.818
n4991.out[0] (.names)                                            0.261    15.079
n4993.in[0] (.names)                                             1.014    16.093
n4993.out[0] (.names)                                            0.261    16.354
n4937.in[1] (.names)                                             1.014    17.367
n4937.out[0] (.names)                                            0.261    17.628
n5024.in[2] (.names)                                             1.014    18.642
n5024.out[0] (.names)                                            0.261    18.903
n5047.in[0] (.names)                                             1.014    19.917
n5047.out[0] (.names)                                            0.261    20.178
n5049.in[0] (.names)                                             1.014    21.192
n5049.out[0] (.names)                                            0.261    21.453
n5051.in[0] (.names)                                             1.014    22.467
n5051.out[0] (.names)                                            0.261    22.728
n5052.in[0] (.names)                                             1.014    23.742
n5052.out[0] (.names)                                            0.261    24.003
n5050.in[0] (.names)                                             1.014    25.016
n5050.out[0] (.names)                                            0.261    25.277
n5026.in[0] (.names)                                             1.014    26.291
n5026.out[0] (.names)                                            0.261    26.552
n5053.in[0] (.names)                                             1.014    27.566
n5053.out[0] (.names)                                            0.261    27.827
n5054.in[0] (.names)                                             1.014    28.841
n5054.out[0] (.names)                                            0.261    29.102
n5055.in[0] (.names)                                             1.014    30.116
n5055.out[0] (.names)                                            0.261    30.377
n5056.in[1] (.names)                                             1.014    31.390
n5056.out[0] (.names)                                            0.261    31.651
n4975.in[0] (.names)                                             1.014    32.665
n4975.out[0] (.names)                                            0.261    32.926
n2950.in[2] (.names)                                             1.014    33.940
n2950.out[0] (.names)                                            0.261    34.201
n4948.in[0] (.names)                                             1.014    35.215
n4948.out[0] (.names)                                            0.261    35.476
n4949.in[0] (.names)                                             1.014    36.490
n4949.out[0] (.names)                                            0.261    36.751
n4950.in[0] (.names)                                             1.014    37.765
n4950.out[0] (.names)                                            0.261    38.026
n4951.in[0] (.names)                                             1.014    39.039
n4951.out[0] (.names)                                            0.261    39.300
n4977.in[0] (.names)                                             1.014    40.314
n4977.out[0] (.names)                                            0.261    40.575
n4979.in[1] (.names)                                             1.014    41.589
n4979.out[0] (.names)                                            0.261    41.850
n4955.in[2] (.names)                                             1.014    42.864
n4955.out[0] (.names)                                            0.261    43.125
n4956.in[2] (.names)                                             1.014    44.139
n4956.out[0] (.names)                                            0.261    44.400
n4960.in[1] (.names)                                             1.014    45.413
n4960.out[0] (.names)                                            0.261    45.674
n4885.in[3] (.names)                                             1.014    46.688
n4885.out[0] (.names)                                            0.261    46.949
n4963.in[0] (.names)                                             1.014    47.963
n4963.out[0] (.names)                                            0.261    48.224
n4899.in[0] (.names)                                             1.014    49.238
n4899.out[0] (.names)                                            0.261    49.499
n4911.in[0] (.names)                                             1.014    50.513
n4911.out[0] (.names)                                            0.261    50.774
n4912.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4912.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 56
Startpoint: n5470.Q[0] (.latch clocked by pclk)
Endpoint  : n4974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5470.clk[0] (.latch)                                            1.014     1.014
n5470.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5482.in[0] (.names)                                             1.014     2.070
n5482.out[0] (.names)                                            0.261     2.331
n5483.in[0] (.names)                                             1.014     3.344
n5483.out[0] (.names)                                            0.261     3.605
n5484.in[0] (.names)                                             1.014     4.619
n5484.out[0] (.names)                                            0.261     4.880
n4982.in[0] (.names)                                             1.014     5.894
n4982.out[0] (.names)                                            0.261     6.155
n4983.in[2] (.names)                                             1.014     7.169
n4983.out[0] (.names)                                            0.261     7.430
n4986.in[1] (.names)                                             1.014     8.444
n4986.out[0] (.names)                                            0.261     8.705
n4987.in[1] (.names)                                             1.014     9.719
n4987.out[0] (.names)                                            0.261     9.980
n4988.in[1] (.names)                                             1.014    10.993
n4988.out[0] (.names)                                            0.261    11.254
n4989.in[0] (.names)                                             1.014    12.268
n4989.out[0] (.names)                                            0.261    12.529
n4990.in[0] (.names)                                             1.014    13.543
n4990.out[0] (.names)                                            0.261    13.804
n4991.in[1] (.names)                                             1.014    14.818
n4991.out[0] (.names)                                            0.261    15.079
n4993.in[0] (.names)                                             1.014    16.093
n4993.out[0] (.names)                                            0.261    16.354
n4937.in[1] (.names)                                             1.014    17.367
n4937.out[0] (.names)                                            0.261    17.628
n5024.in[2] (.names)                                             1.014    18.642
n5024.out[0] (.names)                                            0.261    18.903
n5047.in[0] (.names)                                             1.014    19.917
n5047.out[0] (.names)                                            0.261    20.178
n5049.in[0] (.names)                                             1.014    21.192
n5049.out[0] (.names)                                            0.261    21.453
n5051.in[0] (.names)                                             1.014    22.467
n5051.out[0] (.names)                                            0.261    22.728
n5052.in[0] (.names)                                             1.014    23.742
n5052.out[0] (.names)                                            0.261    24.003
n5050.in[0] (.names)                                             1.014    25.016
n5050.out[0] (.names)                                            0.261    25.277
n5026.in[0] (.names)                                             1.014    26.291
n5026.out[0] (.names)                                            0.261    26.552
n5053.in[0] (.names)                                             1.014    27.566
n5053.out[0] (.names)                                            0.261    27.827
n5054.in[0] (.names)                                             1.014    28.841
n5054.out[0] (.names)                                            0.261    29.102
n5055.in[0] (.names)                                             1.014    30.116
n5055.out[0] (.names)                                            0.261    30.377
n5056.in[1] (.names)                                             1.014    31.390
n5056.out[0] (.names)                                            0.261    31.651
n4975.in[0] (.names)                                             1.014    32.665
n4975.out[0] (.names)                                            0.261    32.926
n2950.in[2] (.names)                                             1.014    33.940
n2950.out[0] (.names)                                            0.261    34.201
n4948.in[0] (.names)                                             1.014    35.215
n4948.out[0] (.names)                                            0.261    35.476
n4949.in[0] (.names)                                             1.014    36.490
n4949.out[0] (.names)                                            0.261    36.751
n4950.in[0] (.names)                                             1.014    37.765
n4950.out[0] (.names)                                            0.261    38.026
n4951.in[0] (.names)                                             1.014    39.039
n4951.out[0] (.names)                                            0.261    39.300
n4977.in[0] (.names)                                             1.014    40.314
n4977.out[0] (.names)                                            0.261    40.575
n4979.in[1] (.names)                                             1.014    41.589
n4979.out[0] (.names)                                            0.261    41.850
n4955.in[2] (.names)                                             1.014    42.864
n4955.out[0] (.names)                                            0.261    43.125
n4980.in[1] (.names)                                             1.014    44.139
n4980.out[0] (.names)                                            0.261    44.400
n4968.in[1] (.names)                                             1.014    45.413
n4968.out[0] (.names)                                            0.261    45.674
n4969.in[0] (.names)                                             1.014    46.688
n4969.out[0] (.names)                                            0.261    46.949
n4971.in[1] (.names)                                             1.014    47.963
n4971.out[0] (.names)                                            0.261    48.224
n4972.in[0] (.names)                                             1.014    49.238
n4972.out[0] (.names)                                            0.261    49.499
n4973.in[0] (.names)                                             1.014    50.513
n4973.out[0] (.names)                                            0.261    50.774
n4974.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4974.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 57
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n6921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6167.in[0] (.names)                                             1.014    12.268
n6167.out[0] (.names)                                            0.261    12.529
n6170.in[1] (.names)                                             1.014    13.543
n6170.out[0] (.names)                                            0.261    13.804
n6171.in[1] (.names)                                             1.014    14.818
n6171.out[0] (.names)                                            0.261    15.079
n6112.in[0] (.names)                                             1.014    16.093
n6112.out[0] (.names)                                            0.261    16.354
n6214.in[0] (.names)                                             1.014    17.367
n6214.out[0] (.names)                                            0.261    17.628
n6215.in[0] (.names)                                             1.014    18.642
n6215.out[0] (.names)                                            0.261    18.903
n6216.in[0] (.names)                                             1.014    19.917
n6216.out[0] (.names)                                            0.261    20.178
n5981.in[0] (.names)                                             1.014    21.192
n5981.out[0] (.names)                                            0.261    21.453
n6288.in[0] (.names)                                             1.014    22.467
n6288.out[0] (.names)                                            0.261    22.728
n6289.in[0] (.names)                                             1.014    23.742
n6289.out[0] (.names)                                            0.261    24.003
n6290.in[0] (.names)                                             1.014    25.016
n6290.out[0] (.names)                                            0.261    25.277
n6291.in[2] (.names)                                             1.014    26.291
n6291.out[0] (.names)                                            0.261    26.552
n6292.in[0] (.names)                                             1.014    27.566
n6292.out[0] (.names)                                            0.261    27.827
n6307.in[1] (.names)                                             1.014    28.841
n6307.out[0] (.names)                                            0.261    29.102
n6298.in[0] (.names)                                             1.014    30.116
n6298.out[0] (.names)                                            0.261    30.377
n6309.in[1] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6306.in[0] (.names)                                             1.014    32.665
n6306.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6311.in[0] (.names)                                             1.014    35.215
n6311.out[0] (.names)                                            0.261    35.476
n4924.in[0] (.names)                                             1.014    36.490
n4924.out[0] (.names)                                            0.261    36.751
n6634.in[2] (.names)                                             1.014    37.765
n6634.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6651.in[0] (.names)                                             1.014    40.314
n6651.out[0] (.names)                                            0.261    40.575
n6648.in[0] (.names)                                             1.014    41.589
n6648.out[0] (.names)                                            0.261    41.850
n2943.in[0] (.names)                                             1.014    42.864
n2943.out[0] (.names)                                            0.261    43.125
n6916.in[1] (.names)                                             1.014    44.139
n6916.out[0] (.names)                                            0.261    44.400
n6924.in[1] (.names)                                             1.014    45.413
n6924.out[0] (.names)                                            0.261    45.674
n2929.in[0] (.names)                                             1.014    46.688
n2929.out[0] (.names)                                            0.261    46.949
n6860.in[0] (.names)                                             1.014    47.963
n6860.out[0] (.names)                                            0.261    48.224
n6919.in[0] (.names)                                             1.014    49.238
n6919.out[0] (.names)                                            0.261    49.499
n6920.in[0] (.names)                                             1.014    50.513
n6920.out[0] (.names)                                            0.261    50.774
n6921.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6921.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 58
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n6925.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6167.in[0] (.names)                                             1.014    12.268
n6167.out[0] (.names)                                            0.261    12.529
n6170.in[1] (.names)                                             1.014    13.543
n6170.out[0] (.names)                                            0.261    13.804
n6171.in[1] (.names)                                             1.014    14.818
n6171.out[0] (.names)                                            0.261    15.079
n6112.in[0] (.names)                                             1.014    16.093
n6112.out[0] (.names)                                            0.261    16.354
n6214.in[0] (.names)                                             1.014    17.367
n6214.out[0] (.names)                                            0.261    17.628
n6215.in[0] (.names)                                             1.014    18.642
n6215.out[0] (.names)                                            0.261    18.903
n6216.in[0] (.names)                                             1.014    19.917
n6216.out[0] (.names)                                            0.261    20.178
n5981.in[0] (.names)                                             1.014    21.192
n5981.out[0] (.names)                                            0.261    21.453
n6288.in[0] (.names)                                             1.014    22.467
n6288.out[0] (.names)                                            0.261    22.728
n6289.in[0] (.names)                                             1.014    23.742
n6289.out[0] (.names)                                            0.261    24.003
n6290.in[0] (.names)                                             1.014    25.016
n6290.out[0] (.names)                                            0.261    25.277
n6291.in[2] (.names)                                             1.014    26.291
n6291.out[0] (.names)                                            0.261    26.552
n6292.in[0] (.names)                                             1.014    27.566
n6292.out[0] (.names)                                            0.261    27.827
n6307.in[1] (.names)                                             1.014    28.841
n6307.out[0] (.names)                                            0.261    29.102
n6298.in[0] (.names)                                             1.014    30.116
n6298.out[0] (.names)                                            0.261    30.377
n6309.in[1] (.names)                                             1.014    31.390
n6309.out[0] (.names)                                            0.261    31.651
n6306.in[0] (.names)                                             1.014    32.665
n6306.out[0] (.names)                                            0.261    32.926
n6304.in[0] (.names)                                             1.014    33.940
n6304.out[0] (.names)                                            0.261    34.201
n6311.in[0] (.names)                                             1.014    35.215
n6311.out[0] (.names)                                            0.261    35.476
n4924.in[0] (.names)                                             1.014    36.490
n4924.out[0] (.names)                                            0.261    36.751
n6634.in[2] (.names)                                             1.014    37.765
n6634.out[0] (.names)                                            0.261    38.026
n6650.in[0] (.names)                                             1.014    39.039
n6650.out[0] (.names)                                            0.261    39.300
n6651.in[0] (.names)                                             1.014    40.314
n6651.out[0] (.names)                                            0.261    40.575
n6648.in[0] (.names)                                             1.014    41.589
n6648.out[0] (.names)                                            0.261    41.850
n2943.in[0] (.names)                                             1.014    42.864
n2943.out[0] (.names)                                            0.261    43.125
n6916.in[1] (.names)                                             1.014    44.139
n6916.out[0] (.names)                                            0.261    44.400
n6924.in[1] (.names)                                             1.014    45.413
n6924.out[0] (.names)                                            0.261    45.674
n2929.in[0] (.names)                                             1.014    46.688
n2929.out[0] (.names)                                            0.261    46.949
n6860.in[0] (.names)                                             1.014    47.963
n6860.out[0] (.names)                                            0.261    48.224
n6919.in[0] (.names)                                             1.014    49.238
n6919.out[0] (.names)                                            0.261    49.499
n6920.in[0] (.names)                                             1.014    50.513
n6920.out[0] (.names)                                            0.261    50.774
n6925.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6925.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 59
Startpoint: n4116.Q[0] (.latch clocked by pclk)
Endpoint  : n3595.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4116.clk[0] (.latch)                                            1.014     1.014
n4116.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4117.in[0] (.names)                                             1.014     2.070
n4117.out[0] (.names)                                            0.261     2.331
n4121.in[0] (.names)                                             1.014     3.344
n4121.out[0] (.names)                                            0.261     3.605
n4100.in[0] (.names)                                             1.014     4.619
n4100.out[0] (.names)                                            0.261     4.880
n4110.in[0] (.names)                                             1.014     5.894
n4110.out[0] (.names)                                            0.261     6.155
n4238.in[1] (.names)                                             1.014     7.169
n4238.out[0] (.names)                                            0.261     7.430
n4239.in[0] (.names)                                             1.014     8.444
n4239.out[0] (.names)                                            0.261     8.705
n4245.in[0] (.names)                                             1.014     9.719
n4245.out[0] (.names)                                            0.261     9.980
n4247.in[1] (.names)                                             1.014    10.993
n4247.out[0] (.names)                                            0.261    11.254
n3691.in[0] (.names)                                             1.014    12.268
n3691.out[0] (.names)                                            0.261    12.529
n4240.in[0] (.names)                                             1.014    13.543
n4240.out[0] (.names)                                            0.261    13.804
n4249.in[1] (.names)                                             1.014    14.818
n4249.out[0] (.names)                                            0.261    15.079
n4250.in[2] (.names)                                             1.014    16.093
n4250.out[0] (.names)                                            0.261    16.354
n4251.in[0] (.names)                                             1.014    17.367
n4251.out[0] (.names)                                            0.261    17.628
n4253.in[1] (.names)                                             1.014    18.642
n4253.out[0] (.names)                                            0.261    18.903
n4242.in[0] (.names)                                             1.014    19.917
n4242.out[0] (.names)                                            0.261    20.178
n4257.in[2] (.names)                                             1.014    21.192
n4257.out[0] (.names)                                            0.261    21.453
n4258.in[0] (.names)                                             1.014    22.467
n4258.out[0] (.names)                                            0.261    22.728
n4262.in[0] (.names)                                             1.014    23.742
n4262.out[0] (.names)                                            0.261    24.003
n4264.in[0] (.names)                                             1.014    25.016
n4264.out[0] (.names)                                            0.261    25.277
n3614.in[0] (.names)                                             1.014    26.291
n3614.out[0] (.names)                                            0.261    26.552
n4192.in[3] (.names)                                             1.014    27.566
n4192.out[0] (.names)                                            0.261    27.827
n4193.in[0] (.names)                                             1.014    28.841
n4193.out[0] (.names)                                            0.261    29.102
n4195.in[0] (.names)                                             1.014    30.116
n4195.out[0] (.names)                                            0.261    30.377
n4198.in[2] (.names)                                             1.014    31.390
n4198.out[0] (.names)                                            0.261    31.651
n4200.in[0] (.names)                                             1.014    32.665
n4200.out[0] (.names)                                            0.261    32.926
n4201.in[0] (.names)                                             1.014    33.940
n4201.out[0] (.names)                                            0.261    34.201
n4202.in[0] (.names)                                             1.014    35.215
n4202.out[0] (.names)                                            0.261    35.476
n4183.in[0] (.names)                                             1.014    36.490
n4183.out[0] (.names)                                            0.261    36.751
n4205.in[0] (.names)                                             1.014    37.765
n4205.out[0] (.names)                                            0.261    38.026
n4180.in[0] (.names)                                             1.014    39.039
n4180.out[0] (.names)                                            0.261    39.300
n4181.in[1] (.names)                                             1.014    40.314
n4181.out[0] (.names)                                            0.261    40.575
n4184.in[3] (.names)                                             1.014    41.589
n4184.out[0] (.names)                                            0.261    41.850
n4206.in[1] (.names)                                             1.014    42.864
n4206.out[0] (.names)                                            0.261    43.125
n4218.in[1] (.names)                                             1.014    44.139
n4218.out[0] (.names)                                            0.261    44.400
n4219.in[1] (.names)                                             1.014    45.413
n4219.out[0] (.names)                                            0.261    45.674
n4221.in[0] (.names)                                             1.014    46.688
n4221.out[0] (.names)                                            0.261    46.949
n4222.in[0] (.names)                                             1.014    47.963
n4222.out[0] (.names)                                            0.261    48.224
n3584.in[0] (.names)                                             1.014    49.238
n3584.out[0] (.names)                                            0.261    49.499
n3594.in[1] (.names)                                             1.014    50.513
n3594.out[0] (.names)                                            0.261    50.774
n3595.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3595.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 60
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n2210.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2275.in[0] (.names)                                             1.014    40.314
n2275.out[0] (.names)                                            0.261    40.575
n2279.in[2] (.names)                                             1.014    41.589
n2279.out[0] (.names)                                            0.261    41.850
n2280.in[2] (.names)                                             1.014    42.864
n2280.out[0] (.names)                                            0.261    43.125
n2281.in[0] (.names)                                             1.014    44.139
n2281.out[0] (.names)                                            0.261    44.400
n2282.in[0] (.names)                                             1.014    45.413
n2282.out[0] (.names)                                            0.261    45.674
n2284.in[0] (.names)                                             1.014    46.688
n2284.out[0] (.names)                                            0.261    46.949
n2285.in[0] (.names)                                             1.014    47.963
n2285.out[0] (.names)                                            0.261    48.224
n2286.in[2] (.names)                                             1.014    49.238
n2286.out[0] (.names)                                            0.261    49.499
n2209.in[1] (.names)                                             1.014    50.513
n2209.out[0] (.names)                                            0.261    50.774
n2210.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2210.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 61
Startpoint: n5909.Q[0] (.latch clocked by pclk)
Endpoint  : n4845.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5909.clk[0] (.latch)                                            1.014     1.014
n5909.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6101.in[0] (.names)                                             1.014     2.070
n6101.out[0] (.names)                                            0.261     2.331
n6102.in[2] (.names)                                             1.014     3.344
n6102.out[0] (.names)                                            0.261     3.605
n6103.in[1] (.names)                                             1.014     4.619
n6103.out[0] (.names)                                            0.261     4.880
n6152.in[1] (.names)                                             1.014     5.894
n6152.out[0] (.names)                                            0.261     6.155
n6154.in[2] (.names)                                             1.014     7.169
n6154.out[0] (.names)                                            0.261     7.430
n6155.in[0] (.names)                                             1.014     8.444
n6155.out[0] (.names)                                            0.261     8.705
n6159.in[0] (.names)                                             1.014     9.719
n6159.out[0] (.names)                                            0.261     9.980
n6158.in[0] (.names)                                             1.014    10.993
n6158.out[0] (.names)                                            0.261    11.254
n6160.in[0] (.names)                                             1.014    12.268
n6160.out[0] (.names)                                            0.261    12.529
n6161.in[2] (.names)                                             1.014    13.543
n6161.out[0] (.names)                                            0.261    13.804
n6162.in[2] (.names)                                             1.014    14.818
n6162.out[0] (.names)                                            0.261    15.079
n6164.in[2] (.names)                                             1.014    16.093
n6164.out[0] (.names)                                            0.261    16.354
n6165.in[1] (.names)                                             1.014    17.367
n6165.out[0] (.names)                                            0.261    17.628
n6166.in[1] (.names)                                             1.014    18.642
n6166.out[0] (.names)                                            0.261    18.903
n6110.in[0] (.names)                                             1.014    19.917
n6110.out[0] (.names)                                            0.261    20.178
n6113.in[1] (.names)                                             1.014    21.192
n6113.out[0] (.names)                                            0.261    21.453
n6115.in[1] (.names)                                             1.014    22.467
n6115.out[0] (.names)                                            0.261    22.728
n6116.in[3] (.names)                                             1.014    23.742
n6116.out[0] (.names)                                            0.261    24.003
n6119.in[1] (.names)                                             1.014    25.016
n6119.out[0] (.names)                                            0.261    25.277
n6117.in[1] (.names)                                             1.014    26.291
n6117.out[0] (.names)                                            0.261    26.552
n6034.in[0] (.names)                                             1.014    27.566
n6034.out[0] (.names)                                            0.261    27.827
n6168.in[1] (.names)                                             1.014    28.841
n6168.out[0] (.names)                                            0.261    29.102
n3519.in[1] (.names)                                             1.014    30.116
n3519.out[0] (.names)                                            0.261    30.377
n6991.in[2] (.names)                                             1.014    31.390
n6991.out[0] (.names)                                            0.261    31.651
n6951.in[0] (.names)                                             1.014    32.665
n6951.out[0] (.names)                                            0.261    32.926
n6952.in[2] (.names)                                             1.014    33.940
n6952.out[0] (.names)                                            0.261    34.201
n6953.in[1] (.names)                                             1.014    35.215
n6953.out[0] (.names)                                            0.261    35.476
n6960.in[0] (.names)                                             1.014    36.490
n6960.out[0] (.names)                                            0.261    36.751
n6961.in[1] (.names)                                             1.014    37.765
n6961.out[0] (.names)                                            0.261    38.026
n7107.in[1] (.names)                                             1.014    39.039
n7107.out[0] (.names)                                            0.261    39.300
n7094.in[3] (.names)                                             1.014    40.314
n7094.out[0] (.names)                                            0.261    40.575
n7110.in[1] (.names)                                             1.014    41.589
n7110.out[0] (.names)                                            0.261    41.850
n7111.in[0] (.names)                                             1.014    42.864
n7111.out[0] (.names)                                            0.261    43.125
n7024.in[0] (.names)                                             1.014    44.139
n7024.out[0] (.names)                                            0.261    44.400
n7098.in[2] (.names)                                             1.014    45.413
n7098.out[0] (.names)                                            0.261    45.674
n7099.in[0] (.names)                                             1.014    46.688
n7099.out[0] (.names)                                            0.261    46.949
n7100.in[0] (.names)                                             1.014    47.963
n7100.out[0] (.names)                                            0.261    48.224
n7101.in[1] (.names)                                             1.014    49.238
n7101.out[0] (.names)                                            0.261    49.499
n4844.in[1] (.names)                                             1.014    50.513
n4844.out[0] (.names)                                            0.261    50.774
n4845.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4845.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 62
Startpoint: n578.Q[0] (.latch clocked by pclk)
Endpoint  : n335.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n578.clk[0] (.latch)                                             1.014     1.014
n578.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7988.in[0] (.names)                                             1.014     2.070
n7988.out[0] (.names)                                            0.261     2.331
n7991.in[1] (.names)                                             1.014     3.344
n7991.out[0] (.names)                                            0.261     3.605
n7992.in[3] (.names)                                             1.014     4.619
n7992.out[0] (.names)                                            0.261     4.880
n7993.in[0] (.names)                                             1.014     5.894
n7993.out[0] (.names)                                            0.261     6.155
n7996.in[0] (.names)                                             1.014     7.169
n7996.out[0] (.names)                                            0.261     7.430
n7997.in[0] (.names)                                             1.014     8.444
n7997.out[0] (.names)                                            0.261     8.705
n7998.in[1] (.names)                                             1.014     9.719
n7998.out[0] (.names)                                            0.261     9.980
n7987.in[0] (.names)                                             1.014    10.993
n7987.out[0] (.names)                                            0.261    11.254
n8473.in[0] (.names)                                             1.014    12.268
n8473.out[0] (.names)                                            0.261    12.529
n8475.in[1] (.names)                                             1.014    13.543
n8475.out[0] (.names)                                            0.261    13.804
n8476.in[0] (.names)                                             1.014    14.818
n8476.out[0] (.names)                                            0.261    15.079
n8477.in[0] (.names)                                             1.014    16.093
n8477.out[0] (.names)                                            0.261    16.354
n8478.in[2] (.names)                                             1.014    17.367
n8478.out[0] (.names)                                            0.261    17.628
n8529.in[0] (.names)                                             1.014    18.642
n8529.out[0] (.names)                                            0.261    18.903
n8530.in[0] (.names)                                             1.014    19.917
n8530.out[0] (.names)                                            0.261    20.178
n8532.in[3] (.names)                                             1.014    21.192
n8532.out[0] (.names)                                            0.261    21.453
n8534.in[0] (.names)                                             1.014    22.467
n8534.out[0] (.names)                                            0.261    22.728
n8485.in[1] (.names)                                             1.014    23.742
n8485.out[0] (.names)                                            0.261    24.003
n8487.in[0] (.names)                                             1.014    25.016
n8487.out[0] (.names)                                            0.261    25.277
n8489.in[0] (.names)                                             1.014    26.291
n8489.out[0] (.names)                                            0.261    26.552
n8491.in[0] (.names)                                             1.014    27.566
n8491.out[0] (.names)                                            0.261    27.827
n8493.in[0] (.names)                                             1.014    28.841
n8493.out[0] (.names)                                            0.261    29.102
n8495.in[2] (.names)                                             1.014    30.116
n8495.out[0] (.names)                                            0.261    30.377
n8498.in[0] (.names)                                             1.014    31.390
n8498.out[0] (.names)                                            0.261    31.651
n8499.in[0] (.names)                                             1.014    32.665
n8499.out[0] (.names)                                            0.261    32.926
n8500.in[0] (.names)                                             1.014    33.940
n8500.out[0] (.names)                                            0.261    34.201
n8505.in[2] (.names)                                             1.014    35.215
n8505.out[0] (.names)                                            0.261    35.476
n8503.in[0] (.names)                                             1.014    36.490
n8503.out[0] (.names)                                            0.261    36.751
n8504.in[0] (.names)                                             1.014    37.765
n8504.out[0] (.names)                                            0.261    38.026
n8507.in[0] (.names)                                             1.014    39.039
n8507.out[0] (.names)                                            0.261    39.300
n8508.in[0] (.names)                                             1.014    40.314
n8508.out[0] (.names)                                            0.261    40.575
n7125.in[1] (.names)                                             1.014    41.589
n7125.out[0] (.names)                                            0.261    41.850
n8509.in[0] (.names)                                             1.014    42.864
n8509.out[0] (.names)                                            0.261    43.125
n8514.in[1] (.names)                                             1.014    44.139
n8514.out[0] (.names)                                            0.261    44.400
n8511.in[0] (.names)                                             1.014    45.413
n8511.out[0] (.names)                                            0.261    45.674
n8512.in[0] (.names)                                             1.014    46.688
n8512.out[0] (.names)                                            0.261    46.949
n8515.in[1] (.names)                                             1.014    47.963
n8515.out[0] (.names)                                            0.261    48.224
n393.in[0] (.names)                                              1.014    49.238
n393.out[0] (.names)                                             0.261    49.499
n7170.in[0] (.names)                                             1.014    50.513
n7170.out[0] (.names)                                            0.261    50.774
n335.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n335.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 63
Startpoint: n599.Q[0] (.latch clocked by pclk)
Endpoint  : n539.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n599.clk[0] (.latch)                                             1.014     1.014
n599.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1068.in[1] (.names)                                             1.014     2.070
n1068.out[0] (.names)                                            0.261     2.331
n1071.in[2] (.names)                                             1.014     3.344
n1071.out[0] (.names)                                            0.261     3.605
n1072.in[2] (.names)                                             1.014     4.619
n1072.out[0] (.names)                                            0.261     4.880
n1073.in[0] (.names)                                             1.014     5.894
n1073.out[0] (.names)                                            0.261     6.155
n1074.in[0] (.names)                                             1.014     7.169
n1074.out[0] (.names)                                            0.261     7.430
n1076.in[1] (.names)                                             1.014     8.444
n1076.out[0] (.names)                                            0.261     8.705
n1078.in[1] (.names)                                             1.014     9.719
n1078.out[0] (.names)                                            0.261     9.980
n1121.in[1] (.names)                                             1.014    10.993
n1121.out[0] (.names)                                            0.261    11.254
n1128.in[1] (.names)                                             1.014    12.268
n1128.out[0] (.names)                                            0.261    12.529
n1131.in[2] (.names)                                             1.014    13.543
n1131.out[0] (.names)                                            0.261    13.804
n1132.in[0] (.names)                                             1.014    14.818
n1132.out[0] (.names)                                            0.261    15.079
n1133.in[2] (.names)                                             1.014    16.093
n1133.out[0] (.names)                                            0.261    16.354
n1134.in[0] (.names)                                             1.014    17.367
n1134.out[0] (.names)                                            0.261    17.628
n763.in[2] (.names)                                              1.014    18.642
n763.out[0] (.names)                                             0.261    18.903
n764.in[0] (.names)                                              1.014    19.917
n764.out[0] (.names)                                             0.261    20.178
n757.in[0] (.names)                                              1.014    21.192
n757.out[0] (.names)                                             0.261    21.453
n758.in[0] (.names)                                              1.014    22.467
n758.out[0] (.names)                                             0.261    22.728
n770.in[0] (.names)                                              1.014    23.742
n770.out[0] (.names)                                             0.261    24.003
n771.in[0] (.names)                                              1.014    25.016
n771.out[0] (.names)                                             0.261    25.277
n773.in[0] (.names)                                              1.014    26.291
n773.out[0] (.names)                                             0.261    26.552
n775.in[0] (.names)                                              1.014    27.566
n775.out[0] (.names)                                             0.261    27.827
n759.in[0] (.names)                                              1.014    28.841
n759.out[0] (.names)                                             0.261    29.102
n776.in[0] (.names)                                              1.014    30.116
n776.out[0] (.names)                                             0.261    30.377
n777.in[0] (.names)                                              1.014    31.390
n777.out[0] (.names)                                             0.261    31.651
n779.in[0] (.names)                                              1.014    32.665
n779.out[0] (.names)                                             0.261    32.926
n781.in[2] (.names)                                              1.014    33.940
n781.out[0] (.names)                                             0.261    34.201
n782.in[0] (.names)                                              1.014    35.215
n782.out[0] (.names)                                             0.261    35.476
n783.in[0] (.names)                                              1.014    36.490
n783.out[0] (.names)                                             0.261    36.751
n784.in[1] (.names)                                              1.014    37.765
n784.out[0] (.names)                                             0.261    38.026
n790.in[0] (.names)                                              1.014    39.039
n790.out[0] (.names)                                             0.261    39.300
n791.in[3] (.names)                                              1.014    40.314
n791.out[0] (.names)                                             0.261    40.575
n792.in[0] (.names)                                              1.014    41.589
n792.out[0] (.names)                                             0.261    41.850
n793.in[1] (.names)                                              1.014    42.864
n793.out[0] (.names)                                             0.261    43.125
n749.in[0] (.names)                                              1.014    44.139
n749.out[0] (.names)                                             0.261    44.400
n794.in[0] (.names)                                              1.014    45.413
n794.out[0] (.names)                                             0.261    45.674
n672.in[2] (.names)                                              1.014    46.688
n672.out[0] (.names)                                             0.261    46.949
n795.in[1] (.names)                                              1.014    47.963
n795.out[0] (.names)                                             0.261    48.224
n492.in[0] (.names)                                              1.014    49.238
n492.out[0] (.names)                                             0.261    49.499
n538.in[0] (.names)                                              1.014    50.513
n538.out[0] (.names)                                             0.261    50.774
n539.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n539.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 64
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n601.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n1082.in[1] (.names)                                             1.014    18.642
n1082.out[0] (.names)                                            0.261    18.903
n1080.in[1] (.names)                                             1.014    19.917
n1080.out[0] (.names)                                            0.261    20.178
n1083.in[0] (.names)                                             1.014    21.192
n1083.out[0] (.names)                                            0.261    21.453
n1084.in[0] (.names)                                             1.014    22.467
n1084.out[0] (.names)                                            0.261    22.728
n1102.in[3] (.names)                                             1.014    23.742
n1102.out[0] (.names)                                            0.261    24.003
n1103.in[1] (.names)                                             1.014    25.016
n1103.out[0] (.names)                                            0.261    25.277
n1107.in[1] (.names)                                             1.014    26.291
n1107.out[0] (.names)                                            0.261    26.552
n1104.in[0] (.names)                                             1.014    27.566
n1104.out[0] (.names)                                            0.261    27.827
n1105.in[0] (.names)                                             1.014    28.841
n1105.out[0] (.names)                                            0.261    29.102
n1106.in[1] (.names)                                             1.014    30.116
n1106.out[0] (.names)                                            0.261    30.377
n1109.in[2] (.names)                                             1.014    31.390
n1109.out[0] (.names)                                            0.261    31.651
n1090.in[0] (.names)                                             1.014    32.665
n1090.out[0] (.names)                                            0.261    32.926
n1064.in[0] (.names)                                             1.014    33.940
n1064.out[0] (.names)                                            0.261    34.201
n1091.in[2] (.names)                                             1.014    35.215
n1091.out[0] (.names)                                            0.261    35.476
n1093.in[1] (.names)                                             1.014    36.490
n1093.out[0] (.names)                                            0.261    36.751
n1095.in[2] (.names)                                             1.014    37.765
n1095.out[0] (.names)                                            0.261    38.026
n703.in[0] (.names)                                              1.014    39.039
n703.out[0] (.names)                                             0.261    39.300
n1096.in[0] (.names)                                             1.014    40.314
n1096.out[0] (.names)                                            0.261    40.575
n1098.in[0] (.names)                                             1.014    41.589
n1098.out[0] (.names)                                            0.261    41.850
n622.in[0] (.names)                                              1.014    42.864
n622.out[0] (.names)                                             0.261    43.125
n1099.in[1] (.names)                                             1.014    44.139
n1099.out[0] (.names)                                            0.261    44.400
n1100.in[0] (.names)                                             1.014    45.413
n1100.out[0] (.names)                                            0.261    45.674
n1112.in[0] (.names)                                             1.014    46.688
n1112.out[0] (.names)                                            0.261    46.949
n1114.in[2] (.names)                                             1.014    47.963
n1114.out[0] (.names)                                            0.261    48.224
n606.in[0] (.names)                                              1.014    49.238
n606.out[0] (.names)                                             0.261    49.499
n600.in[0] (.names)                                              1.014    50.513
n600.out[0] (.names)                                             0.261    50.774
n601.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n601.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 65
Startpoint: n593.Q[0] (.latch clocked by pclk)
Endpoint  : n1113.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n593.clk[0] (.latch)                                             1.014     1.014
n593.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n823.in[1] (.names)                                              1.014     2.070
n823.out[0] (.names)                                             0.261     2.331
n911.in[1] (.names)                                              1.014     3.344
n911.out[0] (.names)                                             0.261     3.605
n924.in[0] (.names)                                              1.014     4.619
n924.out[0] (.names)                                             0.261     4.880
n925.in[1] (.names)                                              1.014     5.894
n925.out[0] (.names)                                             0.261     6.155
n926.in[1] (.names)                                              1.014     7.169
n926.out[0] (.names)                                             0.261     7.430
n931.in[0] (.names)                                              1.014     8.444
n931.out[0] (.names)                                             0.261     8.705
n927.in[1] (.names)                                              1.014     9.719
n927.out[0] (.names)                                             0.261     9.980
n928.in[0] (.names)                                              1.014    10.993
n928.out[0] (.names)                                             0.261    11.254
n929.in[0] (.names)                                              1.014    12.268
n929.out[0] (.names)                                             0.261    12.529
n933.in[1] (.names)                                              1.014    13.543
n933.out[0] (.names)                                             0.261    13.804
n935.in[1] (.names)                                              1.014    14.818
n935.out[0] (.names)                                             0.261    15.079
n938.in[1] (.names)                                              1.014    16.093
n938.out[0] (.names)                                             0.261    16.354
n893.in[1] (.names)                                              1.014    17.367
n893.out[0] (.names)                                             0.261    17.628
n1082.in[1] (.names)                                             1.014    18.642
n1082.out[0] (.names)                                            0.261    18.903
n1080.in[1] (.names)                                             1.014    19.917
n1080.out[0] (.names)                                            0.261    20.178
n1083.in[0] (.names)                                             1.014    21.192
n1083.out[0] (.names)                                            0.261    21.453
n1084.in[0] (.names)                                             1.014    22.467
n1084.out[0] (.names)                                            0.261    22.728
n1102.in[3] (.names)                                             1.014    23.742
n1102.out[0] (.names)                                            0.261    24.003
n1103.in[1] (.names)                                             1.014    25.016
n1103.out[0] (.names)                                            0.261    25.277
n1107.in[1] (.names)                                             1.014    26.291
n1107.out[0] (.names)                                            0.261    26.552
n1104.in[0] (.names)                                             1.014    27.566
n1104.out[0] (.names)                                            0.261    27.827
n1105.in[0] (.names)                                             1.014    28.841
n1105.out[0] (.names)                                            0.261    29.102
n1106.in[1] (.names)                                             1.014    30.116
n1106.out[0] (.names)                                            0.261    30.377
n1109.in[2] (.names)                                             1.014    31.390
n1109.out[0] (.names)                                            0.261    31.651
n1090.in[0] (.names)                                             1.014    32.665
n1090.out[0] (.names)                                            0.261    32.926
n1064.in[0] (.names)                                             1.014    33.940
n1064.out[0] (.names)                                            0.261    34.201
n1091.in[2] (.names)                                             1.014    35.215
n1091.out[0] (.names)                                            0.261    35.476
n1093.in[1] (.names)                                             1.014    36.490
n1093.out[0] (.names)                                            0.261    36.751
n1095.in[2] (.names)                                             1.014    37.765
n1095.out[0] (.names)                                            0.261    38.026
n703.in[0] (.names)                                              1.014    39.039
n703.out[0] (.names)                                             0.261    39.300
n1096.in[0] (.names)                                             1.014    40.314
n1096.out[0] (.names)                                            0.261    40.575
n1098.in[0] (.names)                                             1.014    41.589
n1098.out[0] (.names)                                            0.261    41.850
n622.in[0] (.names)                                              1.014    42.864
n622.out[0] (.names)                                             0.261    43.125
n1099.in[1] (.names)                                             1.014    44.139
n1099.out[0] (.names)                                            0.261    44.400
n1100.in[0] (.names)                                             1.014    45.413
n1100.out[0] (.names)                                            0.261    45.674
n1112.in[0] (.names)                                             1.014    46.688
n1112.out[0] (.names)                                            0.261    46.949
n1114.in[2] (.names)                                             1.014    47.963
n1114.out[0] (.names)                                            0.261    48.224
n606.in[0] (.names)                                              1.014    49.238
n606.out[0] (.names)                                             0.261    49.499
n600.in[0] (.names)                                              1.014    50.513
n600.out[0] (.names)                                             0.261    50.774
n1113.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1113.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 66
Startpoint: n1231.Q[0] (.latch clocked by pclk)
Endpoint  : n2236.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1231.clk[0] (.latch)                                            1.014     1.014
n1231.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1232.in[0] (.names)                                             1.014     2.070
n1232.out[0] (.names)                                            0.261     2.331
n1210.in[0] (.names)                                             1.014     3.344
n1210.out[0] (.names)                                            0.261     3.605
n1198.in[0] (.names)                                             1.014     4.619
n1198.out[0] (.names)                                            0.261     4.880
n1217.in[2] (.names)                                             1.014     5.894
n1217.out[0] (.names)                                            0.261     6.155
n1219.in[1] (.names)                                             1.014     7.169
n1219.out[0] (.names)                                            0.261     7.430
n1220.in[1] (.names)                                             1.014     8.444
n1220.out[0] (.names)                                            0.261     8.705
n1221.in[0] (.names)                                             1.014     9.719
n1221.out[0] (.names)                                            0.261     9.980
n1222.in[0] (.names)                                             1.014    10.993
n1222.out[0] (.names)                                            0.261    11.254
n1223.in[0] (.names)                                             1.014    12.268
n1223.out[0] (.names)                                            0.261    12.529
n1224.in[1] (.names)                                             1.014    13.543
n1224.out[0] (.names)                                            0.261    13.804
n1225.in[0] (.names)                                             1.014    14.818
n1225.out[0] (.names)                                            0.261    15.079
n1208.in[1] (.names)                                             1.014    16.093
n1208.out[0] (.names)                                            0.261    16.354
n1229.in[0] (.names)                                             1.014    17.367
n1229.out[0] (.names)                                            0.261    17.628
n1230.in[0] (.names)                                             1.014    18.642
n1230.out[0] (.names)                                            0.261    18.903
n1209.in[0] (.names)                                             1.014    19.917
n1209.out[0] (.names)                                            0.261    20.178
n436.in[2] (.names)                                              1.014    21.192
n436.out[0] (.names)                                             0.261    21.453
n1235.in[0] (.names)                                             1.014    22.467
n1235.out[0] (.names)                                            0.261    22.728
n1236.in[0] (.names)                                             1.014    23.742
n1236.out[0] (.names)                                            0.261    24.003
n1237.in[0] (.names)                                             1.014    25.016
n1237.out[0] (.names)                                            0.261    25.277
n1239.in[0] (.names)                                             1.014    26.291
n1239.out[0] (.names)                                            0.261    26.552
n2380.in[3] (.names)                                             1.014    27.566
n2380.out[0] (.names)                                            0.261    27.827
n2635.in[3] (.names)                                             1.014    28.841
n2635.out[0] (.names)                                            0.261    29.102
n2637.in[0] (.names)                                             1.014    30.116
n2637.out[0] (.names)                                            0.261    30.377
n2639.in[0] (.names)                                             1.014    31.390
n2639.out[0] (.names)                                            0.261    31.651
n2513.in[1] (.names)                                             1.014    32.665
n2513.out[0] (.names)                                            0.261    32.926
n2638.in[0] (.names)                                             1.014    33.940
n2638.out[0] (.names)                                            0.261    34.201
n2608.in[0] (.names)                                             1.014    35.215
n2608.out[0] (.names)                                            0.261    35.476
n2640.in[2] (.names)                                             1.014    36.490
n2640.out[0] (.names)                                            0.261    36.751
n2641.in[0] (.names)                                             1.014    37.765
n2641.out[0] (.names)                                            0.261    38.026
n2642.in[0] (.names)                                             1.014    39.039
n2642.out[0] (.names)                                            0.261    39.300
n2643.in[0] (.names)                                             1.014    40.314
n2643.out[0] (.names)                                            0.261    40.575
n2649.in[0] (.names)                                             1.014    41.589
n2649.out[0] (.names)                                            0.261    41.850
n614.in[0] (.names)                                              1.014    42.864
n614.out[0] (.names)                                             0.261    43.125
n2884.in[1] (.names)                                             1.014    44.139
n2884.out[0] (.names)                                            0.261    44.400
n2911.in[1] (.names)                                             1.014    45.413
n2911.out[0] (.names)                                            0.261    45.674
n2912.in[2] (.names)                                             1.014    46.688
n2912.out[0] (.names)                                            0.261    46.949
n2913.in[0] (.names)                                             1.014    47.963
n2913.out[0] (.names)                                            0.261    48.224
n1156.in[0] (.names)                                             1.014    49.238
n1156.out[0] (.names)                                            0.261    49.499
n2235.in[0] (.names)                                             1.014    50.513
n2235.out[0] (.names)                                            0.261    50.774
n2236.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2236.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 67
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n611.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n1337.in[3] (.names)                                             1.014    39.039
n1337.out[0] (.names)                                            0.261    39.300
n1340.in[1] (.names)                                             1.014    40.314
n1340.out[0] (.names)                                            0.261    40.575
n1318.in[1] (.names)                                             1.014    41.589
n1318.out[0] (.names)                                            0.261    41.850
n1317.in[2] (.names)                                             1.014    42.864
n1317.out[0] (.names)                                            0.261    43.125
n1314.in[0] (.names)                                             1.014    44.139
n1314.out[0] (.names)                                            0.261    44.400
n1315.in[0] (.names)                                             1.014    45.413
n1315.out[0] (.names)                                            0.261    45.674
n1316.in[0] (.names)                                             1.014    46.688
n1316.out[0] (.names)                                            0.261    46.949
n1172.in[1] (.names)                                             1.014    47.963
n1172.out[0] (.names)                                            0.261    48.224
n1313.in[0] (.names)                                             1.014    49.238
n1313.out[0] (.names)                                            0.261    49.499
n610.in[1] (.names)                                              1.014    50.513
n610.out[0] (.names)                                             0.261    50.774
n611.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n611.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 68
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n2232.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2275.in[0] (.names)                                             1.014    40.314
n2275.out[0] (.names)                                            0.261    40.575
n2279.in[2] (.names)                                             1.014    41.589
n2279.out[0] (.names)                                            0.261    41.850
n2280.in[2] (.names)                                             1.014    42.864
n2280.out[0] (.names)                                            0.261    43.125
n2281.in[0] (.names)                                             1.014    44.139
n2281.out[0] (.names)                                            0.261    44.400
n2282.in[0] (.names)                                             1.014    45.413
n2282.out[0] (.names)                                            0.261    45.674
n2284.in[0] (.names)                                             1.014    46.688
n2284.out[0] (.names)                                            0.261    46.949
n2285.in[0] (.names)                                             1.014    47.963
n2285.out[0] (.names)                                            0.261    48.224
n2286.in[2] (.names)                                             1.014    49.238
n2286.out[0] (.names)                                            0.261    49.499
n2231.in[1] (.names)                                             1.014    50.513
n2231.out[0] (.names)                                            0.261    50.774
n2232.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2232.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 69
Startpoint: n3736.Q[0] (.latch clocked by pclk)
Endpoint  : n3622.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3736.clk[0] (.latch)                                            1.014     1.014
n3736.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3735.in[0] (.names)                                             1.014     2.070
n3735.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3742.in[2] (.names)                                             1.014     4.619
n3742.out[0] (.names)                                            0.261     4.880
n3744.in[3] (.names)                                             1.014     5.894
n3744.out[0] (.names)                                            0.261     6.155
n3747.in[2] (.names)                                             1.014     7.169
n3747.out[0] (.names)                                            0.261     7.430
n3748.in[0] (.names)                                             1.014     8.444
n3748.out[0] (.names)                                            0.261     8.705
n3749.in[0] (.names)                                             1.014     9.719
n3749.out[0] (.names)                                            0.261     9.980
n3752.in[0] (.names)                                             1.014    10.993
n3752.out[0] (.names)                                            0.261    11.254
n3670.in[0] (.names)                                             1.014    12.268
n3670.out[0] (.names)                                            0.261    12.529
n3754.in[3] (.names)                                             1.014    13.543
n3754.out[0] (.names)                                            0.261    13.804
n3758.in[1] (.names)                                             1.014    14.818
n3758.out[0] (.names)                                            0.261    15.079
n3759.in[0] (.names)                                             1.014    16.093
n3759.out[0] (.names)                                            0.261    16.354
n3760.in[0] (.names)                                             1.014    17.367
n3760.out[0] (.names)                                            0.261    17.628
n3761.in[0] (.names)                                             1.014    18.642
n3761.out[0] (.names)                                            0.261    18.903
n3762.in[0] (.names)                                             1.014    19.917
n3762.out[0] (.names)                                            0.261    20.178
n3763.in[1] (.names)                                             1.014    21.192
n3763.out[0] (.names)                                            0.261    21.453
n3764.in[1] (.names)                                             1.014    22.467
n3764.out[0] (.names)                                            0.261    22.728
n3765.in[0] (.names)                                             1.014    23.742
n3765.out[0] (.names)                                            0.261    24.003
n3632.in[0] (.names)                                             1.014    25.016
n3632.out[0] (.names)                                            0.261    25.277
n3768.in[0] (.names)                                             1.014    26.291
n3768.out[0] (.names)                                            0.261    26.552
n3769.in[0] (.names)                                             1.014    27.566
n3769.out[0] (.names)                                            0.261    27.827
n3981.in[0] (.names)                                             1.014    28.841
n3981.out[0] (.names)                                            0.261    29.102
n4064.in[2] (.names)                                             1.014    30.116
n4064.out[0] (.names)                                            0.261    30.377
n4067.in[1] (.names)                                             1.014    31.390
n4067.out[0] (.names)                                            0.261    31.651
n4068.in[1] (.names)                                             1.014    32.665
n4068.out[0] (.names)                                            0.261    32.926
n4069.in[0] (.names)                                             1.014    33.940
n4069.out[0] (.names)                                            0.261    34.201
n4071.in[0] (.names)                                             1.014    35.215
n4071.out[0] (.names)                                            0.261    35.476
n4072.in[0] (.names)                                             1.014    36.490
n4072.out[0] (.names)                                            0.261    36.751
n4073.in[1] (.names)                                             1.014    37.765
n4073.out[0] (.names)                                            0.261    38.026
n4080.in[1] (.names)                                             1.014    39.039
n4080.out[0] (.names)                                            0.261    39.300
n4077.in[1] (.names)                                             1.014    40.314
n4077.out[0] (.names)                                            0.261    40.575
n4075.in[0] (.names)                                             1.014    41.589
n4075.out[0] (.names)                                            0.261    41.850
n3559.in[0] (.names)                                             1.014    42.864
n3559.out[0] (.names)                                            0.261    43.125
n4076.in[0] (.names)                                             1.014    44.139
n4076.out[0] (.names)                                            0.261    44.400
n4092.in[0] (.names)                                             1.014    45.413
n4092.out[0] (.names)                                            0.261    45.674
n4094.in[0] (.names)                                             1.014    46.688
n4094.out[0] (.names)                                            0.261    46.949
n4095.in[1] (.names)                                             1.014    47.963
n4095.out[0] (.names)                                            0.261    48.224
n3568.in[0] (.names)                                             1.014    49.238
n3568.out[0] (.names)                                            0.261    49.499
n3621.in[1] (.names)                                             1.014    50.513
n3621.out[0] (.names)                                            0.261    50.774
n3622.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3622.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 70
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n435.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1752.in[2] (.names)                                             1.014    32.665
n1752.out[0] (.names)                                            0.261    32.926
n2193.in[1] (.names)                                             1.014    33.940
n2193.out[0] (.names)                                            0.261    34.201
n2194.in[0] (.names)                                             1.014    35.215
n2194.out[0] (.names)                                            0.261    35.476
n2196.in[1] (.names)                                             1.014    36.490
n2196.out[0] (.names)                                            0.261    36.751
n1336.in[1] (.names)                                             1.014    37.765
n1336.out[0] (.names)                                            0.261    38.026
n2271.in[1] (.names)                                             1.014    39.039
n2271.out[0] (.names)                                            0.261    39.300
n2317.in[1] (.names)                                             1.014    40.314
n2317.out[0] (.names)                                            0.261    40.575
n2318.in[1] (.names)                                             1.014    41.589
n2318.out[0] (.names)                                            0.261    41.850
n2222.in[1] (.names)                                             1.014    42.864
n2222.out[0] (.names)                                            0.261    43.125
n2319.in[1] (.names)                                             1.014    44.139
n2319.out[0] (.names)                                            0.261    44.400
n2320.in[0] (.names)                                             1.014    45.413
n2320.out[0] (.names)                                            0.261    45.674
n2219.in[1] (.names)                                             1.014    46.688
n2219.out[0] (.names)                                            0.261    46.949
n2322.in[3] (.names)                                             1.014    47.963
n2322.out[0] (.names)                                            0.261    48.224
n2241.in[0] (.names)                                             1.014    49.238
n2241.out[0] (.names)                                            0.261    49.499
n2213.in[0] (.names)                                             1.014    50.513
n2213.out[0] (.names)                                            0.261    50.774
n435.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n435.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 71
Startpoint: n2965.Q[0] (.latch clocked by pclk)
Endpoint  : n580.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2965.clk[0] (.latch)                                            1.014     1.014
n2965.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3020.in[0] (.names)                                             1.014     2.070
n3020.out[0] (.names)                                            0.261     2.331
n2960.in[0] (.names)                                             1.014     3.344
n2960.out[0] (.names)                                            0.261     3.605
n3240.in[0] (.names)                                             1.014     4.619
n3240.out[0] (.names)                                            0.261     4.880
n3241.in[0] (.names)                                             1.014     5.894
n3241.out[0] (.names)                                            0.261     6.155
n3188.in[2] (.names)                                             1.014     7.169
n3188.out[0] (.names)                                            0.261     7.430
n3174.in[0] (.names)                                             1.014     8.444
n3174.out[0] (.names)                                            0.261     8.705
n3125.in[3] (.names)                                             1.014     9.719
n3125.out[0] (.names)                                            0.261     9.980
n3126.in[0] (.names)                                             1.014    10.993
n3126.out[0] (.names)                                            0.261    11.254
n3129.in[2] (.names)                                             1.014    12.268
n3129.out[0] (.names)                                            0.261    12.529
n3132.in[0] (.names)                                             1.014    13.543
n3132.out[0] (.names)                                            0.261    13.804
n3133.in[1] (.names)                                             1.014    14.818
n3133.out[0] (.names)                                            0.261    15.079
n3134.in[0] (.names)                                             1.014    16.093
n3134.out[0] (.names)                                            0.261    16.354
n3135.in[0] (.names)                                             1.014    17.367
n3135.out[0] (.names)                                            0.261    17.628
n3136.in[0] (.names)                                             1.014    18.642
n3136.out[0] (.names)                                            0.261    18.903
n3104.in[0] (.names)                                             1.014    19.917
n3104.out[0] (.names)                                            0.261    20.178
n3105.in[2] (.names)                                             1.014    21.192
n3105.out[0] (.names)                                            0.261    21.453
n3117.in[2] (.names)                                             1.014    22.467
n3117.out[0] (.names)                                            0.261    22.728
n3119.in[0] (.names)                                             1.014    23.742
n3119.out[0] (.names)                                            0.261    24.003
n3120.in[0] (.names)                                             1.014    25.016
n3120.out[0] (.names)                                            0.261    25.277
n3169.in[1] (.names)                                             1.014    26.291
n3169.out[0] (.names)                                            0.261    26.552
n3171.in[1] (.names)                                             1.014    27.566
n3171.out[0] (.names)                                            0.261    27.827
n3122.in[0] (.names)                                             1.014    28.841
n3122.out[0] (.names)                                            0.261    29.102
n3123.in[0] (.names)                                             1.014    30.116
n3123.out[0] (.names)                                            0.261    30.377
n3142.in[3] (.names)                                             1.014    31.390
n3142.out[0] (.names)                                            0.261    31.651
n3144.in[1] (.names)                                             1.014    32.665
n3144.out[0] (.names)                                            0.261    32.926
n3145.in[0] (.names)                                             1.014    33.940
n3145.out[0] (.names)                                            0.261    34.201
n514.in[1] (.names)                                              1.014    35.215
n514.out[0] (.names)                                             0.261    35.476
n3160.in[2] (.names)                                             1.014    36.490
n3160.out[0] (.names)                                            0.261    36.751
n3161.in[0] (.names)                                             1.014    37.765
n3161.out[0] (.names)                                            0.261    38.026
n3148.in[0] (.names)                                             1.014    39.039
n3148.out[0] (.names)                                            0.261    39.300
n3164.in[2] (.names)                                             1.014    40.314
n3164.out[0] (.names)                                            0.261    40.575
n3165.in[0] (.names)                                             1.014    41.589
n3165.out[0] (.names)                                            0.261    41.850
n2935.in[0] (.names)                                             1.014    42.864
n2935.out[0] (.names)                                            0.261    43.125
n3149.in[0] (.names)                                             1.014    44.139
n3149.out[0] (.names)                                            0.261    44.400
n3150.in[2] (.names)                                             1.014    45.413
n3150.out[0] (.names)                                            0.261    45.674
n3152.in[1] (.names)                                             1.014    46.688
n3152.out[0] (.names)                                            0.261    46.949
n3155.in[0] (.names)                                             1.014    47.963
n3155.out[0] (.names)                                            0.261    48.224
n3158.in[1] (.names)                                             1.014    49.238
n3158.out[0] (.names)                                            0.261    49.499
n579.in[0] (.names)                                              1.014    50.513
n579.out[0] (.names)                                             0.261    50.774
n580.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n580.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 72
Startpoint: n3438.Q[0] (.latch clocked by pclk)
Endpoint  : n3018.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3438.clk[0] (.latch)                                            1.014     1.014
n3438.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3453.in[0] (.names)                                             1.014     2.070
n3453.out[0] (.names)                                            0.261     2.331
n3385.in[0] (.names)                                             1.014     3.344
n3385.out[0] (.names)                                            0.261     3.605
n3386.in[3] (.names)                                             1.014     4.619
n3386.out[0] (.names)                                            0.261     4.880
n3392.in[0] (.names)                                             1.014     5.894
n3392.out[0] (.names)                                            0.261     6.155
n3387.in[0] (.names)                                             1.014     7.169
n3387.out[0] (.names)                                            0.261     7.430
n3389.in[0] (.names)                                             1.014     8.444
n3389.out[0] (.names)                                            0.261     8.705
n3390.in[3] (.names)                                             1.014     9.719
n3390.out[0] (.names)                                            0.261     9.980
n3399.in[2] (.names)                                             1.014    10.993
n3399.out[0] (.names)                                            0.261    11.254
n3400.in[1] (.names)                                             1.014    12.268
n3400.out[0] (.names)                                            0.261    12.529
n3405.in[2] (.names)                                             1.014    13.543
n3405.out[0] (.names)                                            0.261    13.804
n3402.in[0] (.names)                                             1.014    14.818
n3402.out[0] (.names)                                            0.261    15.079
n3403.in[1] (.names)                                             1.014    16.093
n3403.out[0] (.names)                                            0.261    16.354
n3419.in[0] (.names)                                             1.014    17.367
n3419.out[0] (.names)                                            0.261    17.628
n3420.in[3] (.names)                                             1.014    18.642
n3420.out[0] (.names)                                            0.261    18.903
n3421.in[2] (.names)                                             1.014    19.917
n3421.out[0] (.names)                                            0.261    20.178
n3422.in[0] (.names)                                             1.014    21.192
n3422.out[0] (.names)                                            0.261    21.453
n3423.in[0] (.names)                                             1.014    22.467
n3423.out[0] (.names)                                            0.261    22.728
n3424.in[1] (.names)                                             1.014    23.742
n3424.out[0] (.names)                                            0.261    24.003
n3141.in[0] (.names)                                             1.014    25.016
n3141.out[0] (.names)                                            0.261    25.277
n3087.in[1] (.names)                                             1.014    26.291
n3087.out[0] (.names)                                            0.261    26.552
n3088.in[0] (.names)                                             1.014    27.566
n3088.out[0] (.names)                                            0.261    27.827
n3089.in[1] (.names)                                             1.014    28.841
n3089.out[0] (.names)                                            0.261    29.102
n3090.in[3] (.names)                                             1.014    30.116
n3090.out[0] (.names)                                            0.261    30.377
n3091.in[0] (.names)                                             1.014    31.390
n3091.out[0] (.names)                                            0.261    31.651
n3092.in[0] (.names)                                             1.014    32.665
n3092.out[0] (.names)                                            0.261    32.926
n3065.in[0] (.names)                                             1.014    33.940
n3065.out[0] (.names)                                            0.261    34.201
n3066.in[2] (.names)                                             1.014    35.215
n3066.out[0] (.names)                                            0.261    35.476
n3000.in[0] (.names)                                             1.014    36.490
n3000.out[0] (.names)                                            0.261    36.751
n3001.in[0] (.names)                                             1.014    37.765
n3001.out[0] (.names)                                            0.261    38.026
n3002.in[0] (.names)                                             1.014    39.039
n3002.out[0] (.names)                                            0.261    39.300
n3003.in[1] (.names)                                             1.014    40.314
n3003.out[0] (.names)                                            0.261    40.575
n3006.in[2] (.names)                                             1.014    41.589
n3006.out[0] (.names)                                            0.261    41.850
n3007.in[1] (.names)                                             1.014    42.864
n3007.out[0] (.names)                                            0.261    43.125
n553.in[2] (.names)                                              1.014    44.139
n553.out[0] (.names)                                             0.261    44.400
n2919.in[2] (.names)                                             1.014    45.413
n2919.out[0] (.names)                                            0.261    45.674
n3013.in[0] (.names)                                             1.014    46.688
n3013.out[0] (.names)                                            0.261    46.949
n3014.in[0] (.names)                                             1.014    47.963
n3014.out[0] (.names)                                            0.261    48.224
n3015.in[0] (.names)                                             1.014    49.238
n3015.out[0] (.names)                                            0.261    49.499
n3017.in[0] (.names)                                             1.014    50.513
n3017.out[0] (.names)                                            0.261    50.774
n3018.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3018.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 73
Startpoint: n3438.Q[0] (.latch clocked by pclk)
Endpoint  : n2814.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3438.clk[0] (.latch)                                            1.014     1.014
n3438.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3453.in[0] (.names)                                             1.014     2.070
n3453.out[0] (.names)                                            0.261     2.331
n3385.in[0] (.names)                                             1.014     3.344
n3385.out[0] (.names)                                            0.261     3.605
n3386.in[3] (.names)                                             1.014     4.619
n3386.out[0] (.names)                                            0.261     4.880
n3392.in[0] (.names)                                             1.014     5.894
n3392.out[0] (.names)                                            0.261     6.155
n3387.in[0] (.names)                                             1.014     7.169
n3387.out[0] (.names)                                            0.261     7.430
n3389.in[0] (.names)                                             1.014     8.444
n3389.out[0] (.names)                                            0.261     8.705
n3390.in[3] (.names)                                             1.014     9.719
n3390.out[0] (.names)                                            0.261     9.980
n3399.in[2] (.names)                                             1.014    10.993
n3399.out[0] (.names)                                            0.261    11.254
n3400.in[1] (.names)                                             1.014    12.268
n3400.out[0] (.names)                                            0.261    12.529
n3405.in[2] (.names)                                             1.014    13.543
n3405.out[0] (.names)                                            0.261    13.804
n3402.in[0] (.names)                                             1.014    14.818
n3402.out[0] (.names)                                            0.261    15.079
n3403.in[1] (.names)                                             1.014    16.093
n3403.out[0] (.names)                                            0.261    16.354
n3419.in[0] (.names)                                             1.014    17.367
n3419.out[0] (.names)                                            0.261    17.628
n3420.in[3] (.names)                                             1.014    18.642
n3420.out[0] (.names)                                            0.261    18.903
n3421.in[2] (.names)                                             1.014    19.917
n3421.out[0] (.names)                                            0.261    20.178
n3422.in[0] (.names)                                             1.014    21.192
n3422.out[0] (.names)                                            0.261    21.453
n3423.in[0] (.names)                                             1.014    22.467
n3423.out[0] (.names)                                            0.261    22.728
n3424.in[1] (.names)                                             1.014    23.742
n3424.out[0] (.names)                                            0.261    24.003
n3141.in[0] (.names)                                             1.014    25.016
n3141.out[0] (.names)                                            0.261    25.277
n3087.in[1] (.names)                                             1.014    26.291
n3087.out[0] (.names)                                            0.261    26.552
n3336.in[0] (.names)                                             1.014    27.566
n3336.out[0] (.names)                                            0.261    27.827
n3327.in[0] (.names)                                             1.014    28.841
n3327.out[0] (.names)                                            0.261    29.102
n3328.in[0] (.names)                                             1.014    30.116
n3328.out[0] (.names)                                            0.261    30.377
n3329.in[0] (.names)                                             1.014    31.390
n3329.out[0] (.names)                                            0.261    31.651
n3341.in[0] (.names)                                             1.014    32.665
n3341.out[0] (.names)                                            0.261    32.926
n3342.in[2] (.names)                                             1.014    33.940
n3342.out[0] (.names)                                            0.261    34.201
n3343.in[0] (.names)                                             1.014    35.215
n3343.out[0] (.names)                                            0.261    35.476
n3345.in[0] (.names)                                             1.014    36.490
n3345.out[0] (.names)                                            0.261    36.751
n3346.in[0] (.names)                                             1.014    37.765
n3346.out[0] (.names)                                            0.261    38.026
n3347.in[0] (.names)                                             1.014    39.039
n3347.out[0] (.names)                                            0.261    39.300
n3348.in[1] (.names)                                             1.014    40.314
n3348.out[0] (.names)                                            0.261    40.575
n3350.in[1] (.names)                                             1.014    41.589
n3350.out[0] (.names)                                            0.261    41.850
n3289.in[0] (.names)                                             1.014    42.864
n3289.out[0] (.names)                                            0.261    43.125
n3351.in[1] (.names)                                             1.014    44.139
n3351.out[0] (.names)                                            0.261    44.400
n3353.in[2] (.names)                                             1.014    45.413
n3353.out[0] (.names)                                            0.261    45.674
n3355.in[1] (.names)                                             1.014    46.688
n3355.out[0] (.names)                                            0.261    46.949
n3356.in[3] (.names)                                             1.014    47.963
n3356.out[0] (.names)                                            0.261    48.224
n505.in[0] (.names)                                              1.014    49.238
n505.out[0] (.names)                                             0.261    49.499
n2918.in[0] (.names)                                             1.014    50.513
n2918.out[0] (.names)                                            0.261    50.774
n2814.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2814.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 74
Startpoint: n3438.Q[0] (.latch clocked by pclk)
Endpoint  : n3352.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3438.clk[0] (.latch)                                            1.014     1.014
n3438.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3453.in[0] (.names)                                             1.014     2.070
n3453.out[0] (.names)                                            0.261     2.331
n3385.in[0] (.names)                                             1.014     3.344
n3385.out[0] (.names)                                            0.261     3.605
n3386.in[3] (.names)                                             1.014     4.619
n3386.out[0] (.names)                                            0.261     4.880
n3392.in[0] (.names)                                             1.014     5.894
n3392.out[0] (.names)                                            0.261     6.155
n3387.in[0] (.names)                                             1.014     7.169
n3387.out[0] (.names)                                            0.261     7.430
n3389.in[0] (.names)                                             1.014     8.444
n3389.out[0] (.names)                                            0.261     8.705
n3390.in[3] (.names)                                             1.014     9.719
n3390.out[0] (.names)                                            0.261     9.980
n3399.in[2] (.names)                                             1.014    10.993
n3399.out[0] (.names)                                            0.261    11.254
n3400.in[1] (.names)                                             1.014    12.268
n3400.out[0] (.names)                                            0.261    12.529
n3405.in[2] (.names)                                             1.014    13.543
n3405.out[0] (.names)                                            0.261    13.804
n3402.in[0] (.names)                                             1.014    14.818
n3402.out[0] (.names)                                            0.261    15.079
n3403.in[1] (.names)                                             1.014    16.093
n3403.out[0] (.names)                                            0.261    16.354
n3419.in[0] (.names)                                             1.014    17.367
n3419.out[0] (.names)                                            0.261    17.628
n3420.in[3] (.names)                                             1.014    18.642
n3420.out[0] (.names)                                            0.261    18.903
n3421.in[2] (.names)                                             1.014    19.917
n3421.out[0] (.names)                                            0.261    20.178
n3422.in[0] (.names)                                             1.014    21.192
n3422.out[0] (.names)                                            0.261    21.453
n3423.in[0] (.names)                                             1.014    22.467
n3423.out[0] (.names)                                            0.261    22.728
n3424.in[1] (.names)                                             1.014    23.742
n3424.out[0] (.names)                                            0.261    24.003
n3141.in[0] (.names)                                             1.014    25.016
n3141.out[0] (.names)                                            0.261    25.277
n3087.in[1] (.names)                                             1.014    26.291
n3087.out[0] (.names)                                            0.261    26.552
n3336.in[0] (.names)                                             1.014    27.566
n3336.out[0] (.names)                                            0.261    27.827
n3327.in[0] (.names)                                             1.014    28.841
n3327.out[0] (.names)                                            0.261    29.102
n3328.in[0] (.names)                                             1.014    30.116
n3328.out[0] (.names)                                            0.261    30.377
n3329.in[0] (.names)                                             1.014    31.390
n3329.out[0] (.names)                                            0.261    31.651
n3341.in[0] (.names)                                             1.014    32.665
n3341.out[0] (.names)                                            0.261    32.926
n3342.in[2] (.names)                                             1.014    33.940
n3342.out[0] (.names)                                            0.261    34.201
n3343.in[0] (.names)                                             1.014    35.215
n3343.out[0] (.names)                                            0.261    35.476
n3345.in[0] (.names)                                             1.014    36.490
n3345.out[0] (.names)                                            0.261    36.751
n3346.in[0] (.names)                                             1.014    37.765
n3346.out[0] (.names)                                            0.261    38.026
n3347.in[0] (.names)                                             1.014    39.039
n3347.out[0] (.names)                                            0.261    39.300
n3348.in[1] (.names)                                             1.014    40.314
n3348.out[0] (.names)                                            0.261    40.575
n3350.in[1] (.names)                                             1.014    41.589
n3350.out[0] (.names)                                            0.261    41.850
n3289.in[0] (.names)                                             1.014    42.864
n3289.out[0] (.names)                                            0.261    43.125
n3351.in[1] (.names)                                             1.014    44.139
n3351.out[0] (.names)                                            0.261    44.400
n3353.in[2] (.names)                                             1.014    45.413
n3353.out[0] (.names)                                            0.261    45.674
n3355.in[1] (.names)                                             1.014    46.688
n3355.out[0] (.names)                                            0.261    46.949
n3356.in[3] (.names)                                             1.014    47.963
n3356.out[0] (.names)                                            0.261    48.224
n505.in[0] (.names)                                              1.014    49.238
n505.out[0] (.names)                                             0.261    49.499
n2918.in[0] (.names)                                             1.014    50.513
n2918.out[0] (.names)                                            0.261    50.774
n3352.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3352.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 75
Startpoint: n375.Q[0] (.latch clocked by pclk)
Endpoint  : n558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n375.clk[0] (.latch)                                             1.014     1.014
n375.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4275.in[0] (.names)                                             1.014     2.070
n4275.out[0] (.names)                                            0.261     2.331
n4273.in[0] (.names)                                             1.014     3.344
n4273.out[0] (.names)                                            0.261     3.605
n4276.in[0] (.names)                                             1.014     4.619
n4276.out[0] (.names)                                            0.261     4.880
n4277.in[0] (.names)                                             1.014     5.894
n4277.out[0] (.names)                                            0.261     6.155
n4278.in[0] (.names)                                             1.014     7.169
n4278.out[0] (.names)                                            0.261     7.430
n4279.in[1] (.names)                                             1.014     8.444
n4279.out[0] (.names)                                            0.261     8.705
n4274.in[0] (.names)                                             1.014     9.719
n4274.out[0] (.names)                                            0.261     9.980
n4141.in[0] (.names)                                             1.014    10.993
n4141.out[0] (.names)                                            0.261    11.254
n4252.in[1] (.names)                                             1.014    12.268
n4252.out[0] (.names)                                            0.261    12.529
n4280.in[1] (.names)                                             1.014    13.543
n4280.out[0] (.names)                                            0.261    13.804
n4283.in[0] (.names)                                             1.014    14.818
n4283.out[0] (.names)                                            0.261    15.079
n4285.in[0] (.names)                                             1.014    16.093
n4285.out[0] (.names)                                            0.261    16.354
n4286.in[0] (.names)                                             1.014    17.367
n4286.out[0] (.names)                                            0.261    17.628
n4287.in[1] (.names)                                             1.014    18.642
n4287.out[0] (.names)                                            0.261    18.903
n4288.in[1] (.names)                                             1.014    19.917
n4288.out[0] (.names)                                            0.261    20.178
n4197.in[0] (.names)                                             1.014    21.192
n4197.out[0] (.names)                                            0.261    21.453
n4290.in[1] (.names)                                             1.014    22.467
n4290.out[0] (.names)                                            0.261    22.728
n4291.in[1] (.names)                                             1.014    23.742
n4291.out[0] (.names)                                            0.261    24.003
n354.in[0] (.names)                                              1.014    25.016
n354.out[0] (.names)                                             0.261    25.277
n3791.in[2] (.names)                                             1.014    26.291
n3791.out[0] (.names)                                            0.261    26.552
n3792.in[2] (.names)                                             1.014    27.566
n3792.out[0] (.names)                                            0.261    27.827
n3793.in[2] (.names)                                             1.014    28.841
n3793.out[0] (.names)                                            0.261    29.102
n3787.in[0] (.names)                                             1.014    30.116
n3787.out[0] (.names)                                            0.261    30.377
n3794.in[0] (.names)                                             1.014    31.390
n3794.out[0] (.names)                                            0.261    31.651
n3795.in[0] (.names)                                             1.014    32.665
n3795.out[0] (.names)                                            0.261    32.926
n3796.in[0] (.names)                                             1.014    33.940
n3796.out[0] (.names)                                            0.261    34.201
n3816.in[0] (.names)                                             1.014    35.215
n3816.out[0] (.names)                                            0.261    35.476
n3819.in[1] (.names)                                             1.014    36.490
n3819.out[0] (.names)                                            0.261    36.751
n3612.in[0] (.names)                                             1.014    37.765
n3612.out[0] (.names)                                            0.261    38.026
n3509.in[0] (.names)                                             1.014    39.039
n3509.out[0] (.names)                                            0.261    39.300
n3824.in[0] (.names)                                             1.014    40.314
n3824.out[0] (.names)                                            0.261    40.575
n3825.in[0] (.names)                                             1.014    41.589
n3825.out[0] (.names)                                            0.261    41.850
n3826.in[1] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3827.in[0] (.names)                                             1.014    44.139
n3827.out[0] (.names)                                            0.261    44.400
n3800.in[0] (.names)                                             1.014    45.413
n3800.out[0] (.names)                                            0.261    45.674
n3829.in[0] (.names)                                             1.014    46.688
n3829.out[0] (.names)                                            0.261    46.949
n3809.in[0] (.names)                                             1.014    47.963
n3809.out[0] (.names)                                            0.261    48.224
n3810.in[1] (.names)                                             1.014    49.238
n3810.out[0] (.names)                                            0.261    49.499
n557.in[0] (.names)                                              1.014    50.513
n557.out[0] (.names)                                             0.261    50.774
n558.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n558.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 76
Startpoint: n375.Q[0] (.latch clocked by pclk)
Endpoint  : n3806.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n375.clk[0] (.latch)                                             1.014     1.014
n375.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4275.in[0] (.names)                                             1.014     2.070
n4275.out[0] (.names)                                            0.261     2.331
n4273.in[0] (.names)                                             1.014     3.344
n4273.out[0] (.names)                                            0.261     3.605
n4276.in[0] (.names)                                             1.014     4.619
n4276.out[0] (.names)                                            0.261     4.880
n4277.in[0] (.names)                                             1.014     5.894
n4277.out[0] (.names)                                            0.261     6.155
n4278.in[0] (.names)                                             1.014     7.169
n4278.out[0] (.names)                                            0.261     7.430
n4279.in[1] (.names)                                             1.014     8.444
n4279.out[0] (.names)                                            0.261     8.705
n4274.in[0] (.names)                                             1.014     9.719
n4274.out[0] (.names)                                            0.261     9.980
n4141.in[0] (.names)                                             1.014    10.993
n4141.out[0] (.names)                                            0.261    11.254
n4252.in[1] (.names)                                             1.014    12.268
n4252.out[0] (.names)                                            0.261    12.529
n4280.in[1] (.names)                                             1.014    13.543
n4280.out[0] (.names)                                            0.261    13.804
n4283.in[0] (.names)                                             1.014    14.818
n4283.out[0] (.names)                                            0.261    15.079
n4285.in[0] (.names)                                             1.014    16.093
n4285.out[0] (.names)                                            0.261    16.354
n4286.in[0] (.names)                                             1.014    17.367
n4286.out[0] (.names)                                            0.261    17.628
n4287.in[1] (.names)                                             1.014    18.642
n4287.out[0] (.names)                                            0.261    18.903
n4288.in[1] (.names)                                             1.014    19.917
n4288.out[0] (.names)                                            0.261    20.178
n4197.in[0] (.names)                                             1.014    21.192
n4197.out[0] (.names)                                            0.261    21.453
n4290.in[1] (.names)                                             1.014    22.467
n4290.out[0] (.names)                                            0.261    22.728
n4291.in[1] (.names)                                             1.014    23.742
n4291.out[0] (.names)                                            0.261    24.003
n354.in[0] (.names)                                              1.014    25.016
n354.out[0] (.names)                                             0.261    25.277
n3791.in[2] (.names)                                             1.014    26.291
n3791.out[0] (.names)                                            0.261    26.552
n3792.in[2] (.names)                                             1.014    27.566
n3792.out[0] (.names)                                            0.261    27.827
n3793.in[2] (.names)                                             1.014    28.841
n3793.out[0] (.names)                                            0.261    29.102
n3787.in[0] (.names)                                             1.014    30.116
n3787.out[0] (.names)                                            0.261    30.377
n3794.in[0] (.names)                                             1.014    31.390
n3794.out[0] (.names)                                            0.261    31.651
n3795.in[0] (.names)                                             1.014    32.665
n3795.out[0] (.names)                                            0.261    32.926
n3796.in[0] (.names)                                             1.014    33.940
n3796.out[0] (.names)                                            0.261    34.201
n3816.in[0] (.names)                                             1.014    35.215
n3816.out[0] (.names)                                            0.261    35.476
n3819.in[1] (.names)                                             1.014    36.490
n3819.out[0] (.names)                                            0.261    36.751
n3612.in[0] (.names)                                             1.014    37.765
n3612.out[0] (.names)                                            0.261    38.026
n3509.in[0] (.names)                                             1.014    39.039
n3509.out[0] (.names)                                            0.261    39.300
n3824.in[0] (.names)                                             1.014    40.314
n3824.out[0] (.names)                                            0.261    40.575
n3825.in[0] (.names)                                             1.014    41.589
n3825.out[0] (.names)                                            0.261    41.850
n3826.in[1] (.names)                                             1.014    42.864
n3826.out[0] (.names)                                            0.261    43.125
n3827.in[0] (.names)                                             1.014    44.139
n3827.out[0] (.names)                                            0.261    44.400
n3800.in[0] (.names)                                             1.014    45.413
n3800.out[0] (.names)                                            0.261    45.674
n3829.in[0] (.names)                                             1.014    46.688
n3829.out[0] (.names)                                            0.261    46.949
n3809.in[0] (.names)                                             1.014    47.963
n3809.out[0] (.names)                                            0.261    48.224
n3810.in[1] (.names)                                             1.014    49.238
n3810.out[0] (.names)                                            0.261    49.499
n557.in[0] (.names)                                              1.014    50.513
n557.out[0] (.names)                                             0.261    50.774
n3806.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3806.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 77
Startpoint: n3736.Q[0] (.latch clocked by pclk)
Endpoint  : n3605.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3736.clk[0] (.latch)                                            1.014     1.014
n3736.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3735.in[0] (.names)                                             1.014     2.070
n3735.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3742.in[2] (.names)                                             1.014     4.619
n3742.out[0] (.names)                                            0.261     4.880
n3744.in[3] (.names)                                             1.014     5.894
n3744.out[0] (.names)                                            0.261     6.155
n3747.in[2] (.names)                                             1.014     7.169
n3747.out[0] (.names)                                            0.261     7.430
n3748.in[0] (.names)                                             1.014     8.444
n3748.out[0] (.names)                                            0.261     8.705
n3749.in[0] (.names)                                             1.014     9.719
n3749.out[0] (.names)                                            0.261     9.980
n3752.in[0] (.names)                                             1.014    10.993
n3752.out[0] (.names)                                            0.261    11.254
n3670.in[0] (.names)                                             1.014    12.268
n3670.out[0] (.names)                                            0.261    12.529
n3754.in[3] (.names)                                             1.014    13.543
n3754.out[0] (.names)                                            0.261    13.804
n3758.in[1] (.names)                                             1.014    14.818
n3758.out[0] (.names)                                            0.261    15.079
n3759.in[0] (.names)                                             1.014    16.093
n3759.out[0] (.names)                                            0.261    16.354
n3760.in[0] (.names)                                             1.014    17.367
n3760.out[0] (.names)                                            0.261    17.628
n3761.in[0] (.names)                                             1.014    18.642
n3761.out[0] (.names)                                            0.261    18.903
n3762.in[0] (.names)                                             1.014    19.917
n3762.out[0] (.names)                                            0.261    20.178
n3763.in[1] (.names)                                             1.014    21.192
n3763.out[0] (.names)                                            0.261    21.453
n3764.in[1] (.names)                                             1.014    22.467
n3764.out[0] (.names)                                            0.261    22.728
n3765.in[0] (.names)                                             1.014    23.742
n3765.out[0] (.names)                                            0.261    24.003
n3632.in[0] (.names)                                             1.014    25.016
n3632.out[0] (.names)                                            0.261    25.277
n3768.in[0] (.names)                                             1.014    26.291
n3768.out[0] (.names)                                            0.261    26.552
n3769.in[0] (.names)                                             1.014    27.566
n3769.out[0] (.names)                                            0.261    27.827
n3981.in[0] (.names)                                             1.014    28.841
n3981.out[0] (.names)                                            0.261    29.102
n4064.in[2] (.names)                                             1.014    30.116
n4064.out[0] (.names)                                            0.261    30.377
n4067.in[1] (.names)                                             1.014    31.390
n4067.out[0] (.names)                                            0.261    31.651
n4068.in[1] (.names)                                             1.014    32.665
n4068.out[0] (.names)                                            0.261    32.926
n4069.in[0] (.names)                                             1.014    33.940
n4069.out[0] (.names)                                            0.261    34.201
n4071.in[0] (.names)                                             1.014    35.215
n4071.out[0] (.names)                                            0.261    35.476
n4072.in[0] (.names)                                             1.014    36.490
n4072.out[0] (.names)                                            0.261    36.751
n4073.in[1] (.names)                                             1.014    37.765
n4073.out[0] (.names)                                            0.261    38.026
n4080.in[1] (.names)                                             1.014    39.039
n4080.out[0] (.names)                                            0.261    39.300
n4077.in[1] (.names)                                             1.014    40.314
n4077.out[0] (.names)                                            0.261    40.575
n4075.in[0] (.names)                                             1.014    41.589
n4075.out[0] (.names)                                            0.261    41.850
n3559.in[0] (.names)                                             1.014    42.864
n3559.out[0] (.names)                                            0.261    43.125
n4076.in[0] (.names)                                             1.014    44.139
n4076.out[0] (.names)                                            0.261    44.400
n4092.in[0] (.names)                                             1.014    45.413
n4092.out[0] (.names)                                            0.261    45.674
n4094.in[0] (.names)                                             1.014    46.688
n4094.out[0] (.names)                                            0.261    46.949
n4095.in[1] (.names)                                             1.014    47.963
n4095.out[0] (.names)                                            0.261    48.224
n4096.in[0] (.names)                                             1.014    49.238
n4096.out[0] (.names)                                            0.261    49.499
n3604.in[1] (.names)                                             1.014    50.513
n3604.out[0] (.names)                                            0.261    50.774
n3605.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3605.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 78
Startpoint: n8921.Q[0] (.latch clocked by pclk)
Endpoint  : n9109.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8921.clk[0] (.latch)                                            1.014     1.014
n8921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8924.in[0] (.names)                                             1.014     2.070
n8924.out[0] (.names)                                            0.261     2.331
n8922.in[1] (.names)                                             1.014     3.344
n8922.out[0] (.names)                                            0.261     3.605
n8923.in[0] (.names)                                             1.014     4.619
n8923.out[0] (.names)                                            0.261     4.880
n8930.in[0] (.names)                                             1.014     5.894
n8930.out[0] (.names)                                            0.261     6.155
n8931.in[0] (.names)                                             1.014     7.169
n8931.out[0] (.names)                                            0.261     7.430
n8934.in[0] (.names)                                             1.014     8.444
n8934.out[0] (.names)                                            0.261     8.705
n8917.in[0] (.names)                                             1.014     9.719
n8917.out[0] (.names)                                            0.261     9.980
n8935.in[1] (.names)                                             1.014    10.993
n8935.out[0] (.names)                                            0.261    11.254
n8936.in[0] (.names)                                             1.014    12.268
n8936.out[0] (.names)                                            0.261    12.529
n8939.in[0] (.names)                                             1.014    13.543
n8939.out[0] (.names)                                            0.261    13.804
n8941.in[0] (.names)                                             1.014    14.818
n8941.out[0] (.names)                                            0.261    15.079
n9022.in[0] (.names)                                             1.014    16.093
n9022.out[0] (.names)                                            0.261    16.354
n9023.in[1] (.names)                                             1.014    17.367
n9023.out[0] (.names)                                            0.261    17.628
n8948.in[0] (.names)                                             1.014    18.642
n8948.out[0] (.names)                                            0.261    18.903
n9033.in[1] (.names)                                             1.014    19.917
n9033.out[0] (.names)                                            0.261    20.178
n8944.in[0] (.names)                                             1.014    21.192
n8944.out[0] (.names)                                            0.261    21.453
n8945.in[2] (.names)                                             1.014    22.467
n8945.out[0] (.names)                                            0.261    22.728
n8947.in[0] (.names)                                             1.014    23.742
n8947.out[0] (.names)                                            0.261    24.003
n8950.in[0] (.names)                                             1.014    25.016
n8950.out[0] (.names)                                            0.261    25.277
n8962.in[0] (.names)                                             1.014    26.291
n8962.out[0] (.names)                                            0.261    26.552
n8951.in[1] (.names)                                             1.014    27.566
n8951.out[0] (.names)                                            0.261    27.827
n8946.in[1] (.names)                                             1.014    28.841
n8946.out[0] (.names)                                            0.261    29.102
n8949.in[0] (.names)                                             1.014    30.116
n8949.out[0] (.names)                                            0.261    30.377
n8952.in[1] (.names)                                             1.014    31.390
n8952.out[0] (.names)                                            0.261    31.651
n8991.in[1] (.names)                                             1.014    32.665
n8991.out[0] (.names)                                            0.261    32.926
n8993.in[0] (.names)                                             1.014    33.940
n8993.out[0] (.names)                                            0.261    34.201
n8965.in[1] (.names)                                             1.014    35.215
n8965.out[0] (.names)                                            0.261    35.476
n9330.in[2] (.names)                                             1.014    36.490
n9330.out[0] (.names)                                            0.261    36.751
n9186.in[1] (.names)                                             1.014    37.765
n9186.out[0] (.names)                                            0.261    38.026
n9187.in[1] (.names)                                             1.014    39.039
n9187.out[0] (.names)                                            0.261    39.300
n9188.in[0] (.names)                                             1.014    40.314
n9188.out[0] (.names)                                            0.261    40.575
n9192.in[0] (.names)                                             1.014    41.589
n9192.out[0] (.names)                                            0.261    41.850
n9190.in[1] (.names)                                             1.014    42.864
n9190.out[0] (.names)                                            0.261    43.125
n9191.in[0] (.names)                                             1.014    44.139
n9191.out[0] (.names)                                            0.261    44.400
n8908.in[1] (.names)                                             1.014    45.413
n8908.out[0] (.names)                                            0.261    45.674
n9196.in[2] (.names)                                             1.014    46.688
n9196.out[0] (.names)                                            0.261    46.949
n9197.in[0] (.names)                                             1.014    47.963
n9197.out[0] (.names)                                            0.261    48.224
n9198.in[1] (.names)                                             1.014    49.238
n9198.out[0] (.names)                                            0.261    49.499
n8885.in[0] (.names)                                             1.014    50.513
n8885.out[0] (.names)                                            0.261    50.774
n9109.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9109.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 79
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7984.in[0] (.names)                                             1.014    45.413
n7984.out[0] (.names)                                            0.261    45.674
n7749.in[2] (.names)                                             1.014    46.688
n7749.out[0] (.names)                                            0.261    46.949
n7738.in[0] (.names)                                             1.014    47.963
n7738.out[0] (.names)                                            0.261    48.224
n7985.in[0] (.names)                                             1.014    49.238
n7985.out[0] (.names)                                            0.261    49.499
n7765.in[0] (.names)                                             1.014    50.513
n7765.out[0] (.names)                                            0.261    50.774
n7766.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7766.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 80
Startpoint: n578.Q[0] (.latch clocked by pclk)
Endpoint  : n7735.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n578.clk[0] (.latch)                                             1.014     1.014
n578.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7988.in[0] (.names)                                             1.014     2.070
n7988.out[0] (.names)                                            0.261     2.331
n7991.in[1] (.names)                                             1.014     3.344
n7991.out[0] (.names)                                            0.261     3.605
n7992.in[3] (.names)                                             1.014     4.619
n7992.out[0] (.names)                                            0.261     4.880
n7993.in[0] (.names)                                             1.014     5.894
n7993.out[0] (.names)                                            0.261     6.155
n7996.in[0] (.names)                                             1.014     7.169
n7996.out[0] (.names)                                            0.261     7.430
n7997.in[0] (.names)                                             1.014     8.444
n7997.out[0] (.names)                                            0.261     8.705
n8152.in[2] (.names)                                             1.014     9.719
n8152.out[0] (.names)                                            0.261     9.980
n8154.in[1] (.names)                                             1.014    10.993
n8154.out[0] (.names)                                            0.261    11.254
n8159.in[1] (.names)                                             1.014    12.268
n8159.out[0] (.names)                                            0.261    12.529
n8160.in[0] (.names)                                             1.014    13.543
n8160.out[0] (.names)                                            0.261    13.804
n8167.in[1] (.names)                                             1.014    14.818
n8167.out[0] (.names)                                            0.261    15.079
n8181.in[0] (.names)                                             1.014    16.093
n8181.out[0] (.names)                                            0.261    16.354
n8204.in[0] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8205.in[0] (.names)                                             1.014    18.642
n8205.out[0] (.names)                                            0.261    18.903
n8178.in[0] (.names)                                             1.014    19.917
n8178.out[0] (.names)                                            0.261    20.178
n8179.in[1] (.names)                                             1.014    21.192
n8179.out[0] (.names)                                            0.261    21.453
n8245.in[2] (.names)                                             1.014    22.467
n8245.out[0] (.names)                                            0.261    22.728
n8122.in[0] (.names)                                             1.014    23.742
n8122.out[0] (.names)                                            0.261    24.003
n8246.in[0] (.names)                                             1.014    25.016
n8246.out[0] (.names)                                            0.261    25.277
n8361.in[1] (.names)                                             1.014    26.291
n8361.out[0] (.names)                                            0.261    26.552
n8362.in[0] (.names)                                             1.014    27.566
n8362.out[0] (.names)                                            0.261    27.827
n8364.in[0] (.names)                                             1.014    28.841
n8364.out[0] (.names)                                            0.261    29.102
n8303.in[1] (.names)                                             1.014    30.116
n8303.out[0] (.names)                                            0.261    30.377
n8378.in[1] (.names)                                             1.014    31.390
n8378.out[0] (.names)                                            0.261    31.651
n8379.in[0] (.names)                                             1.014    32.665
n8379.out[0] (.names)                                            0.261    32.926
n8370.in[0] (.names)                                             1.014    33.940
n8370.out[0] (.names)                                            0.261    34.201
n8372.in[0] (.names)                                             1.014    35.215
n8372.out[0] (.names)                                            0.261    35.476
n8381.in[2] (.names)                                             1.014    36.490
n8381.out[0] (.names)                                            0.261    36.751
n8388.in[0] (.names)                                             1.014    37.765
n8388.out[0] (.names)                                            0.261    38.026
n8367.in[0] (.names)                                             1.014    39.039
n8367.out[0] (.names)                                            0.261    39.300
n8399.in[0] (.names)                                             1.014    40.314
n8399.out[0] (.names)                                            0.261    40.575
n8400.in[0] (.names)                                             1.014    41.589
n8400.out[0] (.names)                                            0.261    41.850
n8402.in[1] (.names)                                             1.014    42.864
n8402.out[0] (.names)                                            0.261    43.125
n8404.in[1] (.names)                                             1.014    44.139
n8404.out[0] (.names)                                            0.261    44.400
n8211.in[0] (.names)                                             1.014    45.413
n8211.out[0] (.names)                                            0.261    45.674
n8396.in[0] (.names)                                             1.014    46.688
n8396.out[0] (.names)                                            0.261    46.949
n8405.in[0] (.names)                                             1.014    47.963
n8405.out[0] (.names)                                            0.261    48.224
n7743.in[0] (.names)                                             1.014    49.238
n7743.out[0] (.names)                                            0.261    49.499
n7734.in[0] (.names)                                             1.014    50.513
n7734.out[0] (.names)                                            0.261    50.774
n7735.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7735.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 81
Startpoint: n578.Q[0] (.latch clocked by pclk)
Endpoint  : n7774.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n578.clk[0] (.latch)                                             1.014     1.014
n578.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n7988.in[0] (.names)                                             1.014     2.070
n7988.out[0] (.names)                                            0.261     2.331
n7991.in[1] (.names)                                             1.014     3.344
n7991.out[0] (.names)                                            0.261     3.605
n7992.in[3] (.names)                                             1.014     4.619
n7992.out[0] (.names)                                            0.261     4.880
n7993.in[0] (.names)                                             1.014     5.894
n7993.out[0] (.names)                                            0.261     6.155
n7996.in[0] (.names)                                             1.014     7.169
n7996.out[0] (.names)                                            0.261     7.430
n7997.in[0] (.names)                                             1.014     8.444
n7997.out[0] (.names)                                            0.261     8.705
n8152.in[2] (.names)                                             1.014     9.719
n8152.out[0] (.names)                                            0.261     9.980
n8154.in[1] (.names)                                             1.014    10.993
n8154.out[0] (.names)                                            0.261    11.254
n8159.in[1] (.names)                                             1.014    12.268
n8159.out[0] (.names)                                            0.261    12.529
n8160.in[0] (.names)                                             1.014    13.543
n8160.out[0] (.names)                                            0.261    13.804
n8167.in[1] (.names)                                             1.014    14.818
n8167.out[0] (.names)                                            0.261    15.079
n8181.in[0] (.names)                                             1.014    16.093
n8181.out[0] (.names)                                            0.261    16.354
n8204.in[0] (.names)                                             1.014    17.367
n8204.out[0] (.names)                                            0.261    17.628
n8205.in[0] (.names)                                             1.014    18.642
n8205.out[0] (.names)                                            0.261    18.903
n8178.in[0] (.names)                                             1.014    19.917
n8178.out[0] (.names)                                            0.261    20.178
n8179.in[1] (.names)                                             1.014    21.192
n8179.out[0] (.names)                                            0.261    21.453
n8245.in[2] (.names)                                             1.014    22.467
n8245.out[0] (.names)                                            0.261    22.728
n8122.in[0] (.names)                                             1.014    23.742
n8122.out[0] (.names)                                            0.261    24.003
n8282.in[0] (.names)                                             1.014    25.016
n8282.out[0] (.names)                                            0.261    25.277
n8287.in[1] (.names)                                             1.014    26.291
n8287.out[0] (.names)                                            0.261    26.552
n8288.in[0] (.names)                                             1.014    27.566
n8288.out[0] (.names)                                            0.261    27.827
n8290.in[2] (.names)                                             1.014    28.841
n8290.out[0] (.names)                                            0.261    29.102
n8292.in[1] (.names)                                             1.014    30.116
n8292.out[0] (.names)                                            0.261    30.377
n8295.in[0] (.names)                                             1.014    31.390
n8295.out[0] (.names)                                            0.261    31.651
n8296.in[0] (.names)                                             1.014    32.665
n8296.out[0] (.names)                                            0.261    32.926
n7762.in[0] (.names)                                             1.014    33.940
n7762.out[0] (.names)                                            0.261    34.201
n8300.in[1] (.names)                                             1.014    35.215
n8300.out[0] (.names)                                            0.261    35.476
n8301.in[0] (.names)                                             1.014    36.490
n8301.out[0] (.names)                                            0.261    36.751
n8302.in[1] (.names)                                             1.014    37.765
n8302.out[0] (.names)                                            0.261    38.026
n8297.in[0] (.names)                                             1.014    39.039
n8297.out[0] (.names)                                            0.261    39.300
n8298.in[1] (.names)                                             1.014    40.314
n8298.out[0] (.names)                                            0.261    40.575
n8307.in[0] (.names)                                             1.014    41.589
n8307.out[0] (.names)                                            0.261    41.850
n8308.in[0] (.names)                                             1.014    42.864
n8308.out[0] (.names)                                            0.261    43.125
n8310.in[1] (.names)                                             1.014    44.139
n8310.out[0] (.names)                                            0.261    44.400
n8311.in[1] (.names)                                             1.014    45.413
n8311.out[0] (.names)                                            0.261    45.674
n8312.in[0] (.names)                                             1.014    46.688
n8312.out[0] (.names)                                            0.261    46.949
n8064.in[1] (.names)                                             1.014    47.963
n8064.out[0] (.names)                                            0.261    48.224
n7145.in[0] (.names)                                             1.014    49.238
n7145.out[0] (.names)                                            0.261    49.499
n7773.in[0] (.names)                                             1.014    50.513
n7773.out[0] (.names)                                            0.261    50.774
n7774.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7774.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 82
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8775.in[0] (.names)                                             1.014    18.642
n8775.out[0] (.names)                                            0.261    18.903
n9914.in[1] (.names)                                             1.014    19.917
n9914.out[0] (.names)                                            0.261    20.178
n9924.in[1] (.names)                                             1.014    21.192
n9924.out[0] (.names)                                            0.261    21.453
n9925.in[0] (.names)                                             1.014    22.467
n9925.out[0] (.names)                                            0.261    22.728
n9926.in[0] (.names)                                             1.014    23.742
n9926.out[0] (.names)                                            0.261    24.003
n9915.in[0] (.names)                                             1.014    25.016
n9915.out[0] (.names)                                            0.261    25.277
n9927.in[1] (.names)                                             1.014    26.291
n9927.out[0] (.names)                                            0.261    26.552
n9859.in[1] (.names)                                             1.014    27.566
n9859.out[0] (.names)                                            0.261    27.827
n9916.in[3] (.names)                                             1.014    28.841
n9916.out[0] (.names)                                            0.261    29.102
n9917.in[0] (.names)                                             1.014    30.116
n9917.out[0] (.names)                                            0.261    30.377
n9919.in[0] (.names)                                             1.014    31.390
n9919.out[0] (.names)                                            0.261    31.651
n9920.in[0] (.names)                                             1.014    32.665
n9920.out[0] (.names)                                            0.261    32.926
n9398.in[2] (.names)                                             1.014    33.940
n9398.out[0] (.names)                                            0.261    34.201
n9921.in[0] (.names)                                             1.014    35.215
n9921.out[0] (.names)                                            0.261    35.476
n9964.in[2] (.names)                                             1.014    36.490
n9964.out[0] (.names)                                            0.261    36.751
n9965.in[0] (.names)                                             1.014    37.765
n9965.out[0] (.names)                                            0.261    38.026
n9455.in[0] (.names)                                             1.014    39.039
n9455.out[0] (.names)                                            0.261    39.300
n9456.in[2] (.names)                                             1.014    40.314
n9456.out[0] (.names)                                            0.261    40.575
n9462.in[2] (.names)                                             1.014    41.589
n9462.out[0] (.names)                                            0.261    41.850
n9463.in[1] (.names)                                             1.014    42.864
n9463.out[0] (.names)                                            0.261    43.125
n9464.in[0] (.names)                                             1.014    44.139
n9464.out[0] (.names)                                            0.261    44.400
n9468.in[2] (.names)                                             1.014    45.413
n9468.out[0] (.names)                                            0.261    45.674
n9483.in[1] (.names)                                             1.014    46.688
n9483.out[0] (.names)                                            0.261    46.949
n9484.in[0] (.names)                                             1.014    47.963
n9484.out[0] (.names)                                            0.261    48.224
n9490.in[1] (.names)                                             1.014    49.238
n9490.out[0] (.names)                                            0.261    49.499
n8603.in[0] (.names)                                             1.014    50.513
n8603.out[0] (.names)                                            0.261    50.774
n394.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n394.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 83
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n8685.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8813.in[1] (.names)                                             1.014    18.642
n8813.out[0] (.names)                                            0.261    18.903
n8810.in[0] (.names)                                             1.014    19.917
n8810.out[0] (.names)                                            0.261    20.178
n8811.in[0] (.names)                                             1.014    21.192
n8811.out[0] (.names)                                            0.261    21.453
n8814.in[0] (.names)                                             1.014    22.467
n8814.out[0] (.names)                                            0.261    22.728
n8815.in[0] (.names)                                             1.014    23.742
n8815.out[0] (.names)                                            0.261    24.003
n8823.in[3] (.names)                                             1.014    25.016
n8823.out[0] (.names)                                            0.261    25.277
n8825.in[3] (.names)                                             1.014    26.291
n8825.out[0] (.names)                                            0.261    26.552
n8827.in[1] (.names)                                             1.014    27.566
n8827.out[0] (.names)                                            0.261    27.827
n8828.in[1] (.names)                                             1.014    28.841
n8828.out[0] (.names)                                            0.261    29.102
n8829.in[0] (.names)                                             1.014    30.116
n8829.out[0] (.names)                                            0.261    30.377
n8830.in[0] (.names)                                             1.014    31.390
n8830.out[0] (.names)                                            0.261    31.651
n8831.in[0] (.names)                                             1.014    32.665
n8831.out[0] (.names)                                            0.261    32.926
n8816.in[1] (.names)                                             1.014    33.940
n8816.out[0] (.names)                                            0.261    34.201
n8819.in[0] (.names)                                             1.014    35.215
n8819.out[0] (.names)                                            0.261    35.476
n8849.in[0] (.names)                                             1.014    36.490
n8849.out[0] (.names)                                            0.261    36.751
n8850.in[1] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[1] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n8770.in[0] (.names)                                             1.014    40.314
n8770.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8860.in[3] (.names)                                             1.014    44.139
n8860.out[0] (.names)                                            0.261    44.400
n8861.in[0] (.names)                                             1.014    45.413
n8861.out[0] (.names)                                            0.261    45.674
n8862.in[1] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n8693.in[0] (.names)                                             1.014    47.963
n8693.out[0] (.names)                                            0.261    48.224
n8837.in[0] (.names)                                             1.014    49.238
n8837.out[0] (.names)                                            0.261    49.499
n8684.in[1] (.names)                                             1.014    50.513
n8684.out[0] (.names)                                            0.261    50.774
n8685.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8685.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 84
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n8818.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8813.in[1] (.names)                                             1.014    18.642
n8813.out[0] (.names)                                            0.261    18.903
n8810.in[0] (.names)                                             1.014    19.917
n8810.out[0] (.names)                                            0.261    20.178
n8811.in[0] (.names)                                             1.014    21.192
n8811.out[0] (.names)                                            0.261    21.453
n8814.in[0] (.names)                                             1.014    22.467
n8814.out[0] (.names)                                            0.261    22.728
n8815.in[0] (.names)                                             1.014    23.742
n8815.out[0] (.names)                                            0.261    24.003
n8823.in[3] (.names)                                             1.014    25.016
n8823.out[0] (.names)                                            0.261    25.277
n8825.in[3] (.names)                                             1.014    26.291
n8825.out[0] (.names)                                            0.261    26.552
n8827.in[1] (.names)                                             1.014    27.566
n8827.out[0] (.names)                                            0.261    27.827
n8828.in[1] (.names)                                             1.014    28.841
n8828.out[0] (.names)                                            0.261    29.102
n8829.in[0] (.names)                                             1.014    30.116
n8829.out[0] (.names)                                            0.261    30.377
n8830.in[0] (.names)                                             1.014    31.390
n8830.out[0] (.names)                                            0.261    31.651
n8831.in[0] (.names)                                             1.014    32.665
n8831.out[0] (.names)                                            0.261    32.926
n8816.in[1] (.names)                                             1.014    33.940
n8816.out[0] (.names)                                            0.261    34.201
n8819.in[0] (.names)                                             1.014    35.215
n8819.out[0] (.names)                                            0.261    35.476
n8849.in[0] (.names)                                             1.014    36.490
n8849.out[0] (.names)                                            0.261    36.751
n8850.in[1] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[1] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n8770.in[0] (.names)                                             1.014    40.314
n8770.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8860.in[3] (.names)                                             1.014    44.139
n8860.out[0] (.names)                                            0.261    44.400
n8861.in[0] (.names)                                             1.014    45.413
n8861.out[0] (.names)                                            0.261    45.674
n8862.in[1] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n8693.in[0] (.names)                                             1.014    47.963
n8693.out[0] (.names)                                            0.261    48.224
n8837.in[0] (.names)                                             1.014    49.238
n8837.out[0] (.names)                                            0.261    49.499
n8684.in[1] (.names)                                             1.014    50.513
n8684.out[0] (.names)                                            0.261    50.774
n8818.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8818.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 85
Startpoint: n6969.Q[0] (.latch clocked by pclk)
Endpoint  : n8687.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6969.clk[0] (.latch)                                            1.014     1.014
n6969.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10364.in[0] (.names)                                            1.014     2.070
n10364.out[0] (.names)                                           0.261     2.331
n10368.in[2] (.names)                                            1.014     3.344
n10368.out[0] (.names)                                           0.261     3.605
n10365.in[1] (.names)                                            1.014     4.619
n10365.out[0] (.names)                                           0.261     4.880
n10371.in[0] (.names)                                            1.014     5.894
n10371.out[0] (.names)                                           0.261     6.155
n10373.in[0] (.names)                                            1.014     7.169
n10373.out[0] (.names)                                           0.261     7.430
n8751.in[0] (.names)                                             1.014     8.444
n8751.out[0] (.names)                                            0.261     8.705
n8752.in[1] (.names)                                             1.014     9.719
n8752.out[0] (.names)                                            0.261     9.980
n8768.in[2] (.names)                                             1.014    10.993
n8768.out[0] (.names)                                            0.261    11.254
n8769.in[2] (.names)                                             1.014    12.268
n8769.out[0] (.names)                                            0.261    12.529
n8755.in[1] (.names)                                             1.014    13.543
n8755.out[0] (.names)                                            0.261    13.804
n8772.in[0] (.names)                                             1.014    14.818
n8772.out[0] (.names)                                            0.261    15.079
n8774.in[0] (.names)                                             1.014    16.093
n8774.out[0] (.names)                                            0.261    16.354
n8741.in[0] (.names)                                             1.014    17.367
n8741.out[0] (.names)                                            0.261    17.628
n8813.in[1] (.names)                                             1.014    18.642
n8813.out[0] (.names)                                            0.261    18.903
n8810.in[0] (.names)                                             1.014    19.917
n8810.out[0] (.names)                                            0.261    20.178
n8811.in[0] (.names)                                             1.014    21.192
n8811.out[0] (.names)                                            0.261    21.453
n8814.in[0] (.names)                                             1.014    22.467
n8814.out[0] (.names)                                            0.261    22.728
n8815.in[0] (.names)                                             1.014    23.742
n8815.out[0] (.names)                                            0.261    24.003
n8823.in[3] (.names)                                             1.014    25.016
n8823.out[0] (.names)                                            0.261    25.277
n8825.in[3] (.names)                                             1.014    26.291
n8825.out[0] (.names)                                            0.261    26.552
n8827.in[1] (.names)                                             1.014    27.566
n8827.out[0] (.names)                                            0.261    27.827
n8828.in[1] (.names)                                             1.014    28.841
n8828.out[0] (.names)                                            0.261    29.102
n8829.in[0] (.names)                                             1.014    30.116
n8829.out[0] (.names)                                            0.261    30.377
n8830.in[0] (.names)                                             1.014    31.390
n8830.out[0] (.names)                                            0.261    31.651
n8831.in[0] (.names)                                             1.014    32.665
n8831.out[0] (.names)                                            0.261    32.926
n8816.in[1] (.names)                                             1.014    33.940
n8816.out[0] (.names)                                            0.261    34.201
n8819.in[0] (.names)                                             1.014    35.215
n8819.out[0] (.names)                                            0.261    35.476
n8849.in[0] (.names)                                             1.014    36.490
n8849.out[0] (.names)                                            0.261    36.751
n8850.in[1] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[1] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n8770.in[0] (.names)                                             1.014    40.314
n8770.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8860.in[3] (.names)                                             1.014    44.139
n8860.out[0] (.names)                                            0.261    44.400
n8861.in[0] (.names)                                             1.014    45.413
n8861.out[0] (.names)                                            0.261    45.674
n8862.in[1] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n8693.in[0] (.names)                                             1.014    47.963
n8693.out[0] (.names)                                            0.261    48.224
n8863.in[1] (.names)                                             1.014    49.238
n8863.out[0] (.names)                                            0.261    49.499
n8686.in[1] (.names)                                             1.014    50.513
n8686.out[0] (.names)                                            0.261    50.774
n8687.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8687.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 86
Startpoint: n8921.Q[0] (.latch clocked by pclk)
Endpoint  : n7876.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8921.clk[0] (.latch)                                            1.014     1.014
n8921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8924.in[0] (.names)                                             1.014     2.070
n8924.out[0] (.names)                                            0.261     2.331
n8922.in[1] (.names)                                             1.014     3.344
n8922.out[0] (.names)                                            0.261     3.605
n8923.in[0] (.names)                                             1.014     4.619
n8923.out[0] (.names)                                            0.261     4.880
n8930.in[0] (.names)                                             1.014     5.894
n8930.out[0] (.names)                                            0.261     6.155
n8931.in[0] (.names)                                             1.014     7.169
n8931.out[0] (.names)                                            0.261     7.430
n8934.in[0] (.names)                                             1.014     8.444
n8934.out[0] (.names)                                            0.261     8.705
n8917.in[0] (.names)                                             1.014     9.719
n8917.out[0] (.names)                                            0.261     9.980
n8935.in[1] (.names)                                             1.014    10.993
n8935.out[0] (.names)                                            0.261    11.254
n8936.in[0] (.names)                                             1.014    12.268
n8936.out[0] (.names)                                            0.261    12.529
n8939.in[0] (.names)                                             1.014    13.543
n8939.out[0] (.names)                                            0.261    13.804
n8941.in[0] (.names)                                             1.014    14.818
n8941.out[0] (.names)                                            0.261    15.079
n9022.in[0] (.names)                                             1.014    16.093
n9022.out[0] (.names)                                            0.261    16.354
n9023.in[1] (.names)                                             1.014    17.367
n9023.out[0] (.names)                                            0.261    17.628
n8948.in[0] (.names)                                             1.014    18.642
n8948.out[0] (.names)                                            0.261    18.903
n9033.in[1] (.names)                                             1.014    19.917
n9033.out[0] (.names)                                            0.261    20.178
n8944.in[0] (.names)                                             1.014    21.192
n8944.out[0] (.names)                                            0.261    21.453
n8945.in[2] (.names)                                             1.014    22.467
n8945.out[0] (.names)                                            0.261    22.728
n8947.in[0] (.names)                                             1.014    23.742
n8947.out[0] (.names)                                            0.261    24.003
n8950.in[0] (.names)                                             1.014    25.016
n8950.out[0] (.names)                                            0.261    25.277
n8962.in[0] (.names)                                             1.014    26.291
n8962.out[0] (.names)                                            0.261    26.552
n8951.in[1] (.names)                                             1.014    27.566
n8951.out[0] (.names)                                            0.261    27.827
n8946.in[1] (.names)                                             1.014    28.841
n8946.out[0] (.names)                                            0.261    29.102
n8949.in[0] (.names)                                             1.014    30.116
n8949.out[0] (.names)                                            0.261    30.377
n8952.in[1] (.names)                                             1.014    31.390
n8952.out[0] (.names)                                            0.261    31.651
n8991.in[1] (.names)                                             1.014    32.665
n8991.out[0] (.names)                                            0.261    32.926
n8993.in[0] (.names)                                             1.014    33.940
n8993.out[0] (.names)                                            0.261    34.201
n8965.in[1] (.names)                                             1.014    35.215
n8965.out[0] (.names)                                            0.261    35.476
n9330.in[2] (.names)                                             1.014    36.490
n9330.out[0] (.names)                                            0.261    36.751
n9186.in[1] (.names)                                             1.014    37.765
n9186.out[0] (.names)                                            0.261    38.026
n9187.in[1] (.names)                                             1.014    39.039
n9187.out[0] (.names)                                            0.261    39.300
n9188.in[0] (.names)                                             1.014    40.314
n9188.out[0] (.names)                                            0.261    40.575
n9192.in[0] (.names)                                             1.014    41.589
n9192.out[0] (.names)                                            0.261    41.850
n9190.in[1] (.names)                                             1.014    42.864
n9190.out[0] (.names)                                            0.261    43.125
n9191.in[0] (.names)                                             1.014    44.139
n9191.out[0] (.names)                                            0.261    44.400
n8908.in[1] (.names)                                             1.014    45.413
n8908.out[0] (.names)                                            0.261    45.674
n9196.in[2] (.names)                                             1.014    46.688
n9196.out[0] (.names)                                            0.261    46.949
n9197.in[0] (.names)                                             1.014    47.963
n9197.out[0] (.names)                                            0.261    48.224
n9198.in[1] (.names)                                             1.014    49.238
n9198.out[0] (.names)                                            0.261    49.499
n8885.in[0] (.names)                                             1.014    50.513
n8885.out[0] (.names)                                            0.261    50.774
n7876.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7876.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 87
Startpoint: n7147.Q[0] (.latch clocked by pclk)
Endpoint  : n866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7147.clk[0] (.latch)                                            1.014     1.014
n7147.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7261.in[0] (.names)                                             1.014     2.070
n7261.out[0] (.names)                                            0.261     2.331
n7266.in[0] (.names)                                             1.014     3.344
n7266.out[0] (.names)                                            0.261     3.605
n7264.in[0] (.names)                                             1.014     4.619
n7264.out[0] (.names)                                            0.261     4.880
n7262.in[1] (.names)                                             1.014     5.894
n7262.out[0] (.names)                                            0.261     6.155
n7263.in[1] (.names)                                             1.014     7.169
n7263.out[0] (.names)                                            0.261     7.430
n7265.in[1] (.names)                                             1.014     8.444
n7265.out[0] (.names)                                            0.261     8.705
n7258.in[1] (.names)                                             1.014     9.719
n7258.out[0] (.names)                                            0.261     9.980
n7393.in[1] (.names)                                             1.014    10.993
n7393.out[0] (.names)                                            0.261    11.254
n7395.in[2] (.names)                                             1.014    12.268
n7395.out[0] (.names)                                            0.261    12.529
n7403.in[2] (.names)                                             1.014    13.543
n7403.out[0] (.names)                                            0.261    13.804
n7404.in[1] (.names)                                             1.014    14.818
n7404.out[0] (.names)                                            0.261    15.079
n7408.in[2] (.names)                                             1.014    16.093
n7408.out[0] (.names)                                            0.261    16.354
n7409.in[0] (.names)                                             1.014    17.367
n7409.out[0] (.names)                                            0.261    17.628
n7415.in[1] (.names)                                             1.014    18.642
n7415.out[0] (.names)                                            0.261    18.903
n7418.in[0] (.names)                                             1.014    19.917
n7418.out[0] (.names)                                            0.261    20.178
n7391.in[1] (.names)                                             1.014    21.192
n7391.out[0] (.names)                                            0.261    21.453
n7223.in[1] (.names)                                             1.014    22.467
n7223.out[0] (.names)                                            0.261    22.728
n7690.in[1] (.names)                                             1.014    23.742
n7690.out[0] (.names)                                            0.261    24.003
n7692.in[0] (.names)                                             1.014    25.016
n7692.out[0] (.names)                                            0.261    25.277
n7698.in[2] (.names)                                             1.014    26.291
n7698.out[0] (.names)                                            0.261    26.552
n7697.in[1] (.names)                                             1.014    27.566
n7697.out[0] (.names)                                            0.261    27.827
n7693.in[1] (.names)                                             1.014    28.841
n7693.out[0] (.names)                                            0.261    29.102
n7705.in[0] (.names)                                             1.014    30.116
n7705.out[0] (.names)                                            0.261    30.377
n7706.in[0] (.names)                                             1.014    31.390
n7706.out[0] (.names)                                            0.261    31.651
n7709.in[3] (.names)                                             1.014    32.665
n7709.out[0] (.names)                                            0.261    32.926
n7711.in[1] (.names)                                             1.014    33.940
n7711.out[0] (.names)                                            0.261    34.201
n7712.in[0] (.names)                                             1.014    35.215
n7712.out[0] (.names)                                            0.261    35.476
n7713.in[0] (.names)                                             1.014    36.490
n7713.out[0] (.names)                                            0.261    36.751
n7703.in[1] (.names)                                             1.014    37.765
n7703.out[0] (.names)                                            0.261    38.026
n7714.in[0] (.names)                                             1.014    39.039
n7714.out[0] (.names)                                            0.261    39.300
n7715.in[0] (.names)                                             1.014    40.314
n7715.out[0] (.names)                                            0.261    40.575
n7716.in[1] (.names)                                             1.014    41.589
n7716.out[0] (.names)                                            0.261    41.850
n7718.in[0] (.names)                                             1.014    42.864
n7718.out[0] (.names)                                            0.261    43.125
n7719.in[2] (.names)                                             1.014    44.139
n7719.out[0] (.names)                                            0.261    44.400
n7720.in[0] (.names)                                             1.014    45.413
n7720.out[0] (.names)                                            0.261    45.674
n453.in[0] (.names)                                              1.014    46.688
n453.out[0] (.names)                                             0.261    46.949
n7721.in[0] (.names)                                             1.014    47.963
n7721.out[0] (.names)                                            0.261    48.224
n432.in[1] (.names)                                              1.014    49.238
n432.out[0] (.names)                                             0.261    49.499
n7723.in[0] (.names)                                             1.014    50.513
n7723.out[0] (.names)                                            0.261    50.774
n866.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n866.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 88
Startpoint: n8921.Q[0] (.latch clocked by pclk)
Endpoint  : n8092.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8921.clk[0] (.latch)                                            1.014     1.014
n8921.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8924.in[0] (.names)                                             1.014     2.070
n8924.out[0] (.names)                                            0.261     2.331
n8922.in[1] (.names)                                             1.014     3.344
n8922.out[0] (.names)                                            0.261     3.605
n8923.in[0] (.names)                                             1.014     4.619
n8923.out[0] (.names)                                            0.261     4.880
n8930.in[0] (.names)                                             1.014     5.894
n8930.out[0] (.names)                                            0.261     6.155
n8931.in[0] (.names)                                             1.014     7.169
n8931.out[0] (.names)                                            0.261     7.430
n8934.in[0] (.names)                                             1.014     8.444
n8934.out[0] (.names)                                            0.261     8.705
n8917.in[0] (.names)                                             1.014     9.719
n8917.out[0] (.names)                                            0.261     9.980
n8935.in[1] (.names)                                             1.014    10.993
n8935.out[0] (.names)                                            0.261    11.254
n8936.in[0] (.names)                                             1.014    12.268
n8936.out[0] (.names)                                            0.261    12.529
n8939.in[0] (.names)                                             1.014    13.543
n8939.out[0] (.names)                                            0.261    13.804
n8941.in[0] (.names)                                             1.014    14.818
n8941.out[0] (.names)                                            0.261    15.079
n9022.in[0] (.names)                                             1.014    16.093
n9022.out[0] (.names)                                            0.261    16.354
n9023.in[1] (.names)                                             1.014    17.367
n9023.out[0] (.names)                                            0.261    17.628
n8948.in[0] (.names)                                             1.014    18.642
n8948.out[0] (.names)                                            0.261    18.903
n9033.in[1] (.names)                                             1.014    19.917
n9033.out[0] (.names)                                            0.261    20.178
n8944.in[0] (.names)                                             1.014    21.192
n8944.out[0] (.names)                                            0.261    21.453
n8945.in[2] (.names)                                             1.014    22.467
n8945.out[0] (.names)                                            0.261    22.728
n8947.in[0] (.names)                                             1.014    23.742
n8947.out[0] (.names)                                            0.261    24.003
n8950.in[0] (.names)                                             1.014    25.016
n8950.out[0] (.names)                                            0.261    25.277
n8962.in[0] (.names)                                             1.014    26.291
n8962.out[0] (.names)                                            0.261    26.552
n8951.in[1] (.names)                                             1.014    27.566
n8951.out[0] (.names)                                            0.261    27.827
n8946.in[1] (.names)                                             1.014    28.841
n8946.out[0] (.names)                                            0.261    29.102
n8949.in[0] (.names)                                             1.014    30.116
n8949.out[0] (.names)                                            0.261    30.377
n8952.in[1] (.names)                                             1.014    31.390
n8952.out[0] (.names)                                            0.261    31.651
n8991.in[1] (.names)                                             1.014    32.665
n8991.out[0] (.names)                                            0.261    32.926
n8993.in[0] (.names)                                             1.014    33.940
n8993.out[0] (.names)                                            0.261    34.201
n8965.in[1] (.names)                                             1.014    35.215
n8965.out[0] (.names)                                            0.261    35.476
n9330.in[2] (.names)                                             1.014    36.490
n9330.out[0] (.names)                                            0.261    36.751
n9186.in[1] (.names)                                             1.014    37.765
n9186.out[0] (.names)                                            0.261    38.026
n9187.in[1] (.names)                                             1.014    39.039
n9187.out[0] (.names)                                            0.261    39.300
n9188.in[0] (.names)                                             1.014    40.314
n9188.out[0] (.names)                                            0.261    40.575
n9192.in[0] (.names)                                             1.014    41.589
n9192.out[0] (.names)                                            0.261    41.850
n9190.in[1] (.names)                                             1.014    42.864
n9190.out[0] (.names)                                            0.261    43.125
n9191.in[0] (.names)                                             1.014    44.139
n9191.out[0] (.names)                                            0.261    44.400
n8908.in[1] (.names)                                             1.014    45.413
n8908.out[0] (.names)                                            0.261    45.674
n9196.in[2] (.names)                                             1.014    46.688
n9196.out[0] (.names)                                            0.261    46.949
n9200.in[0] (.names)                                             1.014    47.963
n9200.out[0] (.names)                                            0.261    48.224
n8915.in[1] (.names)                                             1.014    49.238
n8915.out[0] (.names)                                            0.261    49.499
n8692.in[0] (.names)                                             1.014    50.513
n8692.out[0] (.names)                                            0.261    50.774
n8092.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 89
Startpoint: n2164.Q[0] (.latch clocked by pclk)
Endpoint  : n1900.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2164.clk[0] (.latch)                                            1.014     1.014
n2164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1784.in[0] (.names)                                             1.014     2.070
n1784.out[0] (.names)                                            0.261     2.331
n1785.in[2] (.names)                                             1.014     3.344
n1785.out[0] (.names)                                            0.261     3.605
n1756.in[2] (.names)                                             1.014     4.619
n1756.out[0] (.names)                                            0.261     4.880
n1758.in[0] (.names)                                             1.014     5.894
n1758.out[0] (.names)                                            0.261     6.155
n1760.in[2] (.names)                                             1.014     7.169
n1760.out[0] (.names)                                            0.261     7.430
n1749.in[1] (.names)                                             1.014     8.444
n1749.out[0] (.names)                                            0.261     8.705
n1755.in[0] (.names)                                             1.014     9.719
n1755.out[0] (.names)                                            0.261     9.980
n1800.in[0] (.names)                                             1.014    10.993
n1800.out[0] (.names)                                            0.261    11.254
n1763.in[1] (.names)                                             1.014    12.268
n1763.out[0] (.names)                                            0.261    12.529
n1765.in[1] (.names)                                             1.014    13.543
n1765.out[0] (.names)                                            0.261    13.804
n1766.in[0] (.names)                                             1.014    14.818
n1766.out[0] (.names)                                            0.261    15.079
n1768.in[1] (.names)                                             1.014    16.093
n1768.out[0] (.names)                                            0.261    16.354
n1771.in[1] (.names)                                             1.014    17.367
n1771.out[0] (.names)                                            0.261    17.628
n1773.in[0] (.names)                                             1.014    18.642
n1773.out[0] (.names)                                            0.261    18.903
n1774.in[0] (.names)                                             1.014    19.917
n1774.out[0] (.names)                                            0.261    20.178
n1776.in[1] (.names)                                             1.014    21.192
n1776.out[0] (.names)                                            0.261    21.453
n1777.in[0] (.names)                                             1.014    22.467
n1777.out[0] (.names)                                            0.261    22.728
n1786.in[1] (.names)                                             1.014    23.742
n1786.out[0] (.names)                                            0.261    24.003
n1787.in[0] (.names)                                             1.014    25.016
n1787.out[0] (.names)                                            0.261    25.277
n1789.in[1] (.names)                                             1.014    26.291
n1789.out[0] (.names)                                            0.261    26.552
n1790.in[0] (.names)                                             1.014    27.566
n1790.out[0] (.names)                                            0.261    27.827
n1803.in[0] (.names)                                             1.014    28.841
n1803.out[0] (.names)                                            0.261    29.102
n1804.in[0] (.names)                                             1.014    30.116
n1804.out[0] (.names)                                            0.261    30.377
n1750.in[1] (.names)                                             1.014    31.390
n1750.out[0] (.names)                                            0.261    31.651
n1906.in[0] (.names)                                             1.014    32.665
n1906.out[0] (.names)                                            0.261    32.926
n1907.in[1] (.names)                                             1.014    33.940
n1907.out[0] (.names)                                            0.261    34.201
n1909.in[1] (.names)                                             1.014    35.215
n1909.out[0] (.names)                                            0.261    35.476
n1910.in[0] (.names)                                             1.014    36.490
n1910.out[0] (.names)                                            0.261    36.751
n1912.in[0] (.names)                                             1.014    37.765
n1912.out[0] (.names)                                            0.261    38.026
n1914.in[0] (.names)                                             1.014    39.039
n1914.out[0] (.names)                                            0.261    39.300
n1915.in[1] (.names)                                             1.014    40.314
n1915.out[0] (.names)                                            0.261    40.575
n1899.in[0] (.names)                                             1.014    41.589
n1899.out[0] (.names)                                            0.261    41.850
n1919.in[0] (.names)                                             1.014    42.864
n1919.out[0] (.names)                                            0.261    43.125
n1916.in[0] (.names)                                             1.014    44.139
n1916.out[0] (.names)                                            0.261    44.400
n1917.in[0] (.names)                                             1.014    45.413
n1917.out[0] (.names)                                            0.261    45.674
n1920.in[0] (.names)                                             1.014    46.688
n1920.out[0] (.names)                                            0.261    46.949
n1898.in[0] (.names)                                             1.014    47.963
n1898.out[0] (.names)                                            0.261    48.224
n1183.in[0] (.names)                                             1.014    49.238
n1183.out[0] (.names)                                            0.261    49.499
n367.in[0] (.names)                                              1.014    50.513
n367.out[0] (.names)                                             0.261    50.774
n1900.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1900.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 90
Startpoint: n7137.Q[0] (.latch clocked by pclk)
Endpoint  : n1365.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7137.clk[0] (.latch)                                            1.014     1.014
n7137.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9894.in[0] (.names)                                             1.014     2.070
n9894.out[0] (.names)                                            0.261     2.331
n9895.in[2] (.names)                                             1.014     3.344
n9895.out[0] (.names)                                            0.261     3.605
n9896.in[1] (.names)                                             1.014     4.619
n9896.out[0] (.names)                                            0.261     4.880
n9897.in[1] (.names)                                             1.014     5.894
n9897.out[0] (.names)                                            0.261     6.155
n9783.in[0] (.names)                                             1.014     7.169
n9783.out[0] (.names)                                            0.261     7.430
n392.in[0] (.names)                                              1.014     8.444
n392.out[0] (.names)                                             0.261     8.705
n2047.in[1] (.names)                                             1.014     9.719
n2047.out[0] (.names)                                            0.261     9.980
n2049.in[1] (.names)                                             1.014    10.993
n2049.out[0] (.names)                                            0.261    11.254
n1971.in[1] (.names)                                             1.014    12.268
n1971.out[0] (.names)                                            0.261    12.529
n1928.in[3] (.names)                                             1.014    13.543
n1928.out[0] (.names)                                            0.261    13.804
n1974.in[0] (.names)                                             1.014    14.818
n1974.out[0] (.names)                                            0.261    15.079
n1977.in[0] (.names)                                             1.014    16.093
n1977.out[0] (.names)                                            0.261    16.354
n1948.in[1] (.names)                                             1.014    17.367
n1948.out[0] (.names)                                            0.261    17.628
n2071.in[2] (.names)                                             1.014    18.642
n2071.out[0] (.names)                                            0.261    18.903
n2079.in[0] (.names)                                             1.014    19.917
n2079.out[0] (.names)                                            0.261    20.178
n2080.in[0] (.names)                                             1.014    21.192
n2080.out[0] (.names)                                            0.261    21.453
n2081.in[0] (.names)                                             1.014    22.467
n2081.out[0] (.names)                                            0.261    22.728
n2086.in[0] (.names)                                             1.014    23.742
n2086.out[0] (.names)                                            0.261    24.003
n2087.in[2] (.names)                                             1.014    25.016
n2087.out[0] (.names)                                            0.261    25.277
n2084.in[0] (.names)                                             1.014    26.291
n2084.out[0] (.names)                                            0.261    26.552
n2085.in[0] (.names)                                             1.014    27.566
n2085.out[0] (.names)                                            0.261    27.827
n2030.in[1] (.names)                                             1.014    28.841
n2030.out[0] (.names)                                            0.261    29.102
n2031.in[0] (.names)                                             1.014    30.116
n2031.out[0] (.names)                                            0.261    30.377
n2032.in[0] (.names)                                             1.014    31.390
n2032.out[0] (.names)                                            0.261    31.651
n2028.in[0] (.names)                                             1.014    32.665
n2028.out[0] (.names)                                            0.261    32.926
n2029.in[0] (.names)                                             1.014    33.940
n2029.out[0] (.names)                                            0.261    34.201
n2035.in[0] (.names)                                             1.014    35.215
n2035.out[0] (.names)                                            0.261    35.476
n2036.in[0] (.names)                                             1.014    36.490
n2036.out[0] (.names)                                            0.261    36.751
n2037.in[3] (.names)                                             1.014    37.765
n2037.out[0] (.names)                                            0.261    38.026
n2038.in[2] (.names)                                             1.014    39.039
n2038.out[0] (.names)                                            0.261    39.300
n2039.in[0] (.names)                                             1.014    40.314
n2039.out[0] (.names)                                            0.261    40.575
n2025.in[0] (.names)                                             1.014    41.589
n2025.out[0] (.names)                                            0.261    41.850
n2041.in[2] (.names)                                             1.014    42.864
n2041.out[0] (.names)                                            0.261    43.125
n2024.in[0] (.names)                                             1.014    44.139
n2024.out[0] (.names)                                            0.261    44.400
n2042.in[0] (.names)                                             1.014    45.413
n2042.out[0] (.names)                                            0.261    45.674
n2026.in[2] (.names)                                             1.014    46.688
n2026.out[0] (.names)                                            0.261    46.949
n2045.in[0] (.names)                                             1.014    47.963
n2045.out[0] (.names)                                            0.261    48.224
n1344.in[0] (.names)                                             1.014    49.238
n1344.out[0] (.names)                                            0.261    49.499
n1364.in[0] (.names)                                             1.014    50.513
n1364.out[0] (.names)                                            0.261    50.774
n1365.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1365.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 91
Startpoint: n7137.Q[0] (.latch clocked by pclk)
Endpoint  : n1171.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7137.clk[0] (.latch)                                            1.014     1.014
n7137.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9894.in[0] (.names)                                             1.014     2.070
n9894.out[0] (.names)                                            0.261     2.331
n9895.in[2] (.names)                                             1.014     3.344
n9895.out[0] (.names)                                            0.261     3.605
n9896.in[1] (.names)                                             1.014     4.619
n9896.out[0] (.names)                                            0.261     4.880
n9897.in[1] (.names)                                             1.014     5.894
n9897.out[0] (.names)                                            0.261     6.155
n9783.in[0] (.names)                                             1.014     7.169
n9783.out[0] (.names)                                            0.261     7.430
n392.in[0] (.names)                                              1.014     8.444
n392.out[0] (.names)                                             0.261     8.705
n2047.in[1] (.names)                                             1.014     9.719
n2047.out[0] (.names)                                            0.261     9.980
n2049.in[1] (.names)                                             1.014    10.993
n2049.out[0] (.names)                                            0.261    11.254
n1971.in[1] (.names)                                             1.014    12.268
n1971.out[0] (.names)                                            0.261    12.529
n1928.in[3] (.names)                                             1.014    13.543
n1928.out[0] (.names)                                            0.261    13.804
n1974.in[0] (.names)                                             1.014    14.818
n1974.out[0] (.names)                                            0.261    15.079
n1977.in[0] (.names)                                             1.014    16.093
n1977.out[0] (.names)                                            0.261    16.354
n1948.in[1] (.names)                                             1.014    17.367
n1948.out[0] (.names)                                            0.261    17.628
n2071.in[2] (.names)                                             1.014    18.642
n2071.out[0] (.names)                                            0.261    18.903
n2079.in[0] (.names)                                             1.014    19.917
n2079.out[0] (.names)                                            0.261    20.178
n2080.in[0] (.names)                                             1.014    21.192
n2080.out[0] (.names)                                            0.261    21.453
n2081.in[0] (.names)                                             1.014    22.467
n2081.out[0] (.names)                                            0.261    22.728
n2086.in[0] (.names)                                             1.014    23.742
n2086.out[0] (.names)                                            0.261    24.003
n2087.in[2] (.names)                                             1.014    25.016
n2087.out[0] (.names)                                            0.261    25.277
n2084.in[0] (.names)                                             1.014    26.291
n2084.out[0] (.names)                                            0.261    26.552
n2085.in[0] (.names)                                             1.014    27.566
n2085.out[0] (.names)                                            0.261    27.827
n2030.in[1] (.names)                                             1.014    28.841
n2030.out[0] (.names)                                            0.261    29.102
n2088.in[0] (.names)                                             1.014    30.116
n2088.out[0] (.names)                                            0.261    30.377
n2089.in[1] (.names)                                             1.014    31.390
n2089.out[0] (.names)                                            0.261    31.651
n2090.in[0] (.names)                                             1.014    32.665
n2090.out[0] (.names)                                            0.261    32.926
n1861.in[0] (.names)                                             1.014    33.940
n1861.out[0] (.names)                                            0.261    34.201
n1381.in[0] (.names)                                             1.014    35.215
n1381.out[0] (.names)                                            0.261    35.476
n1878.in[0] (.names)                                             1.014    36.490
n1878.out[0] (.names)                                            0.261    36.751
n1879.in[2] (.names)                                             1.014    37.765
n1879.out[0] (.names)                                            0.261    38.026
n1873.in[0] (.names)                                             1.014    39.039
n1873.out[0] (.names)                                            0.261    39.300
n1874.in[0] (.names)                                             1.014    40.314
n1874.out[0] (.names)                                            0.261    40.575
n1876.in[0] (.names)                                             1.014    41.589
n1876.out[0] (.names)                                            0.261    41.850
n1877.in[0] (.names)                                             1.014    42.864
n1877.out[0] (.names)                                            0.261    43.125
n1852.in[0] (.names)                                             1.014    44.139
n1852.out[0] (.names)                                            0.261    44.400
n1868.in[0] (.names)                                             1.014    45.413
n1868.out[0] (.names)                                            0.261    45.674
n1639.in[1] (.names)                                             1.014    46.688
n1639.out[0] (.names)                                            0.261    46.949
n1869.in[0] (.names)                                             1.014    47.963
n1869.out[0] (.names)                                            0.261    48.224
n1637.in[0] (.names)                                             1.014    49.238
n1637.out[0] (.names)                                            0.261    49.499
n1170.in[1] (.names)                                             1.014    50.513
n1170.out[0] (.names)                                            0.261    50.774
n1171.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1171.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 92
Startpoint: n7137.Q[0] (.latch clocked by pclk)
Endpoint  : n1640.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7137.clk[0] (.latch)                                            1.014     1.014
n7137.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9894.in[0] (.names)                                             1.014     2.070
n9894.out[0] (.names)                                            0.261     2.331
n9895.in[2] (.names)                                             1.014     3.344
n9895.out[0] (.names)                                            0.261     3.605
n9896.in[1] (.names)                                             1.014     4.619
n9896.out[0] (.names)                                            0.261     4.880
n9897.in[1] (.names)                                             1.014     5.894
n9897.out[0] (.names)                                            0.261     6.155
n9783.in[0] (.names)                                             1.014     7.169
n9783.out[0] (.names)                                            0.261     7.430
n392.in[0] (.names)                                              1.014     8.444
n392.out[0] (.names)                                             0.261     8.705
n2047.in[1] (.names)                                             1.014     9.719
n2047.out[0] (.names)                                            0.261     9.980
n2049.in[1] (.names)                                             1.014    10.993
n2049.out[0] (.names)                                            0.261    11.254
n1971.in[1] (.names)                                             1.014    12.268
n1971.out[0] (.names)                                            0.261    12.529
n1928.in[3] (.names)                                             1.014    13.543
n1928.out[0] (.names)                                            0.261    13.804
n1974.in[0] (.names)                                             1.014    14.818
n1974.out[0] (.names)                                            0.261    15.079
n1977.in[0] (.names)                                             1.014    16.093
n1977.out[0] (.names)                                            0.261    16.354
n1948.in[1] (.names)                                             1.014    17.367
n1948.out[0] (.names)                                            0.261    17.628
n2071.in[2] (.names)                                             1.014    18.642
n2071.out[0] (.names)                                            0.261    18.903
n2079.in[0] (.names)                                             1.014    19.917
n2079.out[0] (.names)                                            0.261    20.178
n2080.in[0] (.names)                                             1.014    21.192
n2080.out[0] (.names)                                            0.261    21.453
n2081.in[0] (.names)                                             1.014    22.467
n2081.out[0] (.names)                                            0.261    22.728
n2086.in[0] (.names)                                             1.014    23.742
n2086.out[0] (.names)                                            0.261    24.003
n2087.in[2] (.names)                                             1.014    25.016
n2087.out[0] (.names)                                            0.261    25.277
n2084.in[0] (.names)                                             1.014    26.291
n2084.out[0] (.names)                                            0.261    26.552
n2085.in[0] (.names)                                             1.014    27.566
n2085.out[0] (.names)                                            0.261    27.827
n2030.in[1] (.names)                                             1.014    28.841
n2030.out[0] (.names)                                            0.261    29.102
n2088.in[0] (.names)                                             1.014    30.116
n2088.out[0] (.names)                                            0.261    30.377
n2089.in[1] (.names)                                             1.014    31.390
n2089.out[0] (.names)                                            0.261    31.651
n2090.in[0] (.names)                                             1.014    32.665
n2090.out[0] (.names)                                            0.261    32.926
n1861.in[0] (.names)                                             1.014    33.940
n1861.out[0] (.names)                                            0.261    34.201
n1381.in[0] (.names)                                             1.014    35.215
n1381.out[0] (.names)                                            0.261    35.476
n1878.in[0] (.names)                                             1.014    36.490
n1878.out[0] (.names)                                            0.261    36.751
n1879.in[2] (.names)                                             1.014    37.765
n1879.out[0] (.names)                                            0.261    38.026
n1873.in[0] (.names)                                             1.014    39.039
n1873.out[0] (.names)                                            0.261    39.300
n1874.in[0] (.names)                                             1.014    40.314
n1874.out[0] (.names)                                            0.261    40.575
n1876.in[0] (.names)                                             1.014    41.589
n1876.out[0] (.names)                                            0.261    41.850
n1877.in[0] (.names)                                             1.014    42.864
n1877.out[0] (.names)                                            0.261    43.125
n1852.in[0] (.names)                                             1.014    44.139
n1852.out[0] (.names)                                            0.261    44.400
n1868.in[0] (.names)                                             1.014    45.413
n1868.out[0] (.names)                                            0.261    45.674
n1639.in[1] (.names)                                             1.014    46.688
n1639.out[0] (.names)                                            0.261    46.949
n1869.in[0] (.names)                                             1.014    47.963
n1869.out[0] (.names)                                            0.261    48.224
n1637.in[0] (.names)                                             1.014    49.238
n1637.out[0] (.names)                                            0.261    49.499
n1170.in[1] (.names)                                             1.014    50.513
n1170.out[0] (.names)                                            0.261    50.774
n1640.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1640.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 93
Startpoint: n7137.Q[0] (.latch clocked by pclk)
Endpoint  : n1329.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7137.clk[0] (.latch)                                            1.014     1.014
n7137.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9894.in[0] (.names)                                             1.014     2.070
n9894.out[0] (.names)                                            0.261     2.331
n9895.in[2] (.names)                                             1.014     3.344
n9895.out[0] (.names)                                            0.261     3.605
n9896.in[1] (.names)                                             1.014     4.619
n9896.out[0] (.names)                                            0.261     4.880
n9897.in[1] (.names)                                             1.014     5.894
n9897.out[0] (.names)                                            0.261     6.155
n9783.in[0] (.names)                                             1.014     7.169
n9783.out[0] (.names)                                            0.261     7.430
n392.in[0] (.names)                                              1.014     8.444
n392.out[0] (.names)                                             0.261     8.705
n2047.in[1] (.names)                                             1.014     9.719
n2047.out[0] (.names)                                            0.261     9.980
n2049.in[1] (.names)                                             1.014    10.993
n2049.out[0] (.names)                                            0.261    11.254
n1971.in[1] (.names)                                             1.014    12.268
n1971.out[0] (.names)                                            0.261    12.529
n1928.in[3] (.names)                                             1.014    13.543
n1928.out[0] (.names)                                            0.261    13.804
n1974.in[0] (.names)                                             1.014    14.818
n1974.out[0] (.names)                                            0.261    15.079
n1977.in[0] (.names)                                             1.014    16.093
n1977.out[0] (.names)                                            0.261    16.354
n1948.in[1] (.names)                                             1.014    17.367
n1948.out[0] (.names)                                            0.261    17.628
n2071.in[2] (.names)                                             1.014    18.642
n2071.out[0] (.names)                                            0.261    18.903
n2079.in[0] (.names)                                             1.014    19.917
n2079.out[0] (.names)                                            0.261    20.178
n2080.in[0] (.names)                                             1.014    21.192
n2080.out[0] (.names)                                            0.261    21.453
n2081.in[0] (.names)                                             1.014    22.467
n2081.out[0] (.names)                                            0.261    22.728
n2086.in[0] (.names)                                             1.014    23.742
n2086.out[0] (.names)                                            0.261    24.003
n2087.in[2] (.names)                                             1.014    25.016
n2087.out[0] (.names)                                            0.261    25.277
n2084.in[0] (.names)                                             1.014    26.291
n2084.out[0] (.names)                                            0.261    26.552
n2085.in[0] (.names)                                             1.014    27.566
n2085.out[0] (.names)                                            0.261    27.827
n2030.in[1] (.names)                                             1.014    28.841
n2030.out[0] (.names)                                            0.261    29.102
n2088.in[0] (.names)                                             1.014    30.116
n2088.out[0] (.names)                                            0.261    30.377
n2089.in[1] (.names)                                             1.014    31.390
n2089.out[0] (.names)                                            0.261    31.651
n2090.in[0] (.names)                                             1.014    32.665
n2090.out[0] (.names)                                            0.261    32.926
n1861.in[0] (.names)                                             1.014    33.940
n1861.out[0] (.names)                                            0.261    34.201
n1381.in[0] (.names)                                             1.014    35.215
n1381.out[0] (.names)                                            0.261    35.476
n1878.in[0] (.names)                                             1.014    36.490
n1878.out[0] (.names)                                            0.261    36.751
n1879.in[2] (.names)                                             1.014    37.765
n1879.out[0] (.names)                                            0.261    38.026
n1873.in[0] (.names)                                             1.014    39.039
n1873.out[0] (.names)                                            0.261    39.300
n1874.in[0] (.names)                                             1.014    40.314
n1874.out[0] (.names)                                            0.261    40.575
n1876.in[0] (.names)                                             1.014    41.589
n1876.out[0] (.names)                                            0.261    41.850
n1877.in[0] (.names)                                             1.014    42.864
n1877.out[0] (.names)                                            0.261    43.125
n1396.in[1] (.names)                                             1.014    44.139
n1396.out[0] (.names)                                            0.261    44.400
n1834.in[2] (.names)                                             1.014    45.413
n1834.out[0] (.names)                                            0.261    45.674
n1641.in[1] (.names)                                             1.014    46.688
n1641.out[0] (.names)                                            0.261    46.949
n1636.in[0] (.names)                                             1.014    47.963
n1636.out[0] (.names)                                            0.261    48.224
n1644.in[1] (.names)                                             1.014    49.238
n1644.out[0] (.names)                                            0.261    49.499
n1398.in[0] (.names)                                             1.014    50.513
n1398.out[0] (.names)                                            0.261    50.774
n1329.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1329.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 94
Startpoint: n6048.Q[0] (.latch clocked by pclk)
Endpoint  : n9392.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6048.clk[0] (.latch)                                            1.014     1.014
n6048.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9419.in[0] (.names)                                             1.014     2.070
n9419.out[0] (.names)                                            0.261     2.331
n9420.in[0] (.names)                                             1.014     3.344
n9420.out[0] (.names)                                            0.261     3.605
n9422.in[0] (.names)                                             1.014     4.619
n9422.out[0] (.names)                                            0.261     4.880
n9762.in[0] (.names)                                             1.014     5.894
n9762.out[0] (.names)                                            0.261     6.155
n9763.in[1] (.names)                                             1.014     7.169
n9763.out[0] (.names)                                            0.261     7.430
n9764.in[1] (.names)                                             1.014     8.444
n9764.out[0] (.names)                                            0.261     8.705
n9765.in[0] (.names)                                             1.014     9.719
n9765.out[0] (.names)                                            0.261     9.980
n9530.in[0] (.names)                                             1.014    10.993
n9530.out[0] (.names)                                            0.261    11.254
n9634.in[3] (.names)                                             1.014    12.268
n9634.out[0] (.names)                                            0.261    12.529
n9669.in[1] (.names)                                             1.014    13.543
n9669.out[0] (.names)                                            0.261    13.804
n9688.in[0] (.names)                                             1.014    14.818
n9688.out[0] (.names)                                            0.261    15.079
n9689.in[0] (.names)                                             1.014    16.093
n9689.out[0] (.names)                                            0.261    16.354
n9570.in[0] (.names)                                             1.014    17.367
n9570.out[0] (.names)                                            0.261    17.628
n9602.in[0] (.names)                                             1.014    18.642
n9602.out[0] (.names)                                            0.261    18.903
n9609.in[0] (.names)                                             1.014    19.917
n9609.out[0] (.names)                                            0.261    20.178
n9395.in[0] (.names)                                             1.014    21.192
n9395.out[0] (.names)                                            0.261    21.453
n9874.in[0] (.names)                                             1.014    22.467
n9874.out[0] (.names)                                            0.261    22.728
n9876.in[0] (.names)                                             1.014    23.742
n9876.out[0] (.names)                                            0.261    24.003
n9877.in[0] (.names)                                             1.014    25.016
n9877.out[0] (.names)                                            0.261    25.277
n9878.in[0] (.names)                                             1.014    26.291
n9878.out[0] (.names)                                            0.261    26.552
n9879.in[0] (.names)                                             1.014    27.566
n9879.out[0] (.names)                                            0.261    27.827
n9880.in[0] (.names)                                             1.014    28.841
n9880.out[0] (.names)                                            0.261    29.102
n9882.in[0] (.names)                                             1.014    30.116
n9882.out[0] (.names)                                            0.261    30.377
n9883.in[0] (.names)                                             1.014    31.390
n9883.out[0] (.names)                                            0.261    31.651
n9886.in[2] (.names)                                             1.014    32.665
n9886.out[0] (.names)                                            0.261    32.926
n9889.in[0] (.names)                                             1.014    33.940
n9889.out[0] (.names)                                            0.261    34.201
n9887.in[0] (.names)                                             1.014    35.215
n9887.out[0] (.names)                                            0.261    35.476
n9857.in[0] (.names)                                             1.014    36.490
n9857.out[0] (.names)                                            0.261    36.751
n9858.in[1] (.names)                                             1.014    37.765
n9858.out[0] (.names)                                            0.261    38.026
n9860.in[3] (.names)                                             1.014    39.039
n9860.out[0] (.names)                                            0.261    39.300
n9861.in[2] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n9862.in[0] (.names)                                             1.014    41.589
n9862.out[0] (.names)                                            0.261    41.850
n9863.in[0] (.names)                                             1.014    42.864
n9863.out[0] (.names)                                            0.261    43.125
n9864.in[0] (.names)                                             1.014    44.139
n9864.out[0] (.names)                                            0.261    44.400
n9868.in[0] (.names)                                             1.014    45.413
n9868.out[0] (.names)                                            0.261    45.674
n8909.in[1] (.names)                                             1.014    46.688
n8909.out[0] (.names)                                            0.261    46.949
n9426.in[1] (.names)                                             1.014    47.963
n9426.out[0] (.names)                                            0.261    48.224
n9427.in[0] (.names)                                             1.014    49.238
n9427.out[0] (.names)                                            0.261    49.499
n9391.in[0] (.names)                                             1.014    50.513
n9391.out[0] (.names)                                            0.261    50.774
n9392.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9392.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 95
Startpoint: n6048.Q[0] (.latch clocked by pclk)
Endpoint  : n9428.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6048.clk[0] (.latch)                                            1.014     1.014
n6048.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9419.in[0] (.names)                                             1.014     2.070
n9419.out[0] (.names)                                            0.261     2.331
n9420.in[0] (.names)                                             1.014     3.344
n9420.out[0] (.names)                                            0.261     3.605
n9422.in[0] (.names)                                             1.014     4.619
n9422.out[0] (.names)                                            0.261     4.880
n9762.in[0] (.names)                                             1.014     5.894
n9762.out[0] (.names)                                            0.261     6.155
n9763.in[1] (.names)                                             1.014     7.169
n9763.out[0] (.names)                                            0.261     7.430
n9764.in[1] (.names)                                             1.014     8.444
n9764.out[0] (.names)                                            0.261     8.705
n9765.in[0] (.names)                                             1.014     9.719
n9765.out[0] (.names)                                            0.261     9.980
n9530.in[0] (.names)                                             1.014    10.993
n9530.out[0] (.names)                                            0.261    11.254
n9634.in[3] (.names)                                             1.014    12.268
n9634.out[0] (.names)                                            0.261    12.529
n9669.in[1] (.names)                                             1.014    13.543
n9669.out[0] (.names)                                            0.261    13.804
n9688.in[0] (.names)                                             1.014    14.818
n9688.out[0] (.names)                                            0.261    15.079
n9689.in[0] (.names)                                             1.014    16.093
n9689.out[0] (.names)                                            0.261    16.354
n9570.in[0] (.names)                                             1.014    17.367
n9570.out[0] (.names)                                            0.261    17.628
n9602.in[0] (.names)                                             1.014    18.642
n9602.out[0] (.names)                                            0.261    18.903
n9609.in[0] (.names)                                             1.014    19.917
n9609.out[0] (.names)                                            0.261    20.178
n9395.in[0] (.names)                                             1.014    21.192
n9395.out[0] (.names)                                            0.261    21.453
n9874.in[0] (.names)                                             1.014    22.467
n9874.out[0] (.names)                                            0.261    22.728
n9876.in[0] (.names)                                             1.014    23.742
n9876.out[0] (.names)                                            0.261    24.003
n9877.in[0] (.names)                                             1.014    25.016
n9877.out[0] (.names)                                            0.261    25.277
n9878.in[0] (.names)                                             1.014    26.291
n9878.out[0] (.names)                                            0.261    26.552
n9879.in[0] (.names)                                             1.014    27.566
n9879.out[0] (.names)                                            0.261    27.827
n9880.in[0] (.names)                                             1.014    28.841
n9880.out[0] (.names)                                            0.261    29.102
n9882.in[0] (.names)                                             1.014    30.116
n9882.out[0] (.names)                                            0.261    30.377
n9883.in[0] (.names)                                             1.014    31.390
n9883.out[0] (.names)                                            0.261    31.651
n9886.in[2] (.names)                                             1.014    32.665
n9886.out[0] (.names)                                            0.261    32.926
n9889.in[0] (.names)                                             1.014    33.940
n9889.out[0] (.names)                                            0.261    34.201
n9887.in[0] (.names)                                             1.014    35.215
n9887.out[0] (.names)                                            0.261    35.476
n9857.in[0] (.names)                                             1.014    36.490
n9857.out[0] (.names)                                            0.261    36.751
n9858.in[1] (.names)                                             1.014    37.765
n9858.out[0] (.names)                                            0.261    38.026
n9860.in[3] (.names)                                             1.014    39.039
n9860.out[0] (.names)                                            0.261    39.300
n9861.in[2] (.names)                                             1.014    40.314
n9861.out[0] (.names)                                            0.261    40.575
n9862.in[0] (.names)                                             1.014    41.589
n9862.out[0] (.names)                                            0.261    41.850
n9863.in[0] (.names)                                             1.014    42.864
n9863.out[0] (.names)                                            0.261    43.125
n9864.in[0] (.names)                                             1.014    44.139
n9864.out[0] (.names)                                            0.261    44.400
n9868.in[0] (.names)                                             1.014    45.413
n9868.out[0] (.names)                                            0.261    45.674
n8909.in[1] (.names)                                             1.014    46.688
n8909.out[0] (.names)                                            0.261    46.949
n9426.in[1] (.names)                                             1.014    47.963
n9426.out[0] (.names)                                            0.261    48.224
n9427.in[0] (.names)                                             1.014    49.238
n9427.out[0] (.names)                                            0.261    49.499
n9391.in[0] (.names)                                             1.014    50.513
n9391.out[0] (.names)                                            0.261    50.774
n9428.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9428.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 96
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7301.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7797.in[1] (.names)                                             1.014    45.413
n7797.out[0] (.names)                                            0.261    45.674
n7811.in[1] (.names)                                             1.014    46.688
n7811.out[0] (.names)                                            0.261    46.949
n7742.in[0] (.names)                                             1.014    47.963
n7742.out[0] (.names)                                            0.261    48.224
n7812.in[0] (.names)                                             1.014    49.238
n7812.out[0] (.names)                                            0.261    49.499
n7739.in[0] (.names)                                             1.014    50.513
n7739.out[0] (.names)                                            0.261    50.774
n7301.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7301.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 97
Startpoint: n8092.Q[0] (.latch clocked by pclk)
Endpoint  : n7810.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8092.clk[0] (.latch)                                            1.014     1.014
n8092.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8088.in[0] (.names)                                             1.014     2.070
n8088.out[0] (.names)                                            0.261     2.331
n8080.in[0] (.names)                                             1.014     3.344
n8080.out[0] (.names)                                            0.261     3.605
n8081.in[2] (.names)                                             1.014     4.619
n8081.out[0] (.names)                                            0.261     4.880
n8082.in[0] (.names)                                             1.014     5.894
n8082.out[0] (.names)                                            0.261     6.155
n8083.in[0] (.names)                                             1.014     7.169
n8083.out[0] (.names)                                            0.261     7.430
n8084.in[0] (.names)                                             1.014     8.444
n8084.out[0] (.names)                                            0.261     8.705
n8085.in[0] (.names)                                             1.014     9.719
n8085.out[0] (.names)                                            0.261     9.980
n8086.in[1] (.names)                                             1.014    10.993
n8086.out[0] (.names)                                            0.261    11.254
n8027.in[0] (.names)                                             1.014    12.268
n8027.out[0] (.names)                                            0.261    12.529
n8028.in[0] (.names)                                             1.014    13.543
n8028.out[0] (.names)                                            0.261    13.804
n8031.in[1] (.names)                                             1.014    14.818
n8031.out[0] (.names)                                            0.261    15.079
n8023.in[0] (.names)                                             1.014    16.093
n8023.out[0] (.names)                                            0.261    16.354
n8012.in[0] (.names)                                             1.014    17.367
n8012.out[0] (.names)                                            0.261    17.628
n8026.in[1] (.names)                                             1.014    18.642
n8026.out[0] (.names)                                            0.261    18.903
n7893.in[0] (.names)                                             1.014    19.917
n7893.out[0] (.names)                                            0.261    20.178
n7894.in[3] (.names)                                             1.014    21.192
n7894.out[0] (.names)                                            0.261    21.453
n7897.in[1] (.names)                                             1.014    22.467
n7897.out[0] (.names)                                            0.261    22.728
n7898.in[0] (.names)                                             1.014    23.742
n7898.out[0] (.names)                                            0.261    24.003
n7900.in[0] (.names)                                             1.014    25.016
n7900.out[0] (.names)                                            0.261    25.277
n7875.in[0] (.names)                                             1.014    26.291
n7875.out[0] (.names)                                            0.261    26.552
n7912.in[1] (.names)                                             1.014    27.566
n7912.out[0] (.names)                                            0.261    27.827
n7955.in[2] (.names)                                             1.014    28.841
n7955.out[0] (.names)                                            0.261    29.102
n7956.in[3] (.names)                                             1.014    30.116
n7956.out[0] (.names)                                            0.261    30.377
n7952.in[0] (.names)                                             1.014    31.390
n7952.out[0] (.names)                                            0.261    31.651
n7957.in[0] (.names)                                             1.014    32.665
n7957.out[0] (.names)                                            0.261    32.926
n7868.in[0] (.names)                                             1.014    33.940
n7868.out[0] (.names)                                            0.261    34.201
n7949.in[0] (.names)                                             1.014    35.215
n7949.out[0] (.names)                                            0.261    35.476
n7946.in[0] (.names)                                             1.014    36.490
n7946.out[0] (.names)                                            0.261    36.751
n7947.in[0] (.names)                                             1.014    37.765
n7947.out[0] (.names)                                            0.261    38.026
n7951.in[1] (.names)                                             1.014    39.039
n7951.out[0] (.names)                                            0.261    39.300
n7954.in[1] (.names)                                             1.014    40.314
n7954.out[0] (.names)                                            0.261    40.575
n7978.in[2] (.names)                                             1.014    41.589
n7978.out[0] (.names)                                            0.261    41.850
n7981.in[2] (.names)                                             1.014    42.864
n7981.out[0] (.names)                                            0.261    43.125
n7779.in[2] (.names)                                             1.014    44.139
n7779.out[0] (.names)                                            0.261    44.400
n7797.in[1] (.names)                                             1.014    45.413
n7797.out[0] (.names)                                            0.261    45.674
n7811.in[1] (.names)                                             1.014    46.688
n7811.out[0] (.names)                                            0.261    46.949
n7742.in[0] (.names)                                             1.014    47.963
n7742.out[0] (.names)                                            0.261    48.224
n7812.in[0] (.names)                                             1.014    49.238
n7812.out[0] (.names)                                            0.261    49.499
n7739.in[0] (.names)                                             1.014    50.513
n7739.out[0] (.names)                                            0.261    50.774
n7810.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7810.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 98
Startpoint: n7225.Q[0] (.latch clocked by pclk)
Endpoint  : n7471.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7225.clk[0] (.latch)                                            1.014     1.014
n7225.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7226.in[0] (.names)                                             1.014     2.070
n7226.out[0] (.names)                                            0.261     2.331
n7208.in[0] (.names)                                             1.014     3.344
n7208.out[0] (.names)                                            0.261     3.605
n7228.in[0] (.names)                                             1.014     4.619
n7228.out[0] (.names)                                            0.261     4.880
n7190.in[0] (.names)                                             1.014     5.894
n7190.out[0] (.names)                                            0.261     6.155
n7321.in[1] (.names)                                             1.014     7.169
n7321.out[0] (.names)                                            0.261     7.430
n7323.in[2] (.names)                                             1.014     8.444
n7323.out[0] (.names)                                            0.261     8.705
n7314.in[0] (.names)                                             1.014     9.719
n7314.out[0] (.names)                                            0.261     9.980
n7315.in[0] (.names)                                             1.014    10.993
n7315.out[0] (.names)                                            0.261    11.254
n7324.in[1] (.names)                                             1.014    12.268
n7324.out[0] (.names)                                            0.261    12.529
n7329.in[0] (.names)                                             1.014    13.543
n7329.out[0] (.names)                                            0.261    13.804
n7325.in[1] (.names)                                             1.014    14.818
n7325.out[0] (.names)                                            0.261    15.079
n7326.in[0] (.names)                                             1.014    16.093
n7326.out[0] (.names)                                            0.261    16.354
n7327.in[0] (.names)                                             1.014    17.367
n7327.out[0] (.names)                                            0.261    17.628
n7350.in[2] (.names)                                             1.014    18.642
n7350.out[0] (.names)                                            0.261    18.903
n7351.in[0] (.names)                                             1.014    19.917
n7351.out[0] (.names)                                            0.261    20.178
n7353.in[1] (.names)                                             1.014    21.192
n7353.out[0] (.names)                                            0.261    21.453
n7318.in[0] (.names)                                             1.014    22.467
n7318.out[0] (.names)                                            0.261    22.728
n7354.in[0] (.names)                                             1.014    23.742
n7354.out[0] (.names)                                            0.261    24.003
n7355.in[0] (.names)                                             1.014    25.016
n7355.out[0] (.names)                                            0.261    25.277
n7364.in[1] (.names)                                             1.014    26.291
n7364.out[0] (.names)                                            0.261    26.552
n7365.in[1] (.names)                                             1.014    27.566
n7365.out[0] (.names)                                            0.261    27.827
n7366.in[1] (.names)                                             1.014    28.841
n7366.out[0] (.names)                                            0.261    29.102
n7369.in[0] (.names)                                             1.014    30.116
n7369.out[0] (.names)                                            0.261    30.377
n7370.in[1] (.names)                                             1.014    31.390
n7370.out[0] (.names)                                            0.261    31.651
n7371.in[0] (.names)                                             1.014    32.665
n7371.out[0] (.names)                                            0.261    32.926
n7373.in[0] (.names)                                             1.014    33.940
n7373.out[0] (.names)                                            0.261    34.201
n7202.in[0] (.names)                                             1.014    35.215
n7202.out[0] (.names)                                            0.261    35.476
n7469.in[0] (.names)                                             1.014    36.490
n7469.out[0] (.names)                                            0.261    36.751
n7470.in[0] (.names)                                             1.014    37.765
n7470.out[0] (.names)                                            0.261    38.026
n497.in[0] (.names)                                              1.014    39.039
n497.out[0] (.names)                                             0.261    39.300
n7432.in[3] (.names)                                             1.014    40.314
n7432.out[0] (.names)                                            0.261    40.575
n7433.in[2] (.names)                                             1.014    41.589
n7433.out[0] (.names)                                            0.261    41.850
n7434.in[1] (.names)                                             1.014    42.864
n7434.out[0] (.names)                                            0.261    43.125
n7435.in[0] (.names)                                             1.014    44.139
n7435.out[0] (.names)                                            0.261    44.400
n7437.in[0] (.names)                                             1.014    45.413
n7437.out[0] (.names)                                            0.261    45.674
n491.in[1] (.names)                                              1.014    46.688
n491.out[0] (.names)                                             0.261    46.949
n7439.in[3] (.names)                                             1.014    47.963
n7439.out[0] (.names)                                            0.261    48.224
n7124.in[0] (.names)                                             1.014    49.238
n7124.out[0] (.names)                                            0.261    49.499
n431.in[0] (.names)                                              1.014    50.513
n431.out[0] (.names)                                             0.261    50.774
n7471.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7471.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n7225.Q[0] (.latch clocked by pclk)
Endpoint  : n338.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7225.clk[0] (.latch)                                            1.014     1.014
n7225.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7226.in[0] (.names)                                             1.014     2.070
n7226.out[0] (.names)                                            0.261     2.331
n7208.in[0] (.names)                                             1.014     3.344
n7208.out[0] (.names)                                            0.261     3.605
n7228.in[0] (.names)                                             1.014     4.619
n7228.out[0] (.names)                                            0.261     4.880
n7190.in[0] (.names)                                             1.014     5.894
n7190.out[0] (.names)                                            0.261     6.155
n7321.in[1] (.names)                                             1.014     7.169
n7321.out[0] (.names)                                            0.261     7.430
n7323.in[2] (.names)                                             1.014     8.444
n7323.out[0] (.names)                                            0.261     8.705
n7314.in[0] (.names)                                             1.014     9.719
n7314.out[0] (.names)                                            0.261     9.980
n7315.in[0] (.names)                                             1.014    10.993
n7315.out[0] (.names)                                            0.261    11.254
n7324.in[1] (.names)                                             1.014    12.268
n7324.out[0] (.names)                                            0.261    12.529
n7329.in[0] (.names)                                             1.014    13.543
n7329.out[0] (.names)                                            0.261    13.804
n7325.in[1] (.names)                                             1.014    14.818
n7325.out[0] (.names)                                            0.261    15.079
n7326.in[0] (.names)                                             1.014    16.093
n7326.out[0] (.names)                                            0.261    16.354
n7327.in[0] (.names)                                             1.014    17.367
n7327.out[0] (.names)                                            0.261    17.628
n7350.in[2] (.names)                                             1.014    18.642
n7350.out[0] (.names)                                            0.261    18.903
n7351.in[0] (.names)                                             1.014    19.917
n7351.out[0] (.names)                                            0.261    20.178
n7353.in[1] (.names)                                             1.014    21.192
n7353.out[0] (.names)                                            0.261    21.453
n7318.in[0] (.names)                                             1.014    22.467
n7318.out[0] (.names)                                            0.261    22.728
n7354.in[0] (.names)                                             1.014    23.742
n7354.out[0] (.names)                                            0.261    24.003
n7355.in[0] (.names)                                             1.014    25.016
n7355.out[0] (.names)                                            0.261    25.277
n7364.in[1] (.names)                                             1.014    26.291
n7364.out[0] (.names)                                            0.261    26.552
n7365.in[1] (.names)                                             1.014    27.566
n7365.out[0] (.names)                                            0.261    27.827
n7366.in[1] (.names)                                             1.014    28.841
n7366.out[0] (.names)                                            0.261    29.102
n7369.in[0] (.names)                                             1.014    30.116
n7369.out[0] (.names)                                            0.261    30.377
n7370.in[1] (.names)                                             1.014    31.390
n7370.out[0] (.names)                                            0.261    31.651
n7371.in[0] (.names)                                             1.014    32.665
n7371.out[0] (.names)                                            0.261    32.926
n7373.in[0] (.names)                                             1.014    33.940
n7373.out[0] (.names)                                            0.261    34.201
n7292.in[1] (.names)                                             1.014    35.215
n7292.out[0] (.names)                                            0.261    35.476
n7319.in[2] (.names)                                             1.014    36.490
n7319.out[0] (.names)                                            0.261    36.751
n7293.in[0] (.names)                                             1.014    37.765
n7293.out[0] (.names)                                            0.261    38.026
n7339.in[0] (.names)                                             1.014    39.039
n7339.out[0] (.names)                                            0.261    39.300
n7383.in[1] (.names)                                             1.014    40.314
n7383.out[0] (.names)                                            0.261    40.575
n7384.in[3] (.names)                                             1.014    41.589
n7384.out[0] (.names)                                            0.261    41.850
n7385.in[1] (.names)                                             1.014    42.864
n7385.out[0] (.names)                                            0.261    43.125
n7386.in[0] (.names)                                             1.014    44.139
n7386.out[0] (.names)                                            0.261    44.400
n7387.in[0] (.names)                                             1.014    45.413
n7387.out[0] (.names)                                            0.261    45.674
n7389.in[2] (.names)                                             1.014    46.688
n7389.out[0] (.names)                                            0.261    46.949
n7168.in[0] (.names)                                             1.014    47.963
n7168.out[0] (.names)                                            0.261    48.224
n7156.in[0] (.names)                                             1.014    49.238
n7156.out[0] (.names)                                            0.261    49.499
n476.in[0] (.names)                                              1.014    50.513
n476.out[0] (.names)                                             0.261    50.774
n338.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n338.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n7147.Q[0] (.latch clocked by pclk)
Endpoint  : n490.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7147.clk[0] (.latch)                                            1.014     1.014
n7147.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7261.in[0] (.names)                                             1.014     2.070
n7261.out[0] (.names)                                            0.261     2.331
n7266.in[0] (.names)                                             1.014     3.344
n7266.out[0] (.names)                                            0.261     3.605
n7264.in[0] (.names)                                             1.014     4.619
n7264.out[0] (.names)                                            0.261     4.880
n7262.in[1] (.names)                                             1.014     5.894
n7262.out[0] (.names)                                            0.261     6.155
n7263.in[1] (.names)                                             1.014     7.169
n7263.out[0] (.names)                                            0.261     7.430
n7265.in[1] (.names)                                             1.014     8.444
n7265.out[0] (.names)                                            0.261     8.705
n7258.in[1] (.names)                                             1.014     9.719
n7258.out[0] (.names)                                            0.261     9.980
n7393.in[1] (.names)                                             1.014    10.993
n7393.out[0] (.names)                                            0.261    11.254
n7395.in[2] (.names)                                             1.014    12.268
n7395.out[0] (.names)                                            0.261    12.529
n7403.in[2] (.names)                                             1.014    13.543
n7403.out[0] (.names)                                            0.261    13.804
n7404.in[1] (.names)                                             1.014    14.818
n7404.out[0] (.names)                                            0.261    15.079
n7408.in[2] (.names)                                             1.014    16.093
n7408.out[0] (.names)                                            0.261    16.354
n7409.in[0] (.names)                                             1.014    17.367
n7409.out[0] (.names)                                            0.261    17.628
n7415.in[1] (.names)                                             1.014    18.642
n7415.out[0] (.names)                                            0.261    18.903
n7418.in[0] (.names)                                             1.014    19.917
n7418.out[0] (.names)                                            0.261    20.178
n7391.in[1] (.names)                                             1.014    21.192
n7391.out[0] (.names)                                            0.261    21.453
n7223.in[1] (.names)                                             1.014    22.467
n7223.out[0] (.names)                                            0.261    22.728
n7690.in[1] (.names)                                             1.014    23.742
n7690.out[0] (.names)                                            0.261    24.003
n7692.in[0] (.names)                                             1.014    25.016
n7692.out[0] (.names)                                            0.261    25.277
n7698.in[2] (.names)                                             1.014    26.291
n7698.out[0] (.names)                                            0.261    26.552
n7697.in[1] (.names)                                             1.014    27.566
n7697.out[0] (.names)                                            0.261    27.827
n7693.in[1] (.names)                                             1.014    28.841
n7693.out[0] (.names)                                            0.261    29.102
n7694.in[0] (.names)                                             1.014    30.116
n7694.out[0] (.names)                                            0.261    30.377
n7699.in[1] (.names)                                             1.014    31.390
n7699.out[0] (.names)                                            0.261    31.651
n7700.in[1] (.names)                                             1.014    32.665
n7700.out[0] (.names)                                            0.261    32.926
n7614.in[1] (.names)                                             1.014    33.940
n7614.out[0] (.names)                                            0.261    34.201
n7620.in[0] (.names)                                             1.014    35.215
n7620.out[0] (.names)                                            0.261    35.476
n7621.in[0] (.names)                                             1.014    36.490
n7621.out[0] (.names)                                            0.261    36.751
n7622.in[1] (.names)                                             1.014    37.765
n7622.out[0] (.names)                                            0.261    38.026
n7625.in[1] (.names)                                             1.014    39.039
n7625.out[0] (.names)                                            0.261    39.300
n7612.in[2] (.names)                                             1.014    40.314
n7612.out[0] (.names)                                            0.261    40.575
n7627.in[1] (.names)                                             1.014    41.589
n7627.out[0] (.names)                                            0.261    41.850
n7629.in[0] (.names)                                             1.014    42.864
n7629.out[0] (.names)                                            0.261    43.125
n7631.in[0] (.names)                                             1.014    44.139
n7631.out[0] (.names)                                            0.261    44.400
n7630.in[0] (.names)                                             1.014    45.413
n7630.out[0] (.names)                                            0.261    45.674
n7633.in[0] (.names)                                             1.014    46.688
n7633.out[0] (.names)                                            0.261    46.949
n516.in[1] (.names)                                              1.014    47.963
n516.out[0] (.names)                                             0.261    48.224
n7129.in[0] (.names)                                             1.014    49.238
n7129.out[0] (.names)                                            0.261    49.499
n489.in[0] (.names)                                              1.014    50.513
n489.out[0] (.names)                                             0.261    50.774
n490.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n490.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
