<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>GICC_IAR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">GICC_IAR, CPU Interface Interrupt Acknowledge Register</h1><p>The GICC_IAR characteristics are:</p><h2>Purpose</h2>
        <p>Provides the INTID of the signaled interrupt. A read of this register by the PE acts as an acknowledge for the interrupt.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GICv3_LEGACY is implemented. Otherwise, direct accesses to GICC_IAR are <span class="arm-defined-word">RES0</span>.</p>
        <p>This register is available in all configurations of the GIC. If <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==0:</p>

      
        <ul>
<li>This register is Common.
</li><li><a href="ext-gicc_aiar.html">GICC_AIAR</a> is an alias of the Non-secure view of this register.
</li></ul>

      
        <p>The format of the INTID is governed by whether affinity routing is enabled for a Security state.</p>
      <h2>Attributes</h2>
        <p>GICC_IAR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#fieldset_0-31_24">RES0</a></td><td class="lr" colspan="24"><a href="#fieldset_0-23_0">INTID</a></td></tr></tbody></table><h4 id="fieldset_0-31_24">Bits [31:24]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-23_0">INTID, bits [23:0]</h4><div class="field"><p>The INTID of the signaled interrupt.</p>
<div class="note"><span class="note-header">Note</span><p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p></div><p>When affinity routing is not enabled:</p>
<ul>
<li>Bits [23:13] are <span class="arm-defined-word">RES0</span>.
</li><li>For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
</li></ul></div><div class="text_after_fields"><p>A read of this register returns the INTID of the highest priority pending interrupt for the CPU interface. The read returns a spurious INTID of 1023 if any of the following apply:</p>
<ul>
<li>Forwarding of interrupts by the Distributor to the CPU interface is disabled.
</li><li>Signaling of interrupts by the CPU interface to the connected PE is disabled.
</li><li>There are no pending interrupts on the CPU interface with sufficient priority for the interface to signal it to the PE.
</li></ul>
<p>When the GIC returns a valid INTID to a read of this register it treats the read as an acknowledge of that interrupt. In addition, it changes the interrupt status from pending to active, or to active and pending if the pending state of the interrupt persists. Normally, the pending state of an interrupt persists only if the interrupt is level-sensitive and remains asserted.</p>
<p>For every read of a valid INTID from GICC_IAR, the connected PE must perform a matching write to <a href="ext-gicc_eoir.html">GICC_EOIR</a>.</p>
<div class="note"><span class="note-header">Note</span><ul><li>Arm recommends that software preserves the entire register value read from this register, and writes that value back to <a href="ext-gicc_eoir.html">GICC_EOIR</a> on completion of interrupt processing.</li><li>For SPIs, although multiple target PEs might attempt to read this register at any time, only one PE can obtain a valid INTID. For more information, see <span class="xref">'Activation' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069)</span>.</li></ul></div></div><h2>Accessing GICC_IAR</h2>
        <p>When <a href="ext-gicd_ctlr.html">GICD_CTLR</a>.DS==1, if the highest priority pending interrupt is in Group 1, the special INTID 1022 is returned.</p>

      
        <p>In GIC implementations that support two Security states, if the highest priority pending interrupt is in Group 0, Non-secure reads return the special INTID 1023.</p>

      
        <p>In GIC implementations that support two Security states, if the highest priority pending interrupt is in Group 1, Secure reads return the special INTID 1022.</p>

      
        <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>

      
        <ul>
<li>For AArch32 implementations, <a href="AArch32-icc_iar0.html">ICC_IAR0</a> and <a href="AArch32-icc_iar1.html">ICC_IAR1</a> provide equivalent functionality.
</li><li>For AArch64 implementations, <a href="AArch64-icc_iar0_el1.html">ICC_IAR0_EL1</a> and <a href="AArch64-icc_iar1_el1.html">ICC_IAR1_EL1</a> provide equivalent functionality.
</li></ul>

      
        <p>When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.</p>
      <h4>GICC_IAR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC CPU interface</td><td><span class="hexnumber">0x000C</span></td><td>GICC_IAR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0, accesses to this register are <span class="access_level">RO</span>.
          </li><li>When an access is Secure, accesses to this register are <span class="access_level">RO</span>.
          </li><li>When an access is Non-secure, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
