-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
-- Date        : Mon Nov 28 11:34:52 2016
-- Host        : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/raph/zed-design/opencv/opencv.srcs/sources_1/bd/system_top/ip/system_top_image_filter_1_1/system_top_image_filter_1_1_sim_netlist.vhdl
-- Design      : system_top_image_filter_1_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel_shiftReg : entity is "FIFO_image_filter_img_0_cols_V_channel_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel_shiftReg is
  signal \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4__0\ : label is "soft_lutpair517";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_0_cols_V_channel_U/U_FIFO_image_filter_img_0_cols_V_channel_shiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3__0_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4__0_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V_shiftReg : entity is "FIFO_image_filter_img_0_data_stream_0_V_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      O => ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
ram_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(7)
    );
ram_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(6)
    );
ram_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(5)
    );
ram_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(4)
    );
ram_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(3)
    );
ram_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(2)
    );
ram_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(1)
    );
ram_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_1_V is
  port (
    img_0_data_stream_1_V_empty_n : out STD_LOGIC;
    img_0_data_stream_1_V_full_n : out STD_LOGIC;
    image_filter_sobel_filter_core_U0_src_data_stream_1_V_read : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_1_V : entity is "FIFO_image_filter_img_0_data_stream_1_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_1_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_1_V is
  signal eqOp : STD_LOGIC;
  signal \^img_0_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_1_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
begin
  img_0_data_stream_1_V_empty_n <= \^img_0_data_stream_1_v_empty_n\;
  img_0_data_stream_1_V_full_n <= \^img_0_data_stream_1_v_full_n\;
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_0_data_stream_1_v_empty_n\,
      I2 => \^img_0_data_stream_1_v_full_n\,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I5 => eqOp,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^img_0_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => eqOp,
      I1 => ap_rst_n,
      I2 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => \^img_0_data_stream_1_v_full_n\,
      I5 => \^img_0_data_stream_1_v_empty_n\,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      O => eqOp
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^img_0_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_data_stream_1_v_empty_n\,
      I1 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I2 => \^img_0_data_stream_1_v_full_n\,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I2 => \^img_0_data_stream_1_v_full_n\,
      I3 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I4 => \^img_0_data_stream_1_v_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel_shiftReg : entity is "FIFO_image_filter_img_0_rows_V_channel_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel_shiftReg is
  signal \SRL_SIG_reg[2][0]_srl3_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_4_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair518";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_0_rows_V_channel_U/U_FIFO_image_filter_img_0_rows_V_channel_shiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_3_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V_shiftReg : entity is "FIFO_image_filter_img_1_cols_V_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V_shiftReg is
  signal \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\ : STD_LOGIC;
  signal ce : STD_LOGIC;
  signal \op2_assign_reg_251[12]_i_3_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[12]_i_4_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[12]_i_5_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[4]_i_2_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[4]_i_3_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[4]_i_4_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[4]_i_5_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[8]_i_2_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[8]_i_3_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[8]_i_4_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251[8]_i_5_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \op2_assign_reg_251_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_op2_assign_reg_251_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__2\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__2\ : label is "soft_lutpair519";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_1_cols_V_U/U_FIFO_image_filter_img_1_cols_V_shiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
  \out\(11 downto 0) <= \^out\(11 downto 0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \^out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA20"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => ap_reg_ready_img_1_cols_V_full_n,
      O => ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \^out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \^out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \^out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \^out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \^out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \^out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \^out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \^out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \^out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \^out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__2_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__2_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \^out\(9)
    );
\op2_assign_reg_251[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => D(0)
    );
\op2_assign_reg_251[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(11),
      O => \op2_assign_reg_251[12]_i_3_n_0\
    );
\op2_assign_reg_251[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(10),
      O => \op2_assign_reg_251[12]_i_4_n_0\
    );
\op2_assign_reg_251[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(9),
      O => \op2_assign_reg_251[12]_i_5_n_0\
    );
\op2_assign_reg_251[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(4),
      O => \op2_assign_reg_251[4]_i_2_n_0\
    );
\op2_assign_reg_251[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(3),
      O => \op2_assign_reg_251[4]_i_3_n_0\
    );
\op2_assign_reg_251[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => \op2_assign_reg_251[4]_i_4_n_0\
    );
\op2_assign_reg_251[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \op2_assign_reg_251[4]_i_5_n_0\
    );
\op2_assign_reg_251[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(8),
      O => \op2_assign_reg_251[8]_i_2_n_0\
    );
\op2_assign_reg_251[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(7),
      O => \op2_assign_reg_251[8]_i_3_n_0\
    );
\op2_assign_reg_251[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(6),
      O => \op2_assign_reg_251[8]_i_4_n_0\
    );
\op2_assign_reg_251[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(5),
      O => \op2_assign_reg_251[8]_i_5_n_0\
    );
\op2_assign_reg_251_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_251_reg[8]_i_1_n_0\,
      CO(3) => \NLW_op2_assign_reg_251_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \op2_assign_reg_251_reg[12]_i_2_n_1\,
      CO(1) => \op2_assign_reg_251_reg[12]_i_2_n_2\,
      CO(0) => \op2_assign_reg_251_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^out\(11 downto 9),
      O(3 downto 0) => D(12 downto 9),
      S(3) => '1',
      S(2) => \op2_assign_reg_251[12]_i_3_n_0\,
      S(1) => \op2_assign_reg_251[12]_i_4_n_0\,
      S(0) => \op2_assign_reg_251[12]_i_5_n_0\
    );
\op2_assign_reg_251_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \op2_assign_reg_251_reg[4]_i_1_n_0\,
      CO(2) => \op2_assign_reg_251_reg[4]_i_1_n_1\,
      CO(1) => \op2_assign_reg_251_reg[4]_i_1_n_2\,
      CO(0) => \op2_assign_reg_251_reg[4]_i_1_n_3\,
      CYINIT => \^out\(0),
      DI(3 downto 0) => \^out\(4 downto 1),
      O(3 downto 0) => D(4 downto 1),
      S(3) => \op2_assign_reg_251[4]_i_2_n_0\,
      S(2) => \op2_assign_reg_251[4]_i_3_n_0\,
      S(1) => \op2_assign_reg_251[4]_i_4_n_0\,
      S(0) => \op2_assign_reg_251[4]_i_5_n_0\
    );
\op2_assign_reg_251_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \op2_assign_reg_251_reg[4]_i_1_n_0\,
      CO(3) => \op2_assign_reg_251_reg[8]_i_1_n_0\,
      CO(2) => \op2_assign_reg_251_reg[8]_i_1_n_1\,
      CO(1) => \op2_assign_reg_251_reg[8]_i_1_n_2\,
      CO(0) => \op2_assign_reg_251_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^out\(8 downto 5),
      O(3 downto 0) => D(8 downto 5),
      S(3) => \op2_assign_reg_251[8]_i_2_n_0\,
      S(2) => \op2_assign_reg_251[8]_i_3_n_0\,
      S(1) => \op2_assign_reg_251[8]_i_4_n_0\,
      S(0) => \op2_assign_reg_251[8]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V_shiftReg is
  port (
    video_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\ : in STD_LOGIC;
    ce : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[7]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[6]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[5]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[4]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[3]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[2]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[1]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[0]\ : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V_shiftReg : entity is "FIFO_image_filter_img_1_data_stream_0_V_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[0]\,
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[1]\,
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[2]\,
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[3]\,
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[4]\,
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[5]\,
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[6]\,
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \edge_val_2_i_reg_1567_reg[7]\,
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\video_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(0)
    );
\video_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(1)
    );
\video_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(2)
    );
\video_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(3)
    );
\video_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(4)
    );
\video_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(5)
    );
\video_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(6)
    );
\video_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      O => video_out_TDATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_1_V is
  port (
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_data_stream_1_V_full_n : out STD_LOGIC;
    img_1_data_stream_1_V_empty_n : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_1_V : entity is "FIFO_image_filter_img_1_data_stream_1_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_1_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_1_V is
  signal \^img_1_data_stream_1_v_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_1_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
begin
  img_1_data_stream_1_V_empty_n <= \^img_1_data_stream_1_v_empty_n\;
  img_1_data_stream_1_V_full_n <= \^img_1_data_stream_1_v_full_n\;
  internal_empty_n_reg_0(0) <= \^internal_empty_n_reg_0\(0);
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^img_1_data_stream_1_v_empty_n\,
      I1 => internal_empty_n_reg_1,
      I2 => ap_rst_n,
      I3 => mOutPtr19_out,
      I4 => \^internal_empty_n_reg_0\(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^img_1_data_stream_1_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_empty_n_reg_1,
      I1 => \^internal_empty_n_reg_0\(0),
      I2 => mOutPtr(1),
      I3 => \^img_1_data_stream_1_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^img_1_data_stream_1_v_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^internal_empty_n_reg_0\(0),
      I1 => mOutPtr19_out,
      I2 => internal_empty_n_reg_1,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_0\,
      Q => \^internal_empty_n_reg_0\(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    internal_full_n_reg : in STD_LOGIC;
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V_shiftReg : entity is "FIFO_image_filter_img_1_rows_V_shiftReg";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V_shiftReg;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V_shiftReg is
  signal \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\ : STD_LOGIC;
  signal ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__1\ : label is "soft_lutpair521";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "U0/\img_1_rows_V_U/U_FIFO_image_filter_img_1_rows_V_shiftReg/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA20"
    )
        port map (
      I0 => internal_full_n_reg,
      I1 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => ap_done_reg,
      I4 => ap_reg_ready_img_1_rows_V_full_n_reg,
      O => ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \SRL_SIG_reg[2][0]_srl3_i_2__1_n_0\,
      A1 => \SRL_SIG_reg[2][0]_srl3_i_3__1_n_0\,
      A2 => '0',
      A3 => '0',
      CE => ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_AXIvideo2Mat is
  port (
    mOutPtr19_out : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr0 : out STD_LOGIC;
    mOutPtr19_out_0 : out STD_LOGIC;
    mOutPtr0_1 : out STD_LOGIC;
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg : out STD_LOGIC;
    img_data_stream_0_V_din : out STD_LOGIC_VECTOR ( 7 downto 0 );
    image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : out STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_ready : out STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_idle : out STD_LOGIC;
    ce : in STD_LOGIC;
    img_0_rows_V_channel_empty_n : in STD_LOGIC;
    ce_2 : in STD_LOGIC;
    img_0_cols_V_channel_empty_n : in STD_LOGIC;
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    video_in_TVALID : in STD_LOGIC;
    img_0_data_stream_0_V_full_n : in STD_LOGIC;
    img_0_data_stream_1_V_full_n : in STD_LOGIC;
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_ready_img_0_rows_V_channel_full_n_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_start8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_AXIvideo2Mat : entity is "image_filter_AXIvideo2Mat";
end system_top_image_filter_1_1_image_filter_AXIvideo2Mat;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_AXIvideo2Mat is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_reg_ppiten_pp1_it0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_3_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_4_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_5_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_6_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_i_7_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_reg_i_2_n_1 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_reg_i_2_n_2 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it0_reg_i_2_n_3 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it1 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it10 : STD_LOGIC;
  signal ap_reg_ppiten_pp1_it1_i_1_n_0 : STD_LOGIC;
  signal ap_sig_bdd_108 : STD_LOGIC;
  signal ap_sig_bdd_149 : STD_LOGIC;
  signal ap_sig_bdd_172 : STD_LOGIC;
  signal ap_sig_bdd_179 : STD_LOGIC;
  signal ap_sig_bdd_83 : STD_LOGIC;
  signal axi_data_V1_reg_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V1_reg_148[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V1_reg_148[7]_i_1_n_0\ : STD_LOGIC;
  signal axi_data_V_1_reg_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_V_1_reg_180[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[1]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[3]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[4]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[5]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[6]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[7]_i_1_n_0\ : STD_LOGIC;
  signal \axi_data_V_1_reg_180[7]_i_2_n_0\ : STD_LOGIC;
  signal axi_data_V_3_reg_261 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_last_V1_reg_138 : STD_LOGIC;
  signal \axi_last_V1_reg_138[0]_i_1_n_0\ : STD_LOGIC;
  signal axi_last_V_2_reg_214 : STD_LOGIC;
  signal \axi_last_V_2_reg_214[0]_i_2_n_0\ : STD_LOGIC;
  signal axi_last_V_3_reg_249 : STD_LOGIC;
  signal \axi_last_V_3_reg_249[0]_i_1_n_0\ : STD_LOGIC;
  signal eol_1_reg_169 : STD_LOGIC;
  signal \eol_1_reg_169[0]_i_1_n_0\ : STD_LOGIC;
  signal eol_2_reg_238 : STD_LOGIC;
  signal \eol_2_reg_238[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_2_reg_238[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_3_reg_273[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_3_reg_273[0]_i_2_n_0\ : STD_LOGIC;
  signal \eol_3_reg_273[0]_i_3_n_0\ : STD_LOGIC;
  signal \eol_3_reg_273[0]_i_4_n_0\ : STD_LOGIC;
  signal \eol_3_reg_273_reg_n_0_[0]\ : STD_LOGIC;
  signal \eol_reg_202[0]_i_1_n_0\ : STD_LOGIC;
  signal \eol_reg_202_reg_n_0_[0]\ : STD_LOGIC;
  signal \exitcond2_reg_406[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond2_reg_406_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_309_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_V_reg_401 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_V_reg_401[11]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[11]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[11]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[4]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[4]_i_5_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[8]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[8]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_401[8]_i_5_n_0\ : STD_LOGIC;
  signal \i_V_reg_401_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_401_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_401_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_401_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_401_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_401_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_401_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_401_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_401_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_401_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^image_filter_axivideo2mat_u0_ap_ready\ : STD_LOGIC;
  signal \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_reg_191 : STD_LOGIC;
  signal \p_1_reg_191[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[8]_i_4_n_0\ : STD_LOGIC;
  signal \p_1_reg_191[8]_i_5_n_0\ : STD_LOGIC;
  signal p_1_reg_191_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_1_reg_191_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \p_1_reg_191_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \p_1_reg_191_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \p_1_reg_191_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_Val2_s_reg_226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_Val2_s_reg_226[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[1]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[2]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_Val2_s_reg_226[7]_i_1_n_0\ : STD_LOGIC;
  signal p_s_reg_158 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_1_fu_90 : STD_LOGIC;
  signal \sof_1_fu_90[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_419[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_data_V_reg_377 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_data_V_reg_3770 : STD_LOGIC;
  signal tmp_last_V_reg_385 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_1_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_2_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_3_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_3_n_1 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_3_n_2 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_3_n_3 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_4_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_5_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_6_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_7_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_8_n_0 : STD_LOGIC;
  signal video_in_TREADY_INST_0_i_9_n_0 : STD_LOGIC;
  signal NLW_ap_reg_ppiten_pp1_it0_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_401_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_401_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_reg_191_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_video_in_TREADY_INST_0_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair11";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V1_reg_148[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[7]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_1_reg_180[7]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_last_V1_reg_138[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \eol_1_reg_169[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \eol_2_reg_238[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \eol_3_reg_273[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \eol_3_reg_273[0]_i_4\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \eol_reg_202[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \internal_full_n_i_4__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of video_in_TREADY_INST_0_i_4 : label is "soft_lutpair1";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  image_filter_AXIvideo2Mat_U0_ap_ready <= \^image_filter_axivideo2mat_u0_ap_ready\;
  image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write <= \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^image_filter_axivideo2mat_u0_ap_ready\,
      I1 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      I2 => img_0_rows_V_channel_empty_n,
      I3 => img_0_cols_V_channel_empty_n,
      I4 => ap_start,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      O => \^image_filter_axivideo2mat_u0_ap_ready\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => video_in_TUSER(0),
      I2 => ap_sig_bdd_83,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_start8_out,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => video_in_TUSER(0),
      I1 => ap_sig_bdd_83,
      I2 => video_in_TVALID,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sig_bdd_179,
      I1 => ap_sig_bdd_172,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4F4F4F4"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => ap_sig_bdd_108,
      I3 => video_in_TREADY_INST_0_i_4_n_0,
      I4 => video_in_TREADY_INST_0_i_3_n_0,
      I5 => ap_reg_ppiten_pp1_it0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => \eol_3_reg_273_reg_n_0_[0]\,
      I2 => ap_sig_bdd_149,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_sig_bdd_108,
      I1 => ap_reg_ppiten_pp1_it0,
      I2 => video_in_TREADY_INST_0_i_3_n_0,
      I3 => video_in_TREADY_INST_0_i_4_n_0,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eol_3_reg_273_reg_n_0_[0]\,
      I1 => ap_sig_bdd_149,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_sig_bdd_83,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_sig_bdd_179,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(0),
      R => ARESET
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_sig_bdd_108,
      R => ARESET
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_sig_bdd_149,
      R => ARESET
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_sig_bdd_172,
      R => ARESET
    );
ap_reg_ppiten_pp1_it0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => ap_reg_ppiten_pp1_it0,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => video_in_TREADY_INST_0_i_3_n_0,
      I5 => ap_reg_ppiten_pp1_it0_i_3_n_0,
      O => ap_reg_ppiten_pp1_it0_i_1_n_0
    );
ap_reg_ppiten_pp1_it0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_4_n_0,
      I1 => ap_sig_bdd_108,
      O => ap_reg_ppiten_pp1_it0_i_3_n_0
    );
ap_reg_ppiten_pp1_it0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_s_reg_158(9),
      I1 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(9),
      I2 => p_s_reg_158(10),
      I3 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(10),
      I4 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(11),
      I5 => p_s_reg_158(11),
      O => ap_reg_ppiten_pp1_it0_i_4_n_0
    );
ap_reg_ppiten_pp1_it0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_s_reg_158(6),
      I1 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(6),
      I2 => p_s_reg_158(7),
      I3 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(7),
      I4 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(8),
      I5 => p_s_reg_158(8),
      O => ap_reg_ppiten_pp1_it0_i_5_n_0
    );
ap_reg_ppiten_pp1_it0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_s_reg_158(3),
      I1 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(3),
      I2 => p_s_reg_158(4),
      I3 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(4),
      I4 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(5),
      I5 => p_s_reg_158(5),
      O => ap_reg_ppiten_pp1_it0_i_6_n_0
    );
ap_reg_ppiten_pp1_it0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_s_reg_158(0),
      I1 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(0),
      I2 => p_s_reg_158(1),
      I3 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(1),
      I4 => ap_reg_ready_img_0_rows_V_channel_full_n_reg(2),
      I5 => p_s_reg_158(2),
      O => ap_reg_ppiten_pp1_it0_i_7_n_0
    );
ap_reg_ppiten_pp1_it0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp1_it0_i_1_n_0,
      Q => ap_reg_ppiten_pp1_it0,
      R => '0'
    );
ap_reg_ppiten_pp1_it0_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => ap_reg_ppiten_pp1_it0_reg_i_2_n_1,
      CO(1) => ap_reg_ppiten_pp1_it0_reg_i_2_n_2,
      CO(0) => ap_reg_ppiten_pp1_it0_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ap_reg_ppiten_pp1_it0_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => ap_reg_ppiten_pp1_it0_i_4_n_0,
      S(2) => ap_reg_ppiten_pp1_it0_i_5_n_0,
      S(1) => ap_reg_ppiten_pp1_it0_i_6_n_0,
      S(0) => ap_reg_ppiten_pp1_it0_i_7_n_0
    );
ap_reg_ppiten_pp1_it1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF55CF00005500"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_3_n_0,
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => ap_sig_bdd_108,
      I4 => video_in_TREADY_INST_0_i_4_n_0,
      I5 => ap_reg_ppiten_pp1_it1,
      O => ap_reg_ppiten_pp1_it1_i_1_n_0
    );
ap_reg_ppiten_pp1_it1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp1_it1_i_1_n_0,
      Q => ap_reg_ppiten_pp1_it1,
      R => ARESET
    );
ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg_0,
      I5 => ap_start,
      O => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg
    );
\axi_data_V1_reg_148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(0),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(0),
      O => \axi_data_V1_reg_148[0]_i_1_n_0\
    );
\axi_data_V1_reg_148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(1),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(1),
      O => \axi_data_V1_reg_148[1]_i_1_n_0\
    );
\axi_data_V1_reg_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(2),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(2),
      O => \axi_data_V1_reg_148[2]_i_1_n_0\
    );
\axi_data_V1_reg_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(3),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(3),
      O => \axi_data_V1_reg_148[3]_i_1_n_0\
    );
\axi_data_V1_reg_148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(4),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(4),
      O => \axi_data_V1_reg_148[4]_i_1_n_0\
    );
\axi_data_V1_reg_148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(5),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(5),
      O => \axi_data_V1_reg_148[5]_i_1_n_0\
    );
\axi_data_V1_reg_148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(6),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(6),
      O => \axi_data_V1_reg_148[6]_i_1_n_0\
    );
\axi_data_V1_reg_148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_data_V_reg_377(7),
      I1 => ap_sig_bdd_179,
      I2 => axi_data_V_3_reg_261(7),
      O => \axi_data_V1_reg_148[7]_i_1_n_0\
    );
\axi_data_V1_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[0]_i_1_n_0\,
      Q => axi_data_V1_reg_148(0),
      R => '0'
    );
\axi_data_V1_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[1]_i_1_n_0\,
      Q => axi_data_V1_reg_148(1),
      R => '0'
    );
\axi_data_V1_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[2]_i_1_n_0\,
      Q => axi_data_V1_reg_148(2),
      R => '0'
    );
\axi_data_V1_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[3]_i_1_n_0\,
      Q => axi_data_V1_reg_148(3),
      R => '0'
    );
\axi_data_V1_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[4]_i_1_n_0\,
      Q => axi_data_V1_reg_148(4),
      R => '0'
    );
\axi_data_V1_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[5]_i_1_n_0\,
      Q => axi_data_V1_reg_148(5),
      R => '0'
    );
\axi_data_V1_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[6]_i_1_n_0\,
      Q => axi_data_V1_reg_148(6),
      R => '0'
    );
\axi_data_V1_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_data_V1_reg_148[7]_i_1_n_0\,
      Q => axi_data_V1_reg_148(7),
      R => '0'
    );
\axi_data_V_1_reg_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(0),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(0),
      O => \axi_data_V_1_reg_180[0]_i_1_n_0\
    );
\axi_data_V_1_reg_180[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(1),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(1),
      O => \axi_data_V_1_reg_180[1]_i_1_n_0\
    );
\axi_data_V_1_reg_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(2),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(2),
      O => \axi_data_V_1_reg_180[2]_i_1_n_0\
    );
\axi_data_V_1_reg_180[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(3),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(3),
      O => \axi_data_V_1_reg_180[3]_i_1_n_0\
    );
\axi_data_V_1_reg_180[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(4),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(4),
      O => \axi_data_V_1_reg_180[4]_i_1_n_0\
    );
\axi_data_V_1_reg_180[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(5),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(5),
      O => \axi_data_V_1_reg_180[5]_i_1_n_0\
    );
\axi_data_V_1_reg_180[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(6),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(6),
      O => \axi_data_V_1_reg_180[6]_i_1_n_0\
    );
\axi_data_V_1_reg_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      O => \axi_data_V_1_reg_180[7]_i_1_n_0\
    );
\axi_data_V_1_reg_180[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_reg_226(7),
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_data_V1_reg_148(7),
      O => \axi_data_V_1_reg_180[7]_i_2_n_0\
    );
\axi_data_V_1_reg_180[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_sig_bdd_108,
      I1 => \exitcond2_reg_406_reg_n_0_[0]\,
      I2 => ap_reg_ppiten_pp1_it1,
      I3 => video_in_TREADY_INST_0_i_4_n_0,
      O => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\
    );
\axi_data_V_1_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[0]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(0),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[1]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(1),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[2]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(2),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[3]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(3),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[4]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(4),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[5]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(5),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[6]_i_1_n_0\,
      Q => axi_data_V_1_reg_180(6),
      R => '0'
    );
\axi_data_V_1_reg_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \axi_data_V_1_reg_180[7]_i_2_n_0\,
      Q => axi_data_V_1_reg_180(7),
      R => '0'
    );
\axi_data_V_3_reg_261[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(0),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(0),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(0),
      O => p_1_in(0)
    );
\axi_data_V_3_reg_261[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(1),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(1),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(1),
      O => p_1_in(1)
    );
\axi_data_V_3_reg_261[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(2),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(2),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(2),
      O => p_1_in(2)
    );
\axi_data_V_3_reg_261[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(3),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(3),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(3),
      O => p_1_in(3)
    );
\axi_data_V_3_reg_261[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(4),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(4),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(4),
      O => p_1_in(4)
    );
\axi_data_V_3_reg_261[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(5),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(5),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(5),
      O => p_1_in(5)
    );
\axi_data_V_3_reg_261[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(6),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(6),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(6),
      O => p_1_in(6)
    );
\axi_data_V_3_reg_261[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(7),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => axi_data_V_1_reg_180(7),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(7),
      O => p_1_in(7)
    );
\axi_data_V_3_reg_261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(0),
      Q => axi_data_V_3_reg_261(0),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(1),
      Q => axi_data_V_3_reg_261(1),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(2),
      Q => axi_data_V_3_reg_261(2),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(3),
      Q => axi_data_V_3_reg_261(3),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(4),
      Q => axi_data_V_3_reg_261(4),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(5),
      Q => axi_data_V_3_reg_261(5),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(6),
      Q => axi_data_V_3_reg_261(6),
      R => '0'
    );
\axi_data_V_3_reg_261_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => p_1_in(7),
      Q => axi_data_V_3_reg_261(7),
      R => '0'
    );
\axi_last_V1_reg_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_last_V_reg_385,
      I1 => ap_sig_bdd_179,
      I2 => axi_last_V_3_reg_249,
      O => \axi_last_V1_reg_138[0]_i_1_n_0\
    );
\axi_last_V1_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \axi_last_V1_reg_138[0]_i_1_n_0\,
      Q => axi_last_V1_reg_138,
      R => '0'
    );
\axi_last_V_2_reg_214[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_ppiten_pp1_it0,
      I1 => ap_reg_ppiten_pp1_it0_i_3_n_0,
      O => p_3_in
    );
\axi_last_V_2_reg_214[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => eol_1_reg_169,
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => axi_last_V_2_reg_214,
      O => \axi_last_V_2_reg_214[0]_i_2_n_0\
    );
\axi_last_V_2_reg_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \axi_last_V_2_reg_214[0]_i_2_n_0\,
      Q => axi_last_V_2_reg_214,
      R => '0'
    );
\axi_last_V_3_reg_249[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => eol_1_reg_169,
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => axi_last_V_2_reg_214,
      O => \axi_last_V_3_reg_249[0]_i_1_n_0\
    );
\axi_last_V_3_reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => \axi_last_V_3_reg_249[0]_i_1_n_0\,
      Q => axi_last_V_3_reg_249,
      R => '0'
    );
\eol_1_reg_169[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_2_reg_214,
      I1 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I2 => axi_last_V1_reg_138,
      O => \eol_1_reg_169[0]_i_1_n_0\
    );
\eol_1_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_1_reg_180[7]_i_1_n_0\,
      D => \eol_1_reg_169[0]_i_1_n_0\,
      Q => eol_1_reg_169,
      R => '0'
    );
\eol_2_reg_238[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B8BBBBBBBB"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => \eol_2_reg_238[0]_i_2_n_0\,
      I2 => axi_last_V_2_reg_214,
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => eol_1_reg_169,
      I5 => sof_1_fu_90,
      O => \eol_2_reg_238[0]_i_1_n_0\
    );
\eol_2_reg_238[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_3_n_0,
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      O => \eol_2_reg_238[0]_i_2_n_0\
    );
\eol_2_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \eol_2_reg_238[0]_i_1_n_0\,
      Q => eol_2_reg_238,
      R => '0'
    );
\eol_3_reg_273[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_sig_bdd_149,
      I2 => \eol_3_reg_273_reg_n_0_[0]\,
      I3 => video_in_TVALID,
      O => \eol_3_reg_273[0]_i_1_n_0\
    );
\eol_3_reg_273[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TLAST(0),
      I1 => \eol_3_reg_273[0]_i_3_n_0\,
      I2 => \eol_reg_202_reg_n_0_[0]\,
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => eol_2_reg_238,
      O => \eol_3_reg_273[0]_i_2_n_0\
    );
\eol_3_reg_273[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_4_n_0,
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => ap_reg_ppiten_pp1_it0,
      I3 => ap_sig_bdd_108,
      O => \eol_3_reg_273[0]_i_3_n_0\
    );
\eol_3_reg_273[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_reg_ppiten_pp1_it1,
      I1 => \exitcond2_reg_406_reg_n_0_[0]\,
      I2 => ap_sig_bdd_108,
      O => \eol_3_reg_273[0]_i_4_n_0\
    );
\eol_3_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \eol_3_reg_273[0]_i_1_n_0\,
      D => \eol_3_reg_273[0]_i_2_n_0\,
      Q => \eol_3_reg_273_reg_n_0_[0]\,
      R => '0'
    );
\eol_reg_202[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACAC0CA"
    )
        port map (
      I0 => \eol_reg_202_reg_n_0_[0]\,
      I1 => eol_2_reg_238,
      I2 => \^image_filter_axivideo2mat_u0_img_data_stream_1_v_write\,
      I3 => \^q\(0),
      I4 => \^co\(0),
      O => \eol_reg_202[0]_i_1_n_0\
    );
\eol_reg_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \eol_reg_202[0]_i_1_n_0\,
      Q => \eol_reg_202_reg_n_0_[0]\,
      R => '0'
    );
\exitcond2_reg_406[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \exitcond2_reg_406_reg_n_0_[0]\,
      I1 => ap_reg_ppiten_pp1_it0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_3_n_0,
      O => \exitcond2_reg_406[0]_i_1_n_0\
    );
\exitcond2_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond2_reg_406[0]_i_1_n_0\,
      Q => \exitcond2_reg_406_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_401[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_s_reg_158(0),
      O => i_V_fu_309_p2(0)
    );
\i_V_reg_401[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(11),
      O => \i_V_reg_401[11]_i_2_n_0\
    );
\i_V_reg_401[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(10),
      O => \i_V_reg_401[11]_i_3_n_0\
    );
\i_V_reg_401[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(9),
      O => \i_V_reg_401[11]_i_4_n_0\
    );
\i_V_reg_401[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(4),
      O => \i_V_reg_401[4]_i_2_n_0\
    );
\i_V_reg_401[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(3),
      O => \i_V_reg_401[4]_i_3_n_0\
    );
\i_V_reg_401[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(2),
      O => \i_V_reg_401[4]_i_4_n_0\
    );
\i_V_reg_401[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(1),
      O => \i_V_reg_401[4]_i_5_n_0\
    );
\i_V_reg_401[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(8),
      O => \i_V_reg_401[8]_i_2_n_0\
    );
\i_V_reg_401[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(7),
      O => \i_V_reg_401[8]_i_3_n_0\
    );
\i_V_reg_401[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(6),
      O => \i_V_reg_401[8]_i_4_n_0\
    );
\i_V_reg_401[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_s_reg_158(5),
      O => \i_V_reg_401[8]_i_5_n_0\
    );
\i_V_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(0),
      Q => i_V_reg_401(0),
      R => '0'
    );
\i_V_reg_401_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(10),
      Q => i_V_reg_401(10),
      R => '0'
    );
\i_V_reg_401_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(11),
      Q => i_V_reg_401(11),
      R => '0'
    );
\i_V_reg_401_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_401_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_401_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_401_reg[11]_i_1_n_2\,
      CO(0) => \i_V_reg_401_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_401_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_309_p2(11 downto 9),
      S(3) => '0',
      S(2) => \i_V_reg_401[11]_i_2_n_0\,
      S(1) => \i_V_reg_401[11]_i_3_n_0\,
      S(0) => \i_V_reg_401[11]_i_4_n_0\
    );
\i_V_reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(1),
      Q => i_V_reg_401(1),
      R => '0'
    );
\i_V_reg_401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(2),
      Q => i_V_reg_401(2),
      R => '0'
    );
\i_V_reg_401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(3),
      Q => i_V_reg_401(3),
      R => '0'
    );
\i_V_reg_401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(4),
      Q => i_V_reg_401(4),
      R => '0'
    );
\i_V_reg_401_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_401_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_401_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_401_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_401_reg[4]_i_1_n_3\,
      CYINIT => p_s_reg_158(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_309_p2(4 downto 1),
      S(3) => \i_V_reg_401[4]_i_2_n_0\,
      S(2) => \i_V_reg_401[4]_i_3_n_0\,
      S(1) => \i_V_reg_401[4]_i_4_n_0\,
      S(0) => \i_V_reg_401[4]_i_5_n_0\
    );
\i_V_reg_401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(5),
      Q => i_V_reg_401(5),
      R => '0'
    );
\i_V_reg_401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(6),
      Q => i_V_reg_401(6),
      R => '0'
    );
\i_V_reg_401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(7),
      Q => i_V_reg_401(7),
      R => '0'
    );
\i_V_reg_401_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(8),
      Q => i_V_reg_401(8),
      R => '0'
    );
\i_V_reg_401_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_401_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_401_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_401_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_401_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_401_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_309_p2(8 downto 5),
      S(3) => \i_V_reg_401[8]_i_2_n_0\,
      S(2) => \i_V_reg_401[8]_i_3_n_0\,
      S(1) => \i_V_reg_401[8]_i_4_n_0\,
      S(0) => \i_V_reg_401[8]_i_5_n_0\
    );
\i_V_reg_401_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => i_V_fu_309_p2(9),
      Q => i_V_reg_401(9),
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ce,
      I1 => img_0_rows_V_channel_empty_n,
      I2 => \^q\(0),
      I3 => \^co\(0),
      O => mOutPtr0
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => ce_2,
      I1 => img_0_cols_V_channel_empty_n,
      I2 => \^q\(0),
      I3 => \^co\(0),
      O => mOutPtr0_1
    );
internal_full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => ce,
      I3 => img_0_rows_V_channel_empty_n,
      O => mOutPtr19_out
    );
\internal_full_n_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => ce_2,
      I3 => img_0_cols_V_channel_empty_n,
      O => mOutPtr19_out_0
    );
\p_1_reg_191[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(0),
      I2 => video_in_TREADY_INST_0_i_1_n_0,
      O => p_1_reg_191
    );
\p_1_reg_191[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(3),
      O => \p_1_reg_191[0]_i_3_n_0\
    );
\p_1_reg_191[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(2),
      O => \p_1_reg_191[0]_i_4_n_0\
    );
\p_1_reg_191[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(1),
      O => \p_1_reg_191[0]_i_5_n_0\
    );
\p_1_reg_191[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_reg_191_reg(0),
      O => \p_1_reg_191[0]_i_6_n_0\
    );
\p_1_reg_191[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(7),
      O => \p_1_reg_191[4]_i_2_n_0\
    );
\p_1_reg_191[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(6),
      O => \p_1_reg_191[4]_i_3_n_0\
    );
\p_1_reg_191[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(5),
      O => \p_1_reg_191[4]_i_4_n_0\
    );
\p_1_reg_191[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(4),
      O => \p_1_reg_191[4]_i_5_n_0\
    );
\p_1_reg_191[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(11),
      O => \p_1_reg_191[8]_i_2_n_0\
    );
\p_1_reg_191[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(10),
      O => \p_1_reg_191[8]_i_3_n_0\
    );
\p_1_reg_191[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(9),
      O => \p_1_reg_191[8]_i_4_n_0\
    );
\p_1_reg_191[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_reg_191_reg(8),
      O => \p_1_reg_191[8]_i_5_n_0\
    );
\p_1_reg_191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[0]_i_2_n_7\,
      Q => p_1_reg_191_reg(0),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_reg_191_reg[0]_i_2_n_0\,
      CO(2) => \p_1_reg_191_reg[0]_i_2_n_1\,
      CO(1) => \p_1_reg_191_reg[0]_i_2_n_2\,
      CO(0) => \p_1_reg_191_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \p_1_reg_191_reg[0]_i_2_n_4\,
      O(2) => \p_1_reg_191_reg[0]_i_2_n_5\,
      O(1) => \p_1_reg_191_reg[0]_i_2_n_6\,
      O(0) => \p_1_reg_191_reg[0]_i_2_n_7\,
      S(3) => \p_1_reg_191[0]_i_3_n_0\,
      S(2) => \p_1_reg_191[0]_i_4_n_0\,
      S(1) => \p_1_reg_191[0]_i_5_n_0\,
      S(0) => \p_1_reg_191[0]_i_6_n_0\
    );
\p_1_reg_191_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[8]_i_1_n_5\,
      Q => p_1_reg_191_reg(10),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[8]_i_1_n_4\,
      Q => p_1_reg_191_reg(11),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[0]_i_2_n_6\,
      Q => p_1_reg_191_reg(1),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[0]_i_2_n_5\,
      Q => p_1_reg_191_reg(2),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[0]_i_2_n_4\,
      Q => p_1_reg_191_reg(3),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[4]_i_1_n_7\,
      Q => p_1_reg_191_reg(4),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_reg_191_reg[0]_i_2_n_0\,
      CO(3) => \p_1_reg_191_reg[4]_i_1_n_0\,
      CO(2) => \p_1_reg_191_reg[4]_i_1_n_1\,
      CO(1) => \p_1_reg_191_reg[4]_i_1_n_2\,
      CO(0) => \p_1_reg_191_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_1_reg_191_reg[4]_i_1_n_4\,
      O(2) => \p_1_reg_191_reg[4]_i_1_n_5\,
      O(1) => \p_1_reg_191_reg[4]_i_1_n_6\,
      O(0) => \p_1_reg_191_reg[4]_i_1_n_7\,
      S(3) => \p_1_reg_191[4]_i_2_n_0\,
      S(2) => \p_1_reg_191[4]_i_3_n_0\,
      S(1) => \p_1_reg_191[4]_i_4_n_0\,
      S(0) => \p_1_reg_191[4]_i_5_n_0\
    );
\p_1_reg_191_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[4]_i_1_n_6\,
      Q => p_1_reg_191_reg(5),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[4]_i_1_n_5\,
      Q => p_1_reg_191_reg(6),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[4]_i_1_n_4\,
      Q => p_1_reg_191_reg(7),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[8]_i_1_n_7\,
      Q => p_1_reg_191_reg(8),
      R => p_1_reg_191
    );
\p_1_reg_191_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_reg_191_reg[4]_i_1_n_0\,
      CO(3) => \NLW_p_1_reg_191_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_1_reg_191_reg[8]_i_1_n_1\,
      CO(1) => \p_1_reg_191_reg[8]_i_1_n_2\,
      CO(0) => \p_1_reg_191_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_1_reg_191_reg[8]_i_1_n_4\,
      O(2) => \p_1_reg_191_reg[8]_i_1_n_5\,
      O(1) => \p_1_reg_191_reg[8]_i_1_n_6\,
      O(0) => \p_1_reg_191_reg[8]_i_1_n_7\,
      S(3) => \p_1_reg_191[8]_i_2_n_0\,
      S(2) => \p_1_reg_191[8]_i_3_n_0\,
      S(1) => \p_1_reg_191[8]_i_4_n_0\,
      S(0) => \p_1_reg_191[8]_i_5_n_0\
    );
\p_1_reg_191_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => video_in_TREADY_INST_0_i_1_n_0,
      D => \p_1_reg_191_reg[8]_i_1_n_6\,
      Q => p_1_reg_191_reg(9),
      R => p_1_reg_191
    );
\p_Val2_s_reg_226[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(0),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(0),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(0),
      O => \p_Val2_s_reg_226[0]_i_1_n_0\
    );
\p_Val2_s_reg_226[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(1),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(1),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(1),
      O => \p_Val2_s_reg_226[1]_i_1_n_0\
    );
\p_Val2_s_reg_226[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(2),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(2),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(2),
      O => \p_Val2_s_reg_226[2]_i_1_n_0\
    );
\p_Val2_s_reg_226[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(3),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(3),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(3),
      O => \p_Val2_s_reg_226[3]_i_1_n_0\
    );
\p_Val2_s_reg_226[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(4),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(4),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(4),
      O => \p_Val2_s_reg_226[4]_i_1_n_0\
    );
\p_Val2_s_reg_226[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(5),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(5),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(5),
      O => \p_Val2_s_reg_226[5]_i_1_n_0\
    );
\p_Val2_s_reg_226[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(6),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(6),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(6),
      O => \p_Val2_s_reg_226[6]_i_1_n_0\
    );
\p_Val2_s_reg_226[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => video_in_TDATA(7),
      I1 => video_in_TREADY_INST_0_i_3_n_0,
      I2 => video_in_TREADY_INST_0_i_2_n_0,
      I3 => axi_data_V_1_reg_180(7),
      I4 => \eol_3_reg_273[0]_i_4_n_0\,
      I5 => p_Val2_s_reg_226(7),
      O => \p_Val2_s_reg_226[7]_i_1_n_0\
    );
\p_Val2_s_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[0]_i_1_n_0\,
      Q => p_Val2_s_reg_226(0),
      R => '0'
    );
\p_Val2_s_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[1]_i_1_n_0\,
      Q => p_Val2_s_reg_226(1),
      R => '0'
    );
\p_Val2_s_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[2]_i_1_n_0\,
      Q => p_Val2_s_reg_226(2),
      R => '0'
    );
\p_Val2_s_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[3]_i_1_n_0\,
      Q => p_Val2_s_reg_226(3),
      R => '0'
    );
\p_Val2_s_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[4]_i_1_n_0\,
      Q => p_Val2_s_reg_226(4),
      R => '0'
    );
\p_Val2_s_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[5]_i_1_n_0\,
      Q => p_Val2_s_reg_226(5),
      R => '0'
    );
\p_Val2_s_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[6]_i_1_n_0\,
      Q => p_Val2_s_reg_226(6),
      R => '0'
    );
\p_Val2_s_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_3_in,
      D => \p_Val2_s_reg_226[7]_i_1_n_0\,
      Q => p_Val2_s_reg_226(7),
      R => '0'
    );
\p_s_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(0),
      Q => p_s_reg_158(0),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(10),
      Q => p_s_reg_158(10),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(11),
      Q => p_s_reg_158(11),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(1),
      Q => p_s_reg_158(1),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(2),
      Q => p_s_reg_158(2),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(3),
      Q => p_s_reg_158(3),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(4),
      Q => p_s_reg_158(4),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(5),
      Q => p_s_reg_158(5),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(6),
      Q => p_s_reg_158(6),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(7),
      Q => p_s_reg_158(7),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(8),
      Q => p_s_reg_158(8),
      R => ap_sig_bdd_179
    );
\p_s_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_172,
      D => i_V_reg_401(9),
      Q => p_s_reg_158(9),
      R => ap_sig_bdd_179
    );
\rdata_data[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_start,
      I2 => img_0_cols_V_channel_empty_n,
      I3 => img_0_rows_V_channel_empty_n,
      I4 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      O => image_filter_AXIvideo2Mat_U0_ap_idle
    );
\sof_1_fu_90[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => sof_1_fu_90,
      I1 => ap_sig_bdd_179,
      I2 => video_in_TREADY_INST_0_i_1_n_0,
      O => \sof_1_fu_90[0]_i_1_n_0\
    );
\sof_1_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_1_fu_90[0]_i_1_n_0\,
      Q => sof_1_fu_90,
      R => '0'
    );
\tmp_42_reg_419[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(0),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(0),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(0),
      O => \tmp_42_reg_419[0]_i_1_n_0\
    );
\tmp_42_reg_419[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(1),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(1),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(1),
      O => \tmp_42_reg_419[1]_i_1_n_0\
    );
\tmp_42_reg_419[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(2),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(2),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(2),
      O => \tmp_42_reg_419[2]_i_1_n_0\
    );
\tmp_42_reg_419[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(3),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(3),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(3),
      O => \tmp_42_reg_419[3]_i_1_n_0\
    );
\tmp_42_reg_419[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(4),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(4),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(4),
      O => \tmp_42_reg_419[4]_i_1_n_0\
    );
\tmp_42_reg_419[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(5),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(5),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(5),
      O => \tmp_42_reg_419[5]_i_1_n_0\
    );
\tmp_42_reg_419[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(6),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(6),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(6),
      O => \tmp_42_reg_419[6]_i_1_n_0\
    );
\tmp_42_reg_419[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_4_n_0,
      I1 => ap_sig_bdd_108,
      I2 => video_in_TREADY_INST_0_i_3_n_0,
      O => ap_reg_ppiten_pp1_it10
    );
\tmp_42_reg_419[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => video_in_TDATA(7),
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => axi_data_V_1_reg_180(7),
      I3 => \eol_3_reg_273[0]_i_4_n_0\,
      I4 => p_Val2_s_reg_226(7),
      O => \tmp_42_reg_419[7]_i_2_n_0\
    );
\tmp_42_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[0]_i_1_n_0\,
      Q => img_data_stream_0_V_din(0),
      R => '0'
    );
\tmp_42_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[1]_i_1_n_0\,
      Q => img_data_stream_0_V_din(1),
      R => '0'
    );
\tmp_42_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[2]_i_1_n_0\,
      Q => img_data_stream_0_V_din(2),
      R => '0'
    );
\tmp_42_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[3]_i_1_n_0\,
      Q => img_data_stream_0_V_din(3),
      R => '0'
    );
\tmp_42_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[4]_i_1_n_0\,
      Q => img_data_stream_0_V_din(4),
      R => '0'
    );
\tmp_42_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[5]_i_1_n_0\,
      Q => img_data_stream_0_V_din(5),
      R => '0'
    );
\tmp_42_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[6]_i_1_n_0\,
      Q => img_data_stream_0_V_din(6),
      R => '0'
    );
\tmp_42_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_ppiten_pp1_it10,
      D => \tmp_42_reg_419[7]_i_2_n_0\,
      Q => img_data_stream_0_V_din(7),
      R => '0'
    );
\tmp_data_V_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(0),
      Q => tmp_data_V_reg_377(0),
      R => '0'
    );
\tmp_data_V_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(1),
      Q => tmp_data_V_reg_377(1),
      R => '0'
    );
\tmp_data_V_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(2),
      Q => tmp_data_V_reg_377(2),
      R => '0'
    );
\tmp_data_V_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(3),
      Q => tmp_data_V_reg_377(3),
      R => '0'
    );
\tmp_data_V_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(4),
      Q => tmp_data_V_reg_377(4),
      R => '0'
    );
\tmp_data_V_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(5),
      Q => tmp_data_V_reg_377(5),
      R => '0'
    );
\tmp_data_V_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(6),
      Q => tmp_data_V_reg_377(6),
      R => '0'
    );
\tmp_data_V_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TDATA(7),
      Q => tmp_data_V_reg_377(7),
      R => '0'
    );
\tmp_last_V_reg_385[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => video_in_TVALID,
      I1 => ap_sig_bdd_83,
      O => tmp_data_V_reg_3770
    );
\tmp_last_V_reg_385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_data_V_reg_3770,
      D => video_in_TLAST(0),
      Q => tmp_last_V_reg_385,
      R => '0'
    );
video_in_TREADY_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F8F8F888F888"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_1_n_0,
      I1 => video_in_TREADY_INST_0_i_2_n_0,
      I2 => video_in_TVALID,
      I3 => ap_sig_bdd_83,
      I4 => \eol_3_reg_273_reg_n_0_[0]\,
      I5 => ap_sig_bdd_149,
      O => video_in_TREADY
    );
video_in_TREADY_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_3_n_0,
      I1 => ap_sig_bdd_108,
      I2 => video_in_TREADY_INST_0_i_4_n_0,
      I3 => ap_reg_ppiten_pp1_it0,
      O => video_in_TREADY_INST_0_i_1_n_0
    );
video_in_TREADY_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000055155555"
    )
        port map (
      I0 => sof_1_fu_90,
      I1 => eol_2_reg_238,
      I2 => ap_sig_bdd_108,
      I3 => \exitcond2_reg_406_reg_n_0_[0]\,
      I4 => ap_reg_ppiten_pp1_it1,
      I5 => \eol_reg_202_reg_n_0_[0]\,
      O => video_in_TREADY_INST_0_i_2_n_0
    );
video_in_TREADY_INST_0_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => video_in_TREADY_INST_0_i_3_n_0,
      CO(2) => video_in_TREADY_INST_0_i_3_n_1,
      CO(1) => video_in_TREADY_INST_0_i_3_n_2,
      CO(0) => video_in_TREADY_INST_0_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_video_in_TREADY_INST_0_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => video_in_TREADY_INST_0_i_5_n_0,
      S(2) => video_in_TREADY_INST_0_i_6_n_0,
      S(1) => video_in_TREADY_INST_0_i_7_n_0,
      S(0) => video_in_TREADY_INST_0_i_8_n_0
    );
video_in_TREADY_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => video_in_TREADY_INST_0_i_3_n_0,
      I1 => video_in_TVALID,
      I2 => ap_reg_ppiten_pp1_it0,
      I3 => video_in_TREADY_INST_0_i_2_n_0,
      I4 => video_in_TREADY_INST_0_i_9_n_0,
      O => video_in_TREADY_INST_0_i_4_n_0
    );
video_in_TREADY_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_reg_191_reg(11),
      I1 => \out\(11),
      I2 => p_1_reg_191_reg(9),
      I3 => \out\(9),
      I4 => \out\(10),
      I5 => p_1_reg_191_reg(10),
      O => video_in_TREADY_INST_0_i_5_n_0
    );
video_in_TREADY_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_reg_191_reg(6),
      I1 => \out\(6),
      I2 => p_1_reg_191_reg(7),
      I3 => \out\(7),
      I4 => \out\(8),
      I5 => p_1_reg_191_reg(8),
      O => video_in_TREADY_INST_0_i_6_n_0
    );
video_in_TREADY_INST_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_reg_191_reg(3),
      I1 => \out\(3),
      I2 => p_1_reg_191_reg(4),
      I3 => \out\(4),
      I4 => \out\(5),
      I5 => p_1_reg_191_reg(5),
      O => video_in_TREADY_INST_0_i_7_n_0
    );
video_in_TREADY_INST_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_reg_191_reg(1),
      I1 => \out\(1),
      I2 => p_1_reg_191_reg(0),
      I3 => \out\(0),
      I4 => \out\(2),
      I5 => p_1_reg_191_reg(2),
      O => video_in_TREADY_INST_0_i_8_n_0
    );
video_in_TREADY_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => img_0_data_stream_0_V_full_n,
      I1 => img_0_data_stream_1_V_full_n,
      I2 => ap_reg_ppiten_pp1_it1,
      I3 => \exitcond2_reg_406_reg_n_0_[0]\,
      O => video_in_TREADY_INST_0_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_Block_proc is
  port (
    ap_return_1_preg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ARESET : out STD_LOGIC;
    ap_return_0_preg : out STD_LOGIC_VECTOR ( 11 downto 0 );
    image_filter_Block_proc_U0_ap_done : out STD_LOGIC;
    ap_done_reg : out STD_LOGIC;
    ce : out STD_LOGIC;
    ce_0 : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n : out STD_LOGIC;
    ap_reg_ready_img_0_cols_V_channel_full_n_reg : out STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg : out STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n_reg : out STD_LOGIC;
    ap_reg_ready_img_0_rows_V_channel_full_n_reg : out STD_LOGIC;
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \int_rows_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_start : in STD_LOGIC;
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_reg_ready_img_0_rows_V_channel_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    ap_reg_ready_img_0_cols_V_channel_full_n : in STD_LOGIC;
    img_0_cols_V_channel_full_n : in STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg_0 : in STD_LOGIC;
    img_1_rows_V_full_n : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n : in STD_LOGIC;
    img_1_cols_V_full_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_Block_proc : entity is "image_filter_Block_proc";
end system_top_image_filter_1_1_image_filter_Block_proc;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_Block_proc is
  signal \^areset\ : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_reg_ready_img_0_cols_V_channel_full_n_i_2 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_reg_ready_img_0_rows_V_channel_full_n_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of ap_reg_ready_img_1_cols_V_full_n_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ap_reg_ready_img_1_rows_V_full_n_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair19";
begin
  ARESET <= \^areset\;
  ap_done_reg <= \^ap_done_reg\;
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44540000"
    )
        port map (
      I0 => ap_reg_ready_img_0_rows_V_channel_full_n,
      I1 => \^ap_done_reg\,
      I2 => ap_start,
      I3 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I4 => img_0_rows_V_channel_full_n,
      O => ce
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44540000"
    )
        port map (
      I0 => ap_reg_ready_img_0_cols_V_channel_full_n,
      I1 => \^ap_done_reg\,
      I2 => ap_start,
      I3 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I4 => img_0_cols_V_channel_full_n,
      O => ce_0
    );
ap_done_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0E000E0E0E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      I2 => ap_rst_n,
      I3 => img_0_cols_V_channel_full_n,
      I4 => internal_full_n_reg,
      I5 => ap_reg_ready_img_0_cols_V_channel_full_n,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
ap_reg_ready_img_0_cols_V_channel_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE00E000FFFFFFFF"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      I2 => img_0_cols_V_channel_full_n,
      I3 => internal_full_n_reg,
      I4 => ap_reg_ready_img_0_cols_V_channel_full_n,
      I5 => ap_rst_n,
      O => ap_reg_ready_img_1_rows_V_full_n
    );
ap_reg_ready_img_0_cols_V_channel_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAE00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => img_0_cols_V_channel_full_n,
      I4 => ap_reg_ready_img_0_cols_V_channel_full_n,
      O => ap_reg_ready_img_0_cols_V_channel_full_n_reg
    );
ap_reg_ready_img_0_rows_V_channel_full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAE00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => img_0_rows_V_channel_full_n,
      I4 => ap_reg_ready_img_0_rows_V_channel_full_n,
      O => ap_reg_ready_img_0_rows_V_channel_full_n_reg
    );
ap_reg_ready_img_1_cols_V_full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAE00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => img_1_cols_V_full_n,
      I4 => ap_reg_ready_img_1_cols_V_full_n,
      O => ap_reg_ready_img_1_cols_V_full_n_reg
    );
ap_reg_ready_img_1_rows_V_full_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAE00"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => img_1_rows_V_full_n,
      I4 => ap_reg_ready_img_1_rows_V_full_n_reg_0,
      O => ap_reg_ready_img_1_rows_V_full_n_reg
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(0),
      Q => ap_return_0_preg(0),
      R => \^areset\
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(10),
      Q => ap_return_0_preg(10),
      R => \^areset\
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(11),
      Q => ap_return_0_preg(11),
      R => \^areset\
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(1),
      Q => ap_return_0_preg(1),
      R => \^areset\
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(2),
      Q => ap_return_0_preg(2),
      R => \^areset\
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(3),
      Q => ap_return_0_preg(3),
      R => \^areset\
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(4),
      Q => ap_return_0_preg(4),
      R => \^areset\
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(5),
      Q => ap_return_0_preg(5),
      R => \^areset\
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(6),
      Q => ap_return_0_preg(6),
      R => \^areset\
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(7),
      Q => ap_return_0_preg(7),
      R => \^areset\
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(8),
      Q => ap_return_0_preg(8),
      R => \^areset\
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => \int_rows_reg[11]\(9),
      Q => ap_return_0_preg(9),
      R => \^areset\
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(0),
      Q => ap_return_1_preg(0),
      R => \^areset\
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(10),
      Q => ap_return_1_preg(10),
      R => \^areset\
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(11),
      Q => ap_return_1_preg(11),
      R => \^areset\
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(1),
      Q => ap_return_1_preg(1),
      R => \^areset\
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(2),
      Q => ap_return_1_preg(2),
      R => \^areset\
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(3),
      Q => ap_return_1_preg(3),
      R => \^areset\
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(4),
      Q => ap_return_1_preg(4),
      R => \^areset\
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(5),
      Q => ap_return_1_preg(5),
      R => \^areset\
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(6),
      Q => ap_return_1_preg(6),
      R => \^areset\
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(7),
      Q => ap_return_1_preg(7),
      R => \^areset\
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(8),
      Q => ap_return_1_preg(8),
      R => \^areset\
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg,
      D => Q(9),
      Q => ap_return_1_preg(9),
      R => \^areset\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      O => image_filter_Block_proc_U0_ap_done
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABFFFF"
    )
        port map (
      I0 => ap_reg_ready_img_1_rows_V_full_n_reg_0,
      I1 => \^ap_done_reg\,
      I2 => ap_start,
      I3 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I4 => img_1_rows_V_full_n,
      O => internal_empty_n_reg
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBABFFFF"
    )
        port map (
      I0 => ap_reg_ready_img_1_cols_V_full_n,
      I1 => \^ap_done_reg\,
      I2 => ap_start,
      I3 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I4 => img_1_cols_V_full_n,
      O => internal_empty_n_reg_0
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^areset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_CONTROL_BUS_s_axi is
  port (
    int_ap_done : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_start : out STD_LOGIC;
    int_ap_done_reg_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_return_0_preg_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_33_i_reg_1290_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val_2_i_reg_1567_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_c_high_thresh_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \edge_val_2_i_reg_1567_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg_0 : out STD_LOGIC;
    \ap_return_1_preg_reg[0]\ : out STD_LOGIC;
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_5_cast_reg_1195_reg[11]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_36_0_i_reg_1205_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_1_i_reg_1215_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_2_i_reg_1225_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_i_reg_1235_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_1_i_reg_1245_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_2_i_reg_1255_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_i_reg_1265_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_1_i_reg_1275_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_2_i_reg_1285_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_i_reg_1210_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_1_i_reg_1220_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_2_i_reg_1230_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_i_reg_1240_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_1_i_reg_1250_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_2_i_reg_1260_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_2_i_reg_1270_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_2_1_i_reg_1280_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ar_hs : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    \rdata_data_reg[0]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    tmp_s_fu_430_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_fu_424_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_return_1_preg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_return_0_preg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_33_i_reg_1290_reg[0]_0\ : in STD_LOGIC;
    ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val1_i_reg_1561_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    internal_empty_n_reg : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_idle : in STD_LOGIC;
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    image_filter_sobel_filter_core_U0_ap_ready : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_s_reg_147_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_CONTROL_BUS_s_axi : entity is "image_filter_CONTROL_BUS_s_axi";
end system_top_image_filter_1_1_image_filter_CONTROL_BUS_s_axi;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_CONTROL_BUS_s_axi is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ap_return_0_preg_reg[11]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ap_return_1_preg_reg[0]\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \^ar_hs\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_10_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_12_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_13_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_14_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_15_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_16_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_17_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_18_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_19_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_21_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_22_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_23_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_24_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_26_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_27_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_28_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_29_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_30_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_31_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_32_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_33_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_35_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_36_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_37_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_38_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_40_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_41_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_42_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_43_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_44_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_45_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_46_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_47_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_56_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_57_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_58_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_59_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_60_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_61_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_62_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_63_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_7_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_8_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_9_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_20_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_25_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_25_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_25_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_39_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_39_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_39_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_c_high_thresh : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal image_filter_sobel_filter_core_U0_c_invert : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal image_filter_sobel_filter_core_U0_c_low_thresh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_C_XR0C0[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR0C1[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR0C2[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR0C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR1C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_XR2C2[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_XR2C2[31]_i_4_n_0\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_XR2C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR0C1[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR0C2[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_YR0C2[31]_i_4_n_0\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR0C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR1C2[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR1C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C0_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR2C1[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C1_reg_n_0_[9]\ : STD_LOGIC;
  signal \int_C_YR2C2[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[1]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \int_C_YR2C2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^int_ap_done\ : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal \^int_ap_start_reg_0\ : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal \int_c_high_thresh[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_c_high_thresh[31]_i_4_n_0\ : STD_LOGIC;
  signal \^int_c_high_thresh_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_c_invert[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_cols[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_cols_reg_n_0_[31]\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[12]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[13]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[14]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[15]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[16]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[17]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[18]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[19]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[20]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[21]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[22]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[23]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[24]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[25]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[26]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[27]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[28]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[29]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[30]\ : STD_LOGIC;
  signal \int_rows_reg_n_0_[31]\ : STD_LOGIC;
  signal \or\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or0_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or10_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or11_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or12_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or13_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or14_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or15_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or16_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or17_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or18_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or19_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or21_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or2_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or3_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or4_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or5_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or6_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or7_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or8_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal or9_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_in11_out : STD_LOGIC;
  signal p_0_in13_out : STD_LOGIC;
  signal p_0_in15_out : STD_LOGIC;
  signal p_0_in17_out : STD_LOGIC;
  signal p_0_in19_out : STD_LOGIC;
  signal p_0_in21_out : STD_LOGIC;
  signal p_0_in23_out : STD_LOGIC;
  signal p_0_in25_out : STD_LOGIC;
  signal p_0_in27_out : STD_LOGIC;
  signal p_0_in29_out : STD_LOGIC;
  signal p_0_in31_out : STD_LOGIC;
  signal p_0_in33_out : STD_LOGIC;
  signal p_0_in35_out : STD_LOGIC;
  signal p_0_in37_out : STD_LOGIC;
  signal p_0_in39_out : STD_LOGIC;
  signal p_0_in41_out : STD_LOGIC;
  signal p_0_in43_out : STD_LOGIC;
  signal p_0_in45_out : STD_LOGIC;
  signal p_0_in47_out : STD_LOGIC;
  signal p_0_in49_out : STD_LOGIC;
  signal p_0_in51_out : STD_LOGIC;
  signal p_0_in53_out : STD_LOGIC;
  signal p_0_in55_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rdata_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata_data[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[0]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[10]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[11]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[12]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[13]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[14]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[15]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[16]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[17]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[18]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[19]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_11_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_12_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[20]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[21]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[22]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[23]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[24]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[25]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[26]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[27]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[28]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[29]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_11_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_12_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_17_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_18_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_19_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_20_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[2]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[30]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_11_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_12_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_13_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_14_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_11_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_12_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[3]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[4]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[5]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[6]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_11_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_12_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[7]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[8]_i_9_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data[9]_i_9_n_0\ : STD_LOGIC;
  signal \^rdata_data_reg[0]_0\ : STD_LOGIC;
  signal \rdata_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_data_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_33_i_reg_1290[0]_i_9_n_0\ : STD_LOGIC;
  signal \^tmp_36_0_1_i_reg_1215_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_0_2_i_reg_1225_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_0_i_reg_1205_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_1_1_i_reg_1245_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_1_2_i_reg_1255_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_1_i_reg_1235_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_2_1_i_reg_1275_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_2_2_i_reg_1285_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_36_2_i_reg_1265_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_0_1_i_reg_1220_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_0_2_i_reg_1230_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_0_i_reg_1210_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_1_1_i_reg_1250_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_1_2_i_reg_1260_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_1_i_reg_1240_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_2_1_i_reg_1280_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^tmp_38_2_i_reg_1270_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_5_cast_reg_1195[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_cast_reg_1200[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_1185[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_1190[11]_i_2_n_0\ : STD_LOGIC;
  signal waddr0 : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][11]_srl3_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_1_preg[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_C_XR0C0[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_C_XR0C0[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_C_XR0C0[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \int_C_XR0C0[12]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_C_XR0C0[13]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \int_C_XR0C0[14]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_C_XR0C0[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \int_C_XR0C0[16]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_C_XR0C0[17]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \int_C_XR0C0[18]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_C_XR0C0[19]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \int_C_XR0C0[1]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \int_C_XR0C0[20]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_C_XR0C0[21]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \int_C_XR0C0[22]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_C_XR0C0[23]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \int_C_XR0C0[24]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_C_XR0C0[25]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \int_C_XR0C0[26]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_C_XR0C0[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \int_C_XR0C0[28]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_C_XR0C0[29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \int_C_XR0C0[2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_C_XR0C0[30]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_C_XR0C0[31]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \int_C_XR0C0[3]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \int_C_XR0C0[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_C_XR0C0[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \int_C_XR0C0[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_C_XR0C0[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \int_C_XR0C0[8]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_C_XR0C0[9]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \int_C_XR0C1[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_C_XR0C1[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_C_XR0C1[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \int_C_XR0C1[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_C_XR0C1[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \int_C_XR0C1[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_C_XR0C1[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \int_C_XR0C1[16]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_C_XR0C1[17]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \int_C_XR0C1[18]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_C_XR0C1[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \int_C_XR0C1[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \int_C_XR0C1[20]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_C_XR0C1[21]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \int_C_XR0C1[22]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_C_XR0C1[23]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \int_C_XR0C1[24]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_C_XR0C1[25]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \int_C_XR0C1[26]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_C_XR0C1[27]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \int_C_XR0C1[28]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_C_XR0C1[29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \int_C_XR0C1[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_C_XR0C1[30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_C_XR0C1[31]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \int_C_XR0C1[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \int_C_XR0C1[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_C_XR0C1[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \int_C_XR0C1[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_C_XR0C1[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \int_C_XR0C1[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_C_XR0C1[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \int_C_XR0C2[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_XR0C2[10]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_C_XR0C2[11]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \int_C_XR0C2[12]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_C_XR0C2[13]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \int_C_XR0C2[14]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_C_XR0C2[15]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \int_C_XR0C2[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_C_XR0C2[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \int_C_XR0C2[18]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_C_XR0C2[19]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \int_C_XR0C2[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_C_XR0C2[20]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_C_XR0C2[21]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \int_C_XR0C2[22]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_C_XR0C2[23]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \int_C_XR0C2[24]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_C_XR0C2[25]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \int_C_XR0C2[26]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_C_XR0C2[27]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \int_C_XR0C2[28]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_C_XR0C2[29]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \int_C_XR0C2[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_C_XR0C2[30]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_C_XR0C2[31]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \int_C_XR0C2[31]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_C_XR0C2[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_C_XR0C2[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_C_XR0C2[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_C_XR0C2[6]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_C_XR0C2[7]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_C_XR0C2[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_C_XR0C2[9]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \int_C_XR1C0[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_C_XR1C0[10]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_C_XR1C0[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_C_XR1C0[12]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_XR1C0[13]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_C_XR1C0[14]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_C_XR1C0[15]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_C_XR1C0[16]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_C_XR1C0[17]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_C_XR1C0[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_C_XR1C0[19]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_C_XR1C0[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_C_XR1C0[20]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_C_XR1C0[21]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_C_XR1C0[22]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_XR1C0[23]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_C_XR1C0[24]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_C_XR1C0[25]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_C_XR1C0[26]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_C_XR1C0[27]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_C_XR1C0[28]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_C_XR1C0[29]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_C_XR1C0[2]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_XR1C0[30]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_C_XR1C0[31]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_C_XR1C0[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_C_XR1C0[4]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_C_XR1C0[5]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_C_XR1C0[6]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_C_XR1C0[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_C_XR1C0[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_C_XR1C0[9]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_C_XR1C1[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_C_XR1C1[10]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_C_XR1C1[11]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_C_XR1C1[12]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_C_XR1C1[13]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_C_XR1C1[14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_XR1C1[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_C_XR1C1[16]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_C_XR1C1[17]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_C_XR1C1[18]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_C_XR1C1[19]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_C_XR1C1[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_C_XR1C1[20]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_C_XR1C1[21]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_C_XR1C1[22]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_C_XR1C1[23]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_C_XR1C1[24]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_XR1C1[25]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_C_XR1C1[26]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_C_XR1C1[27]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_C_XR1C1[28]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_C_XR1C1[29]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_C_XR1C1[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_C_XR1C1[30]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_C_XR1C1[31]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_C_XR1C1[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_C_XR1C1[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_XR1C1[5]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_C_XR1C1[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_C_XR1C1[7]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_C_XR1C1[8]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_C_XR1C1[9]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_C_XR1C2[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_C_XR1C2[10]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_C_XR1C2[11]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_C_XR1C2[12]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_C_XR1C2[13]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_C_XR1C2[14]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_C_XR1C2[15]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_C_XR1C2[16]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_XR1C2[17]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_C_XR1C2[18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_C_XR1C2[19]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_C_XR1C2[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_C_XR1C2[20]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_C_XR1C2[21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_C_XR1C2[22]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_C_XR1C2[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_C_XR1C2[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_C_XR1C2[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_C_XR1C2[26]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_XR1C2[27]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_C_XR1C2[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_C_XR1C2[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_C_XR1C2[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_C_XR1C2[30]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_C_XR1C2[31]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_C_XR1C2[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_C_XR1C2[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_C_XR1C2[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_C_XR1C2[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_XR1C2[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_C_XR1C2[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_C_XR1C2[9]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_C_XR2C0[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_C_XR2C0[10]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_C_XR2C0[11]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_C_XR2C0[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_C_XR2C0[13]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_C_XR2C0[14]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_C_XR2C0[15]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_C_XR2C0[16]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_C_XR2C0[17]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_C_XR2C0[18]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_C_XR2C0[19]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_C_XR2C0[1]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_C_XR2C0[20]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_C_XR2C0[21]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_C_XR2C0[22]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_C_XR2C0[23]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_C_XR2C0[24]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_C_XR2C0[25]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_C_XR2C0[26]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_C_XR2C0[27]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_C_XR2C0[28]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_XR2C0[29]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_C_XR2C0[2]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_C_XR2C0[30]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_C_XR2C0[31]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_C_XR2C0[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_C_XR2C0[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_C_XR2C0[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_C_XR2C0[6]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_C_XR2C0[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_C_XR2C0[8]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_XR2C0[9]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_C_XR2C1[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_C_XR2C1[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_XR2C1[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_C_XR2C1[12]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_C_XR2C1[13]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_C_XR2C1[14]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_C_XR2C1[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_C_XR2C1[16]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_C_XR2C1[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_C_XR2C1[18]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_C_XR2C1[19]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_C_XR2C1[1]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_C_XR2C1[20]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_XR2C1[21]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_C_XR2C1[22]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_C_XR2C1[23]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_C_XR2C1[24]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_C_XR2C1[25]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_C_XR2C1[26]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_C_XR2C1[27]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_C_XR2C1[28]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_C_XR2C1[29]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_C_XR2C1[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_C_XR2C1[30]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_XR2C1[31]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_C_XR2C1[3]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_C_XR2C1[4]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_C_XR2C1[5]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_C_XR2C1[6]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_C_XR2C1[7]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_C_XR2C1[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_C_XR2C1[9]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_C_XR2C2[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_C_XR2C2[10]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_C_XR2C2[11]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_C_XR2C2[12]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_C_XR2C2[13]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_C_XR2C2[14]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_C_XR2C2[15]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_C_XR2C2[16]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_C_XR2C2[17]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_C_XR2C2[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_C_XR2C2[19]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_C_XR2C2[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_C_XR2C2[20]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_C_XR2C2[21]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_C_XR2C2[22]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_C_XR2C2[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_C_XR2C2[24]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_C_XR2C2[25]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_C_XR2C2[26]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_C_XR2C2[27]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_C_XR2C2[28]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_C_XR2C2[29]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_C_XR2C2[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_C_XR2C2[30]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_C_XR2C2[31]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_C_XR2C2[31]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_C_XR2C2[3]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_C_XR2C2[4]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_C_XR2C2[5]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_C_XR2C2[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_C_XR2C2[7]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_C_XR2C2[8]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_C_XR2C2[9]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_C_YR0C0[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_C_YR0C0[10]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_C_YR0C0[11]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \int_C_YR0C0[12]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_C_YR0C0[13]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \int_C_YR0C0[14]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_C_YR0C0[15]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \int_C_YR0C0[16]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_C_YR0C0[17]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \int_C_YR0C0[18]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_C_YR0C0[19]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_C_YR0C0[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \int_C_YR0C0[20]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_C_YR0C0[21]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_C_YR0C0[22]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_C_YR0C0[23]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_C_YR0C0[24]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_C_YR0C0[25]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_C_YR0C0[26]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_C_YR0C0[27]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_C_YR0C0[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_C_YR0C0[29]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_C_YR0C0[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_C_YR0C0[30]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_C_YR0C0[31]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_C_YR0C0[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \int_C_YR0C0[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_C_YR0C0[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \int_C_YR0C0[6]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_C_YR0C0[7]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \int_C_YR0C0[8]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_C_YR0C0[9]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \int_C_YR0C1[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_C_YR0C1[10]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_C_YR0C1[11]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \int_C_YR0C1[12]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_C_YR0C1[13]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \int_C_YR0C1[14]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_C_YR0C1[15]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \int_C_YR0C1[16]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_C_YR0C1[17]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \int_C_YR0C1[18]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_C_YR0C1[19]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \int_C_YR0C1[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \int_C_YR0C1[20]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_C_YR0C1[21]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \int_C_YR0C1[22]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_C_YR0C1[23]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \int_C_YR0C1[24]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_C_YR0C1[25]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \int_C_YR0C1[26]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_C_YR0C1[27]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \int_C_YR0C1[28]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_C_YR0C1[29]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \int_C_YR0C1[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_C_YR0C1[30]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_C_YR0C1[31]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \int_C_YR0C1[31]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_C_YR0C1[3]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \int_C_YR0C1[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_C_YR0C1[5]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \int_C_YR0C1[6]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_C_YR0C1[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \int_C_YR0C1[8]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_C_YR0C1[9]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \int_C_YR0C2[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_C_YR0C2[10]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_C_YR0C2[11]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \int_C_YR0C2[12]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_C_YR0C2[13]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \int_C_YR0C2[14]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_C_YR0C2[15]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \int_C_YR0C2[16]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_C_YR0C2[17]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \int_C_YR0C2[18]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_C_YR0C2[19]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \int_C_YR0C2[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \int_C_YR0C2[20]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_C_YR0C2[21]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \int_C_YR0C2[22]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_C_YR0C2[23]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \int_C_YR0C2[24]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_C_YR0C2[25]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \int_C_YR0C2[26]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_C_YR0C2[27]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \int_C_YR0C2[28]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_C_YR0C2[29]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \int_C_YR0C2[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_C_YR0C2[30]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_C_YR0C2[31]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \int_C_YR0C2[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \int_C_YR0C2[4]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_C_YR0C2[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \int_C_YR0C2[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_C_YR0C2[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \int_C_YR0C2[8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_C_YR0C2[9]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \int_C_YR1C0[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_C_YR1C0[10]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_C_YR1C0[11]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \int_C_YR1C0[12]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_C_YR1C0[13]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \int_C_YR1C0[14]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_C_YR1C0[15]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \int_C_YR1C0[16]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_C_YR1C0[17]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \int_C_YR1C0[18]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_C_YR1C0[19]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \int_C_YR1C0[1]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \int_C_YR1C0[20]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_C_YR1C0[21]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \int_C_YR1C0[22]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_C_YR1C0[23]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \int_C_YR1C0[24]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_C_YR1C0[25]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \int_C_YR1C0[26]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_C_YR1C0[27]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \int_C_YR1C0[28]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_C_YR1C0[29]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \int_C_YR1C0[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_C_YR1C0[30]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_C_YR1C0[31]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \int_C_YR1C0[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \int_C_YR1C0[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_C_YR1C0[5]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \int_C_YR1C0[6]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_C_YR1C0[7]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \int_C_YR1C0[8]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_C_YR1C0[9]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \int_C_YR1C1[0]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_C_YR1C1[10]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_C_YR1C1[11]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \int_C_YR1C1[12]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_C_YR1C1[13]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \int_C_YR1C1[14]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_C_YR1C1[15]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \int_C_YR1C1[16]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_C_YR1C1[17]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \int_C_YR1C1[18]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_C_YR1C1[19]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \int_C_YR1C1[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \int_C_YR1C1[20]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_C_YR1C1[21]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \int_C_YR1C1[22]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_C_YR1C1[23]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_C_YR1C1[24]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_C_YR1C1[25]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \int_C_YR1C1[26]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_C_YR1C1[27]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \int_C_YR1C1[28]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_C_YR1C1[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \int_C_YR1C1[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_C_YR1C1[30]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_C_YR1C1[31]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \int_C_YR1C1[3]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \int_C_YR1C1[4]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_C_YR1C1[5]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \int_C_YR1C1[6]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_C_YR1C1[7]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \int_C_YR1C1[8]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_C_YR1C1[9]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \int_C_YR1C2[0]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_C_YR1C2[10]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_C_YR1C2[11]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \int_C_YR1C2[12]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_C_YR1C2[13]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \int_C_YR1C2[14]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_C_YR1C2[15]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \int_C_YR1C2[16]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_C_YR1C2[17]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \int_C_YR1C2[18]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_C_YR1C2[19]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \int_C_YR1C2[1]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \int_C_YR1C2[20]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_C_YR1C2[21]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \int_C_YR1C2[22]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_C_YR1C2[23]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \int_C_YR1C2[24]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_C_YR1C2[25]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \int_C_YR1C2[26]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_C_YR1C2[27]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \int_C_YR1C2[28]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_C_YR1C2[29]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \int_C_YR1C2[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_C_YR1C2[30]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_C_YR1C2[31]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \int_C_YR1C2[31]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_C_YR1C2[3]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \int_C_YR1C2[4]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_C_YR1C2[5]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \int_C_YR1C2[6]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_C_YR1C2[7]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \int_C_YR1C2[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_C_YR1C2[9]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \int_C_YR2C0[0]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_C_YR2C0[10]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_C_YR2C0[11]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \int_C_YR2C0[12]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_C_YR2C0[13]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \int_C_YR2C0[14]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_C_YR2C0[15]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \int_C_YR2C0[16]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_C_YR2C0[17]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \int_C_YR2C0[18]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_C_YR2C0[19]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \int_C_YR2C0[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \int_C_YR2C0[20]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_C_YR2C0[21]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \int_C_YR2C0[22]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_C_YR2C0[23]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \int_C_YR2C0[24]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_C_YR2C0[25]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \int_C_YR2C0[26]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_C_YR2C0[27]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \int_C_YR2C0[28]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_C_YR2C0[29]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \int_C_YR2C0[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_C_YR2C0[30]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_C_YR2C0[31]_i_2\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \int_C_YR2C0[3]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \int_C_YR2C0[4]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_C_YR2C0[5]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \int_C_YR2C0[6]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_C_YR2C0[7]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \int_C_YR2C0[8]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_C_YR2C0[9]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \int_C_YR2C1[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_C_YR2C1[10]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_C_YR2C1[11]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \int_C_YR2C1[12]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_C_YR2C1[13]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \int_C_YR2C1[14]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_C_YR2C1[15]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \int_C_YR2C1[16]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_C_YR2C1[17]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \int_C_YR2C1[18]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_C_YR2C1[19]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \int_C_YR2C1[1]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \int_C_YR2C1[20]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_C_YR2C1[21]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \int_C_YR2C1[22]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_C_YR2C1[23]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \int_C_YR2C1[24]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_C_YR2C1[25]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \int_C_YR2C1[26]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_C_YR2C1[27]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \int_C_YR2C1[28]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_C_YR2C1[29]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \int_C_YR2C1[2]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_C_YR2C1[30]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_C_YR2C1[31]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \int_C_YR2C1[3]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \int_C_YR2C1[4]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_C_YR2C1[5]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \int_C_YR2C1[6]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_C_YR2C1[7]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \int_C_YR2C1[8]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_C_YR2C1[9]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \int_C_YR2C2[0]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_C_YR2C2[10]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_C_YR2C2[11]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \int_C_YR2C2[12]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_C_YR2C2[13]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \int_C_YR2C2[14]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_C_YR2C2[15]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \int_C_YR2C2[16]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_C_YR2C2[17]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \int_C_YR2C2[18]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_C_YR2C2[19]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \int_C_YR2C2[1]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \int_C_YR2C2[20]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_C_YR2C2[21]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \int_C_YR2C2[22]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_C_YR2C2[23]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \int_C_YR2C2[24]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_C_YR2C2[25]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \int_C_YR2C2[26]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_C_YR2C2[27]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \int_C_YR2C2[28]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_C_YR2C2[29]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \int_C_YR2C2[2]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_C_YR2C2[30]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_C_YR2C2[31]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \int_C_YR2C2[31]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_C_YR2C2[3]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \int_C_YR2C2[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_C_YR2C2[5]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \int_C_YR2C2[6]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_C_YR2C2[7]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \int_C_YR2C2[8]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_C_YR2C2[9]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \int_c_high_thresh[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_c_high_thresh[10]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_c_high_thresh[11]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \int_c_high_thresh[12]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_c_high_thresh[13]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \int_c_high_thresh[14]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_c_high_thresh[15]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \int_c_high_thresh[16]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_c_high_thresh[17]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \int_c_high_thresh[18]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_c_high_thresh[19]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \int_c_high_thresh[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \int_c_high_thresh[20]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_c_high_thresh[21]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \int_c_high_thresh[22]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_c_high_thresh[23]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \int_c_high_thresh[24]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_c_high_thresh[25]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \int_c_high_thresh[26]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_c_high_thresh[27]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \int_c_high_thresh[28]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_c_high_thresh[29]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \int_c_high_thresh[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_c_high_thresh[30]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_c_high_thresh[31]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \int_c_high_thresh[31]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_c_high_thresh[3]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \int_c_high_thresh[4]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_c_high_thresh[5]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \int_c_high_thresh[6]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_c_high_thresh[7]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \int_c_high_thresh[8]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_c_high_thresh[9]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \int_c_invert[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_c_invert[10]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_c_invert[11]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \int_c_invert[12]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_c_invert[13]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \int_c_invert[14]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_c_invert[15]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \int_c_invert[16]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_c_invert[17]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \int_c_invert[18]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_c_invert[19]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \int_c_invert[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \int_c_invert[20]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_c_invert[21]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \int_c_invert[22]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_c_invert[23]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \int_c_invert[24]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_c_invert[25]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \int_c_invert[26]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_c_invert[27]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \int_c_invert[28]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_c_invert[29]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \int_c_invert[2]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_c_invert[30]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_c_invert[31]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \int_c_invert[3]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \int_c_invert[4]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_c_invert[5]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \int_c_invert[6]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_c_invert[7]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \int_c_invert[8]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_c_invert[9]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \int_c_low_thresh[0]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_c_low_thresh[10]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_c_low_thresh[11]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \int_c_low_thresh[12]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_c_low_thresh[13]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \int_c_low_thresh[14]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_c_low_thresh[15]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \int_c_low_thresh[16]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_c_low_thresh[17]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \int_c_low_thresh[18]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_c_low_thresh[19]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \int_c_low_thresh[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \int_c_low_thresh[20]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_c_low_thresh[21]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \int_c_low_thresh[22]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_c_low_thresh[23]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \int_c_low_thresh[24]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_c_low_thresh[25]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \int_c_low_thresh[26]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_c_low_thresh[27]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \int_c_low_thresh[28]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_c_low_thresh[29]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \int_c_low_thresh[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_c_low_thresh[30]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_c_low_thresh[31]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \int_c_low_thresh[3]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \int_c_low_thresh[4]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_c_low_thresh[5]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \int_c_low_thresh[6]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_c_low_thresh[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \int_c_low_thresh[8]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_c_low_thresh[9]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_cols[31]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \rdata_data[0]_i_6\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_11\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_12\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \rdata_data[2]_i_9\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \rstate[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_ARREADY_INST_0 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_AWREADY_INST_0 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_BVALID_INST_0 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_RVALID_INST_0 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of s_axi_CONTROL_BUS_WREADY_INST_0 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_5_cast_reg_1195[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_6_cast_reg_1200[9]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_reg_1185[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_reg_1185[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tmp_reg_1185[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_reg_1185[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_reg_1185[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_reg_1185[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_reg_1185[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_reg_1185[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_reg_1185[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[7]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_s_reg_1190[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \wstate[1]_i_2\ : label is "soft_lutpair39";
begin
  E(0) <= \^e\(0);
  Q(11 downto 0) <= \^q\(11 downto 0);
  \ap_return_0_preg_reg[11]\(11 downto 0) <= \^ap_return_0_preg_reg[11]\(11 downto 0);
  \ap_return_1_preg_reg[0]\ <= \^ap_return_1_preg_reg[0]\;
  ap_start <= \^ap_start\;
  ar_hs <= \^ar_hs\;
  int_ap_done <= \^int_ap_done\;
  int_ap_start_reg_0 <= \^int_ap_start_reg_0\;
  \int_c_high_thresh_reg[7]_0\(7 downto 0) <= \^int_c_high_thresh_reg[7]_0\(7 downto 0);
  \rdata_data_reg[0]_0\ <= \^rdata_data_reg[0]_0\;
  \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0) <= \^tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0);
  \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0) <= \^tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0);
  \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0) <= \^tmp_36_0_i_reg_1205_reg[7]\(7 downto 0);
  \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0) <= \^tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0);
  \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0) <= \^tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0);
  \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0) <= \^tmp_36_1_i_reg_1235_reg[7]\(7 downto 0);
  \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0) <= \^tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0);
  \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0) <= \^tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0);
  \tmp_36_2_i_reg_1265_reg[7]\(7 downto 0) <= \^tmp_36_2_i_reg_1265_reg[7]\(7 downto 0);
  \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0) <= \^tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0);
  \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0) <= \^tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0);
  \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0) <= \^tmp_38_0_i_reg_1210_reg[7]\(7 downto 0);
  \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0) <= \^tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0);
  \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0) <= \^tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0);
  \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0) <= \^tmp_38_1_i_reg_1240_reg[7]\(7 downto 0);
  \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0) <= \^tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0);
  \tmp_38_2_i_reg_1270_reg[7]\(7 downto 0) <= \^tmp_38_2_i_reg_1270_reg[7]\(7 downto 0);
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_return_1_preg(0),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(0),
      I1 => ap_return_0_preg(0),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(10),
      I1 => ap_return_1_preg(10),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(10)
    );
\SRL_SIG_reg[2][10]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(10),
      I1 => ap_return_0_preg(10),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(11),
      I1 => ap_return_1_preg(11),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(11)
    );
\SRL_SIG_reg[2][11]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(11),
      I1 => ap_return_0_preg(11),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(11)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_return_1_preg(1),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(1)
    );
\SRL_SIG_reg[2][1]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(1),
      I1 => ap_return_0_preg(1),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(2),
      I1 => ap_return_1_preg(2),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(2)
    );
\SRL_SIG_reg[2][2]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(2),
      I1 => ap_return_0_preg(2),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(3),
      I1 => ap_return_1_preg(3),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(3)
    );
\SRL_SIG_reg[2][3]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(3),
      I1 => ap_return_0_preg(3),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(4),
      I1 => ap_return_1_preg(4),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(4)
    );
\SRL_SIG_reg[2][4]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(4),
      I1 => ap_return_0_preg(4),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(5),
      I1 => ap_return_1_preg(5),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(5)
    );
\SRL_SIG_reg[2][5]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(5),
      I1 => ap_return_0_preg(5),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(6),
      I1 => ap_return_1_preg(6),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(6)
    );
\SRL_SIG_reg[2][6]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(6),
      I1 => ap_return_0_preg(6),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(7),
      I1 => ap_return_1_preg(7),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(7)
    );
\SRL_SIG_reg[2][7]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(7),
      I1 => ap_return_0_preg(7),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(8),
      I1 => ap_return_1_preg(8),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(8)
    );
\SRL_SIG_reg[2][8]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(8),
      I1 => ap_return_0_preg(8),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^q\(9),
      I1 => ap_return_1_preg(9),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => \in\(9)
    );
\SRL_SIG_reg[2][9]_srl3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCACC"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(9),
      I1 => ap_return_0_preg(9),
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_start\,
      I4 => ap_done_reg,
      O => int_ap_done_reg_0(9)
    );
ap_reg_ready_image_filter_Block_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0A0A0"
    )
        port map (
      I0 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I1 => ap_done_reg,
      I2 => ap_rst_n,
      I3 => \^int_ap_start_reg_0\,
      I4 => \^ap_start\,
      O => ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg
    );
\ap_return_1_preg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => \^ap_return_1_preg_reg[0]\
    );
\edge_val_2_i_reg_1567[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(24),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(25),
      O => \edge_val_2_i_reg_1567[7]_i_10_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(30),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(31),
      O => \edge_val_2_i_reg_1567[7]_i_12_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(28),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(29),
      O => \edge_val_2_i_reg_1567[7]_i_13_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(26),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(27),
      O => \edge_val_2_i_reg_1567[7]_i_14_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(24),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(25),
      O => \edge_val_2_i_reg_1567[7]_i_15_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(30),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(31),
      O => \edge_val_2_i_reg_1567[7]_i_16_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(28),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(29),
      O => \edge_val_2_i_reg_1567[7]_i_17_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(26),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(27),
      O => \edge_val_2_i_reg_1567[7]_i_18_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(24),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(25),
      O => \edge_val_2_i_reg_1567[7]_i_19_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(22),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(23),
      O => \edge_val_2_i_reg_1567[7]_i_21_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(20),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(21),
      O => \edge_val_2_i_reg_1567[7]_i_22_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(18),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(19),
      O => \edge_val_2_i_reg_1567[7]_i_23_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(16),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(17),
      O => \edge_val_2_i_reg_1567[7]_i_24_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(22),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(23),
      O => \edge_val_2_i_reg_1567[7]_i_26_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(20),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(21),
      O => \edge_val_2_i_reg_1567[7]_i_27_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(18),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(19),
      O => \edge_val_2_i_reg_1567[7]_i_28_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(16),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(17),
      O => \edge_val_2_i_reg_1567[7]_i_29_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(22),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(23),
      O => \edge_val_2_i_reg_1567[7]_i_30_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(20),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(21),
      O => \edge_val_2_i_reg_1567[7]_i_31_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(18),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(19),
      O => \edge_val_2_i_reg_1567[7]_i_32_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(16),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(17),
      O => \edge_val_2_i_reg_1567[7]_i_33_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(14),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(15),
      O => \edge_val_2_i_reg_1567[7]_i_35_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(12),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(13),
      O => \edge_val_2_i_reg_1567[7]_i_36_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(10),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(11),
      O => \edge_val_2_i_reg_1567[7]_i_37_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(8),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(9),
      O => \edge_val_2_i_reg_1567[7]_i_38_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(14),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(15),
      O => \edge_val_2_i_reg_1567[7]_i_40_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(12),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(13),
      O => \edge_val_2_i_reg_1567[7]_i_41_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(10),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(11),
      O => \edge_val_2_i_reg_1567[7]_i_42_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(8),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(9),
      O => \edge_val_2_i_reg_1567[7]_i_43_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(14),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(15),
      O => \edge_val_2_i_reg_1567[7]_i_44_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(12),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(13),
      O => \edge_val_2_i_reg_1567[7]_i_45_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(10),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(11),
      O => \edge_val_2_i_reg_1567[7]_i_46_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(8),
      I1 => image_filter_sobel_filter_core_U0_c_low_thresh(9),
      O => \edge_val_2_i_reg_1567[7]_i_47_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(6),
      I1 => \edge_val1_i_reg_1561_reg[7]\(6),
      I2 => \edge_val1_i_reg_1561_reg[7]\(7),
      I3 => image_filter_sobel_filter_core_U0_c_low_thresh(7),
      O => \edge_val_2_i_reg_1567[7]_i_56_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(4),
      I1 => \edge_val1_i_reg_1561_reg[7]\(4),
      I2 => \edge_val1_i_reg_1561_reg[7]\(5),
      I3 => image_filter_sobel_filter_core_U0_c_low_thresh(5),
      O => \edge_val_2_i_reg_1567[7]_i_57_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(2),
      I1 => \edge_val1_i_reg_1561_reg[7]\(2),
      I2 => \edge_val1_i_reg_1561_reg[7]\(3),
      I3 => image_filter_sobel_filter_core_U0_c_low_thresh(3),
      O => \edge_val_2_i_reg_1567[7]_i_58_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(0),
      I1 => \edge_val1_i_reg_1561_reg[7]\(0),
      I2 => \edge_val1_i_reg_1561_reg[7]\(1),
      I3 => image_filter_sobel_filter_core_U0_c_low_thresh(1),
      O => \edge_val_2_i_reg_1567[7]_i_59_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(6),
      I1 => \edge_val1_i_reg_1561_reg[7]\(6),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(7),
      I3 => \edge_val1_i_reg_1561_reg[7]\(7),
      O => \edge_val_2_i_reg_1567[7]_i_60_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(4),
      I1 => \edge_val1_i_reg_1561_reg[7]\(4),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(5),
      I3 => \edge_val1_i_reg_1561_reg[7]\(5),
      O => \edge_val_2_i_reg_1567[7]_i_61_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(2),
      I1 => \edge_val1_i_reg_1561_reg[7]\(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(3),
      I3 => \edge_val1_i_reg_1561_reg[7]\(3),
      O => \edge_val_2_i_reg_1567[7]_i_62_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(0),
      I1 => \edge_val1_i_reg_1561_reg[7]\(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(1),
      I3 => \edge_val1_i_reg_1561_reg[7]\(1),
      O => \edge_val_2_i_reg_1567[7]_i_63_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(30),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(31),
      O => \edge_val_2_i_reg_1567[7]_i_7_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(28),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(29),
      O => \edge_val_2_i_reg_1567[7]_i_8_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_high_thresh(26),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(27),
      O => \edge_val_2_i_reg_1567[7]_i_9_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_2_i_reg_1567_reg[7]_i_25_n_0\,
      CO(3) => \edge_val_2_i_reg_1567_reg[7]_i_11_n_0\,
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_11_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_11_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val_2_i_reg_1567[7]_i_26_n_0\,
      DI(2) => \edge_val_2_i_reg_1567[7]_i_27_n_0\,
      DI(1) => \edge_val_2_i_reg_1567[7]_i_28_n_0\,
      DI(0) => \edge_val_2_i_reg_1567[7]_i_29_n_0\,
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_30_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_31_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_32_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_33_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \edge_val_2_i_reg_1567_reg[7]_i_20_n_0\,
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_20_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_20_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_35_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_36_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_37_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_38_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_2_i_reg_1567_reg[7]_i_39_n_0\,
      CO(3) => \edge_val_2_i_reg_1567_reg[7]_i_25_n_0\,
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_25_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_25_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_25_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val_2_i_reg_1567[7]_i_40_n_0\,
      DI(2) => \edge_val_2_i_reg_1567[7]_i_41_n_0\,
      DI(1) => \edge_val_2_i_reg_1567[7]_i_42_n_0\,
      DI(0) => \edge_val_2_i_reg_1567[7]_i_43_n_0\,
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_44_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_45_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_46_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_47_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val_2_i_reg_1567_reg[7]_i_39_n_0\,
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_39_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_39_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_39_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val_2_i_reg_1567[7]_i_56_n_0\,
      DI(2) => \edge_val_2_i_reg_1567[7]_i_57_n_0\,
      DI(1) => \edge_val_2_i_reg_1567[7]_i_58_n_0\,
      DI(0) => \edge_val_2_i_reg_1567[7]_i_59_n_0\,
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_39_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_60_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_61_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_62_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_63_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_2_i_reg_1567_reg[7]_i_6_n_0\,
      CO(3) => \edge_val_2_i_reg_1567_reg[0]\(0),
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_4_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_4_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => image_filter_sobel_filter_core_U0_c_high_thresh(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_7_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_8_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_9_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_10_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_2_i_reg_1567_reg[7]_i_11_n_0\,
      CO(3) => \edge_val_2_i_reg_1567_reg[7]\(0),
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_5_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_5_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val_2_i_reg_1567[7]_i_12_n_0\,
      DI(2) => \edge_val_2_i_reg_1567[7]_i_13_n_0\,
      DI(1) => \edge_val_2_i_reg_1567[7]_i_14_n_0\,
      DI(0) => \edge_val_2_i_reg_1567[7]_i_15_n_0\,
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_16_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_17_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_18_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_19_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val_2_i_reg_1567_reg[7]_i_20_n_0\,
      CO(3) => \edge_val_2_i_reg_1567_reg[7]_i_6_n_0\,
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_6_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_6_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_21_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_22_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_23_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_24_n_0\
    );
\int_C_XR0C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(0),
      O => or19_out(0)
    );
\int_C_XR0C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[10]\,
      O => or19_out(10)
    );
\int_C_XR0C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[11]\,
      O => or19_out(11)
    );
\int_C_XR0C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[12]\,
      O => or19_out(12)
    );
\int_C_XR0C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[13]\,
      O => or19_out(13)
    );
\int_C_XR0C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[14]\,
      O => or19_out(14)
    );
\int_C_XR0C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[15]\,
      O => or19_out(15)
    );
\int_C_XR0C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[16]\,
      O => or19_out(16)
    );
\int_C_XR0C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[17]\,
      O => or19_out(17)
    );
\int_C_XR0C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[18]\,
      O => or19_out(18)
    );
\int_C_XR0C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[19]\,
      O => or19_out(19)
    );
\int_C_XR0C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(1),
      O => or19_out(1)
    );
\int_C_XR0C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[20]\,
      O => or19_out(20)
    );
\int_C_XR0C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[21]\,
      O => or19_out(21)
    );
\int_C_XR0C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[22]\,
      O => or19_out(22)
    );
\int_C_XR0C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C0_reg_n_0_[23]\,
      O => or19_out(23)
    );
\int_C_XR0C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[24]\,
      O => or19_out(24)
    );
\int_C_XR0C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[25]\,
      O => or19_out(25)
    );
\int_C_XR0C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[26]\,
      O => or19_out(26)
    );
\int_C_XR0C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[27]\,
      O => or19_out(27)
    );
\int_C_XR0C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[28]\,
      O => or19_out(28)
    );
\int_C_XR0C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[29]\,
      O => or19_out(29)
    );
\int_C_XR0C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(2),
      O => or19_out(2)
    );
\int_C_XR0C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[30]\,
      O => or19_out(30)
    );
\int_C_XR0C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \int_C_XR0C0[31]_i_3_n_0\,
      O => p_0_in51_out
    );
\int_C_XR0C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C0_reg_n_0_[31]\,
      O => or19_out(31)
    );
\int_C_XR0C0[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => \int_C_XR0C0[31]_i_3_n_0\
    );
\int_C_XR0C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(3),
      O => or19_out(3)
    );
\int_C_XR0C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(4),
      O => or19_out(4)
    );
\int_C_XR0C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(5),
      O => or19_out(5)
    );
\int_C_XR0C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(6),
      O => or19_out(6)
    );
\int_C_XR0C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_i_reg_1205_reg[7]\(7),
      O => or19_out(7)
    );
\int_C_XR0C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[8]\,
      O => or19_out(8)
    );
\int_C_XR0C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C0_reg_n_0_[9]\,
      O => or19_out(9)
    );
\int_C_XR0C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(0),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(0),
      R => '0'
    );
\int_C_XR0C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(10),
      Q => \int_C_XR0C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR0C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(11),
      Q => \int_C_XR0C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR0C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(12),
      Q => \int_C_XR0C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR0C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(13),
      Q => \int_C_XR0C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR0C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(14),
      Q => \int_C_XR0C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR0C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(15),
      Q => \int_C_XR0C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR0C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(16),
      Q => \int_C_XR0C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR0C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(17),
      Q => \int_C_XR0C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR0C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(18),
      Q => \int_C_XR0C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR0C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(19),
      Q => \int_C_XR0C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR0C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(1),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(1),
      R => '0'
    );
\int_C_XR0C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(20),
      Q => \int_C_XR0C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR0C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(21),
      Q => \int_C_XR0C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR0C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(22),
      Q => \int_C_XR0C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR0C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(23),
      Q => \int_C_XR0C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR0C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(24),
      Q => \int_C_XR0C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR0C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(25),
      Q => \int_C_XR0C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR0C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(26),
      Q => \int_C_XR0C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR0C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(27),
      Q => \int_C_XR0C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR0C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(28),
      Q => \int_C_XR0C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR0C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(29),
      Q => \int_C_XR0C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR0C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(2),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(2),
      R => '0'
    );
\int_C_XR0C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(30),
      Q => \int_C_XR0C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR0C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(31),
      Q => \int_C_XR0C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR0C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(3),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(3),
      R => '0'
    );
\int_C_XR0C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(4),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(4),
      R => '0'
    );
\int_C_XR0C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(5),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(5),
      R => '0'
    );
\int_C_XR0C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(6),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(6),
      R => '0'
    );
\int_C_XR0C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(7),
      Q => \^tmp_36_0_i_reg_1205_reg[7]\(7),
      R => '0'
    );
\int_C_XR0C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(8),
      Q => \int_C_XR0C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR0C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in51_out,
      D => or19_out(9),
      Q => \int_C_XR0C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR0C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(0),
      O => or18_out(0)
    );
\int_C_XR0C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[10]\,
      O => or18_out(10)
    );
\int_C_XR0C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[11]\,
      O => or18_out(11)
    );
\int_C_XR0C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[12]\,
      O => or18_out(12)
    );
\int_C_XR0C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[13]\,
      O => or18_out(13)
    );
\int_C_XR0C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[14]\,
      O => or18_out(14)
    );
\int_C_XR0C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[15]\,
      O => or18_out(15)
    );
\int_C_XR0C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[16]\,
      O => or18_out(16)
    );
\int_C_XR0C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[17]\,
      O => or18_out(17)
    );
\int_C_XR0C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[18]\,
      O => or18_out(18)
    );
\int_C_XR0C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[19]\,
      O => or18_out(19)
    );
\int_C_XR0C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(1),
      O => or18_out(1)
    );
\int_C_XR0C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[20]\,
      O => or18_out(20)
    );
\int_C_XR0C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[21]\,
      O => or18_out(21)
    );
\int_C_XR0C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[22]\,
      O => or18_out(22)
    );
\int_C_XR0C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C1_reg_n_0_[23]\,
      O => or18_out(23)
    );
\int_C_XR0C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[24]\,
      O => or18_out(24)
    );
\int_C_XR0C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[25]\,
      O => or18_out(25)
    );
\int_C_XR0C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[26]\,
      O => or18_out(26)
    );
\int_C_XR0C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[27]\,
      O => or18_out(27)
    );
\int_C_XR0C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[28]\,
      O => or18_out(28)
    );
\int_C_XR0C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[29]\,
      O => or18_out(29)
    );
\int_C_XR0C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(2),
      O => or18_out(2)
    );
\int_C_XR0C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[30]\,
      O => or18_out(30)
    );
\int_C_XR0C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \int_C_XR0C1[31]_i_3_n_0\,
      O => p_0_in49_out
    );
\int_C_XR0C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C1_reg_n_0_[31]\,
      O => or18_out(31)
    );
\int_C_XR0C1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CONTROL_BUS_WVALID,
      I5 => \waddr_reg_n_0_[4]\,
      O => \int_C_XR0C1[31]_i_3_n_0\
    );
\int_C_XR0C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(3),
      O => or18_out(3)
    );
\int_C_XR0C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(4),
      O => or18_out(4)
    );
\int_C_XR0C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(5),
      O => or18_out(5)
    );
\int_C_XR0C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(6),
      O => or18_out(6)
    );
\int_C_XR0C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_1_i_reg_1215_reg[7]\(7),
      O => or18_out(7)
    );
\int_C_XR0C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[8]\,
      O => or18_out(8)
    );
\int_C_XR0C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C1_reg_n_0_[9]\,
      O => or18_out(9)
    );
\int_C_XR0C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(0),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(0),
      R => '0'
    );
\int_C_XR0C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(10),
      Q => \int_C_XR0C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR0C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(11),
      Q => \int_C_XR0C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR0C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(12),
      Q => \int_C_XR0C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR0C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(13),
      Q => \int_C_XR0C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR0C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(14),
      Q => \int_C_XR0C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR0C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(15),
      Q => \int_C_XR0C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR0C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(16),
      Q => \int_C_XR0C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR0C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(17),
      Q => \int_C_XR0C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR0C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(18),
      Q => \int_C_XR0C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR0C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(19),
      Q => \int_C_XR0C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR0C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(1),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(1),
      R => '0'
    );
\int_C_XR0C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(20),
      Q => \int_C_XR0C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR0C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(21),
      Q => \int_C_XR0C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR0C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(22),
      Q => \int_C_XR0C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR0C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(23),
      Q => \int_C_XR0C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR0C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(24),
      Q => \int_C_XR0C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR0C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(25),
      Q => \int_C_XR0C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR0C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(26),
      Q => \int_C_XR0C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR0C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(27),
      Q => \int_C_XR0C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR0C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(28),
      Q => \int_C_XR0C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR0C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(29),
      Q => \int_C_XR0C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR0C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(2),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(2),
      R => '0'
    );
\int_C_XR0C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(30),
      Q => \int_C_XR0C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR0C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(31),
      Q => \int_C_XR0C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR0C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(3),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(3),
      R => '0'
    );
\int_C_XR0C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(4),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(4),
      R => '0'
    );
\int_C_XR0C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(5),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(5),
      R => '0'
    );
\int_C_XR0C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(6),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(6),
      R => '0'
    );
\int_C_XR0C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(7),
      Q => \^tmp_36_0_1_i_reg_1215_reg[7]\(7),
      R => '0'
    );
\int_C_XR0C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(8),
      Q => \int_C_XR0C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR0C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in49_out,
      D => or18_out(9),
      Q => \int_C_XR0C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR0C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(0),
      O => or17_out(0)
    );
\int_C_XR0C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[10]\,
      O => or17_out(10)
    );
\int_C_XR0C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[11]\,
      O => or17_out(11)
    );
\int_C_XR0C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[12]\,
      O => or17_out(12)
    );
\int_C_XR0C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[13]\,
      O => or17_out(13)
    );
\int_C_XR0C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[14]\,
      O => or17_out(14)
    );
\int_C_XR0C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[15]\,
      O => or17_out(15)
    );
\int_C_XR0C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[16]\,
      O => or17_out(16)
    );
\int_C_XR0C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[17]\,
      O => or17_out(17)
    );
\int_C_XR0C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[18]\,
      O => or17_out(18)
    );
\int_C_XR0C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[19]\,
      O => or17_out(19)
    );
\int_C_XR0C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(1),
      O => or17_out(1)
    );
\int_C_XR0C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[20]\,
      O => or17_out(20)
    );
\int_C_XR0C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[21]\,
      O => or17_out(21)
    );
\int_C_XR0C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[22]\,
      O => or17_out(22)
    );
\int_C_XR0C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR0C2_reg_n_0_[23]\,
      O => or17_out(23)
    );
\int_C_XR0C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[24]\,
      O => or17_out(24)
    );
\int_C_XR0C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[25]\,
      O => or17_out(25)
    );
\int_C_XR0C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[26]\,
      O => or17_out(26)
    );
\int_C_XR0C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[27]\,
      O => or17_out(27)
    );
\int_C_XR0C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[28]\,
      O => or17_out(28)
    );
\int_C_XR0C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[29]\,
      O => or17_out(29)
    );
\int_C_XR0C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(2),
      O => or17_out(2)
    );
\int_C_XR0C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[30]\,
      O => or17_out(30)
    );
\int_C_XR0C2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \int_C_XR0C2[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[4]\,
      O => p_0_in47_out
    );
\int_C_XR0C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR0C2_reg_n_0_[31]\,
      O => or17_out(31)
    );
\int_C_XR0C2[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_0_[7]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_C_XR0C2[31]_i_3_n_0\
    );
\int_C_XR0C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(3),
      O => or17_out(3)
    );
\int_C_XR0C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(4),
      O => or17_out(4)
    );
\int_C_XR0C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(5),
      O => or17_out(5)
    );
\int_C_XR0C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(6),
      O => or17_out(6)
    );
\int_C_XR0C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_0_2_i_reg_1225_reg[7]\(7),
      O => or17_out(7)
    );
\int_C_XR0C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[8]\,
      O => or17_out(8)
    );
\int_C_XR0C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR0C2_reg_n_0_[9]\,
      O => or17_out(9)
    );
\int_C_XR0C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(0),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(0),
      R => '0'
    );
\int_C_XR0C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(10),
      Q => \int_C_XR0C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR0C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(11),
      Q => \int_C_XR0C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR0C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(12),
      Q => \int_C_XR0C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR0C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(13),
      Q => \int_C_XR0C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR0C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(14),
      Q => \int_C_XR0C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR0C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(15),
      Q => \int_C_XR0C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR0C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(16),
      Q => \int_C_XR0C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR0C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(17),
      Q => \int_C_XR0C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR0C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(18),
      Q => \int_C_XR0C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR0C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(19),
      Q => \int_C_XR0C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR0C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(1),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(1),
      R => '0'
    );
\int_C_XR0C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(20),
      Q => \int_C_XR0C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR0C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(21),
      Q => \int_C_XR0C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR0C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(22),
      Q => \int_C_XR0C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR0C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(23),
      Q => \int_C_XR0C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR0C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(24),
      Q => \int_C_XR0C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR0C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(25),
      Q => \int_C_XR0C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR0C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(26),
      Q => \int_C_XR0C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR0C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(27),
      Q => \int_C_XR0C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR0C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(28),
      Q => \int_C_XR0C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR0C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(29),
      Q => \int_C_XR0C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR0C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(2),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(2),
      R => '0'
    );
\int_C_XR0C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(30),
      Q => \int_C_XR0C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR0C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(31),
      Q => \int_C_XR0C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR0C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(3),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(3),
      R => '0'
    );
\int_C_XR0C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(4),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(4),
      R => '0'
    );
\int_C_XR0C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(5),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(5),
      R => '0'
    );
\int_C_XR0C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(6),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(6),
      R => '0'
    );
\int_C_XR0C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(7),
      Q => \^tmp_36_0_2_i_reg_1225_reg[7]\(7),
      R => '0'
    );
\int_C_XR0C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(8),
      Q => \int_C_XR0C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR0C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in47_out,
      D => or17_out(9),
      Q => \int_C_XR0C2_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR1C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(0),
      O => or16_out(0)
    );
\int_C_XR1C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[10]\,
      O => or16_out(10)
    );
\int_C_XR1C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[11]\,
      O => or16_out(11)
    );
\int_C_XR1C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[12]\,
      O => or16_out(12)
    );
\int_C_XR1C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[13]\,
      O => or16_out(13)
    );
\int_C_XR1C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[14]\,
      O => or16_out(14)
    );
\int_C_XR1C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[15]\,
      O => or16_out(15)
    );
\int_C_XR1C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[16]\,
      O => or16_out(16)
    );
\int_C_XR1C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[17]\,
      O => or16_out(17)
    );
\int_C_XR1C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[18]\,
      O => or16_out(18)
    );
\int_C_XR1C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[19]\,
      O => or16_out(19)
    );
\int_C_XR1C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(1),
      O => or16_out(1)
    );
\int_C_XR1C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[20]\,
      O => or16_out(20)
    );
\int_C_XR1C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[21]\,
      O => or16_out(21)
    );
\int_C_XR1C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[22]\,
      O => or16_out(22)
    );
\int_C_XR1C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C0_reg_n_0_[23]\,
      O => or16_out(23)
    );
\int_C_XR1C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[24]\,
      O => or16_out(24)
    );
\int_C_XR1C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[25]\,
      O => or16_out(25)
    );
\int_C_XR1C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[26]\,
      O => or16_out(26)
    );
\int_C_XR1C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[27]\,
      O => or16_out(27)
    );
\int_C_XR1C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[28]\,
      O => or16_out(28)
    );
\int_C_XR1C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[29]\,
      O => or16_out(29)
    );
\int_C_XR1C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(2),
      O => or16_out(2)
    );
\int_C_XR1C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[30]\,
      O => or16_out(30)
    );
\int_C_XR1C0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \int_cols[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => p_0_in45_out
    );
\int_C_XR1C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C0_reg_n_0_[31]\,
      O => or16_out(31)
    );
\int_C_XR1C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(3),
      O => or16_out(3)
    );
\int_C_XR1C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(4),
      O => or16_out(4)
    );
\int_C_XR1C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(5),
      O => or16_out(5)
    );
\int_C_XR1C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(6),
      O => or16_out(6)
    );
\int_C_XR1C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_i_reg_1235_reg[7]\(7),
      O => or16_out(7)
    );
\int_C_XR1C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[8]\,
      O => or16_out(8)
    );
\int_C_XR1C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C0_reg_n_0_[9]\,
      O => or16_out(9)
    );
\int_C_XR1C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(0),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(0),
      R => '0'
    );
\int_C_XR1C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(10),
      Q => \int_C_XR1C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR1C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(11),
      Q => \int_C_XR1C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR1C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(12),
      Q => \int_C_XR1C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR1C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(13),
      Q => \int_C_XR1C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR1C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(14),
      Q => \int_C_XR1C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR1C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(15),
      Q => \int_C_XR1C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR1C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(16),
      Q => \int_C_XR1C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR1C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(17),
      Q => \int_C_XR1C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR1C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(18),
      Q => \int_C_XR1C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR1C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(19),
      Q => \int_C_XR1C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR1C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(1),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(1),
      R => '0'
    );
\int_C_XR1C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(20),
      Q => \int_C_XR1C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR1C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(21),
      Q => \int_C_XR1C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR1C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(22),
      Q => \int_C_XR1C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR1C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(23),
      Q => \int_C_XR1C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR1C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(24),
      Q => \int_C_XR1C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR1C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(25),
      Q => \int_C_XR1C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR1C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(26),
      Q => \int_C_XR1C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR1C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(27),
      Q => \int_C_XR1C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR1C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(28),
      Q => \int_C_XR1C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR1C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(29),
      Q => \int_C_XR1C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR1C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(2),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(2),
      R => '0'
    );
\int_C_XR1C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(30),
      Q => \int_C_XR1C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR1C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(31),
      Q => \int_C_XR1C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR1C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(3),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(3),
      R => '0'
    );
\int_C_XR1C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(4),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(4),
      R => '0'
    );
\int_C_XR1C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(5),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(5),
      R => '0'
    );
\int_C_XR1C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(6),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(6),
      R => '0'
    );
\int_C_XR1C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(7),
      Q => \^tmp_36_1_i_reg_1235_reg[7]\(7),
      R => '0'
    );
\int_C_XR1C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(8),
      Q => \int_C_XR1C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR1C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in45_out,
      D => or16_out(9),
      Q => \int_C_XR1C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR1C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(0),
      O => or15_out(0)
    );
\int_C_XR1C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[10]\,
      O => or15_out(10)
    );
\int_C_XR1C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[11]\,
      O => or15_out(11)
    );
\int_C_XR1C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[12]\,
      O => or15_out(12)
    );
\int_C_XR1C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[13]\,
      O => or15_out(13)
    );
\int_C_XR1C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[14]\,
      O => or15_out(14)
    );
\int_C_XR1C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[15]\,
      O => or15_out(15)
    );
\int_C_XR1C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[16]\,
      O => or15_out(16)
    );
\int_C_XR1C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[17]\,
      O => or15_out(17)
    );
\int_C_XR1C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[18]\,
      O => or15_out(18)
    );
\int_C_XR1C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[19]\,
      O => or15_out(19)
    );
\int_C_XR1C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(1),
      O => or15_out(1)
    );
\int_C_XR1C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[20]\,
      O => or15_out(20)
    );
\int_C_XR1C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[21]\,
      O => or15_out(21)
    );
\int_C_XR1C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[22]\,
      O => or15_out(22)
    );
\int_C_XR1C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C1_reg_n_0_[23]\,
      O => or15_out(23)
    );
\int_C_XR1C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[24]\,
      O => or15_out(24)
    );
\int_C_XR1C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[25]\,
      O => or15_out(25)
    );
\int_C_XR1C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[26]\,
      O => or15_out(26)
    );
\int_C_XR1C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[27]\,
      O => or15_out(27)
    );
\int_C_XR1C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[28]\,
      O => or15_out(28)
    );
\int_C_XR1C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[29]\,
      O => or15_out(29)
    );
\int_C_XR1C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(2),
      O => or15_out(2)
    );
\int_C_XR1C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[30]\,
      O => or15_out(30)
    );
\int_C_XR1C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \int_C_XR0C0[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => p_0_in43_out
    );
\int_C_XR1C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C1_reg_n_0_[31]\,
      O => or15_out(31)
    );
\int_C_XR1C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(3),
      O => or15_out(3)
    );
\int_C_XR1C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(4),
      O => or15_out(4)
    );
\int_C_XR1C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(5),
      O => or15_out(5)
    );
\int_C_XR1C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(6),
      O => or15_out(6)
    );
\int_C_XR1C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_1_i_reg_1245_reg[7]\(7),
      O => or15_out(7)
    );
\int_C_XR1C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[8]\,
      O => or15_out(8)
    );
\int_C_XR1C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C1_reg_n_0_[9]\,
      O => or15_out(9)
    );
\int_C_XR1C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(0),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(0),
      R => '0'
    );
\int_C_XR1C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(10),
      Q => \int_C_XR1C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR1C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(11),
      Q => \int_C_XR1C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR1C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(12),
      Q => \int_C_XR1C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR1C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(13),
      Q => \int_C_XR1C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR1C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(14),
      Q => \int_C_XR1C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR1C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(15),
      Q => \int_C_XR1C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR1C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(16),
      Q => \int_C_XR1C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR1C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(17),
      Q => \int_C_XR1C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR1C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(18),
      Q => \int_C_XR1C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR1C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(19),
      Q => \int_C_XR1C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR1C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(1),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(1),
      R => '0'
    );
\int_C_XR1C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(20),
      Q => \int_C_XR1C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR1C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(21),
      Q => \int_C_XR1C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR1C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(22),
      Q => \int_C_XR1C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR1C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(23),
      Q => \int_C_XR1C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR1C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(24),
      Q => \int_C_XR1C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR1C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(25),
      Q => \int_C_XR1C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR1C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(26),
      Q => \int_C_XR1C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR1C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(27),
      Q => \int_C_XR1C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR1C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(28),
      Q => \int_C_XR1C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR1C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(29),
      Q => \int_C_XR1C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR1C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(2),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(2),
      R => '0'
    );
\int_C_XR1C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(30),
      Q => \int_C_XR1C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR1C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(31),
      Q => \int_C_XR1C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR1C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(3),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(3),
      R => '0'
    );
\int_C_XR1C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(4),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(4),
      R => '0'
    );
\int_C_XR1C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(5),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(5),
      R => '0'
    );
\int_C_XR1C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(6),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(6),
      R => '0'
    );
\int_C_XR1C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(7),
      Q => \^tmp_36_1_1_i_reg_1245_reg[7]\(7),
      R => '0'
    );
\int_C_XR1C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(8),
      Q => \int_C_XR1C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR1C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in43_out,
      D => or15_out(9),
      Q => \int_C_XR1C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR1C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(0),
      O => or14_out(0)
    );
\int_C_XR1C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[10]\,
      O => or14_out(10)
    );
\int_C_XR1C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[11]\,
      O => or14_out(11)
    );
\int_C_XR1C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[12]\,
      O => or14_out(12)
    );
\int_C_XR1C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[13]\,
      O => or14_out(13)
    );
\int_C_XR1C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[14]\,
      O => or14_out(14)
    );
\int_C_XR1C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[15]\,
      O => or14_out(15)
    );
\int_C_XR1C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[16]\,
      O => or14_out(16)
    );
\int_C_XR1C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[17]\,
      O => or14_out(17)
    );
\int_C_XR1C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[18]\,
      O => or14_out(18)
    );
\int_C_XR1C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[19]\,
      O => or14_out(19)
    );
\int_C_XR1C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(1),
      O => or14_out(1)
    );
\int_C_XR1C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[20]\,
      O => or14_out(20)
    );
\int_C_XR1C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[21]\,
      O => or14_out(21)
    );
\int_C_XR1C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[22]\,
      O => or14_out(22)
    );
\int_C_XR1C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR1C2_reg_n_0_[23]\,
      O => or14_out(23)
    );
\int_C_XR1C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[24]\,
      O => or14_out(24)
    );
\int_C_XR1C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[25]\,
      O => or14_out(25)
    );
\int_C_XR1C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[26]\,
      O => or14_out(26)
    );
\int_C_XR1C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[27]\,
      O => or14_out(27)
    );
\int_C_XR1C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[28]\,
      O => or14_out(28)
    );
\int_C_XR1C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[29]\,
      O => or14_out(29)
    );
\int_C_XR1C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(2),
      O => or14_out(2)
    );
\int_C_XR1C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[30]\,
      O => or14_out(30)
    );
\int_C_XR1C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \int_C_XR0C1[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => p_0_in41_out
    );
\int_C_XR1C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR1C2_reg_n_0_[31]\,
      O => or14_out(31)
    );
\int_C_XR1C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(3),
      O => or14_out(3)
    );
\int_C_XR1C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(4),
      O => or14_out(4)
    );
\int_C_XR1C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(5),
      O => or14_out(5)
    );
\int_C_XR1C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(6),
      O => or14_out(6)
    );
\int_C_XR1C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_1_2_i_reg_1255_reg[7]\(7),
      O => or14_out(7)
    );
\int_C_XR1C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[8]\,
      O => or14_out(8)
    );
\int_C_XR1C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR1C2_reg_n_0_[9]\,
      O => or14_out(9)
    );
\int_C_XR1C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(0),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(0),
      R => '0'
    );
\int_C_XR1C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(10),
      Q => \int_C_XR1C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR1C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(11),
      Q => \int_C_XR1C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR1C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(12),
      Q => \int_C_XR1C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR1C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(13),
      Q => \int_C_XR1C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR1C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(14),
      Q => \int_C_XR1C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR1C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(15),
      Q => \int_C_XR1C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR1C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(16),
      Q => \int_C_XR1C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR1C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(17),
      Q => \int_C_XR1C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR1C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(18),
      Q => \int_C_XR1C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR1C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(19),
      Q => \int_C_XR1C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR1C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(1),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(1),
      R => '0'
    );
\int_C_XR1C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(20),
      Q => \int_C_XR1C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR1C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(21),
      Q => \int_C_XR1C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR1C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(22),
      Q => \int_C_XR1C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR1C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(23),
      Q => \int_C_XR1C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR1C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(24),
      Q => \int_C_XR1C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR1C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(25),
      Q => \int_C_XR1C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR1C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(26),
      Q => \int_C_XR1C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR1C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(27),
      Q => \int_C_XR1C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR1C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(28),
      Q => \int_C_XR1C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR1C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(29),
      Q => \int_C_XR1C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR1C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(2),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(2),
      R => '0'
    );
\int_C_XR1C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(30),
      Q => \int_C_XR1C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR1C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(31),
      Q => \int_C_XR1C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR1C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(3),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(3),
      R => '0'
    );
\int_C_XR1C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(4),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(4),
      R => '0'
    );
\int_C_XR1C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(5),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(5),
      R => '0'
    );
\int_C_XR1C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(6),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(6),
      R => '0'
    );
\int_C_XR1C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(7),
      Q => \^tmp_36_1_2_i_reg_1255_reg[7]\(7),
      R => '0'
    );
\int_C_XR1C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(8),
      Q => \int_C_XR1C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR1C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in41_out,
      D => or14_out(9),
      Q => \int_C_XR1C2_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR2C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(0),
      O => or13_out(0)
    );
\int_C_XR2C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[10]\,
      O => or13_out(10)
    );
\int_C_XR2C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[11]\,
      O => or13_out(11)
    );
\int_C_XR2C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[12]\,
      O => or13_out(12)
    );
\int_C_XR2C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[13]\,
      O => or13_out(13)
    );
\int_C_XR2C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[14]\,
      O => or13_out(14)
    );
\int_C_XR2C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[15]\,
      O => or13_out(15)
    );
\int_C_XR2C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[16]\,
      O => or13_out(16)
    );
\int_C_XR2C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[17]\,
      O => or13_out(17)
    );
\int_C_XR2C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[18]\,
      O => or13_out(18)
    );
\int_C_XR2C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[19]\,
      O => or13_out(19)
    );
\int_C_XR2C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(1),
      O => or13_out(1)
    );
\int_C_XR2C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[20]\,
      O => or13_out(20)
    );
\int_C_XR2C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[21]\,
      O => or13_out(21)
    );
\int_C_XR2C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[22]\,
      O => or13_out(22)
    );
\int_C_XR2C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C0_reg_n_0_[23]\,
      O => or13_out(23)
    );
\int_C_XR2C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[24]\,
      O => or13_out(24)
    );
\int_C_XR2C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[25]\,
      O => or13_out(25)
    );
\int_C_XR2C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[26]\,
      O => or13_out(26)
    );
\int_C_XR2C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[27]\,
      O => or13_out(27)
    );
\int_C_XR2C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[28]\,
      O => or13_out(28)
    );
\int_C_XR2C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[29]\,
      O => or13_out(29)
    );
\int_C_XR2C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(2),
      O => or13_out(2)
    );
\int_C_XR2C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[30]\,
      O => or13_out(30)
    );
\int_C_XR2C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \int_rows[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => p_0_in39_out
    );
\int_C_XR2C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C0_reg_n_0_[31]\,
      O => or13_out(31)
    );
\int_C_XR2C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(3),
      O => or13_out(3)
    );
\int_C_XR2C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(4),
      O => or13_out(4)
    );
\int_C_XR2C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(5),
      O => or13_out(5)
    );
\int_C_XR2C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(6),
      O => or13_out(6)
    );
\int_C_XR2C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_i_reg_1265_reg[7]\(7),
      O => or13_out(7)
    );
\int_C_XR2C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[8]\,
      O => or13_out(8)
    );
\int_C_XR2C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C0_reg_n_0_[9]\,
      O => or13_out(9)
    );
\int_C_XR2C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(0),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(0),
      R => '0'
    );
\int_C_XR2C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(10),
      Q => \int_C_XR2C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR2C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(11),
      Q => \int_C_XR2C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR2C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(12),
      Q => \int_C_XR2C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR2C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(13),
      Q => \int_C_XR2C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR2C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(14),
      Q => \int_C_XR2C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR2C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(15),
      Q => \int_C_XR2C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR2C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(16),
      Q => \int_C_XR2C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR2C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(17),
      Q => \int_C_XR2C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR2C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(18),
      Q => \int_C_XR2C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR2C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(19),
      Q => \int_C_XR2C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR2C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(1),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(1),
      R => '0'
    );
\int_C_XR2C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(20),
      Q => \int_C_XR2C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR2C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(21),
      Q => \int_C_XR2C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR2C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(22),
      Q => \int_C_XR2C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR2C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(23),
      Q => \int_C_XR2C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR2C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(24),
      Q => \int_C_XR2C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR2C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(25),
      Q => \int_C_XR2C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR2C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(26),
      Q => \int_C_XR2C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR2C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(27),
      Q => \int_C_XR2C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR2C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(28),
      Q => \int_C_XR2C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR2C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(29),
      Q => \int_C_XR2C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR2C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(2),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(2),
      R => '0'
    );
\int_C_XR2C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(30),
      Q => \int_C_XR2C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR2C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(31),
      Q => \int_C_XR2C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR2C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(3),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(3),
      R => '0'
    );
\int_C_XR2C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(4),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(4),
      R => '0'
    );
\int_C_XR2C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(5),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(5),
      R => '0'
    );
\int_C_XR2C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(6),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(6),
      R => '0'
    );
\int_C_XR2C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(7),
      Q => \^tmp_36_2_i_reg_1265_reg[7]\(7),
      R => '0'
    );
\int_C_XR2C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(8),
      Q => \int_C_XR2C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR2C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in39_out,
      D => or13_out(9),
      Q => \int_C_XR2C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR2C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(0),
      O => or12_out(0)
    );
\int_C_XR2C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[10]\,
      O => or12_out(10)
    );
\int_C_XR2C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[11]\,
      O => or12_out(11)
    );
\int_C_XR2C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[12]\,
      O => or12_out(12)
    );
\int_C_XR2C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[13]\,
      O => or12_out(13)
    );
\int_C_XR2C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[14]\,
      O => or12_out(14)
    );
\int_C_XR2C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[15]\,
      O => or12_out(15)
    );
\int_C_XR2C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[16]\,
      O => or12_out(16)
    );
\int_C_XR2C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[17]\,
      O => or12_out(17)
    );
\int_C_XR2C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[18]\,
      O => or12_out(18)
    );
\int_C_XR2C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[19]\,
      O => or12_out(19)
    );
\int_C_XR2C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(1),
      O => or12_out(1)
    );
\int_C_XR2C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[20]\,
      O => or12_out(20)
    );
\int_C_XR2C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[21]\,
      O => or12_out(21)
    );
\int_C_XR2C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[22]\,
      O => or12_out(22)
    );
\int_C_XR2C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C1_reg_n_0_[23]\,
      O => or12_out(23)
    );
\int_C_XR2C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[24]\,
      O => or12_out(24)
    );
\int_C_XR2C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[25]\,
      O => or12_out(25)
    );
\int_C_XR2C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[26]\,
      O => or12_out(26)
    );
\int_C_XR2C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[27]\,
      O => or12_out(27)
    );
\int_C_XR2C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[28]\,
      O => or12_out(28)
    );
\int_C_XR2C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[29]\,
      O => or12_out(29)
    );
\int_C_XR2C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(2),
      O => or12_out(2)
    );
\int_C_XR2C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[30]\,
      O => or12_out(30)
    );
\int_C_XR2C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \int_rows[31]_i_3_n_0\,
      I5 => \waddr_reg_n_0_[6]\,
      O => p_0_in37_out
    );
\int_C_XR2C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C1_reg_n_0_[31]\,
      O => or12_out(31)
    );
\int_C_XR2C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(3),
      O => or12_out(3)
    );
\int_C_XR2C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(4),
      O => or12_out(4)
    );
\int_C_XR2C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(5),
      O => or12_out(5)
    );
\int_C_XR2C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(6),
      O => or12_out(6)
    );
\int_C_XR2C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_1_i_reg_1275_reg[7]\(7),
      O => or12_out(7)
    );
\int_C_XR2C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[8]\,
      O => or12_out(8)
    );
\int_C_XR2C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C1_reg_n_0_[9]\,
      O => or12_out(9)
    );
\int_C_XR2C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(0),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(0),
      R => '0'
    );
\int_C_XR2C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(10),
      Q => \int_C_XR2C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR2C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(11),
      Q => \int_C_XR2C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR2C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(12),
      Q => \int_C_XR2C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR2C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(13),
      Q => \int_C_XR2C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR2C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(14),
      Q => \int_C_XR2C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR2C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(15),
      Q => \int_C_XR2C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR2C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(16),
      Q => \int_C_XR2C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR2C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(17),
      Q => \int_C_XR2C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR2C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(18),
      Q => \int_C_XR2C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR2C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(19),
      Q => \int_C_XR2C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR2C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(1),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(1),
      R => '0'
    );
\int_C_XR2C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(20),
      Q => \int_C_XR2C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR2C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(21),
      Q => \int_C_XR2C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR2C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(22),
      Q => \int_C_XR2C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR2C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(23),
      Q => \int_C_XR2C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR2C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(24),
      Q => \int_C_XR2C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR2C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(25),
      Q => \int_C_XR2C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR2C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(26),
      Q => \int_C_XR2C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR2C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(27),
      Q => \int_C_XR2C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR2C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(28),
      Q => \int_C_XR2C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR2C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(29),
      Q => \int_C_XR2C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR2C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(2),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(2),
      R => '0'
    );
\int_C_XR2C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(30),
      Q => \int_C_XR2C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR2C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(31),
      Q => \int_C_XR2C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR2C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(3),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(3),
      R => '0'
    );
\int_C_XR2C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(4),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(4),
      R => '0'
    );
\int_C_XR2C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(5),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(5),
      R => '0'
    );
\int_C_XR2C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(6),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(6),
      R => '0'
    );
\int_C_XR2C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(7),
      Q => \^tmp_36_2_1_i_reg_1275_reg[7]\(7),
      R => '0'
    );
\int_C_XR2C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(8),
      Q => \int_C_XR2C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR2C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in37_out,
      D => or12_out(9),
      Q => \int_C_XR2C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_XR2C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(0),
      O => or11_out(0)
    );
\int_C_XR2C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[10]\,
      O => or11_out(10)
    );
\int_C_XR2C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[11]\,
      O => or11_out(11)
    );
\int_C_XR2C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[12]\,
      O => or11_out(12)
    );
\int_C_XR2C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[13]\,
      O => or11_out(13)
    );
\int_C_XR2C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[14]\,
      O => or11_out(14)
    );
\int_C_XR2C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[15]\,
      O => or11_out(15)
    );
\int_C_XR2C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[16]\,
      O => or11_out(16)
    );
\int_C_XR2C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[17]\,
      O => or11_out(17)
    );
\int_C_XR2C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[18]\,
      O => or11_out(18)
    );
\int_C_XR2C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[19]\,
      O => or11_out(19)
    );
\int_C_XR2C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(1),
      O => or11_out(1)
    );
\int_C_XR2C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[20]\,
      O => or11_out(20)
    );
\int_C_XR2C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[21]\,
      O => or11_out(21)
    );
\int_C_XR2C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[22]\,
      O => or11_out(22)
    );
\int_C_XR2C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_XR2C2_reg_n_0_[23]\,
      O => or11_out(23)
    );
\int_C_XR2C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[24]\,
      O => or11_out(24)
    );
\int_C_XR2C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[25]\,
      O => or11_out(25)
    );
\int_C_XR2C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[26]\,
      O => or11_out(26)
    );
\int_C_XR2C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[27]\,
      O => or11_out(27)
    );
\int_C_XR2C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[28]\,
      O => or11_out(28)
    );
\int_C_XR2C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[29]\,
      O => or11_out(29)
    );
\int_C_XR2C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(2),
      O => or11_out(2)
    );
\int_C_XR2C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[30]\,
      O => or11_out(30)
    );
\int_C_XR2C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \int_C_XR2C2[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \int_C_XR2C2[31]_i_4_n_0\,
      O => p_0_in35_out
    );
\int_C_XR2C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_XR2C2_reg_n_0_[31]\,
      O => or11_out(31)
    );
\int_C_XR2C2[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[7]\,
      O => \int_C_XR2C2[31]_i_3_n_0\
    );
\int_C_XR2C2[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      O => \int_C_XR2C2[31]_i_4_n_0\
    );
\int_C_XR2C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(3),
      O => or11_out(3)
    );
\int_C_XR2C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(4),
      O => or11_out(4)
    );
\int_C_XR2C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(5),
      O => or11_out(5)
    );
\int_C_XR2C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(6),
      O => or11_out(6)
    );
\int_C_XR2C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_36_2_2_i_reg_1285_reg[7]\(7),
      O => or11_out(7)
    );
\int_C_XR2C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[8]\,
      O => or11_out(8)
    );
\int_C_XR2C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_XR2C2_reg_n_0_[9]\,
      O => or11_out(9)
    );
\int_C_XR2C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(0),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(0),
      R => '0'
    );
\int_C_XR2C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(10),
      Q => \int_C_XR2C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_XR2C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(11),
      Q => \int_C_XR2C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_XR2C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(12),
      Q => \int_C_XR2C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_XR2C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(13),
      Q => \int_C_XR2C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_XR2C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(14),
      Q => \int_C_XR2C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_XR2C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(15),
      Q => \int_C_XR2C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_XR2C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(16),
      Q => \int_C_XR2C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_XR2C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(17),
      Q => \int_C_XR2C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_XR2C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(18),
      Q => \int_C_XR2C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_XR2C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(19),
      Q => \int_C_XR2C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_XR2C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(1),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(1),
      R => '0'
    );
\int_C_XR2C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(20),
      Q => \int_C_XR2C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_XR2C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(21),
      Q => \int_C_XR2C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_XR2C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(22),
      Q => \int_C_XR2C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_XR2C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(23),
      Q => \int_C_XR2C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_XR2C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(24),
      Q => \int_C_XR2C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_XR2C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(25),
      Q => \int_C_XR2C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_XR2C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(26),
      Q => \int_C_XR2C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_XR2C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(27),
      Q => \int_C_XR2C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_XR2C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(28),
      Q => \int_C_XR2C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_XR2C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(29),
      Q => \int_C_XR2C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_XR2C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(2),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(2),
      R => '0'
    );
\int_C_XR2C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(30),
      Q => \int_C_XR2C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_XR2C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(31),
      Q => \int_C_XR2C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_XR2C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(3),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(3),
      R => '0'
    );
\int_C_XR2C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(4),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(4),
      R => '0'
    );
\int_C_XR2C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(5),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(5),
      R => '0'
    );
\int_C_XR2C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(6),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(6),
      R => '0'
    );
\int_C_XR2C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(7),
      Q => \^tmp_36_2_2_i_reg_1285_reg[7]\(7),
      R => '0'
    );
\int_C_XR2C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(8),
      Q => \int_C_XR2C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_XR2C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in35_out,
      D => or11_out(9),
      Q => \int_C_XR2C2_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR0C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(0),
      O => or10_out(0)
    );
\int_C_YR0C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[10]\,
      O => or10_out(10)
    );
\int_C_YR0C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[11]\,
      O => or10_out(11)
    );
\int_C_YR0C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[12]\,
      O => or10_out(12)
    );
\int_C_YR0C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[13]\,
      O => or10_out(13)
    );
\int_C_YR0C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[14]\,
      O => or10_out(14)
    );
\int_C_YR0C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[15]\,
      O => or10_out(15)
    );
\int_C_YR0C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[16]\,
      O => or10_out(16)
    );
\int_C_YR0C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[17]\,
      O => or10_out(17)
    );
\int_C_YR0C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[18]\,
      O => or10_out(18)
    );
\int_C_YR0C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[19]\,
      O => or10_out(19)
    );
\int_C_YR0C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(1),
      O => or10_out(1)
    );
\int_C_YR0C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[20]\,
      O => or10_out(20)
    );
\int_C_YR0C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[21]\,
      O => or10_out(21)
    );
\int_C_YR0C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[22]\,
      O => or10_out(22)
    );
\int_C_YR0C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C0_reg_n_0_[23]\,
      O => or10_out(23)
    );
\int_C_YR0C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[24]\,
      O => or10_out(24)
    );
\int_C_YR0C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[25]\,
      O => or10_out(25)
    );
\int_C_YR0C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[26]\,
      O => or10_out(26)
    );
\int_C_YR0C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[27]\,
      O => or10_out(27)
    );
\int_C_YR0C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[28]\,
      O => or10_out(28)
    );
\int_C_YR0C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[29]\,
      O => or10_out(29)
    );
\int_C_YR0C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(2),
      O => or10_out(2)
    );
\int_C_YR0C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[30]\,
      O => or10_out(30)
    );
\int_C_YR0C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \int_C_XR2C2[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \int_C_XR2C2[31]_i_4_n_0\,
      O => p_0_in33_out
    );
\int_C_YR0C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C0_reg_n_0_[31]\,
      O => or10_out(31)
    );
\int_C_YR0C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(3),
      O => or10_out(3)
    );
\int_C_YR0C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(4),
      O => or10_out(4)
    );
\int_C_YR0C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(5),
      O => or10_out(5)
    );
\int_C_YR0C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(6),
      O => or10_out(6)
    );
\int_C_YR0C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_i_reg_1210_reg[7]\(7),
      O => or10_out(7)
    );
\int_C_YR0C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[8]\,
      O => or10_out(8)
    );
\int_C_YR0C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C0_reg_n_0_[9]\,
      O => or10_out(9)
    );
\int_C_YR0C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(0),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(0),
      R => '0'
    );
\int_C_YR0C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(10),
      Q => \int_C_YR0C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR0C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(11),
      Q => \int_C_YR0C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR0C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(12),
      Q => \int_C_YR0C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR0C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(13),
      Q => \int_C_YR0C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR0C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(14),
      Q => \int_C_YR0C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR0C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(15),
      Q => \int_C_YR0C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR0C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(16),
      Q => \int_C_YR0C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR0C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(17),
      Q => \int_C_YR0C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR0C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(18),
      Q => \int_C_YR0C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR0C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(19),
      Q => \int_C_YR0C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR0C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(1),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(1),
      R => '0'
    );
\int_C_YR0C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(20),
      Q => \int_C_YR0C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR0C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(21),
      Q => \int_C_YR0C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR0C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(22),
      Q => \int_C_YR0C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR0C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(23),
      Q => \int_C_YR0C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR0C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(24),
      Q => \int_C_YR0C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR0C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(25),
      Q => \int_C_YR0C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR0C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(26),
      Q => \int_C_YR0C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR0C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(27),
      Q => \int_C_YR0C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR0C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(28),
      Q => \int_C_YR0C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR0C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(29),
      Q => \int_C_YR0C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR0C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(2),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(2),
      R => '0'
    );
\int_C_YR0C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(30),
      Q => \int_C_YR0C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR0C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(31),
      Q => \int_C_YR0C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR0C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(3),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(3),
      R => '0'
    );
\int_C_YR0C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(4),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(4),
      R => '0'
    );
\int_C_YR0C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(5),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(5),
      R => '0'
    );
\int_C_YR0C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(6),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(6),
      R => '0'
    );
\int_C_YR0C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(7),
      Q => \^tmp_38_0_i_reg_1210_reg[7]\(7),
      R => '0'
    );
\int_C_YR0C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(8),
      Q => \int_C_YR0C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR0C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in33_out,
      D => or10_out(9),
      Q => \int_C_YR0C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR0C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(0),
      O => or9_out(0)
    );
\int_C_YR0C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[10]\,
      O => or9_out(10)
    );
\int_C_YR0C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[11]\,
      O => or9_out(11)
    );
\int_C_YR0C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[12]\,
      O => or9_out(12)
    );
\int_C_YR0C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[13]\,
      O => or9_out(13)
    );
\int_C_YR0C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[14]\,
      O => or9_out(14)
    );
\int_C_YR0C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[15]\,
      O => or9_out(15)
    );
\int_C_YR0C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[16]\,
      O => or9_out(16)
    );
\int_C_YR0C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[17]\,
      O => or9_out(17)
    );
\int_C_YR0C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[18]\,
      O => or9_out(18)
    );
\int_C_YR0C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[19]\,
      O => or9_out(19)
    );
\int_C_YR0C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(1),
      O => or9_out(1)
    );
\int_C_YR0C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[20]\,
      O => or9_out(20)
    );
\int_C_YR0C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[21]\,
      O => or9_out(21)
    );
\int_C_YR0C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[22]\,
      O => or9_out(22)
    );
\int_C_YR0C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C1_reg_n_0_[23]\,
      O => or9_out(23)
    );
\int_C_YR0C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[24]\,
      O => or9_out(24)
    );
\int_C_YR0C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[25]\,
      O => or9_out(25)
    );
\int_C_YR0C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[26]\,
      O => or9_out(26)
    );
\int_C_YR0C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[27]\,
      O => or9_out(27)
    );
\int_C_YR0C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[28]\,
      O => or9_out(28)
    );
\int_C_YR0C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[29]\,
      O => or9_out(29)
    );
\int_C_YR0C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(2),
      O => or9_out(2)
    );
\int_C_YR0C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[30]\,
      O => or9_out(30)
    );
\int_C_YR0C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \int_C_YR0C1[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => p_0_in31_out
    );
\int_C_YR0C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C1_reg_n_0_[31]\,
      O => or9_out(31)
    );
\int_C_YR0C1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[7]\,
      O => \int_C_YR0C1[31]_i_3_n_0\
    );
\int_C_YR0C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(3),
      O => or9_out(3)
    );
\int_C_YR0C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(4),
      O => or9_out(4)
    );
\int_C_YR0C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(5),
      O => or9_out(5)
    );
\int_C_YR0C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(6),
      O => or9_out(6)
    );
\int_C_YR0C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_1_i_reg_1220_reg[7]\(7),
      O => or9_out(7)
    );
\int_C_YR0C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[8]\,
      O => or9_out(8)
    );
\int_C_YR0C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C1_reg_n_0_[9]\,
      O => or9_out(9)
    );
\int_C_YR0C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(0),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(0),
      R => '0'
    );
\int_C_YR0C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(10),
      Q => \int_C_YR0C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR0C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(11),
      Q => \int_C_YR0C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR0C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(12),
      Q => \int_C_YR0C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR0C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(13),
      Q => \int_C_YR0C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR0C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(14),
      Q => \int_C_YR0C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR0C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(15),
      Q => \int_C_YR0C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR0C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(16),
      Q => \int_C_YR0C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR0C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(17),
      Q => \int_C_YR0C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR0C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(18),
      Q => \int_C_YR0C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR0C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(19),
      Q => \int_C_YR0C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR0C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(1),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(1),
      R => '0'
    );
\int_C_YR0C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(20),
      Q => \int_C_YR0C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR0C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(21),
      Q => \int_C_YR0C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR0C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(22),
      Q => \int_C_YR0C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR0C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(23),
      Q => \int_C_YR0C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR0C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(24),
      Q => \int_C_YR0C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR0C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(25),
      Q => \int_C_YR0C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR0C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(26),
      Q => \int_C_YR0C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR0C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(27),
      Q => \int_C_YR0C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR0C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(28),
      Q => \int_C_YR0C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR0C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(29),
      Q => \int_C_YR0C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR0C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(2),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(2),
      R => '0'
    );
\int_C_YR0C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(30),
      Q => \int_C_YR0C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR0C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(31),
      Q => \int_C_YR0C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR0C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(3),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(3),
      R => '0'
    );
\int_C_YR0C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(4),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(4),
      R => '0'
    );
\int_C_YR0C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(5),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(5),
      R => '0'
    );
\int_C_YR0C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(6),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(6),
      R => '0'
    );
\int_C_YR0C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(7),
      Q => \^tmp_38_0_1_i_reg_1220_reg[7]\(7),
      R => '0'
    );
\int_C_YR0C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(8),
      Q => \int_C_YR0C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR0C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in31_out,
      D => or9_out(9),
      Q => \int_C_YR0C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR0C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(0),
      O => or8_out(0)
    );
\int_C_YR0C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[10]\,
      O => or8_out(10)
    );
\int_C_YR0C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[11]\,
      O => or8_out(11)
    );
\int_C_YR0C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[12]\,
      O => or8_out(12)
    );
\int_C_YR0C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[13]\,
      O => or8_out(13)
    );
\int_C_YR0C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[14]\,
      O => or8_out(14)
    );
\int_C_YR0C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[15]\,
      O => or8_out(15)
    );
\int_C_YR0C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[16]\,
      O => or8_out(16)
    );
\int_C_YR0C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[17]\,
      O => or8_out(17)
    );
\int_C_YR0C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[18]\,
      O => or8_out(18)
    );
\int_C_YR0C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[19]\,
      O => or8_out(19)
    );
\int_C_YR0C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(1),
      O => or8_out(1)
    );
\int_C_YR0C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[20]\,
      O => or8_out(20)
    );
\int_C_YR0C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[21]\,
      O => or8_out(21)
    );
\int_C_YR0C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[22]\,
      O => or8_out(22)
    );
\int_C_YR0C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR0C2_reg_n_0_[23]\,
      O => or8_out(23)
    );
\int_C_YR0C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[24]\,
      O => or8_out(24)
    );
\int_C_YR0C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[25]\,
      O => or8_out(25)
    );
\int_C_YR0C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[26]\,
      O => or8_out(26)
    );
\int_C_YR0C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[27]\,
      O => or8_out(27)
    );
\int_C_YR0C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[28]\,
      O => or8_out(28)
    );
\int_C_YR0C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[29]\,
      O => or8_out(29)
    );
\int_C_YR0C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(2),
      O => or8_out(2)
    );
\int_C_YR0C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[30]\,
      O => or8_out(30)
    );
\int_C_YR0C2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \int_C_YR0C2[31]_i_3_n_0\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[4]\,
      O => p_0_in29_out
    );
\int_C_YR0C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR0C2_reg_n_0_[31]\,
      O => or8_out(31)
    );
\int_C_YR0C2[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \int_C_YR0C2[31]_i_4_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \int_C_YR0C2[31]_i_3_n_0\
    );
\int_C_YR0C2[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      O => \int_C_YR0C2[31]_i_4_n_0\
    );
\int_C_YR0C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(3),
      O => or8_out(3)
    );
\int_C_YR0C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(4),
      O => or8_out(4)
    );
\int_C_YR0C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(5),
      O => or8_out(5)
    );
\int_C_YR0C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(6),
      O => or8_out(6)
    );
\int_C_YR0C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_0_2_i_reg_1230_reg[7]\(7),
      O => or8_out(7)
    );
\int_C_YR0C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[8]\,
      O => or8_out(8)
    );
\int_C_YR0C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR0C2_reg_n_0_[9]\,
      O => or8_out(9)
    );
\int_C_YR0C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(0),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(0),
      R => '0'
    );
\int_C_YR0C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(10),
      Q => \int_C_YR0C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR0C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(11),
      Q => \int_C_YR0C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR0C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(12),
      Q => \int_C_YR0C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR0C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(13),
      Q => \int_C_YR0C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR0C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(14),
      Q => \int_C_YR0C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR0C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(15),
      Q => \int_C_YR0C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR0C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(16),
      Q => \int_C_YR0C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR0C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(17),
      Q => \int_C_YR0C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR0C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(18),
      Q => \int_C_YR0C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR0C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(19),
      Q => \int_C_YR0C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR0C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(1),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(1),
      R => '0'
    );
\int_C_YR0C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(20),
      Q => \int_C_YR0C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR0C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(21),
      Q => \int_C_YR0C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR0C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(22),
      Q => \int_C_YR0C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR0C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(23),
      Q => \int_C_YR0C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR0C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(24),
      Q => \int_C_YR0C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR0C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(25),
      Q => \int_C_YR0C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR0C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(26),
      Q => \int_C_YR0C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR0C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(27),
      Q => \int_C_YR0C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR0C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(28),
      Q => \int_C_YR0C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR0C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(29),
      Q => \int_C_YR0C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR0C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(2),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(2),
      R => '0'
    );
\int_C_YR0C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(30),
      Q => \int_C_YR0C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR0C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(31),
      Q => \int_C_YR0C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR0C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(3),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(3),
      R => '0'
    );
\int_C_YR0C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(4),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(4),
      R => '0'
    );
\int_C_YR0C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(5),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(5),
      R => '0'
    );
\int_C_YR0C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(6),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(6),
      R => '0'
    );
\int_C_YR0C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(7),
      Q => \^tmp_38_0_2_i_reg_1230_reg[7]\(7),
      R => '0'
    );
\int_C_YR0C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(8),
      Q => \int_C_YR0C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR0C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in29_out,
      D => or8_out(9),
      Q => \int_C_YR0C2_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR1C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(0),
      O => or7_out(0)
    );
\int_C_YR1C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[10]\,
      O => or7_out(10)
    );
\int_C_YR1C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[11]\,
      O => or7_out(11)
    );
\int_C_YR1C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[12]\,
      O => or7_out(12)
    );
\int_C_YR1C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[13]\,
      O => or7_out(13)
    );
\int_C_YR1C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[14]\,
      O => or7_out(14)
    );
\int_C_YR1C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[15]\,
      O => or7_out(15)
    );
\int_C_YR1C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[16]\,
      O => or7_out(16)
    );
\int_C_YR1C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[17]\,
      O => or7_out(17)
    );
\int_C_YR1C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[18]\,
      O => or7_out(18)
    );
\int_C_YR1C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[19]\,
      O => or7_out(19)
    );
\int_C_YR1C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(1),
      O => or7_out(1)
    );
\int_C_YR1C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[20]\,
      O => or7_out(20)
    );
\int_C_YR1C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[21]\,
      O => or7_out(21)
    );
\int_C_YR1C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[22]\,
      O => or7_out(22)
    );
\int_C_YR1C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C0_reg_n_0_[23]\,
      O => or7_out(23)
    );
\int_C_YR1C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[24]\,
      O => or7_out(24)
    );
\int_C_YR1C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[25]\,
      O => or7_out(25)
    );
\int_C_YR1C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[26]\,
      O => or7_out(26)
    );
\int_C_YR1C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[27]\,
      O => or7_out(27)
    );
\int_C_YR1C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[28]\,
      O => or7_out(28)
    );
\int_C_YR1C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[29]\,
      O => or7_out(29)
    );
\int_C_YR1C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(2),
      O => or7_out(2)
    );
\int_C_YR1C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[30]\,
      O => or7_out(30)
    );
\int_C_YR1C0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \int_C_XR0C0[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => p_0_in27_out
    );
\int_C_YR1C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C0_reg_n_0_[31]\,
      O => or7_out(31)
    );
\int_C_YR1C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(3),
      O => or7_out(3)
    );
\int_C_YR1C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(4),
      O => or7_out(4)
    );
\int_C_YR1C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(5),
      O => or7_out(5)
    );
\int_C_YR1C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(6),
      O => or7_out(6)
    );
\int_C_YR1C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_i_reg_1240_reg[7]\(7),
      O => or7_out(7)
    );
\int_C_YR1C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[8]\,
      O => or7_out(8)
    );
\int_C_YR1C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C0_reg_n_0_[9]\,
      O => or7_out(9)
    );
\int_C_YR1C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(0),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(0),
      R => '0'
    );
\int_C_YR1C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(10),
      Q => \int_C_YR1C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR1C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(11),
      Q => \int_C_YR1C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR1C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(12),
      Q => \int_C_YR1C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR1C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(13),
      Q => \int_C_YR1C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR1C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(14),
      Q => \int_C_YR1C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR1C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(15),
      Q => \int_C_YR1C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR1C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(16),
      Q => \int_C_YR1C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR1C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(17),
      Q => \int_C_YR1C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR1C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(18),
      Q => \int_C_YR1C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR1C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(19),
      Q => \int_C_YR1C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR1C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(1),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(1),
      R => '0'
    );
\int_C_YR1C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(20),
      Q => \int_C_YR1C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR1C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(21),
      Q => \int_C_YR1C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR1C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(22),
      Q => \int_C_YR1C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR1C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(23),
      Q => \int_C_YR1C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR1C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(24),
      Q => \int_C_YR1C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR1C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(25),
      Q => \int_C_YR1C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR1C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(26),
      Q => \int_C_YR1C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR1C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(27),
      Q => \int_C_YR1C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR1C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(28),
      Q => \int_C_YR1C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR1C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(29),
      Q => \int_C_YR1C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR1C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(2),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(2),
      R => '0'
    );
\int_C_YR1C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(30),
      Q => \int_C_YR1C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR1C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(31),
      Q => \int_C_YR1C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR1C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(3),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(3),
      R => '0'
    );
\int_C_YR1C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(4),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(4),
      R => '0'
    );
\int_C_YR1C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(5),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(5),
      R => '0'
    );
\int_C_YR1C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(6),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(6),
      R => '0'
    );
\int_C_YR1C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(7),
      Q => \^tmp_38_1_i_reg_1240_reg[7]\(7),
      R => '0'
    );
\int_C_YR1C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(8),
      Q => \int_C_YR1C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR1C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in27_out,
      D => or7_out(9),
      Q => \int_C_YR1C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR1C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(0),
      O => or6_out(0)
    );
\int_C_YR1C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[10]\,
      O => or6_out(10)
    );
\int_C_YR1C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[11]\,
      O => or6_out(11)
    );
\int_C_YR1C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[12]\,
      O => or6_out(12)
    );
\int_C_YR1C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[13]\,
      O => or6_out(13)
    );
\int_C_YR1C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[14]\,
      O => or6_out(14)
    );
\int_C_YR1C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[15]\,
      O => or6_out(15)
    );
\int_C_YR1C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[16]\,
      O => or6_out(16)
    );
\int_C_YR1C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[17]\,
      O => or6_out(17)
    );
\int_C_YR1C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[18]\,
      O => or6_out(18)
    );
\int_C_YR1C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[19]\,
      O => or6_out(19)
    );
\int_C_YR1C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(1),
      O => or6_out(1)
    );
\int_C_YR1C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[20]\,
      O => or6_out(20)
    );
\int_C_YR1C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[21]\,
      O => or6_out(21)
    );
\int_C_YR1C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[22]\,
      O => or6_out(22)
    );
\int_C_YR1C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C1_reg_n_0_[23]\,
      O => or6_out(23)
    );
\int_C_YR1C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[24]\,
      O => or6_out(24)
    );
\int_C_YR1C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[25]\,
      O => or6_out(25)
    );
\int_C_YR1C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[26]\,
      O => or6_out(26)
    );
\int_C_YR1C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[27]\,
      O => or6_out(27)
    );
\int_C_YR1C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[28]\,
      O => or6_out(28)
    );
\int_C_YR1C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[29]\,
      O => or6_out(29)
    );
\int_C_YR1C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(2),
      O => or6_out(2)
    );
\int_C_YR1C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[30]\,
      O => or6_out(30)
    );
\int_C_YR1C1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \int_C_XR0C1[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => p_0_in25_out
    );
\int_C_YR1C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C1_reg_n_0_[31]\,
      O => or6_out(31)
    );
\int_C_YR1C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(3),
      O => or6_out(3)
    );
\int_C_YR1C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(4),
      O => or6_out(4)
    );
\int_C_YR1C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(5),
      O => or6_out(5)
    );
\int_C_YR1C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(6),
      O => or6_out(6)
    );
\int_C_YR1C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_1_i_reg_1250_reg[7]\(7),
      O => or6_out(7)
    );
\int_C_YR1C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[8]\,
      O => or6_out(8)
    );
\int_C_YR1C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C1_reg_n_0_[9]\,
      O => or6_out(9)
    );
\int_C_YR1C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(0),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(0),
      R => '0'
    );
\int_C_YR1C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(10),
      Q => \int_C_YR1C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR1C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(11),
      Q => \int_C_YR1C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR1C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(12),
      Q => \int_C_YR1C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR1C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(13),
      Q => \int_C_YR1C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR1C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(14),
      Q => \int_C_YR1C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR1C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(15),
      Q => \int_C_YR1C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR1C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(16),
      Q => \int_C_YR1C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR1C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(17),
      Q => \int_C_YR1C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR1C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(18),
      Q => \int_C_YR1C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR1C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(19),
      Q => \int_C_YR1C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR1C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(1),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(1),
      R => '0'
    );
\int_C_YR1C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(20),
      Q => \int_C_YR1C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR1C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(21),
      Q => \int_C_YR1C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR1C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(22),
      Q => \int_C_YR1C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR1C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(23),
      Q => \int_C_YR1C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR1C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(24),
      Q => \int_C_YR1C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR1C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(25),
      Q => \int_C_YR1C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR1C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(26),
      Q => \int_C_YR1C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR1C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(27),
      Q => \int_C_YR1C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR1C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(28),
      Q => \int_C_YR1C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR1C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(29),
      Q => \int_C_YR1C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR1C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(2),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(2),
      R => '0'
    );
\int_C_YR1C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(30),
      Q => \int_C_YR1C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR1C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(31),
      Q => \int_C_YR1C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR1C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(3),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(3),
      R => '0'
    );
\int_C_YR1C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(4),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(4),
      R => '0'
    );
\int_C_YR1C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(5),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(5),
      R => '0'
    );
\int_C_YR1C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(6),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(6),
      R => '0'
    );
\int_C_YR1C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(7),
      Q => \^tmp_38_1_1_i_reg_1250_reg[7]\(7),
      R => '0'
    );
\int_C_YR1C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(8),
      Q => \int_C_YR1C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR1C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in25_out,
      D => or6_out(9),
      Q => \int_C_YR1C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR1C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(0),
      O => or5_out(0)
    );
\int_C_YR1C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[10]\,
      O => or5_out(10)
    );
\int_C_YR1C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[11]\,
      O => or5_out(11)
    );
\int_C_YR1C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[12]\,
      O => or5_out(12)
    );
\int_C_YR1C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[13]\,
      O => or5_out(13)
    );
\int_C_YR1C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[14]\,
      O => or5_out(14)
    );
\int_C_YR1C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[15]\,
      O => or5_out(15)
    );
\int_C_YR1C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[16]\,
      O => or5_out(16)
    );
\int_C_YR1C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[17]\,
      O => or5_out(17)
    );
\int_C_YR1C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[18]\,
      O => or5_out(18)
    );
\int_C_YR1C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[19]\,
      O => or5_out(19)
    );
\int_C_YR1C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(1),
      O => or5_out(1)
    );
\int_C_YR1C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[20]\,
      O => or5_out(20)
    );
\int_C_YR1C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[21]\,
      O => or5_out(21)
    );
\int_C_YR1C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[22]\,
      O => or5_out(22)
    );
\int_C_YR1C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR1C2_reg_n_0_[23]\,
      O => or5_out(23)
    );
\int_C_YR1C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[24]\,
      O => or5_out(24)
    );
\int_C_YR1C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[25]\,
      O => or5_out(25)
    );
\int_C_YR1C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[26]\,
      O => or5_out(26)
    );
\int_C_YR1C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[27]\,
      O => or5_out(27)
    );
\int_C_YR1C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[28]\,
      O => or5_out(28)
    );
\int_C_YR1C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[29]\,
      O => or5_out(29)
    );
\int_C_YR1C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(2),
      O => or5_out(2)
    );
\int_C_YR1C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[30]\,
      O => or5_out(30)
    );
\int_C_YR1C2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[4]\,
      I4 => \int_C_YR1C2[31]_i_3_n_0\,
      O => p_0_in23_out
    );
\int_C_YR1C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR1C2_reg_n_0_[31]\,
      O => or5_out(31)
    );
\int_C_YR1C2[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[1]\,
      I3 => \waddr_reg_n_0_[7]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_C_YR1C2[31]_i_3_n_0\
    );
\int_C_YR1C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(3),
      O => or5_out(3)
    );
\int_C_YR1C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(4),
      O => or5_out(4)
    );
\int_C_YR1C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(5),
      O => or5_out(5)
    );
\int_C_YR1C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(6),
      O => or5_out(6)
    );
\int_C_YR1C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_1_2_i_reg_1260_reg[7]\(7),
      O => or5_out(7)
    );
\int_C_YR1C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[8]\,
      O => or5_out(8)
    );
\int_C_YR1C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR1C2_reg_n_0_[9]\,
      O => or5_out(9)
    );
\int_C_YR1C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(0),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(0),
      R => '0'
    );
\int_C_YR1C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(10),
      Q => \int_C_YR1C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR1C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(11),
      Q => \int_C_YR1C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR1C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(12),
      Q => \int_C_YR1C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR1C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(13),
      Q => \int_C_YR1C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR1C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(14),
      Q => \int_C_YR1C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR1C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(15),
      Q => \int_C_YR1C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR1C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(16),
      Q => \int_C_YR1C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR1C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(17),
      Q => \int_C_YR1C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR1C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(18),
      Q => \int_C_YR1C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR1C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(19),
      Q => \int_C_YR1C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR1C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(1),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(1),
      R => '0'
    );
\int_C_YR1C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(20),
      Q => \int_C_YR1C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR1C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(21),
      Q => \int_C_YR1C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR1C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(22),
      Q => \int_C_YR1C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR1C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(23),
      Q => \int_C_YR1C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR1C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(24),
      Q => \int_C_YR1C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR1C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(25),
      Q => \int_C_YR1C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR1C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(26),
      Q => \int_C_YR1C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR1C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(27),
      Q => \int_C_YR1C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR1C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(28),
      Q => \int_C_YR1C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR1C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(29),
      Q => \int_C_YR1C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR1C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(2),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(2),
      R => '0'
    );
\int_C_YR1C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(30),
      Q => \int_C_YR1C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR1C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(31),
      Q => \int_C_YR1C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR1C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(3),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(3),
      R => '0'
    );
\int_C_YR1C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(4),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(4),
      R => '0'
    );
\int_C_YR1C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(5),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(5),
      R => '0'
    );
\int_C_YR1C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(6),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(6),
      R => '0'
    );
\int_C_YR1C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(7),
      Q => \^tmp_38_1_2_i_reg_1260_reg[7]\(7),
      R => '0'
    );
\int_C_YR1C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(8),
      Q => \int_C_YR1C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR1C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in23_out,
      D => or5_out(9),
      Q => \int_C_YR1C2_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR2C0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(0),
      O => or4_out(0)
    );
\int_C_YR2C0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[10]\,
      O => or4_out(10)
    );
\int_C_YR2C0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[11]\,
      O => or4_out(11)
    );
\int_C_YR2C0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[12]\,
      O => or4_out(12)
    );
\int_C_YR2C0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[13]\,
      O => or4_out(13)
    );
\int_C_YR2C0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[14]\,
      O => or4_out(14)
    );
\int_C_YR2C0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[15]\,
      O => or4_out(15)
    );
\int_C_YR2C0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[16]\,
      O => or4_out(16)
    );
\int_C_YR2C0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[17]\,
      O => or4_out(17)
    );
\int_C_YR2C0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[18]\,
      O => or4_out(18)
    );
\int_C_YR2C0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[19]\,
      O => or4_out(19)
    );
\int_C_YR2C0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(1),
      O => or4_out(1)
    );
\int_C_YR2C0[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[20]\,
      O => or4_out(20)
    );
\int_C_YR2C0[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[21]\,
      O => or4_out(21)
    );
\int_C_YR2C0[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[22]\,
      O => or4_out(22)
    );
\int_C_YR2C0[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C0_reg_n_0_[23]\,
      O => or4_out(23)
    );
\int_C_YR2C0[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[24]\,
      O => or4_out(24)
    );
\int_C_YR2C0[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[25]\,
      O => or4_out(25)
    );
\int_C_YR2C0[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[26]\,
      O => or4_out(26)
    );
\int_C_YR2C0[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[27]\,
      O => or4_out(27)
    );
\int_C_YR2C0[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[28]\,
      O => or4_out(28)
    );
\int_C_YR2C0[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[29]\,
      O => or4_out(29)
    );
\int_C_YR2C0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(2),
      O => or4_out(2)
    );
\int_C_YR2C0[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[30]\,
      O => or4_out(30)
    );
\int_C_YR2C0[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_C_YR1C2[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[2]\,
      O => p_0_in21_out
    );
\int_C_YR2C0[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C0_reg_n_0_[31]\,
      O => or4_out(31)
    );
\int_C_YR2C0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(3),
      O => or4_out(3)
    );
\int_C_YR2C0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(4),
      O => or4_out(4)
    );
\int_C_YR2C0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(5),
      O => or4_out(5)
    );
\int_C_YR2C0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(6),
      O => or4_out(6)
    );
\int_C_YR2C0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_i_reg_1270_reg[7]\(7),
      O => or4_out(7)
    );
\int_C_YR2C0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[8]\,
      O => or4_out(8)
    );
\int_C_YR2C0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C0_reg_n_0_[9]\,
      O => or4_out(9)
    );
\int_C_YR2C0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(0),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(0),
      R => '0'
    );
\int_C_YR2C0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(10),
      Q => \int_C_YR2C0_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR2C0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(11),
      Q => \int_C_YR2C0_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR2C0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(12),
      Q => \int_C_YR2C0_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR2C0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(13),
      Q => \int_C_YR2C0_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR2C0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(14),
      Q => \int_C_YR2C0_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR2C0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(15),
      Q => \int_C_YR2C0_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR2C0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(16),
      Q => \int_C_YR2C0_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR2C0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(17),
      Q => \int_C_YR2C0_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR2C0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(18),
      Q => \int_C_YR2C0_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR2C0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(19),
      Q => \int_C_YR2C0_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR2C0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(1),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(1),
      R => '0'
    );
\int_C_YR2C0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(20),
      Q => \int_C_YR2C0_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR2C0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(21),
      Q => \int_C_YR2C0_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR2C0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(22),
      Q => \int_C_YR2C0_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR2C0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(23),
      Q => \int_C_YR2C0_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR2C0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(24),
      Q => \int_C_YR2C0_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR2C0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(25),
      Q => \int_C_YR2C0_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR2C0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(26),
      Q => \int_C_YR2C0_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR2C0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(27),
      Q => \int_C_YR2C0_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR2C0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(28),
      Q => \int_C_YR2C0_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR2C0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(29),
      Q => \int_C_YR2C0_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR2C0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(2),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(2),
      R => '0'
    );
\int_C_YR2C0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(30),
      Q => \int_C_YR2C0_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR2C0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(31),
      Q => \int_C_YR2C0_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR2C0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(3),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(3),
      R => '0'
    );
\int_C_YR2C0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(4),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(4),
      R => '0'
    );
\int_C_YR2C0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(5),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(5),
      R => '0'
    );
\int_C_YR2C0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(6),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(6),
      R => '0'
    );
\int_C_YR2C0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(7),
      Q => \^tmp_38_2_i_reg_1270_reg[7]\(7),
      R => '0'
    );
\int_C_YR2C0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(8),
      Q => \int_C_YR2C0_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR2C0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in21_out,
      D => or4_out(9),
      Q => \int_C_YR2C0_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR2C1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(0),
      O => or3_out(0)
    );
\int_C_YR2C1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[10]\,
      O => or3_out(10)
    );
\int_C_YR2C1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[11]\,
      O => or3_out(11)
    );
\int_C_YR2C1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[12]\,
      O => or3_out(12)
    );
\int_C_YR2C1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[13]\,
      O => or3_out(13)
    );
\int_C_YR2C1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[14]\,
      O => or3_out(14)
    );
\int_C_YR2C1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[15]\,
      O => or3_out(15)
    );
\int_C_YR2C1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[16]\,
      O => or3_out(16)
    );
\int_C_YR2C1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[17]\,
      O => or3_out(17)
    );
\int_C_YR2C1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[18]\,
      O => or3_out(18)
    );
\int_C_YR2C1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[19]\,
      O => or3_out(19)
    );
\int_C_YR2C1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(1),
      O => or3_out(1)
    );
\int_C_YR2C1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[20]\,
      O => or3_out(20)
    );
\int_C_YR2C1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[21]\,
      O => or3_out(21)
    );
\int_C_YR2C1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[22]\,
      O => or3_out(22)
    );
\int_C_YR2C1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C1_reg_n_0_[23]\,
      O => or3_out(23)
    );
\int_C_YR2C1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[24]\,
      O => or3_out(24)
    );
\int_C_YR2C1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[25]\,
      O => or3_out(25)
    );
\int_C_YR2C1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[26]\,
      O => or3_out(26)
    );
\int_C_YR2C1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[27]\,
      O => or3_out(27)
    );
\int_C_YR2C1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[28]\,
      O => or3_out(28)
    );
\int_C_YR2C1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[29]\,
      O => or3_out(29)
    );
\int_C_YR2C1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(2),
      O => or3_out(2)
    );
\int_C_YR2C1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[30]\,
      O => or3_out(30)
    );
\int_C_YR2C1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_C_YR2C1[31]_i_3_n_0\,
      O => p_0_in19_out
    );
\int_C_YR2C1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C1_reg_n_0_[31]\,
      O => or3_out(31)
    );
\int_C_YR2C1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_C_YR2C1[31]_i_3_n_0\
    );
\int_C_YR2C1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(3),
      O => or3_out(3)
    );
\int_C_YR2C1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(4),
      O => or3_out(4)
    );
\int_C_YR2C1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(5),
      O => or3_out(5)
    );
\int_C_YR2C1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(6),
      O => or3_out(6)
    );
\int_C_YR2C1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^tmp_38_2_1_i_reg_1280_reg[7]\(7),
      O => or3_out(7)
    );
\int_C_YR2C1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[8]\,
      O => or3_out(8)
    );
\int_C_YR2C1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C1_reg_n_0_[9]\,
      O => or3_out(9)
    );
\int_C_YR2C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(0),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(0),
      R => '0'
    );
\int_C_YR2C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(10),
      Q => \int_C_YR2C1_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR2C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(11),
      Q => \int_C_YR2C1_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR2C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(12),
      Q => \int_C_YR2C1_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR2C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(13),
      Q => \int_C_YR2C1_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR2C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(14),
      Q => \int_C_YR2C1_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR2C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(15),
      Q => \int_C_YR2C1_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR2C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(16),
      Q => \int_C_YR2C1_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR2C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(17),
      Q => \int_C_YR2C1_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR2C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(18),
      Q => \int_C_YR2C1_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR2C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(19),
      Q => \int_C_YR2C1_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR2C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(1),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(1),
      R => '0'
    );
\int_C_YR2C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(20),
      Q => \int_C_YR2C1_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR2C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(21),
      Q => \int_C_YR2C1_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR2C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(22),
      Q => \int_C_YR2C1_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR2C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(23),
      Q => \int_C_YR2C1_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR2C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(24),
      Q => \int_C_YR2C1_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR2C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(25),
      Q => \int_C_YR2C1_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR2C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(26),
      Q => \int_C_YR2C1_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR2C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(27),
      Q => \int_C_YR2C1_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR2C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(28),
      Q => \int_C_YR2C1_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR2C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(29),
      Q => \int_C_YR2C1_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR2C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(2),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(2),
      R => '0'
    );
\int_C_YR2C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(30),
      Q => \int_C_YR2C1_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR2C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(31),
      Q => \int_C_YR2C1_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR2C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(3),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(3),
      R => '0'
    );
\int_C_YR2C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(4),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(4),
      R => '0'
    );
\int_C_YR2C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(5),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(5),
      R => '0'
    );
\int_C_YR2C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(6),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(6),
      R => '0'
    );
\int_C_YR2C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(7),
      Q => \^tmp_38_2_1_i_reg_1280_reg[7]\(7),
      R => '0'
    );
\int_C_YR2C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(8),
      Q => \int_C_YR2C1_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR2C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in19_out,
      D => or3_out(9),
      Q => \int_C_YR2C1_reg_n_0_[9]\,
      R => '0'
    );
\int_C_YR2C2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[0]\,
      O => or2_out(0)
    );
\int_C_YR2C2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[10]\,
      O => or2_out(10)
    );
\int_C_YR2C2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[11]\,
      O => or2_out(11)
    );
\int_C_YR2C2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[12]\,
      O => or2_out(12)
    );
\int_C_YR2C2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[13]\,
      O => or2_out(13)
    );
\int_C_YR2C2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[14]\,
      O => or2_out(14)
    );
\int_C_YR2C2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[15]\,
      O => or2_out(15)
    );
\int_C_YR2C2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[16]\,
      O => or2_out(16)
    );
\int_C_YR2C2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[17]\,
      O => or2_out(17)
    );
\int_C_YR2C2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[18]\,
      O => or2_out(18)
    );
\int_C_YR2C2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[19]\,
      O => or2_out(19)
    );
\int_C_YR2C2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[1]\,
      O => or2_out(1)
    );
\int_C_YR2C2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[20]\,
      O => or2_out(20)
    );
\int_C_YR2C2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[21]\,
      O => or2_out(21)
    );
\int_C_YR2C2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[22]\,
      O => or2_out(22)
    );
\int_C_YR2C2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_C_YR2C2_reg_n_0_[23]\,
      O => or2_out(23)
    );
\int_C_YR2C2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[24]\,
      O => or2_out(24)
    );
\int_C_YR2C2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[25]\,
      O => or2_out(25)
    );
\int_C_YR2C2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[26]\,
      O => or2_out(26)
    );
\int_C_YR2C2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[27]\,
      O => or2_out(27)
    );
\int_C_YR2C2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[28]\,
      O => or2_out(28)
    );
\int_C_YR2C2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[29]\,
      O => or2_out(29)
    );
\int_C_YR2C2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[2]\,
      O => or2_out(2)
    );
\int_C_YR2C2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[30]\,
      O => or2_out(30)
    );
\int_C_YR2C2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \int_C_YR2C2[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[6]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \int_C_XR2C2[31]_i_4_n_0\,
      O => p_0_in17_out
    );
\int_C_YR2C2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_C_YR2C2_reg_n_0_[31]\,
      O => or2_out(31)
    );
\int_C_YR2C2[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[3]\,
      O => \int_C_YR2C2[31]_i_3_n_0\
    );
\int_C_YR2C2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[3]\,
      O => or2_out(3)
    );
\int_C_YR2C2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[4]\,
      O => or2_out(4)
    );
\int_C_YR2C2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[5]\,
      O => or2_out(5)
    );
\int_C_YR2C2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[6]\,
      O => or2_out(6)
    );
\int_C_YR2C2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \int_C_YR2C2_reg_n_0_[7]\,
      O => or2_out(7)
    );
\int_C_YR2C2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[8]\,
      O => or2_out(8)
    );
\int_C_YR2C2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_C_YR2C2_reg_n_0_[9]\,
      O => or2_out(9)
    );
\int_C_YR2C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(0),
      Q => \int_C_YR2C2_reg_n_0_[0]\,
      R => '0'
    );
\int_C_YR2C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(10),
      Q => \int_C_YR2C2_reg_n_0_[10]\,
      R => '0'
    );
\int_C_YR2C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(11),
      Q => \int_C_YR2C2_reg_n_0_[11]\,
      R => '0'
    );
\int_C_YR2C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(12),
      Q => \int_C_YR2C2_reg_n_0_[12]\,
      R => '0'
    );
\int_C_YR2C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(13),
      Q => \int_C_YR2C2_reg_n_0_[13]\,
      R => '0'
    );
\int_C_YR2C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(14),
      Q => \int_C_YR2C2_reg_n_0_[14]\,
      R => '0'
    );
\int_C_YR2C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(15),
      Q => \int_C_YR2C2_reg_n_0_[15]\,
      R => '0'
    );
\int_C_YR2C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(16),
      Q => \int_C_YR2C2_reg_n_0_[16]\,
      R => '0'
    );
\int_C_YR2C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(17),
      Q => \int_C_YR2C2_reg_n_0_[17]\,
      R => '0'
    );
\int_C_YR2C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(18),
      Q => \int_C_YR2C2_reg_n_0_[18]\,
      R => '0'
    );
\int_C_YR2C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(19),
      Q => \int_C_YR2C2_reg_n_0_[19]\,
      R => '0'
    );
\int_C_YR2C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(1),
      Q => \int_C_YR2C2_reg_n_0_[1]\,
      R => '0'
    );
\int_C_YR2C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(20),
      Q => \int_C_YR2C2_reg_n_0_[20]\,
      R => '0'
    );
\int_C_YR2C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(21),
      Q => \int_C_YR2C2_reg_n_0_[21]\,
      R => '0'
    );
\int_C_YR2C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(22),
      Q => \int_C_YR2C2_reg_n_0_[22]\,
      R => '0'
    );
\int_C_YR2C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(23),
      Q => \int_C_YR2C2_reg_n_0_[23]\,
      R => '0'
    );
\int_C_YR2C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(24),
      Q => \int_C_YR2C2_reg_n_0_[24]\,
      R => '0'
    );
\int_C_YR2C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(25),
      Q => \int_C_YR2C2_reg_n_0_[25]\,
      R => '0'
    );
\int_C_YR2C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(26),
      Q => \int_C_YR2C2_reg_n_0_[26]\,
      R => '0'
    );
\int_C_YR2C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(27),
      Q => \int_C_YR2C2_reg_n_0_[27]\,
      R => '0'
    );
\int_C_YR2C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(28),
      Q => \int_C_YR2C2_reg_n_0_[28]\,
      R => '0'
    );
\int_C_YR2C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(29),
      Q => \int_C_YR2C2_reg_n_0_[29]\,
      R => '0'
    );
\int_C_YR2C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(2),
      Q => \int_C_YR2C2_reg_n_0_[2]\,
      R => '0'
    );
\int_C_YR2C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(30),
      Q => \int_C_YR2C2_reg_n_0_[30]\,
      R => '0'
    );
\int_C_YR2C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(31),
      Q => \int_C_YR2C2_reg_n_0_[31]\,
      R => '0'
    );
\int_C_YR2C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(3),
      Q => \int_C_YR2C2_reg_n_0_[3]\,
      R => '0'
    );
\int_C_YR2C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(4),
      Q => \int_C_YR2C2_reg_n_0_[4]\,
      R => '0'
    );
\int_C_YR2C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(5),
      Q => \int_C_YR2C2_reg_n_0_[5]\,
      R => '0'
    );
\int_C_YR2C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(6),
      Q => \int_C_YR2C2_reg_n_0_[6]\,
      R => '0'
    );
\int_C_YR2C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(7),
      Q => \int_C_YR2C2_reg_n_0_[7]\,
      R => '0'
    );
\int_C_YR2C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(8),
      Q => \int_C_YR2C2_reg_n_0_[8]\,
      R => '0'
    );
\int_C_YR2C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in17_out,
      D => or2_out(9),
      Q => \int_C_YR2C2_reg_n_0_[9]\,
      R => '0'
    );
int_ap_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]\,
      Q => \^int_ap_done\,
      R => ARESET
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => \^int_ap_start_reg_0\,
      I2 => int_ap_start1,
      I3 => s_axi_CONTROL_BUS_WDATA(0),
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      I4 => \int_ier[1]_i_3_n_0\,
      I5 => \waddr_reg_n_0_[2]\,
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ARESET
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000002"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => ARESET
    );
\int_c_high_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(0),
      O => or1_out(0)
    );
\int_c_high_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(10),
      O => or1_out(10)
    );
\int_c_high_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(11),
      O => or1_out(11)
    );
\int_c_high_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(12),
      O => or1_out(12)
    );
\int_c_high_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(13),
      O => or1_out(13)
    );
\int_c_high_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(14),
      O => or1_out(14)
    );
\int_c_high_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(15),
      O => or1_out(15)
    );
\int_c_high_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(16),
      O => or1_out(16)
    );
\int_c_high_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(17),
      O => or1_out(17)
    );
\int_c_high_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(18),
      O => or1_out(18)
    );
\int_c_high_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(19),
      O => or1_out(19)
    );
\int_c_high_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(1),
      O => or1_out(1)
    );
\int_c_high_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(20),
      O => or1_out(20)
    );
\int_c_high_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(21),
      O => or1_out(21)
    );
\int_c_high_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(22),
      O => or1_out(22)
    );
\int_c_high_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(23),
      O => or1_out(23)
    );
\int_c_high_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(24),
      O => or1_out(24)
    );
\int_c_high_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(25),
      O => or1_out(25)
    );
\int_c_high_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(26),
      O => or1_out(26)
    );
\int_c_high_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(27),
      O => or1_out(27)
    );
\int_c_high_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(28),
      O => or1_out(28)
    );
\int_c_high_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(29),
      O => or1_out(29)
    );
\int_c_high_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(2),
      O => or1_out(2)
    );
\int_c_high_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(30),
      O => or1_out(30)
    );
\int_c_high_thresh[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \int_c_high_thresh[31]_i_3_n_0\,
      I1 => \int_c_high_thresh[31]_i_4_n_0\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => p_0_in15_out
    );
\int_c_high_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(31),
      O => or1_out(31)
    );
\int_c_high_thresh[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CONTROL_BUS_WVALID,
      O => \int_c_high_thresh[31]_i_3_n_0\
    );
\int_c_high_thresh[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \waddr_reg_n_0_[6]\,
      I1 => \waddr_reg_n_0_[0]\,
      O => \int_c_high_thresh[31]_i_4_n_0\
    );
\int_c_high_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(3),
      O => or1_out(3)
    );
\int_c_high_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(4),
      O => or1_out(4)
    );
\int_c_high_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(5),
      O => or1_out(5)
    );
\int_c_high_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(6),
      O => or1_out(6)
    );
\int_c_high_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_c_high_thresh_reg[7]_0\(7),
      O => or1_out(7)
    );
\int_c_high_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(8),
      O => or1_out(8)
    );
\int_c_high_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_high_thresh(9),
      O => or1_out(9)
    );
\int_c_high_thresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(0),
      Q => \^int_c_high_thresh_reg[7]_0\(0),
      R => '0'
    );
\int_c_high_thresh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(10),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(10),
      R => '0'
    );
\int_c_high_thresh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(11),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(11),
      R => '0'
    );
\int_c_high_thresh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(12),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(12),
      R => '0'
    );
\int_c_high_thresh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(13),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(13),
      R => '0'
    );
\int_c_high_thresh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(14),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(14),
      R => '0'
    );
\int_c_high_thresh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(15),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(15),
      R => '0'
    );
\int_c_high_thresh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(16),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(16),
      R => '0'
    );
\int_c_high_thresh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(17),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(17),
      R => '0'
    );
\int_c_high_thresh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(18),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(18),
      R => '0'
    );
\int_c_high_thresh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(19),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(19),
      R => '0'
    );
\int_c_high_thresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(1),
      Q => \^int_c_high_thresh_reg[7]_0\(1),
      R => '0'
    );
\int_c_high_thresh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(20),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(20),
      R => '0'
    );
\int_c_high_thresh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(21),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(21),
      R => '0'
    );
\int_c_high_thresh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(22),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(22),
      R => '0'
    );
\int_c_high_thresh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(23),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(23),
      R => '0'
    );
\int_c_high_thresh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(24),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(24),
      R => '0'
    );
\int_c_high_thresh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(25),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(25),
      R => '0'
    );
\int_c_high_thresh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(26),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(26),
      R => '0'
    );
\int_c_high_thresh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(27),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(27),
      R => '0'
    );
\int_c_high_thresh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(28),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(28),
      R => '0'
    );
\int_c_high_thresh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(29),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(29),
      R => '0'
    );
\int_c_high_thresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(2),
      Q => \^int_c_high_thresh_reg[7]_0\(2),
      R => '0'
    );
\int_c_high_thresh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(30),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(30),
      R => '0'
    );
\int_c_high_thresh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(31),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(31),
      R => '0'
    );
\int_c_high_thresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(3),
      Q => \^int_c_high_thresh_reg[7]_0\(3),
      R => '0'
    );
\int_c_high_thresh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(4),
      Q => \^int_c_high_thresh_reg[7]_0\(4),
      R => '0'
    );
\int_c_high_thresh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(5),
      Q => \^int_c_high_thresh_reg[7]_0\(5),
      R => '0'
    );
\int_c_high_thresh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(6),
      Q => \^int_c_high_thresh_reg[7]_0\(6),
      R => '0'
    );
\int_c_high_thresh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(7),
      Q => \^int_c_high_thresh_reg[7]_0\(7),
      R => '0'
    );
\int_c_high_thresh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(8),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(8),
      R => '0'
    );
\int_c_high_thresh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in15_out,
      D => or1_out(9),
      Q => image_filter_sobel_filter_core_U0_c_high_thresh(9),
      R => '0'
    );
\int_c_invert[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(0),
      O => \or\(0)
    );
\int_c_invert[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(10),
      O => \or\(10)
    );
\int_c_invert[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(11),
      O => \or\(11)
    );
\int_c_invert[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(12),
      O => \or\(12)
    );
\int_c_invert[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(13),
      O => \or\(13)
    );
\int_c_invert[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(14),
      O => \or\(14)
    );
\int_c_invert[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(15),
      O => \or\(15)
    );
\int_c_invert[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(16),
      O => \or\(16)
    );
\int_c_invert[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(17),
      O => \or\(17)
    );
\int_c_invert[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(18),
      O => \or\(18)
    );
\int_c_invert[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(19),
      O => \or\(19)
    );
\int_c_invert[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(1),
      O => \or\(1)
    );
\int_c_invert[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(20),
      O => \or\(20)
    );
\int_c_invert[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(21),
      O => \or\(21)
    );
\int_c_invert[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(22),
      O => \or\(22)
    );
\int_c_invert[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_invert(23),
      O => \or\(23)
    );
\int_c_invert[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(24),
      O => \or\(24)
    );
\int_c_invert[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(25),
      O => \or\(25)
    );
\int_c_invert[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(26),
      O => \or\(26)
    );
\int_c_invert[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(27),
      O => \or\(27)
    );
\int_c_invert[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(28),
      O => \or\(28)
    );
\int_c_invert[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(29),
      O => \or\(29)
    );
\int_c_invert[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(2),
      O => \or\(2)
    );
\int_c_invert[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(30),
      O => \or\(30)
    );
\int_c_invert[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \int_c_invert[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[5]\,
      O => p_0_in11_out
    );
\int_c_invert[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(31),
      O => \or\(31)
    );
\int_c_invert[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[0]\,
      I5 => \waddr_reg_n_0_[6]\,
      O => \int_c_invert[31]_i_3_n_0\
    );
\int_c_invert[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(3),
      O => \or\(3)
    );
\int_c_invert[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(4),
      O => \or\(4)
    );
\int_c_invert[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(5),
      O => \or\(5)
    );
\int_c_invert[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(6),
      O => \or\(6)
    );
\int_c_invert[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_invert(7),
      O => \or\(7)
    );
\int_c_invert[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(8),
      O => \or\(8)
    );
\int_c_invert[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_invert(9),
      O => \or\(9)
    );
\int_c_invert_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(0),
      Q => image_filter_sobel_filter_core_U0_c_invert(0),
      R => '0'
    );
\int_c_invert_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(10),
      Q => image_filter_sobel_filter_core_U0_c_invert(10),
      R => '0'
    );
\int_c_invert_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(11),
      Q => image_filter_sobel_filter_core_U0_c_invert(11),
      R => '0'
    );
\int_c_invert_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(12),
      Q => image_filter_sobel_filter_core_U0_c_invert(12),
      R => '0'
    );
\int_c_invert_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(13),
      Q => image_filter_sobel_filter_core_U0_c_invert(13),
      R => '0'
    );
\int_c_invert_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(14),
      Q => image_filter_sobel_filter_core_U0_c_invert(14),
      R => '0'
    );
\int_c_invert_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(15),
      Q => image_filter_sobel_filter_core_U0_c_invert(15),
      R => '0'
    );
\int_c_invert_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(16),
      Q => image_filter_sobel_filter_core_U0_c_invert(16),
      R => '0'
    );
\int_c_invert_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(17),
      Q => image_filter_sobel_filter_core_U0_c_invert(17),
      R => '0'
    );
\int_c_invert_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(18),
      Q => image_filter_sobel_filter_core_U0_c_invert(18),
      R => '0'
    );
\int_c_invert_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(19),
      Q => image_filter_sobel_filter_core_U0_c_invert(19),
      R => '0'
    );
\int_c_invert_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(1),
      Q => image_filter_sobel_filter_core_U0_c_invert(1),
      R => '0'
    );
\int_c_invert_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(20),
      Q => image_filter_sobel_filter_core_U0_c_invert(20),
      R => '0'
    );
\int_c_invert_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(21),
      Q => image_filter_sobel_filter_core_U0_c_invert(21),
      R => '0'
    );
\int_c_invert_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(22),
      Q => image_filter_sobel_filter_core_U0_c_invert(22),
      R => '0'
    );
\int_c_invert_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(23),
      Q => image_filter_sobel_filter_core_U0_c_invert(23),
      R => '0'
    );
\int_c_invert_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(24),
      Q => image_filter_sobel_filter_core_U0_c_invert(24),
      R => '0'
    );
\int_c_invert_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(25),
      Q => image_filter_sobel_filter_core_U0_c_invert(25),
      R => '0'
    );
\int_c_invert_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(26),
      Q => image_filter_sobel_filter_core_U0_c_invert(26),
      R => '0'
    );
\int_c_invert_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(27),
      Q => image_filter_sobel_filter_core_U0_c_invert(27),
      R => '0'
    );
\int_c_invert_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(28),
      Q => image_filter_sobel_filter_core_U0_c_invert(28),
      R => '0'
    );
\int_c_invert_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(29),
      Q => image_filter_sobel_filter_core_U0_c_invert(29),
      R => '0'
    );
\int_c_invert_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(2),
      Q => image_filter_sobel_filter_core_U0_c_invert(2),
      R => '0'
    );
\int_c_invert_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(30),
      Q => image_filter_sobel_filter_core_U0_c_invert(30),
      R => '0'
    );
\int_c_invert_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(31),
      Q => image_filter_sobel_filter_core_U0_c_invert(31),
      R => '0'
    );
\int_c_invert_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(3),
      Q => image_filter_sobel_filter_core_U0_c_invert(3),
      R => '0'
    );
\int_c_invert_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(4),
      Q => image_filter_sobel_filter_core_U0_c_invert(4),
      R => '0'
    );
\int_c_invert_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(5),
      Q => image_filter_sobel_filter_core_U0_c_invert(5),
      R => '0'
    );
\int_c_invert_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(6),
      Q => image_filter_sobel_filter_core_U0_c_invert(6),
      R => '0'
    );
\int_c_invert_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(7),
      Q => image_filter_sobel_filter_core_U0_c_invert(7),
      R => '0'
    );
\int_c_invert_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(8),
      Q => image_filter_sobel_filter_core_U0_c_invert(8),
      R => '0'
    );
\int_c_invert_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in11_out,
      D => \or\(9),
      Q => image_filter_sobel_filter_core_U0_c_invert(9),
      R => '0'
    );
\int_c_low_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(0),
      O => or0_out(0)
    );
\int_c_low_thresh[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(10),
      O => or0_out(10)
    );
\int_c_low_thresh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(11),
      O => or0_out(11)
    );
\int_c_low_thresh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(12),
      O => or0_out(12)
    );
\int_c_low_thresh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(13),
      O => or0_out(13)
    );
\int_c_low_thresh[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(14),
      O => or0_out(14)
    );
\int_c_low_thresh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(15),
      O => or0_out(15)
    );
\int_c_low_thresh[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(16),
      O => or0_out(16)
    );
\int_c_low_thresh[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(17),
      O => or0_out(17)
    );
\int_c_low_thresh[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(18),
      O => or0_out(18)
    );
\int_c_low_thresh[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(19),
      O => or0_out(19)
    );
\int_c_low_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(1),
      O => or0_out(1)
    );
\int_c_low_thresh[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(20),
      O => or0_out(20)
    );
\int_c_low_thresh[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(21),
      O => or0_out(21)
    );
\int_c_low_thresh[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(22),
      O => or0_out(22)
    );
\int_c_low_thresh[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(23),
      O => or0_out(23)
    );
\int_c_low_thresh[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(24),
      O => or0_out(24)
    );
\int_c_low_thresh[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(25),
      O => or0_out(25)
    );
\int_c_low_thresh[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(26),
      O => or0_out(26)
    );
\int_c_low_thresh[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(27),
      O => or0_out(27)
    );
\int_c_low_thresh[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(28),
      O => or0_out(28)
    );
\int_c_low_thresh[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(29),
      O => or0_out(29)
    );
\int_c_low_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(2),
      O => or0_out(2)
    );
\int_c_low_thresh[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(30),
      O => or0_out(30)
    );
\int_c_low_thresh[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \int_cols[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => p_0_in13_out
    );
\int_c_low_thresh[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(31),
      O => or0_out(31)
    );
\int_c_low_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(3),
      O => or0_out(3)
    );
\int_c_low_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(4),
      O => or0_out(4)
    );
\int_c_low_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(5),
      O => or0_out(5)
    );
\int_c_low_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(6),
      O => or0_out(6)
    );
\int_c_low_thresh[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(7),
      O => or0_out(7)
    );
\int_c_low_thresh[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(8),
      O => or0_out(8)
    );
\int_c_low_thresh[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => image_filter_sobel_filter_core_U0_c_low_thresh(9),
      O => or0_out(9)
    );
\int_c_low_thresh_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(0),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(0),
      R => '0'
    );
\int_c_low_thresh_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(10),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(10),
      R => '0'
    );
\int_c_low_thresh_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(11),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(11),
      R => '0'
    );
\int_c_low_thresh_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(12),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(12),
      R => '0'
    );
\int_c_low_thresh_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(13),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(13),
      R => '0'
    );
\int_c_low_thresh_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(14),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(14),
      R => '0'
    );
\int_c_low_thresh_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(15),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(15),
      R => '0'
    );
\int_c_low_thresh_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(16),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(16),
      R => '0'
    );
\int_c_low_thresh_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(17),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(17),
      R => '0'
    );
\int_c_low_thresh_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(18),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(18),
      R => '0'
    );
\int_c_low_thresh_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(19),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(19),
      R => '0'
    );
\int_c_low_thresh_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(1),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(1),
      R => '0'
    );
\int_c_low_thresh_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(20),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(20),
      R => '0'
    );
\int_c_low_thresh_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(21),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(21),
      R => '0'
    );
\int_c_low_thresh_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(22),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(22),
      R => '0'
    );
\int_c_low_thresh_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(23),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(23),
      R => '0'
    );
\int_c_low_thresh_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(24),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(24),
      R => '0'
    );
\int_c_low_thresh_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(25),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(25),
      R => '0'
    );
\int_c_low_thresh_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(26),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(26),
      R => '0'
    );
\int_c_low_thresh_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(27),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(27),
      R => '0'
    );
\int_c_low_thresh_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(28),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(28),
      R => '0'
    );
\int_c_low_thresh_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(29),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(29),
      R => '0'
    );
\int_c_low_thresh_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(2),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(2),
      R => '0'
    );
\int_c_low_thresh_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(30),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(30),
      R => '0'
    );
\int_c_low_thresh_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(31),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(31),
      R => '0'
    );
\int_c_low_thresh_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(3),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(3),
      R => '0'
    );
\int_c_low_thresh_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(4),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(4),
      R => '0'
    );
\int_c_low_thresh_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(5),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(5),
      R => '0'
    );
\int_c_low_thresh_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(6),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(6),
      R => '0'
    );
\int_c_low_thresh_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(7),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(7),
      R => '0'
    );
\int_c_low_thresh_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(8),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(8),
      R => '0'
    );
\int_c_low_thresh_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in13_out,
      D => or0_out(9),
      Q => image_filter_sobel_filter_core_U0_c_low_thresh(9),
      R => '0'
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(0),
      O => or20_out(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(10),
      O => or20_out(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(11),
      O => or20_out(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[12]\,
      O => or20_out(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[13]\,
      O => or20_out(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[14]\,
      O => or20_out(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_cols_reg_n_0_[15]\,
      O => or20_out(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[16]\,
      O => or20_out(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[17]\,
      O => or20_out(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[18]\,
      O => or20_out(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[19]\,
      O => or20_out(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(1),
      O => or20_out(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[20]\,
      O => or20_out(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[21]\,
      O => or20_out(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[22]\,
      O => or20_out(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_cols_reg_n_0_[23]\,
      O => or20_out(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[24]\,
      O => or20_out(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[25]\,
      O => or20_out(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[26]\,
      O => or20_out(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[27]\,
      O => or20_out(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[28]\,
      O => or20_out(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[29]\,
      O => or20_out(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(2),
      O => or20_out(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[30]\,
      O => or20_out(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \waddr_reg_n_0_[7]\,
      I3 => \waddr_reg_n_0_[5]\,
      I4 => \int_cols[31]_i_3_n_0\,
      O => p_0_in53_out
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_cols_reg_n_0_[31]\,
      O => or20_out(31)
    );
\int_cols[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[6]\,
      O => \int_cols[31]_i_3_n_0\
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(3),
      O => or20_out(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(4),
      O => or20_out(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(5),
      O => or20_out(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(6),
      O => or20_out(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^q\(7),
      O => or20_out(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(8),
      O => or20_out(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^q\(9),
      O => or20_out(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(0),
      Q => \^q\(0),
      R => '0'
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(10),
      Q => \^q\(10),
      R => '0'
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(11),
      Q => \^q\(11),
      R => '0'
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(12),
      Q => \int_cols_reg_n_0_[12]\,
      R => '0'
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(13),
      Q => \int_cols_reg_n_0_[13]\,
      R => '0'
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(14),
      Q => \int_cols_reg_n_0_[14]\,
      R => '0'
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(15),
      Q => \int_cols_reg_n_0_[15]\,
      R => '0'
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(16),
      Q => \int_cols_reg_n_0_[16]\,
      R => '0'
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(17),
      Q => \int_cols_reg_n_0_[17]\,
      R => '0'
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(18),
      Q => \int_cols_reg_n_0_[18]\,
      R => '0'
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(19),
      Q => \int_cols_reg_n_0_[19]\,
      R => '0'
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(1),
      Q => \^q\(1),
      R => '0'
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(20),
      Q => \int_cols_reg_n_0_[20]\,
      R => '0'
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(21),
      Q => \int_cols_reg_n_0_[21]\,
      R => '0'
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(22),
      Q => \int_cols_reg_n_0_[22]\,
      R => '0'
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(23),
      Q => \int_cols_reg_n_0_[23]\,
      R => '0'
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(24),
      Q => \int_cols_reg_n_0_[24]\,
      R => '0'
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(25),
      Q => \int_cols_reg_n_0_[25]\,
      R => '0'
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(26),
      Q => \int_cols_reg_n_0_[26]\,
      R => '0'
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(27),
      Q => \int_cols_reg_n_0_[27]\,
      R => '0'
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(28),
      Q => \int_cols_reg_n_0_[28]\,
      R => '0'
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(29),
      Q => \int_cols_reg_n_0_[29]\,
      R => '0'
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(2),
      Q => \^q\(2),
      R => '0'
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(30),
      Q => \int_cols_reg_n_0_[30]\,
      R => '0'
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(31),
      Q => \int_cols_reg_n_0_[31]\,
      R => '0'
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(3),
      Q => \^q\(3),
      R => '0'
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(4),
      Q => \^q\(4),
      R => '0'
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(5),
      Q => \^q\(5),
      R => '0'
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(6),
      Q => \^q\(6),
      R => '0'
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(7),
      Q => \^q\(7),
      R => '0'
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(8),
      Q => \^q\(8),
      R => '0'
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in53_out,
      D => or20_out(9),
      Q => \^q\(9),
      R => '0'
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000200"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \int_ier[1]_i_3_n_0\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => p_24_in(1),
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => p_24_in(1),
      R => ARESET
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \int_ier[1]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      I2 => s_axi_CONTROL_BUS_WVALID,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[1]\,
      I2 => s_axi_CONTROL_BUS_WSTRB(0),
      I3 => \int_c_high_thresh[31]_i_4_n_0\,
      I4 => \waddr_reg_n_0_[7]\,
      I5 => \waddr_reg_n_0_[5]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ARESET
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ARESET
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => \p_s_reg_147_reg[9]\(0),
      I4 => \ap_CS_fsm_reg[1]_0\(0),
      I5 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \int_ier[1]_i_3_n_0\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_CONTROL_BUS_WVALID,
      I4 => \waddr_reg_n_0_[2]\,
      I5 => \waddr_reg_n_0_[3]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => \^int_ap_start_reg_0\,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ARESET
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ARESET
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(0),
      O => or21_out(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^ap_return_0_preg_reg[11]\(10),
      O => or21_out(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^ap_return_0_preg_reg[11]\(11),
      O => or21_out(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[12]\,
      O => or21_out(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[13]\,
      O => or21_out(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[14]\,
      O => or21_out(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \int_rows_reg_n_0_[15]\,
      O => or21_out(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[16]\,
      O => or21_out(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[17]\,
      O => or21_out(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[18]\,
      O => or21_out(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[19]\,
      O => or21_out(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(1),
      O => or21_out(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[20]\,
      O => or21_out(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[21]\,
      O => or21_out(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[22]\,
      O => or21_out(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \int_rows_reg_n_0_[23]\,
      O => or21_out(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[24]\,
      O => or21_out(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[25]\,
      O => or21_out(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[26]\,
      O => or21_out(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[27]\,
      O => or21_out(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[28]\,
      O => or21_out(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[29]\,
      O => or21_out(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(2),
      O => or21_out(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[30]\,
      O => or21_out(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \int_rows[31]_i_3_n_0\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[0]\,
      O => p_0_in55_out
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \int_rows_reg_n_0_[31]\,
      O => or21_out(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[7]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[1]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(3),
      O => or21_out(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(4),
      O => or21_out(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(5),
      O => or21_out(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(6),
      O => or21_out(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^ap_return_0_preg_reg[11]\(7),
      O => or21_out(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^ap_return_0_preg_reg[11]\(8),
      O => or21_out(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^ap_return_0_preg_reg[11]\(9),
      O => or21_out(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(0),
      Q => \^ap_return_0_preg_reg[11]\(0),
      R => '0'
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(10),
      Q => \^ap_return_0_preg_reg[11]\(10),
      R => '0'
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(11),
      Q => \^ap_return_0_preg_reg[11]\(11),
      R => '0'
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(12),
      Q => \int_rows_reg_n_0_[12]\,
      R => '0'
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(13),
      Q => \int_rows_reg_n_0_[13]\,
      R => '0'
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(14),
      Q => \int_rows_reg_n_0_[14]\,
      R => '0'
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(15),
      Q => \int_rows_reg_n_0_[15]\,
      R => '0'
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(16),
      Q => \int_rows_reg_n_0_[16]\,
      R => '0'
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(17),
      Q => \int_rows_reg_n_0_[17]\,
      R => '0'
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(18),
      Q => \int_rows_reg_n_0_[18]\,
      R => '0'
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(19),
      Q => \int_rows_reg_n_0_[19]\,
      R => '0'
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(1),
      Q => \^ap_return_0_preg_reg[11]\(1),
      R => '0'
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(20),
      Q => \int_rows_reg_n_0_[20]\,
      R => '0'
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(21),
      Q => \int_rows_reg_n_0_[21]\,
      R => '0'
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(22),
      Q => \int_rows_reg_n_0_[22]\,
      R => '0'
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(23),
      Q => \int_rows_reg_n_0_[23]\,
      R => '0'
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(24),
      Q => \int_rows_reg_n_0_[24]\,
      R => '0'
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(25),
      Q => \int_rows_reg_n_0_[25]\,
      R => '0'
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(26),
      Q => \int_rows_reg_n_0_[26]\,
      R => '0'
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(27),
      Q => \int_rows_reg_n_0_[27]\,
      R => '0'
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(28),
      Q => \int_rows_reg_n_0_[28]\,
      R => '0'
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(29),
      Q => \int_rows_reg_n_0_[29]\,
      R => '0'
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(2),
      Q => \^ap_return_0_preg_reg[11]\(2),
      R => '0'
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(30),
      Q => \int_rows_reg_n_0_[30]\,
      R => '0'
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(31),
      Q => \int_rows_reg_n_0_[31]\,
      R => '0'
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(3),
      Q => \^ap_return_0_preg_reg[11]\(3),
      R => '0'
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(4),
      Q => \^ap_return_0_preg_reg[11]\(4),
      R => '0'
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(5),
      Q => \^ap_return_0_preg_reg[11]\(5),
      R => '0'
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(6),
      Q => \^ap_return_0_preg_reg[11]\(6),
      R => '0'
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(7),
      Q => \^ap_return_0_preg_reg[11]\(7),
      R => '0'
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(8),
      Q => \^ap_return_0_preg_reg[11]\(8),
      R => '0'
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in55_out,
      D => or21_out(9),
      Q => \^ap_return_0_preg_reg[11]\(9),
      R => '0'
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => p_24_in(1),
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
\rdata_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040004"
    )
        port map (
      I0 => \rdata_data[0]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => \^rdata_data_reg[0]_0\,
      I5 => \^ap_start\,
      O => rdata_data(0)
    );
\rdata_data[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(0),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(0),
      O => \rdata_data[0]_i_10_n_0\
    );
\rdata_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00AAAAEFEFAAAA"
    )
        port map (
      I0 => \rdata_data[0]_i_3_n_0\,
      I1 => \rdata_data[31]_i_6_n_0\,
      I2 => image_filter_sobel_filter_core_U0_c_invert(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(7),
      I5 => \rdata_data_reg[0]_i_4_n_0\,
      O => \rdata_data[0]_i_2_n_0\
    );
\rdata_data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[0]_i_5_n_0\,
      I1 => \rdata_data[0]_i_6_n_0\,
      I2 => \rdata_data[0]_i_7_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[0]_i_8_n_0\,
      O => \rdata_data[0]_i_3_n_0\
    );
\rdata_data[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(0),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(0),
      O => \rdata_data[0]_i_5_n_0\
    );
\rdata_data[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(0),
      O => \rdata_data[0]_i_6_n_0\
    );
\rdata_data[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(0),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(0),
      O => \rdata_data[0]_i_7_n_0\
    );
\rdata_data[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(0),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(0),
      O => \rdata_data[0]_i_8_n_0\
    );
\rdata_data[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(0),
      I1 => \^int_c_high_thresh_reg[7]_0\(0),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[0]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(0),
      O => \rdata_data[0]_i_9_n_0\
    );
\rdata_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[10]_i_2_n_0\,
      I2 => \rdata_data[10]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(10),
      O => \rdata_data[10]_i_1_n_0\
    );
\rdata_data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[10]_i_6_n_0\,
      I1 => \rdata_data[10]_i_7_n_0\,
      I2 => \rdata_data[10]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[10]_i_9_n_0\,
      O => \rdata_data[10]_i_3_n_0\
    );
\rdata_data[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(10),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(10),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[10]\,
      O => \rdata_data[10]_i_4_n_0\
    );
\rdata_data[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[10]\,
      I1 => \int_C_YR1C2_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[10]\,
      O => \rdata_data[10]_i_5_n_0\
    );
\rdata_data[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[10]\,
      I1 => \int_C_XR2C0_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[10]\,
      O => \rdata_data[10]_i_6_n_0\
    );
\rdata_data[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(10),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(10),
      O => \rdata_data[10]_i_7_n_0\
    );
\rdata_data[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[10]\,
      I1 => \int_C_XR0C2_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[10]\,
      O => \rdata_data[10]_i_8_n_0\
    );
\rdata_data[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[10]\,
      I1 => \int_C_YR0C1_reg_n_0_[10]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[10]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[10]\,
      O => \rdata_data[10]_i_9_n_0\
    );
\rdata_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[11]_i_2_n_0\,
      I2 => \rdata_data[11]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(11),
      O => \rdata_data[11]_i_1_n_0\
    );
\rdata_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[11]_i_6_n_0\,
      I1 => \rdata_data[11]_i_7_n_0\,
      I2 => \rdata_data[11]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[11]_i_9_n_0\,
      O => \rdata_data[11]_i_3_n_0\
    );
\rdata_data[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(11),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(11),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[11]\,
      O => \rdata_data[11]_i_4_n_0\
    );
\rdata_data[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[11]\,
      I1 => \int_C_YR1C2_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[11]\,
      O => \rdata_data[11]_i_5_n_0\
    );
\rdata_data[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(11),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(11),
      O => \rdata_data[11]_i_6_n_0\
    );
\rdata_data[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[11]\,
      I1 => \int_C_XR0C2_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[11]\,
      O => \rdata_data[11]_i_7_n_0\
    );
\rdata_data[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[11]\,
      I1 => \int_C_YR0C1_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[11]\,
      O => \rdata_data[11]_i_8_n_0\
    );
\rdata_data[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[11]\,
      I1 => \int_C_XR2C0_reg_n_0_[11]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[11]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[11]\,
      O => \rdata_data[11]_i_9_n_0\
    );
\rdata_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[12]_i_2_n_0\,
      I2 => \rdata_data[12]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(12),
      O => \rdata_data[12]_i_1_n_0\
    );
\rdata_data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1105005511055555"
    )
        port map (
      I0 => \rdata_data[12]_i_6_n_0\,
      I1 => \rdata_data[12]_i_7_n_0\,
      I2 => \rdata_data[12]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[12]_i_9_n_0\,
      O => \rdata_data[12]_i_3_n_0\
    );
\rdata_data[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(12),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(12),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[12]\,
      O => \rdata_data[12]_i_4_n_0\
    );
\rdata_data[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[12]\,
      I1 => \int_C_YR1C2_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[12]\,
      O => \rdata_data[12]_i_5_n_0\
    );
\rdata_data[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[12]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[12]\,
      O => \rdata_data[12]_i_6_n_0\
    );
\rdata_data[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[12]\,
      I1 => \int_C_YR0C1_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[12]\,
      O => \rdata_data[12]_i_7_n_0\
    );
\rdata_data[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[12]\,
      I1 => \int_C_XR2C0_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[12]\,
      O => \rdata_data[12]_i_8_n_0\
    );
\rdata_data[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[12]\,
      I1 => \int_C_XR0C2_reg_n_0_[12]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[12]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[12]\,
      O => \rdata_data[12]_i_9_n_0\
    );
\rdata_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[13]_i_2_n_0\,
      I2 => \rdata_data[13]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(13),
      O => \rdata_data[13]_i_1_n_0\
    );
\rdata_data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[13]_i_6_n_0\,
      I1 => \rdata_data[13]_i_7_n_0\,
      I2 => \rdata_data[13]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[13]_i_9_n_0\,
      O => \rdata_data[13]_i_3_n_0\
    );
\rdata_data[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(13),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(13),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[13]\,
      O => \rdata_data[13]_i_4_n_0\
    );
\rdata_data[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[13]\,
      I1 => \int_C_YR1C2_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[13]\,
      O => \rdata_data[13]_i_5_n_0\
    );
\rdata_data[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[13]\,
      I1 => \int_C_XR2C0_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[13]\,
      O => \rdata_data[13]_i_6_n_0\
    );
\rdata_data[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[13]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[13]\,
      O => \rdata_data[13]_i_7_n_0\
    );
\rdata_data[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[13]\,
      I1 => \int_C_XR0C2_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[13]\,
      O => \rdata_data[13]_i_8_n_0\
    );
\rdata_data[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[13]\,
      I1 => \int_C_YR0C1_reg_n_0_[13]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[13]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[13]\,
      O => \rdata_data[13]_i_9_n_0\
    );
\rdata_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[14]_i_2_n_0\,
      I2 => \rdata_data[14]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(14),
      O => \rdata_data[14]_i_1_n_0\
    );
\rdata_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[14]_i_6_n_0\,
      I1 => \rdata_data[14]_i_7_n_0\,
      I2 => \rdata_data[14]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[14]_i_9_n_0\,
      O => \rdata_data[14]_i_3_n_0\
    );
\rdata_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(14),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(14),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[14]\,
      O => \rdata_data[14]_i_4_n_0\
    );
\rdata_data[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[14]\,
      I1 => \int_C_YR1C2_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[14]\,
      O => \rdata_data[14]_i_5_n_0\
    );
\rdata_data[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[14]\,
      I1 => \int_C_XR0C2_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[14]\,
      O => \rdata_data[14]_i_6_n_0\
    );
\rdata_data[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[14]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[14]\,
      O => \rdata_data[14]_i_7_n_0\
    );
\rdata_data[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[14]\,
      I1 => \int_C_XR2C0_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[14]\,
      O => \rdata_data[14]_i_8_n_0\
    );
\rdata_data[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[14]\,
      I1 => \int_C_YR0C1_reg_n_0_[14]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[14]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[14]\,
      O => \rdata_data[14]_i_9_n_0\
    );
\rdata_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[15]_i_2_n_0\,
      I2 => \rdata_data[15]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(15),
      O => \rdata_data[15]_i_1_n_0\
    );
\rdata_data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[15]_i_6_n_0\,
      I1 => \rdata_data[15]_i_7_n_0\,
      I2 => \rdata_data[15]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[15]_i_9_n_0\,
      O => \rdata_data[15]_i_3_n_0\
    );
\rdata_data[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(15),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(15),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[15]\,
      O => \rdata_data[15]_i_4_n_0\
    );
\rdata_data[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[15]\,
      I1 => \int_C_YR1C2_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[15]\,
      O => \rdata_data[15]_i_5_n_0\
    );
\rdata_data[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[15]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[15]\,
      O => \rdata_data[15]_i_6_n_0\
    );
\rdata_data[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[15]\,
      I1 => \int_C_XR0C2_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[15]\,
      O => \rdata_data[15]_i_7_n_0\
    );
\rdata_data[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[15]\,
      I1 => \int_C_YR0C1_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[15]\,
      O => \rdata_data[15]_i_8_n_0\
    );
\rdata_data[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[15]\,
      I1 => \int_C_XR2C0_reg_n_0_[15]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[15]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[15]\,
      O => \rdata_data[15]_i_9_n_0\
    );
\rdata_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[16]_i_2_n_0\,
      I2 => \rdata_data[16]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(16),
      O => \rdata_data[16]_i_1_n_0\
    );
\rdata_data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F050503030F0F"
    )
        port map (
      I0 => \rdata_data[16]_i_6_n_0\,
      I1 => \rdata_data[16]_i_7_n_0\,
      I2 => \rdata_data[16]_i_8_n_0\,
      I3 => \rdata_data[16]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[16]_i_3_n_0\
    );
\rdata_data[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(16),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(16),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[16]\,
      O => \rdata_data[16]_i_4_n_0\
    );
\rdata_data[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[16]\,
      I1 => \int_C_YR1C2_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[16]\,
      O => \rdata_data[16]_i_5_n_0\
    );
\rdata_data[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[16]\,
      I1 => \int_C_XR0C2_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[16]\,
      O => \rdata_data[16]_i_6_n_0\
    );
\rdata_data[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[16]\,
      I1 => \int_C_XR2C0_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[16]\,
      O => \rdata_data[16]_i_7_n_0\
    );
\rdata_data[16]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[16]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[16]\,
      O => \rdata_data[16]_i_8_n_0\
    );
\rdata_data[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[16]\,
      I1 => \int_C_YR0C1_reg_n_0_[16]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[16]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[16]\,
      O => \rdata_data[16]_i_9_n_0\
    );
\rdata_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[17]_i_2_n_0\,
      I2 => \rdata_data[17]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(17),
      O => \rdata_data[17]_i_1_n_0\
    );
\rdata_data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1105005511055555"
    )
        port map (
      I0 => \rdata_data[17]_i_6_n_0\,
      I1 => \rdata_data[17]_i_7_n_0\,
      I2 => \rdata_data[17]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[17]_i_9_n_0\,
      O => \rdata_data[17]_i_3_n_0\
    );
\rdata_data[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(17),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(17),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[17]\,
      O => \rdata_data[17]_i_4_n_0\
    );
\rdata_data[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[17]\,
      I1 => \int_C_YR1C2_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[17]\,
      O => \rdata_data[17]_i_5_n_0\
    );
\rdata_data[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[17]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[17]\,
      O => \rdata_data[17]_i_6_n_0\
    );
\rdata_data[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[17]\,
      I1 => \int_C_YR0C1_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[17]\,
      O => \rdata_data[17]_i_7_n_0\
    );
\rdata_data[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[17]\,
      I1 => \int_C_XR2C0_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[17]\,
      O => \rdata_data[17]_i_8_n_0\
    );
\rdata_data[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[17]\,
      I1 => \int_C_XR0C2_reg_n_0_[17]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[17]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[17]\,
      O => \rdata_data[17]_i_9_n_0\
    );
\rdata_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[18]_i_2_n_0\,
      I2 => \rdata_data[18]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(18),
      O => \rdata_data[18]_i_1_n_0\
    );
\rdata_data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[18]_i_6_n_0\,
      I1 => \rdata_data[18]_i_7_n_0\,
      I2 => \rdata_data[18]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[18]_i_9_n_0\,
      O => \rdata_data[18]_i_3_n_0\
    );
\rdata_data[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(18),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(18),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[18]\,
      O => \rdata_data[18]_i_4_n_0\
    );
\rdata_data[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[18]\,
      I1 => \int_C_YR1C2_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[18]\,
      O => \rdata_data[18]_i_5_n_0\
    );
\rdata_data[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[18]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[18]\,
      O => \rdata_data[18]_i_6_n_0\
    );
\rdata_data[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[18]\,
      I1 => \int_C_XR0C2_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[18]\,
      O => \rdata_data[18]_i_7_n_0\
    );
\rdata_data[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[18]\,
      I1 => \int_C_YR0C1_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[18]\,
      O => \rdata_data[18]_i_8_n_0\
    );
\rdata_data[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[18]\,
      I1 => \int_C_XR2C0_reg_n_0_[18]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[18]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[18]\,
      O => \rdata_data[18]_i_9_n_0\
    );
\rdata_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[19]_i_2_n_0\,
      I2 => \rdata_data[19]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(19),
      O => \rdata_data[19]_i_1_n_0\
    );
\rdata_data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[19]_i_6_n_0\,
      I1 => \rdata_data[19]_i_7_n_0\,
      I2 => \rdata_data[19]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[19]_i_9_n_0\,
      O => \rdata_data[19]_i_3_n_0\
    );
\rdata_data[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(19),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(19),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[19]\,
      O => \rdata_data[19]_i_4_n_0\
    );
\rdata_data[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[19]\,
      I1 => \int_C_YR1C2_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[19]\,
      O => \rdata_data[19]_i_5_n_0\
    );
\rdata_data[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[19]\,
      I1 => \int_C_XR2C0_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[19]\,
      O => \rdata_data[19]_i_6_n_0\
    );
\rdata_data[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[19]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[19]\,
      O => \rdata_data[19]_i_7_n_0\
    );
\rdata_data[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[19]\,
      I1 => \int_C_XR0C2_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[19]\,
      O => \rdata_data[19]_i_8_n_0\
    );
\rdata_data[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[19]\,
      I1 => \int_C_YR0C1_reg_n_0_[19]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[19]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[19]\,
      O => \rdata_data[19]_i_9_n_0\
    );
\rdata_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F44444F4444"
    )
        port map (
      I0 => \rdata_data[1]_i_2_n_0\,
      I1 => \rdata_data[1]_i_3_n_0\,
      I2 => \rdata_data[2]_i_4_n_0\,
      I3 => \rdata_data[2]_i_5_n_0\,
      I4 => \^int_ap_done\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => rdata_data(1)
    );
\rdata_data[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(1),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(1),
      O => \rdata_data[1]_i_10_n_0\
    );
\rdata_data[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(1),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(1),
      O => \rdata_data[1]_i_11_n_0\
    );
\rdata_data[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(1),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(1),
      O => \rdata_data[1]_i_12_n_0\
    );
\rdata_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00102030FFFFFFFF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata_data[1]_i_4_n_0\,
      I4 => \rdata_data[1]_i_5_n_0\,
      I5 => \rdata_data[2]_i_9_n_0\,
      O => \rdata_data[1]_i_2_n_0\
    );
\rdata_data[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A3AFF3A"
    )
        port map (
      I0 => \rdata_data_reg[1]_i_6_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => image_filter_sobel_filter_core_U0_c_invert(1),
      I4 => \rdata_data[2]_i_11_n_0\,
      O => \rdata_data[1]_i_3_n_0\
    );
\rdata_data[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(1),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(1),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(1),
      O => \rdata_data[1]_i_4_n_0\
    );
\rdata_data[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(1),
      I1 => \^int_c_high_thresh_reg[7]_0\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[1]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(1),
      O => \rdata_data[1]_i_5_n_0\
    );
\rdata_data[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ap_return_0_preg_reg[11]\(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_isr_reg_n_0_[0]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => p_24_in(1),
      O => \rdata_data[1]_i_9_n_0\
    );
\rdata_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[20]_i_2_n_0\,
      I2 => \rdata_data[20]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(20),
      O => \rdata_data[20]_i_1_n_0\
    );
\rdata_data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[20]_i_6_n_0\,
      I1 => \rdata_data[20]_i_7_n_0\,
      I2 => \rdata_data[20]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[20]_i_9_n_0\,
      O => \rdata_data[20]_i_3_n_0\
    );
\rdata_data[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(20),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(20),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[20]\,
      O => \rdata_data[20]_i_4_n_0\
    );
\rdata_data[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[20]\,
      I1 => \int_C_YR1C2_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[20]\,
      O => \rdata_data[20]_i_5_n_0\
    );
\rdata_data[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[20]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[20]\,
      O => \rdata_data[20]_i_6_n_0\
    );
\rdata_data[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[20]\,
      I1 => \int_C_XR0C2_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[20]\,
      O => \rdata_data[20]_i_7_n_0\
    );
\rdata_data[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[20]\,
      I1 => \int_C_YR0C1_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[20]\,
      O => \rdata_data[20]_i_8_n_0\
    );
\rdata_data[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[20]\,
      I1 => \int_C_XR2C0_reg_n_0_[20]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[20]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[20]\,
      O => \rdata_data[20]_i_9_n_0\
    );
\rdata_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[21]_i_2_n_0\,
      I2 => \rdata_data[21]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(21),
      O => \rdata_data[21]_i_1_n_0\
    );
\rdata_data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[21]_i_6_n_0\,
      I1 => \rdata_data[21]_i_7_n_0\,
      I2 => \rdata_data[21]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[21]_i_9_n_0\,
      O => \rdata_data[21]_i_3_n_0\
    );
\rdata_data[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(21),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(21),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[21]\,
      O => \rdata_data[21]_i_4_n_0\
    );
\rdata_data[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[21]\,
      I1 => \int_C_YR1C2_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[21]\,
      O => \rdata_data[21]_i_5_n_0\
    );
\rdata_data[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[21]\,
      I1 => \int_C_XR2C0_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[21]\,
      O => \rdata_data[21]_i_6_n_0\
    );
\rdata_data[21]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[21]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[21]\,
      O => \rdata_data[21]_i_7_n_0\
    );
\rdata_data[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[21]\,
      I1 => \int_C_XR0C2_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[21]\,
      O => \rdata_data[21]_i_8_n_0\
    );
\rdata_data[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[21]\,
      I1 => \int_C_YR0C1_reg_n_0_[21]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[21]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[21]\,
      O => \rdata_data[21]_i_9_n_0\
    );
\rdata_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[22]_i_2_n_0\,
      I2 => \rdata_data[22]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(22),
      O => \rdata_data[22]_i_1_n_0\
    );
\rdata_data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[22]_i_6_n_0\,
      I1 => \rdata_data[22]_i_7_n_0\,
      I2 => \rdata_data[22]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[22]_i_9_n_0\,
      O => \rdata_data[22]_i_3_n_0\
    );
\rdata_data[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(22),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(22),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[22]\,
      O => \rdata_data[22]_i_4_n_0\
    );
\rdata_data[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[22]\,
      I1 => \int_C_YR1C2_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[22]\,
      O => \rdata_data[22]_i_5_n_0\
    );
\rdata_data[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[22]\,
      I1 => \int_C_XR0C2_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[22]\,
      O => \rdata_data[22]_i_6_n_0\
    );
\rdata_data[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[22]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[22]\,
      O => \rdata_data[22]_i_7_n_0\
    );
\rdata_data[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[22]\,
      I1 => \int_C_XR2C0_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[22]\,
      O => \rdata_data[22]_i_8_n_0\
    );
\rdata_data[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[22]\,
      I1 => \int_C_YR0C1_reg_n_0_[22]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[22]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[22]\,
      O => \rdata_data[22]_i_9_n_0\
    );
\rdata_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[23]_i_2_n_0\,
      I2 => \rdata_data[23]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(23),
      O => \rdata_data[23]_i_1_n_0\
    );
\rdata_data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[23]_i_6_n_0\,
      I1 => \rdata_data[23]_i_7_n_0\,
      I2 => \rdata_data[23]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[23]_i_9_n_0\,
      O => \rdata_data[23]_i_3_n_0\
    );
\rdata_data[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(23),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(23),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[23]\,
      O => \rdata_data[23]_i_4_n_0\
    );
\rdata_data[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[23]\,
      I1 => \int_C_YR1C2_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[23]\,
      O => \rdata_data[23]_i_5_n_0\
    );
\rdata_data[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[23]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[23]\,
      O => \rdata_data[23]_i_6_n_0\
    );
\rdata_data[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[23]\,
      I1 => \int_C_XR0C2_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[23]\,
      O => \rdata_data[23]_i_7_n_0\
    );
\rdata_data[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[23]\,
      I1 => \int_C_YR0C1_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[23]\,
      O => \rdata_data[23]_i_8_n_0\
    );
\rdata_data[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[23]\,
      I1 => \int_C_XR2C0_reg_n_0_[23]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[23]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[23]\,
      O => \rdata_data[23]_i_9_n_0\
    );
\rdata_data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[24]_i_2_n_0\,
      I2 => \rdata_data[24]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(24),
      O => \rdata_data[24]_i_1_n_0\
    );
\rdata_data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[24]_i_6_n_0\,
      I1 => \rdata_data[24]_i_7_n_0\,
      I2 => \rdata_data[24]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[24]_i_9_n_0\,
      O => \rdata_data[24]_i_3_n_0\
    );
\rdata_data[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(24),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(24),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[24]\,
      O => \rdata_data[24]_i_4_n_0\
    );
\rdata_data[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[24]\,
      I1 => \int_C_YR1C2_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[24]\,
      O => \rdata_data[24]_i_5_n_0\
    );
\rdata_data[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[24]\,
      I1 => \int_C_XR0C2_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[24]\,
      O => \rdata_data[24]_i_6_n_0\
    );
\rdata_data[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[24]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[24]\,
      O => \rdata_data[24]_i_7_n_0\
    );
\rdata_data[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[24]\,
      I1 => \int_C_XR2C0_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[24]\,
      O => \rdata_data[24]_i_8_n_0\
    );
\rdata_data[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[24]\,
      I1 => \int_C_YR0C1_reg_n_0_[24]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[24]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[24]\,
      O => \rdata_data[24]_i_9_n_0\
    );
\rdata_data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[25]_i_2_n_0\,
      I2 => \rdata_data[25]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(25),
      O => \rdata_data[25]_i_1_n_0\
    );
\rdata_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F030305050F0F"
    )
        port map (
      I0 => \rdata_data[25]_i_6_n_0\,
      I1 => \rdata_data[25]_i_7_n_0\,
      I2 => \rdata_data[25]_i_8_n_0\,
      I3 => \rdata_data[25]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[25]_i_3_n_0\
    );
\rdata_data[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(25),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(25),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[25]\,
      O => \rdata_data[25]_i_4_n_0\
    );
\rdata_data[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[25]\,
      I1 => \int_C_YR1C2_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[25]\,
      O => \rdata_data[25]_i_5_n_0\
    );
\rdata_data[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[25]\,
      I1 => \int_C_XR2C0_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[25]\,
      O => \rdata_data[25]_i_6_n_0\
    );
\rdata_data[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[25]\,
      I1 => \int_C_XR0C2_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[25]\,
      O => \rdata_data[25]_i_7_n_0\
    );
\rdata_data[25]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[25]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[25]\,
      O => \rdata_data[25]_i_8_n_0\
    );
\rdata_data[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[25]\,
      I1 => \int_C_YR0C1_reg_n_0_[25]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[25]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[25]\,
      O => \rdata_data[25]_i_9_n_0\
    );
\rdata_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[26]_i_2_n_0\,
      I2 => \rdata_data[26]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(26),
      O => \rdata_data[26]_i_1_n_0\
    );
\rdata_data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1105005511055555"
    )
        port map (
      I0 => \rdata_data[26]_i_6_n_0\,
      I1 => \rdata_data[26]_i_7_n_0\,
      I2 => \rdata_data[26]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[26]_i_9_n_0\,
      O => \rdata_data[26]_i_3_n_0\
    );
\rdata_data[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(26),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(26),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[26]\,
      O => \rdata_data[26]_i_4_n_0\
    );
\rdata_data[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[26]\,
      I1 => \int_C_YR1C2_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[26]\,
      O => \rdata_data[26]_i_5_n_0\
    );
\rdata_data[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[26]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[26]\,
      O => \rdata_data[26]_i_6_n_0\
    );
\rdata_data[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[26]\,
      I1 => \int_C_YR0C1_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[26]\,
      O => \rdata_data[26]_i_7_n_0\
    );
\rdata_data[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[26]\,
      I1 => \int_C_XR2C0_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[26]\,
      O => \rdata_data[26]_i_8_n_0\
    );
\rdata_data[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[26]\,
      I1 => \int_C_XR0C2_reg_n_0_[26]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[26]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[26]\,
      O => \rdata_data[26]_i_9_n_0\
    );
\rdata_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[27]_i_2_n_0\,
      I2 => \rdata_data[27]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(27),
      O => \rdata_data[27]_i_1_n_0\
    );
\rdata_data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C44CCCC0C44CC"
    )
        port map (
      I0 => \rdata_data[27]_i_6_n_0\,
      I1 => \rdata_data[27]_i_7_n_0\,
      I2 => \rdata_data[27]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[27]_i_9_n_0\,
      O => \rdata_data[27]_i_3_n_0\
    );
\rdata_data[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(27),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(27),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[27]\,
      O => \rdata_data[27]_i_4_n_0\
    );
\rdata_data[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[27]\,
      I1 => \int_C_YR1C2_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[27]\,
      O => \rdata_data[27]_i_5_n_0\
    );
\rdata_data[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[27]\,
      I1 => \int_C_XR2C0_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[27]\,
      O => \rdata_data[27]_i_6_n_0\
    );
\rdata_data[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[27]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[27]\,
      O => \rdata_data[27]_i_7_n_0\
    );
\rdata_data[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[27]\,
      I1 => \int_C_XR0C2_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[27]\,
      O => \rdata_data[27]_i_8_n_0\
    );
\rdata_data[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[27]\,
      I1 => \int_C_YR0C1_reg_n_0_[27]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[27]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[27]\,
      O => \rdata_data[27]_i_9_n_0\
    );
\rdata_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[28]_i_2_n_0\,
      I2 => \rdata_data[28]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(28),
      O => \rdata_data[28]_i_1_n_0\
    );
\rdata_data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C4400CC0C44CCCC"
    )
        port map (
      I0 => \rdata_data[28]_i_6_n_0\,
      I1 => \rdata_data[28]_i_7_n_0\,
      I2 => \rdata_data[28]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[28]_i_9_n_0\,
      O => \rdata_data[28]_i_3_n_0\
    );
\rdata_data[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(28),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(28),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[28]\,
      O => \rdata_data[28]_i_4_n_0\
    );
\rdata_data[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[28]\,
      I1 => \int_C_YR1C2_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[28]\,
      O => \rdata_data[28]_i_5_n_0\
    );
\rdata_data[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[28]\,
      I1 => \int_C_XR0C2_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[28]\,
      O => \rdata_data[28]_i_6_n_0\
    );
\rdata_data[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45444555"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[28]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[28]\,
      O => \rdata_data[28]_i_7_n_0\
    );
\rdata_data[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[28]\,
      I1 => \int_C_YR0C1_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[28]\,
      O => \rdata_data[28]_i_8_n_0\
    );
\rdata_data[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[28]\,
      I1 => \int_C_XR2C0_reg_n_0_[28]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[28]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[28]\,
      O => \rdata_data[28]_i_9_n_0\
    );
\rdata_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[29]_i_2_n_0\,
      I2 => \rdata_data[29]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(29),
      O => \rdata_data[29]_i_1_n_0\
    );
\rdata_data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505000F03030F0F"
    )
        port map (
      I0 => \rdata_data[29]_i_6_n_0\,
      I1 => \rdata_data[29]_i_7_n_0\,
      I2 => \rdata_data[29]_i_8_n_0\,
      I3 => \rdata_data[29]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => s_axi_CONTROL_BUS_ARADDR(6),
      O => \rdata_data[29]_i_3_n_0\
    );
\rdata_data[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(29),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(29),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[29]\,
      O => \rdata_data[29]_i_4_n_0\
    );
\rdata_data[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[29]\,
      I1 => \int_C_YR1C2_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[29]\,
      O => \rdata_data[29]_i_5_n_0\
    );
\rdata_data[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[29]\,
      I1 => \int_C_YR0C1_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[29]\,
      O => \rdata_data[29]_i_6_n_0\
    );
\rdata_data[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[29]\,
      I1 => \int_C_XR0C2_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[29]\,
      O => \rdata_data[29]_i_7_n_0\
    );
\rdata_data[29]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[29]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[29]\,
      O => \rdata_data[29]_i_8_n_0\
    );
\rdata_data[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[29]\,
      I1 => \int_C_XR2C0_reg_n_0_[29]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[29]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[29]\,
      O => \rdata_data[29]_i_9_n_0\
    );
\rdata_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444444"
    )
        port map (
      I0 => \rdata_data[2]_i_2_n_0\,
      I1 => \rdata_data[2]_i_3_n_0\,
      I2 => \rdata_data[2]_i_4_n_0\,
      I3 => p_0_in,
      I4 => \rdata_data[2]_i_5_n_0\,
      I5 => \rdata_data[2]_i_6_n_0\,
      O => rdata_data(2)
    );
\rdata_data[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[2]_i_11_n_0\
    );
\rdata_data[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(1),
      O => \rdata_data[2]_i_12_n_0\
    );
\rdata_data[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^ap_return_0_preg_reg[11]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => p_1_in,
      O => \rdata_data[2]_i_17_n_0\
    );
\rdata_data[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(2),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(2),
      O => \rdata_data[2]_i_18_n_0\
    );
\rdata_data[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(2),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(2),
      O => \rdata_data[2]_i_19_n_0\
    );
\rdata_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00102030FFFFFFFF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => \rdata_data[2]_i_7_n_0\,
      I4 => \rdata_data[2]_i_8_n_0\,
      I5 => \rdata_data[2]_i_9_n_0\,
      O => \rdata_data[2]_i_2_n_0\
    );
\rdata_data[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(2),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(2),
      O => \rdata_data[2]_i_20_n_0\
    );
\rdata_data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A3AFF3A"
    )
        port map (
      I0 => \rdata_data_reg[2]_i_10_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      I3 => image_filter_sobel_filter_core_U0_c_invert(2),
      I4 => \rdata_data[2]_i_11_n_0\,
      O => \rdata_data[2]_i_3_n_0\
    );
\rdata_data[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(4),
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(6),
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[2]_i_12_n_0\,
      O => \rdata_data[2]_i_4_n_0\
    );
\rdata_data[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      O => \rdata_data[2]_i_5_n_0\
    );
\rdata_data[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D050000000000000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I2 => internal_empty_n_reg,
      I3 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => image_filter_AXIvideo2Mat_U0_ap_idle,
      O => \rdata_data[2]_i_6_n_0\
    );
\rdata_data[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(2),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(2),
      O => \rdata_data[2]_i_7_n_0\
    );
\rdata_data[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(2),
      I1 => \^int_c_high_thresh_reg[7]_0\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[2]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(2),
      O => \rdata_data[2]_i_8_n_0\
    );
\rdata_data[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(2),
      I1 => s_axi_CONTROL_BUS_ARADDR(1),
      I2 => s_axi_CONTROL_BUS_ARADDR(0),
      O => \rdata_data[2]_i_9_n_0\
    );
\rdata_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[30]_i_2_n_0\,
      I2 => \rdata_data[30]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(30),
      O => \rdata_data[30]_i_1_n_0\
    );
\rdata_data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \rdata_data[30]_i_6_n_0\,
      I1 => \rdata_data[30]_i_7_n_0\,
      I2 => \rdata_data[30]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[30]_i_9_n_0\,
      O => \rdata_data[30]_i_3_n_0\
    );
\rdata_data[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(30),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(30),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[30]\,
      O => \rdata_data[30]_i_4_n_0\
    );
\rdata_data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[30]\,
      I1 => \int_C_YR1C2_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[30]\,
      O => \rdata_data[30]_i_5_n_0\
    );
\rdata_data[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[30]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[30]\,
      O => \rdata_data[30]_i_6_n_0\
    );
\rdata_data[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[30]\,
      I1 => \int_C_XR2C0_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[30]\,
      O => \rdata_data[30]_i_7_n_0\
    );
\rdata_data[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[30]\,
      I1 => \int_C_YR0C1_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[30]\,
      O => \rdata_data[30]_i_8_n_0\
    );
\rdata_data[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[30]\,
      I1 => \int_C_XR0C2_reg_n_0_[30]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[30]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[30]\,
      O => \rdata_data[30]_i_9_n_0\
    );
\rdata_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020200020202020"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      I2 => s_axi_CONTROL_BUS_ARVALID,
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(1),
      I5 => s_axi_CONTROL_BUS_ARADDR(2),
      O => \rdata_data[31]_i_1_n_0\
    );
\rdata_data[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[31]\,
      I1 => \int_C_XR2C0_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[31]\,
      O => \rdata_data[31]_i_10_n_0\
    );
\rdata_data[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[31]\,
      I1 => \int_C_XR0C2_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[31]\,
      O => \rdata_data[31]_i_11_n_0\
    );
\rdata_data[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \int_cols_reg_n_0_[31]\,
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \int_rows_reg_n_0_[31]\,
      O => \rdata_data[31]_i_12_n_0\
    );
\rdata_data[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[31]\,
      I1 => \int_C_YR0C1_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[31]\,
      O => \rdata_data[31]_i_13_n_0\
    );
\rdata_data[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => s_axi_CONTROL_BUS_ARADDR(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata_data[31]_i_14_n_0\
    );
\rdata_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => rstate(2),
      I2 => rstate(0),
      O => \^ar_hs\
    );
\rdata_data[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[31]_i_4_n_0\,
      I2 => \rdata_data[31]_i_5_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(31),
      O => \rdata_data[31]_i_3_n_0\
    );
\rdata_data[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F030305050F0F"
    )
        port map (
      I0 => \rdata_data[31]_i_10_n_0\,
      I1 => \rdata_data[31]_i_11_n_0\,
      I2 => \rdata_data[31]_i_12_n_0\,
      I3 => \rdata_data[31]_i_13_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[31]_i_5_n_0\
    );
\rdata_data[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      O => \rdata_data[31]_i_6_n_0\
    );
\rdata_data[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(7),
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[31]_i_7_n_0\
    );
\rdata_data[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(31),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(31),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[31]\,
      O => \rdata_data[31]_i_8_n_0\
    );
\rdata_data[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[31]\,
      I1 => \int_C_YR1C2_reg_n_0_[31]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[31]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[31]\,
      O => \rdata_data[31]_i_9_n_0\
    );
\rdata_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => \^rdata_data_reg[0]_0\,
      I1 => \^int_ap_start_reg_0\,
      I2 => \rdata_data[3]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(1),
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => rdata_data(3)
    );
\rdata_data[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(3),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(3),
      O => \rdata_data[3]_i_10_n_0\
    );
\rdata_data[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(3),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(3),
      O => \rdata_data[3]_i_11_n_0\
    );
\rdata_data[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(3),
      I1 => \^int_c_high_thresh_reg[7]_0\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(3),
      O => \rdata_data[3]_i_12_n_0\
    );
\rdata_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCC0AAA08880"
    )
        port map (
      I0 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      I1 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg,
      I2 => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      I3 => \^ap_return_1_preg_reg[0]\,
      I4 => image_filter_sobel_filter_core_U0_ap_ready,
      I5 => image_filter_AXIvideo2Mat_U0_ap_ready,
      O => \^int_ap_start_reg_0\
    );
\rdata_data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00AAAAEFEFAAAA"
    )
        port map (
      I0 => \rdata_data[3]_i_5_n_0\,
      I1 => \rdata_data[31]_i_6_n_0\,
      I2 => image_filter_sobel_filter_core_U0_c_invert(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(7),
      I5 => \rdata_data_reg[3]_i_6_n_0\,
      O => \rdata_data[3]_i_3_n_0\
    );
\rdata_data[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[3]_i_7_n_0\,
      I1 => \rdata_data[3]_i_8_n_0\,
      I2 => \rdata_data[3]_i_9_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[3]_i_10_n_0\,
      O => \rdata_data[3]_i_5_n_0\
    );
\rdata_data[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(3),
      O => \rdata_data[3]_i_7_n_0\
    );
\rdata_data[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(3),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(3),
      O => \rdata_data[3]_i_8_n_0\
    );
\rdata_data[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(3),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(3),
      O => \rdata_data[3]_i_9_n_0\
    );
\rdata_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[4]_i_2_n_0\,
      I2 => \rdata_data[4]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(4),
      O => \rdata_data[4]_i_1_n_0\
    );
\rdata_data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1105005511055555"
    )
        port map (
      I0 => \rdata_data[4]_i_6_n_0\,
      I1 => \rdata_data[4]_i_7_n_0\,
      I2 => \rdata_data[4]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => \rdata_data[4]_i_9_n_0\,
      O => \rdata_data[4]_i_3_n_0\
    );
\rdata_data[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(4),
      I1 => \^int_c_high_thresh_reg[7]_0\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[4]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(4),
      O => \rdata_data[4]_i_4_n_0\
    );
\rdata_data[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(4),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(4),
      O => \rdata_data[4]_i_5_n_0\
    );
\rdata_data[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(4),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(4),
      O => \rdata_data[4]_i_6_n_0\
    );
\rdata_data[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(4),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(4),
      O => \rdata_data[4]_i_7_n_0\
    );
\rdata_data[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(4),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(4),
      O => \rdata_data[4]_i_8_n_0\
    );
\rdata_data[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(4),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(4),
      O => \rdata_data[4]_i_9_n_0\
    );
\rdata_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[5]_i_2_n_0\,
      I2 => \rdata_data[5]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(5),
      O => \rdata_data[5]_i_1_n_0\
    );
\rdata_data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[5]_i_6_n_0\,
      I1 => \rdata_data[5]_i_7_n_0\,
      I2 => \rdata_data[5]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[5]_i_9_n_0\,
      O => \rdata_data[5]_i_3_n_0\
    );
\rdata_data[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(5),
      I1 => \^int_c_high_thresh_reg[7]_0\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[5]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(5),
      O => \rdata_data[5]_i_4_n_0\
    );
\rdata_data[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(5),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(5),
      O => \rdata_data[5]_i_5_n_0\
    );
\rdata_data[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(5),
      O => \rdata_data[5]_i_6_n_0\
    );
\rdata_data[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(5),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(5),
      O => \rdata_data[5]_i_7_n_0\
    );
\rdata_data[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(5),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(5),
      O => \rdata_data[5]_i_8_n_0\
    );
\rdata_data[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(5),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(5),
      O => \rdata_data[5]_i_9_n_0\
    );
\rdata_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[6]_i_2_n_0\,
      I2 => \rdata_data[6]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(6),
      O => \rdata_data[6]_i_1_n_0\
    );
\rdata_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \rdata_data[6]_i_6_n_0\,
      I1 => \rdata_data[6]_i_7_n_0\,
      I2 => \rdata_data[6]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[6]_i_9_n_0\,
      O => \rdata_data[6]_i_3_n_0\
    );
\rdata_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(6),
      I1 => \^int_c_high_thresh_reg[7]_0\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[6]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(6),
      O => \rdata_data[6]_i_4_n_0\
    );
\rdata_data[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(6),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(6),
      O => \rdata_data[6]_i_5_n_0\
    );
\rdata_data[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(6),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(6),
      O => \rdata_data[6]_i_6_n_0\
    );
\rdata_data[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(6),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(6),
      O => \rdata_data[6]_i_7_n_0\
    );
\rdata_data[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(6),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(6),
      O => \rdata_data[6]_i_8_n_0\
    );
\rdata_data[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(6),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(6),
      O => \rdata_data[6]_i_9_n_0\
    );
\rdata_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444F44"
    )
        port map (
      I0 => \^rdata_data_reg[0]_0\,
      I1 => int_auto_restart_reg_n_0,
      I2 => \rdata_data[7]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(1),
      I5 => s_axi_CONTROL_BUS_ARADDR(0),
      O => rdata_data(7)
    );
\rdata_data[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(7),
      O => \rdata_data[7]_i_10_n_0\
    );
\rdata_data[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_2_i_reg_1270_reg[7]\(7),
      I1 => \^tmp_38_1_2_i_reg_1260_reg[7]\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_1_1_i_reg_1250_reg[7]\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_1_i_reg_1240_reg[7]\(7),
      O => \rdata_data[7]_i_11_n_0\
    );
\rdata_data[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(7),
      I1 => \^int_c_high_thresh_reg[7]_0\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[7]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_38_2_1_i_reg_1280_reg[7]\(7),
      O => \rdata_data[7]_i_12_n_0\
    );
\rdata_data[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(3),
      I1 => \rdata_data[2]_i_4_n_0\,
      O => \^rdata_data_reg[0]_0\
    );
\rdata_data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF00AAAAEFEFAAAA"
    )
        port map (
      I0 => \rdata_data[7]_i_4_n_0\,
      I1 => \rdata_data[31]_i_6_n_0\,
      I2 => image_filter_sobel_filter_core_U0_c_invert(7),
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(7),
      I5 => \rdata_data_reg[7]_i_5_n_0\,
      O => \rdata_data[7]_i_3_n_0\
    );
\rdata_data[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \rdata_data[7]_i_6_n_0\,
      I1 => \rdata_data[7]_i_7_n_0\,
      I2 => \rdata_data[7]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[7]_i_9_n_0\,
      O => \rdata_data[7]_i_4_n_0\
    );
\rdata_data[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(7),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(7),
      O => \rdata_data[7]_i_6_n_0\
    );
\rdata_data[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_2_1_i_reg_1275_reg[7]\(7),
      I1 => \^tmp_36_2_i_reg_1265_reg[7]\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_1_2_i_reg_1255_reg[7]\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_1_1_i_reg_1245_reg[7]\(7),
      O => \rdata_data[7]_i_7_n_0\
    );
\rdata_data[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_38_0_2_i_reg_1230_reg[7]\(7),
      I1 => \^tmp_38_0_1_i_reg_1220_reg[7]\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_38_0_i_reg_1210_reg[7]\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_2_2_i_reg_1285_reg[7]\(7),
      O => \rdata_data[7]_i_8_n_0\
    );
\rdata_data[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^tmp_36_1_i_reg_1235_reg[7]\(7),
      I1 => \^tmp_36_0_2_i_reg_1225_reg[7]\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \^tmp_36_0_1_i_reg_1215_reg[7]\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \^tmp_36_0_i_reg_1205_reg[7]\(7),
      O => \rdata_data[7]_i_9_n_0\
    );
\rdata_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[8]_i_2_n_0\,
      I2 => \rdata_data[8]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(8),
      O => \rdata_data[8]_i_1_n_0\
    );
\rdata_data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0511005505115555"
    )
        port map (
      I0 => \rdata_data[8]_i_6_n_0\,
      I1 => \rdata_data[8]_i_7_n_0\,
      I2 => \rdata_data[8]_i_8_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => \rdata_data[8]_i_9_n_0\,
      O => \rdata_data[8]_i_3_n_0\
    );
\rdata_data[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(8),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(8),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[8]\,
      O => \rdata_data[8]_i_4_n_0\
    );
\rdata_data[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[8]\,
      I1 => \int_C_YR1C2_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[8]\,
      O => \rdata_data[8]_i_5_n_0\
    );
\rdata_data[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(8),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(8),
      O => \rdata_data[8]_i_6_n_0\
    );
\rdata_data[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[8]\,
      I1 => \int_C_XR0C2_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[8]\,
      O => \rdata_data[8]_i_7_n_0\
    );
\rdata_data[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[8]\,
      I1 => \int_C_YR0C1_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[8]\,
      O => \rdata_data[8]_i_8_n_0\
    );
\rdata_data[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[8]\,
      I1 => \int_C_XR2C0_reg_n_0_[8]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[8]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[8]\,
      O => \rdata_data[8]_i_9_n_0\
    );
\rdata_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"440F4F0F440F440F"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(6),
      I1 => \rdata_data_reg[9]_i_2_n_0\,
      I2 => \rdata_data[9]_i_3_n_0\,
      I3 => s_axi_CONTROL_BUS_ARADDR(7),
      I4 => \rdata_data[31]_i_6_n_0\,
      I5 => image_filter_sobel_filter_core_U0_c_invert(9),
      O => \rdata_data[9]_i_1_n_0\
    );
\rdata_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F030305050F0F"
    )
        port map (
      I0 => \rdata_data[9]_i_6_n_0\,
      I1 => \rdata_data[9]_i_7_n_0\,
      I2 => \rdata_data[9]_i_8_n_0\,
      I3 => \rdata_data[9]_i_9_n_0\,
      I4 => s_axi_CONTROL_BUS_ARADDR(6),
      I5 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata_data[9]_i_3_n_0\
    );
\rdata_data[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_low_thresh(9),
      I1 => image_filter_sobel_filter_core_U0_c_high_thresh(9),
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR2C2_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR2C1_reg_n_0_[9]\,
      O => \rdata_data[9]_i_4_n_0\
    );
\rdata_data[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR2C0_reg_n_0_[9]\,
      I1 => \int_C_YR1C2_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR1C1_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_YR1C0_reg_n_0_[9]\,
      O => \rdata_data[9]_i_5_n_0\
    );
\rdata_data[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR2C1_reg_n_0_[9]\,
      I1 => \int_C_XR2C0_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR1C2_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR1C1_reg_n_0_[9]\,
      O => \rdata_data[9]_i_6_n_0\
    );
\rdata_data[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_XR1C0_reg_n_0_[9]\,
      I1 => \int_C_XR0C2_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_XR0C1_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR0C0_reg_n_0_[9]\,
      O => \rdata_data[9]_i_7_n_0\
    );
\rdata_data[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBBAAA"
    )
        port map (
      I0 => \rdata_data[31]_i_7_n_0\,
      I1 => \rdata_data[31]_i_14_n_0\,
      I2 => \^q\(9),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => \^ap_return_0_preg_reg[11]\(9),
      O => \rdata_data[9]_i_8_n_0\
    );
\rdata_data[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_C_YR0C2_reg_n_0_[9]\,
      I1 => \int_C_YR0C1_reg_n_0_[9]\,
      I2 => s_axi_CONTROL_BUS_ARADDR(4),
      I3 => \int_C_YR0C0_reg_n_0_[9]\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_C_XR2C2_reg_n_0_[9]\,
      O => \rdata_data[9]_i_9_n_0\
    );
\rdata_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => rdata_data(0),
      Q => s_axi_CONTROL_BUS_RDATA(0),
      R => '0'
    );
\rdata_data_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[0]_i_9_n_0\,
      I1 => \rdata_data[0]_i_10_n_0\,
      O => \rdata_data_reg[0]_i_4_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[10]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(10),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[10]_i_4_n_0\,
      I1 => \rdata_data[10]_i_5_n_0\,
      O => \rdata_data_reg[10]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[11]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(11),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[11]_i_4_n_0\,
      I1 => \rdata_data[11]_i_5_n_0\,
      O => \rdata_data_reg[11]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[12]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(12),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[12]_i_4_n_0\,
      I1 => \rdata_data[12]_i_5_n_0\,
      O => \rdata_data_reg[12]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[13]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(13),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[13]_i_4_n_0\,
      I1 => \rdata_data[13]_i_5_n_0\,
      O => \rdata_data_reg[13]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[14]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(14),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[14]_i_4_n_0\,
      I1 => \rdata_data[14]_i_5_n_0\,
      O => \rdata_data_reg[14]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[15]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(15),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[15]_i_4_n_0\,
      I1 => \rdata_data[15]_i_5_n_0\,
      O => \rdata_data_reg[15]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[16]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(16),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[16]_i_4_n_0\,
      I1 => \rdata_data[16]_i_5_n_0\,
      O => \rdata_data_reg[16]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[17]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(17),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[17]_i_4_n_0\,
      I1 => \rdata_data[17]_i_5_n_0\,
      O => \rdata_data_reg[17]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[18]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(18),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[18]_i_4_n_0\,
      I1 => \rdata_data[18]_i_5_n_0\,
      O => \rdata_data_reg[18]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[19]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(19),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[19]_i_4_n_0\,
      I1 => \rdata_data[19]_i_5_n_0\,
      O => \rdata_data_reg[19]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => rdata_data(1),
      Q => s_axi_CONTROL_BUS_RDATA(1),
      R => '0'
    );
\rdata_data_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_data_reg[1]_i_7_n_0\,
      I1 => \rdata_data_reg[1]_i_8_n_0\,
      O => \rdata_data_reg[1]_i_6_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(6)
    );
\rdata_data_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[1]_i_9_n_0\,
      I1 => \rdata_data[1]_i_10_n_0\,
      O => \rdata_data_reg[1]_i_7_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_data_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[1]_i_11_n_0\,
      I1 => \rdata_data[1]_i_12_n_0\,
      O => \rdata_data_reg[1]_i_8_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[20]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(20),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[20]_i_4_n_0\,
      I1 => \rdata_data[20]_i_5_n_0\,
      O => \rdata_data_reg[20]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[21]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(21),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[21]_i_4_n_0\,
      I1 => \rdata_data[21]_i_5_n_0\,
      O => \rdata_data_reg[21]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[22]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(22),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[22]_i_4_n_0\,
      I1 => \rdata_data[22]_i_5_n_0\,
      O => \rdata_data_reg[22]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[23]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(23),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[23]_i_4_n_0\,
      I1 => \rdata_data[23]_i_5_n_0\,
      O => \rdata_data_reg[23]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[24]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(24),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[24]_i_4_n_0\,
      I1 => \rdata_data[24]_i_5_n_0\,
      O => \rdata_data_reg[24]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[25]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(25),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[25]_i_4_n_0\,
      I1 => \rdata_data[25]_i_5_n_0\,
      O => \rdata_data_reg[25]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[26]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(26),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[26]_i_4_n_0\,
      I1 => \rdata_data[26]_i_5_n_0\,
      O => \rdata_data_reg[26]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[27]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(27),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[27]_i_4_n_0\,
      I1 => \rdata_data[27]_i_5_n_0\,
      O => \rdata_data_reg[27]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[28]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(28),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[28]_i_4_n_0\,
      I1 => \rdata_data[28]_i_5_n_0\,
      O => \rdata_data_reg[28]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[29]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(29),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[29]_i_4_n_0\,
      I1 => \rdata_data[29]_i_5_n_0\,
      O => \rdata_data_reg[29]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => rdata_data(2),
      Q => s_axi_CONTROL_BUS_RDATA(2),
      R => '0'
    );
\rdata_data_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rdata_data_reg[2]_i_15_n_0\,
      I1 => \rdata_data_reg[2]_i_16_n_0\,
      O => \rdata_data_reg[2]_i_10_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(6)
    );
\rdata_data_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[2]_i_17_n_0\,
      I1 => \rdata_data[2]_i_18_n_0\,
      O => \rdata_data_reg[2]_i_15_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_data_reg[2]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[2]_i_19_n_0\,
      I1 => \rdata_data[2]_i_20_n_0\,
      O => \rdata_data_reg[2]_i_16_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(5)
    );
\rdata_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[30]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(30),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[30]_i_4_n_0\,
      I1 => \rdata_data[30]_i_5_n_0\,
      O => \rdata_data_reg[30]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[31]_i_3_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(31),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[31]_i_8_n_0\,
      I1 => \rdata_data[31]_i_9_n_0\,
      O => \rdata_data_reg[31]_i_4_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => rdata_data(3),
      Q => s_axi_CONTROL_BUS_RDATA(3),
      R => '0'
    );
\rdata_data_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[3]_i_11_n_0\,
      I1 => \rdata_data[3]_i_12_n_0\,
      O => \rdata_data_reg[3]_i_6_n_0\,
      S => \rdata_data[7]_i_10_n_0\
    );
\rdata_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[4]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(4),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[4]_i_4_n_0\,
      I1 => \rdata_data[4]_i_5_n_0\,
      O => \rdata_data_reg[4]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[5]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(5),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[5]_i_4_n_0\,
      I1 => \rdata_data[5]_i_5_n_0\,
      O => \rdata_data_reg[5]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[6]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(6),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[6]_i_4_n_0\,
      I1 => \rdata_data[6]_i_5_n_0\,
      O => \rdata_data_reg[6]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => rdata_data(7),
      Q => s_axi_CONTROL_BUS_RDATA(7),
      R => '0'
    );
\rdata_data_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[7]_i_11_n_0\,
      I1 => \rdata_data[7]_i_12_n_0\,
      O => \rdata_data_reg[7]_i_5_n_0\,
      S => \rdata_data[7]_i_10_n_0\
    );
\rdata_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[8]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(8),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[8]_i_4_n_0\,
      I1 => \rdata_data[8]_i_5_n_0\,
      O => \rdata_data_reg[8]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rdata_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ar_hs\,
      D => \rdata_data[9]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(9),
      R => \rdata_data[31]_i_1_n_0\
    );
\rdata_data_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata_data[9]_i_4_n_0\,
      I1 => \rdata_data[9]_i_5_n_0\,
      O => \rdata_data_reg[9]_i_2_n_0\,
      S => \rdata_data[31]_i_7_n_0\
    );
\rows_cast1_cast_reg_1180[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg,
      I1 => \^ap_start\,
      I2 => \ap_CS_fsm_reg[0]\(0),
      O => \^e\(0)
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5CF"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => s_axi_CONTROL_BUS_RREADY,
      I2 => rstate(2),
      I3 => rstate(0),
      O => \rstate[0]_i_1_n_0\
    );
\rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2604"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      I2 => s_axi_CONTROL_BUS_RREADY,
      I3 => s_axi_CONTROL_BUS_ARVALID,
      O => \rstate[2]_i_1_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      S => ARESET
    );
\rstate_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[2]_i_1_n_0\,
      Q => rstate(2),
      R => ARESET
    );
s_axi_CONTROL_BUS_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(0),
      I1 => rstate(2),
      O => s_axi_CONTROL_BUS_ARREADY
    );
s_axi_CONTROL_BUS_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CONTROL_BUS_AWREADY
    );
s_axi_CONTROL_BUS_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CONTROL_BUS_BVALID
    );
s_axi_CONTROL_BUS_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rstate(2),
      I1 => rstate(0),
      O => s_axi_CONTROL_BUS_RVALID
    );
s_axi_CONTROL_BUS_WREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(0),
      I1 => wstate(1),
      O => s_axi_CONTROL_BUS_WREADY
    );
\tmp_33_i_reg_1290[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0ACA0A0A0A0A"
    )
        port map (
      I0 => \tmp_33_i_reg_1290_reg[0]_0\,
      I1 => \tmp_33_i_reg_1290[0]_i_2_n_0\,
      I2 => \^e\(0),
      I3 => \tmp_33_i_reg_1290[0]_i_3_n_0\,
      I4 => \tmp_33_i_reg_1290[0]_i_4_n_0\,
      I5 => \tmp_33_i_reg_1290[0]_i_5_n_0\,
      O => \tmp_33_i_reg_1290_reg[0]\
    );
\tmp_33_i_reg_1290[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(25),
      I1 => image_filter_sobel_filter_core_U0_c_invert(10),
      I2 => image_filter_sobel_filter_core_U0_c_invert(20),
      I3 => image_filter_sobel_filter_core_U0_c_invert(14),
      O => \tmp_33_i_reg_1290[0]_i_2_n_0\
    );
\tmp_33_i_reg_1290[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(18),
      I1 => image_filter_sobel_filter_core_U0_c_invert(24),
      I2 => image_filter_sobel_filter_core_U0_c_invert(8),
      I3 => image_filter_sobel_filter_core_U0_c_invert(17),
      I4 => \tmp_33_i_reg_1290[0]_i_6_n_0\,
      O => \tmp_33_i_reg_1290[0]_i_3_n_0\
    );
\tmp_33_i_reg_1290[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(7),
      I1 => image_filter_sobel_filter_core_U0_c_invert(28),
      I2 => image_filter_sobel_filter_core_U0_c_invert(12),
      I3 => image_filter_sobel_filter_core_U0_c_invert(0),
      I4 => \tmp_33_i_reg_1290[0]_i_7_n_0\,
      O => \tmp_33_i_reg_1290[0]_i_4_n_0\
    );
\tmp_33_i_reg_1290[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(1),
      I1 => image_filter_sobel_filter_core_U0_c_invert(26),
      I2 => image_filter_sobel_filter_core_U0_c_invert(5),
      I3 => image_filter_sobel_filter_core_U0_c_invert(9),
      I4 => \tmp_33_i_reg_1290[0]_i_8_n_0\,
      I5 => \tmp_33_i_reg_1290[0]_i_9_n_0\,
      O => \tmp_33_i_reg_1290[0]_i_5_n_0\
    );
\tmp_33_i_reg_1290[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(22),
      I1 => image_filter_sobel_filter_core_U0_c_invert(15),
      I2 => image_filter_sobel_filter_core_U0_c_invert(19),
      I3 => image_filter_sobel_filter_core_U0_c_invert(2),
      O => \tmp_33_i_reg_1290[0]_i_6_n_0\
    );
\tmp_33_i_reg_1290[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(29),
      I1 => image_filter_sobel_filter_core_U0_c_invert(21),
      I2 => image_filter_sobel_filter_core_U0_c_invert(30),
      I3 => image_filter_sobel_filter_core_U0_c_invert(27),
      O => \tmp_33_i_reg_1290[0]_i_7_n_0\
    );
\tmp_33_i_reg_1290[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(31),
      I1 => image_filter_sobel_filter_core_U0_c_invert(6),
      I2 => image_filter_sobel_filter_core_U0_c_invert(11),
      I3 => image_filter_sobel_filter_core_U0_c_invert(4),
      O => \tmp_33_i_reg_1290[0]_i_8_n_0\
    );
\tmp_33_i_reg_1290[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => image_filter_sobel_filter_core_U0_c_invert(16),
      I1 => image_filter_sobel_filter_core_U0_c_invert(3),
      I2 => image_filter_sobel_filter_core_U0_c_invert(23),
      I3 => image_filter_sobel_filter_core_U0_c_invert(13),
      O => \tmp_33_i_reg_1290[0]_i_9_n_0\
    );
\tmp_5_cast_reg_1195[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(9),
      I1 => \^ap_return_0_preg_reg[11]\(7),
      I2 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I3 => \^ap_return_0_preg_reg[11]\(6),
      I4 => \^ap_return_0_preg_reg[11]\(8),
      I5 => \^ap_return_0_preg_reg[11]\(10),
      O => \tmp_5_cast_reg_1195_reg[11]\(9)
    );
\tmp_5_cast_reg_1195[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(9),
      I1 => \^ap_return_0_preg_reg[11]\(7),
      I2 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I3 => \^ap_return_0_preg_reg[11]\(6),
      I4 => \^ap_return_0_preg_reg[11]\(8),
      I5 => \^ap_return_0_preg_reg[11]\(10),
      O => \tmp_5_cast_reg_1195_reg[11]\(10)
    );
\tmp_5_cast_reg_1195[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(4),
      I1 => \^ap_return_0_preg_reg[11]\(2),
      I2 => \^ap_return_0_preg_reg[11]\(0),
      I3 => \^ap_return_0_preg_reg[11]\(1),
      I4 => \^ap_return_0_preg_reg[11]\(3),
      I5 => \^ap_return_0_preg_reg[11]\(5),
      O => \tmp_5_cast_reg_1195[11]_i_2_n_0\
    );
\tmp_5_cast_reg_1195[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(1),
      I1 => \^ap_return_0_preg_reg[11]\(0),
      O => \tmp_5_cast_reg_1195_reg[11]\(0)
    );
\tmp_5_cast_reg_1195[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(1),
      I1 => \^ap_return_0_preg_reg[11]\(0),
      I2 => \^ap_return_0_preg_reg[11]\(2),
      O => \tmp_5_cast_reg_1195_reg[11]\(1)
    );
\tmp_5_cast_reg_1195[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(2),
      I1 => \^ap_return_0_preg_reg[11]\(0),
      I2 => \^ap_return_0_preg_reg[11]\(1),
      I3 => \^ap_return_0_preg_reg[11]\(3),
      O => \tmp_5_cast_reg_1195_reg[11]\(2)
    );
\tmp_5_cast_reg_1195[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(3),
      I1 => \^ap_return_0_preg_reg[11]\(1),
      I2 => \^ap_return_0_preg_reg[11]\(0),
      I3 => \^ap_return_0_preg_reg[11]\(2),
      I4 => \^ap_return_0_preg_reg[11]\(4),
      O => \tmp_5_cast_reg_1195_reg[11]\(3)
    );
\tmp_5_cast_reg_1195[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(4),
      I1 => \^ap_return_0_preg_reg[11]\(2),
      I2 => \^ap_return_0_preg_reg[11]\(0),
      I3 => \^ap_return_0_preg_reg[11]\(1),
      I4 => \^ap_return_0_preg_reg[11]\(3),
      I5 => \^ap_return_0_preg_reg[11]\(5),
      O => \tmp_5_cast_reg_1195_reg[11]\(4)
    );
\tmp_5_cast_reg_1195[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I1 => \^ap_return_0_preg_reg[11]\(6),
      O => \tmp_5_cast_reg_1195_reg[11]\(5)
    );
\tmp_5_cast_reg_1195[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(6),
      I1 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I2 => \^ap_return_0_preg_reg[11]\(7),
      O => \tmp_5_cast_reg_1195_reg[11]\(6)
    );
\tmp_5_cast_reg_1195[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(7),
      I1 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I2 => \^ap_return_0_preg_reg[11]\(6),
      I3 => \^ap_return_0_preg_reg[11]\(8),
      O => \tmp_5_cast_reg_1195_reg[11]\(7)
    );
\tmp_5_cast_reg_1195[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(8),
      I1 => \^ap_return_0_preg_reg[11]\(6),
      I2 => \tmp_5_cast_reg_1195[11]_i_2_n_0\,
      I3 => \^ap_return_0_preg_reg[11]\(7),
      I4 => \^ap_return_0_preg_reg[11]\(9),
      O => \tmp_5_cast_reg_1195_reg[11]\(8)
    );
\tmp_6_cast_reg_1200[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(9)
    );
\tmp_6_cast_reg_1200[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => D(10)
    );
\tmp_6_cast_reg_1200[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \tmp_6_cast_reg_1200[11]_i_2_n_0\
    );
\tmp_6_cast_reg_1200[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => D(0)
    );
\tmp_6_cast_reg_1200[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => D(1)
    );
\tmp_6_cast_reg_1200[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => D(2)
    );
\tmp_6_cast_reg_1200[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => D(3)
    );
\tmp_6_cast_reg_1200[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => D(4)
    );
\tmp_6_cast_reg_1200[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I1 => \^q\(6),
      O => D(5)
    );
\tmp_6_cast_reg_1200[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I2 => \^q\(7),
      O => D(6)
    );
\tmp_6_cast_reg_1200[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => D(7)
    );
\tmp_6_cast_reg_1200[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \tmp_6_cast_reg_1200[11]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => D(8)
    );
\tmp_reg_1185[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(0),
      O => tmp_fu_424_p2(0)
    );
\tmp_reg_1185[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(8),
      I1 => \^ap_return_0_preg_reg[11]\(6),
      I2 => \tmp_reg_1185[11]_i_2_n_0\,
      I3 => \^ap_return_0_preg_reg[11]\(7),
      I4 => \^ap_return_0_preg_reg[11]\(9),
      I5 => \^ap_return_0_preg_reg[11]\(10),
      O => tmp_fu_424_p2(10)
    );
\tmp_reg_1185[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(10),
      I1 => \^ap_return_0_preg_reg[11]\(8),
      I2 => \^ap_return_0_preg_reg[11]\(6),
      I3 => \tmp_reg_1185[11]_i_2_n_0\,
      I4 => \^ap_return_0_preg_reg[11]\(7),
      I5 => \^ap_return_0_preg_reg[11]\(9),
      O => tmp_fu_424_p2(11)
    );
\tmp_reg_1185[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(5),
      I1 => \^ap_return_0_preg_reg[11]\(3),
      I2 => \^ap_return_0_preg_reg[11]\(1),
      I3 => \^ap_return_0_preg_reg[11]\(0),
      I4 => \^ap_return_0_preg_reg[11]\(2),
      I5 => \^ap_return_0_preg_reg[11]\(4),
      O => \tmp_reg_1185[11]_i_2_n_0\
    );
\tmp_reg_1185[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(0),
      I1 => \^ap_return_0_preg_reg[11]\(1),
      O => tmp_fu_424_p2(1)
    );
\tmp_reg_1185[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(0),
      I1 => \^ap_return_0_preg_reg[11]\(1),
      I2 => \^ap_return_0_preg_reg[11]\(2),
      O => tmp_fu_424_p2(2)
    );
\tmp_reg_1185[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(1),
      I1 => \^ap_return_0_preg_reg[11]\(0),
      I2 => \^ap_return_0_preg_reg[11]\(2),
      I3 => \^ap_return_0_preg_reg[11]\(3),
      O => tmp_fu_424_p2(3)
    );
\tmp_reg_1185[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(2),
      I1 => \^ap_return_0_preg_reg[11]\(0),
      I2 => \^ap_return_0_preg_reg[11]\(1),
      I3 => \^ap_return_0_preg_reg[11]\(3),
      I4 => \^ap_return_0_preg_reg[11]\(4),
      O => tmp_fu_424_p2(4)
    );
\tmp_reg_1185[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(3),
      I1 => \^ap_return_0_preg_reg[11]\(1),
      I2 => \^ap_return_0_preg_reg[11]\(0),
      I3 => \^ap_return_0_preg_reg[11]\(2),
      I4 => \^ap_return_0_preg_reg[11]\(4),
      I5 => \^ap_return_0_preg_reg[11]\(5),
      O => tmp_fu_424_p2(5)
    );
\tmp_reg_1185[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_reg_1185[11]_i_2_n_0\,
      I1 => \^ap_return_0_preg_reg[11]\(6),
      O => tmp_fu_424_p2(6)
    );
\tmp_reg_1185[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_reg_1185[11]_i_2_n_0\,
      I1 => \^ap_return_0_preg_reg[11]\(6),
      I2 => \^ap_return_0_preg_reg[11]\(7),
      O => tmp_fu_424_p2(7)
    );
\tmp_reg_1185[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(6),
      I1 => \tmp_reg_1185[11]_i_2_n_0\,
      I2 => \^ap_return_0_preg_reg[11]\(7),
      I3 => \^ap_return_0_preg_reg[11]\(8),
      O => tmp_fu_424_p2(8)
    );
\tmp_reg_1185[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^ap_return_0_preg_reg[11]\(7),
      I1 => \tmp_reg_1185[11]_i_2_n_0\,
      I2 => \^ap_return_0_preg_reg[11]\(6),
      I3 => \^ap_return_0_preg_reg[11]\(8),
      I4 => \^ap_return_0_preg_reg[11]\(9),
      O => tmp_fu_424_p2(9)
    );
\tmp_s_reg_1190[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => tmp_s_fu_430_p2(0)
    );
\tmp_s_reg_1190[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => tmp_s_fu_430_p2(10)
    );
\tmp_s_reg_1190[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \^q\(6),
      I3 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => tmp_s_fu_430_p2(11)
    );
\tmp_s_reg_1190[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \tmp_s_reg_1190[11]_i_2_n_0\
    );
\tmp_s_reg_1190[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => tmp_s_fu_430_p2(1)
    );
\tmp_s_reg_1190[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => tmp_s_fu_430_p2(2)
    );
\tmp_s_reg_1190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => tmp_s_fu_430_p2(3)
    );
\tmp_s_reg_1190[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => tmp_s_fu_430_p2(4)
    );
\tmp_s_reg_1190[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => tmp_s_fu_430_p2(5)
    );
\tmp_s_reg_1190[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I1 => \^q\(6),
      O => tmp_s_fu_430_p2(6)
    );
\tmp_s_reg_1190[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => tmp_s_fu_430_p2(7)
    );
\tmp_s_reg_1190[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => tmp_s_fu_430_p2(8)
    );
\tmp_s_reg_1190[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_s_reg_1190[11]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => tmp_s_fu_430_p2(9)
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => wstate(0),
      I2 => wstate(1),
      O => waddr0
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr0,
      D => s_axi_CONTROL_BUS_AWADDR(7),
      Q => \waddr_reg_n_0_[7]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0232"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => s_axi_CONTROL_BUS_WVALID,
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C50"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => wstate(1),
      I3 => wstate(0),
      O => \wstate[1]_i_2_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      R => ARESET
    );
\wstate_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_2_n_0\,
      Q => wstate(1),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_Mat2AXIvideo is
  port (
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_done_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_ap_done_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_filter_Mat2AXIvideo_U0_ap_done : out STD_LOGIC;
    mOutPtr19_out : out STD_LOGIC;
    mOutPtr19_out_0 : out STD_LOGIC;
    mOutPtr19_out_1 : out STD_LOGIC;
    ap_reg_ioackin_video_out_TREADY_reg_0 : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \s_axi_CONTROL_BUS_ARADDR[1]\ : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    int_ap_done : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    internal_full_n_reg : in STD_LOGIC_VECTOR ( 11 downto 0 );
    img_1_data_stream_1_V_empty_n : in STD_LOGIC;
    img_1_data_stream_0_V_empty_n : in STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    img_1_rows_V_empty_n : in STD_LOGIC;
    img_1_cols_V_empty_n : in STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg : in STD_LOGIC;
    image_filter_Block_proc_U0_ap_done : in STD_LOGIC;
    img_1_rows_V_full_n : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n : in STD_LOGIC;
    img_1_cols_V_full_n : in STD_LOGIC;
    ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_Mat2AXIvideo : entity is "image_filter_Mat2AXIvideo";
end system_top_image_filter_1_1_image_filter_Mat2AXIvideo;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_Mat2AXIvideo is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm4 : STD_LOGIC;
  signal ap_reg_ioackin_video_out_TREADY : STD_LOGIC;
  signal ap_reg_ioackin_video_out_TREADY_i_1_n_0 : STD_LOGIC;
  signal \^ap_reg_ioackin_video_out_tready_reg_0\ : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
  signal \ap_reg_ppiten_pp0_it0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it0_i_2_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it1 : STD_LOGIC;
  signal \ap_reg_ppiten_pp0_it1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_sig_bdd_123 : STD_LOGIC;
  signal ap_sig_bdd_81 : STD_LOGIC;
  signal axi_last_V_fu_211_p2 : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_1_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \axi_last_V_reg_274_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \exitcond4_reg_265[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond4_reg_265_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_190_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_V_reg_260 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_V_reg_260[11]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[11]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[11]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[4]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[4]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[4]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[4]_i_5_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[8]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[8]_i_3_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[8]_i_4_n_0\ : STD_LOGIC;
  signal \i_V_reg_260[8]_i_5_n_0\ : STD_LOGIC;
  signal \i_V_reg_260_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_260_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_260_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_260_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_260_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_260_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_260_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_260_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_260_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_260_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^int_ap_done_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \int_isr[0]_i_4_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_5_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_6_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_7_n_0\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \int_isr_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal op2_assign_reg_251 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \p_3_reg_158[0]_i_1_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[0]_i_4_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[0]_i_5_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[0]_i_6_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[0]_i_7_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[4]_i_3_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[4]_i_4_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[4]_i_5_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[8]_i_3_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[8]_i_4_n_0\ : STD_LOGIC;
  signal \p_3_reg_158[8]_i_5_n_0\ : STD_LOGIC;
  signal p_3_reg_158_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \p_3_reg_158_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \p_3_reg_158_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \p_3_reg_158_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \p_3_reg_158_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal \p_s_reg_147[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_s_reg_147_reg_n_0_[9]\ : STD_LOGIC;
  signal \tmp_user_V_fu_90[0]_i_1_n_0\ : STD_LOGIC;
  signal \^video_out_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^video_out_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_axi_last_V_reg_274_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_axi_last_V_reg_274_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_274_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_axi_last_V_reg_274_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_260_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_260_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_3_reg_158_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair418";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_reg_ppiten_pp0_it0_i_2 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \axi_last_V_reg_274[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \exitcond4_reg_265[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tmp_user_V_fu_90[0]_i_2\ : label is "soft_lutpair420";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_reg_ioackin_video_out_TREADY_reg_0 <= \^ap_reg_ioackin_video_out_tready_reg_0\;
  int_ap_done_reg_0(0) <= \^int_ap_done_reg_0\(0);
  video_out_TLAST(0) <= \^video_out_tlast\(0);
  video_out_TUSER(0) <= \^video_out_tuser\(0);
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => img_1_rows_V_empty_n,
      I1 => img_1_cols_V_empty_n,
      I2 => \^q\(0),
      I3 => \^int_ap_done_reg_0\(0),
      I4 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => img_1_rows_V_empty_n,
      I1 => img_1_cols_V_empty_n,
      I2 => \^q\(0),
      I3 => ap_sig_bdd_123,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4FFF44444444"
    )
        port map (
      I0 => \^int_ap_done_reg_0\(0),
      I1 => \^q\(1),
      I2 => ap_reg_ppiten_pp0_it0,
      I3 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I4 => ap_NS_fsm4,
      I5 => ap_sig_bdd_81,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_sig_bdd_81,
      I1 => ap_reg_ppiten_pp0_it0,
      I2 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I3 => ap_NS_fsm4,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_sig_bdd_81,
      R => ARESET
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_sig_bdd_123,
      R => ARESET
    );
ap_reg_ioackin_video_out_TREADY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => ap_reg_ioackin_video_out_TREADY,
      I1 => video_out_TREADY,
      I2 => p_5_in,
      I3 => ap_rst_n,
      I4 => \^ap_reg_ioackin_video_out_tready_reg_0\,
      O => ap_reg_ioackin_video_out_TREADY_i_1_n_0
    );
ap_reg_ioackin_video_out_TREADY_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_sig_bdd_81,
      I1 => img_1_data_stream_1_V_empty_n,
      I2 => img_1_data_stream_0_V_empty_n,
      I3 => \exitcond4_reg_265_reg_n_0_[0]\,
      I4 => ap_reg_ppiten_pp0_it1,
      O => p_5_in
    );
ap_reg_ioackin_video_out_TREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ioackin_video_out_TREADY_i_1_n_0,
      Q => ap_reg_ioackin_video_out_TREADY,
      R => '0'
    );
\ap_reg_ppiten_pp0_it0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it0,
      I1 => \^q\(1),
      I2 => \^int_ap_done_reg_0\(0),
      I3 => ap_rst_n,
      I4 => ap_reg_ppiten_pp0_it0_i_2_n_0,
      I5 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      O => \ap_reg_ppiten_pp0_it0_i_1__0_n_0\
    );
ap_reg_ppiten_pp0_it0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_sig_bdd_81,
      I1 => ap_NS_fsm4,
      O => ap_reg_ppiten_pp0_it0_i_2_n_0
    );
ap_reg_ppiten_pp0_it0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_ppiten_pp0_it0_i_1__0_n_0\,
      Q => ap_reg_ppiten_pp0_it0,
      R => '0'
    );
\ap_reg_ppiten_pp0_it1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF04BF04040404"
    )
        port map (
      I0 => ap_NS_fsm4,
      I1 => ap_sig_bdd_81,
      I2 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^int_ap_done_reg_0\(0),
      I5 => ap_reg_ppiten_pp0_it1,
      O => \ap_reg_ppiten_pp0_it1_i_1__0_n_0\
    );
ap_reg_ppiten_pp0_it1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_ppiten_pp0_it1_i_1__0_n_0\,
      Q => ap_reg_ppiten_pp0_it1,
      R => ARESET
    );
\axi_last_V_reg_274[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => axi_last_V_fu_211_p2,
      I1 => ap_NS_fsm4,
      I2 => ap_sig_bdd_81,
      I3 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I4 => \^video_out_tlast\(0),
      O => \axi_last_V_reg_274[0]_i_1_n_0\
    );
\axi_last_V_reg_274[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(0),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => p_3_reg_158_reg(2),
      I4 => \out\(1),
      I5 => p_3_reg_158_reg(1),
      O => \axi_last_V_reg_274[0]_i_10_n_0\
    );
\axi_last_V_reg_274[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(9),
      I1 => op2_assign_reg_251(9),
      I2 => op2_assign_reg_251(11),
      I3 => p_3_reg_158_reg(11),
      I4 => op2_assign_reg_251(10),
      I5 => p_3_reg_158_reg(10),
      O => \axi_last_V_reg_274[0]_i_11_n_0\
    );
\axi_last_V_reg_274[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(6),
      I1 => op2_assign_reg_251(6),
      I2 => op2_assign_reg_251(8),
      I3 => p_3_reg_158_reg(8),
      I4 => op2_assign_reg_251(7),
      I5 => p_3_reg_158_reg(7),
      O => \axi_last_V_reg_274[0]_i_12_n_0\
    );
\axi_last_V_reg_274[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(3),
      I1 => op2_assign_reg_251(3),
      I2 => op2_assign_reg_251(5),
      I3 => p_3_reg_158_reg(5),
      I4 => op2_assign_reg_251(4),
      I5 => p_3_reg_158_reg(4),
      O => \axi_last_V_reg_274[0]_i_13_n_0\
    );
\axi_last_V_reg_274[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(0),
      I1 => op2_assign_reg_251(0),
      I2 => op2_assign_reg_251(2),
      I3 => p_3_reg_158_reg(2),
      I4 => op2_assign_reg_251(1),
      I5 => p_3_reg_158_reg(1),
      O => \axi_last_V_reg_274[0]_i_14_n_0\
    );
\axi_last_V_reg_274[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000200AA00AA00AA"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it1,
      I1 => ap_reg_ioackin_video_out_TREADY,
      I2 => video_out_TREADY,
      I3 => \exitcond4_reg_265_reg_n_0_[0]\,
      I4 => img_1_data_stream_1_V_empty_n,
      I5 => img_1_data_stream_0_V_empty_n,
      O => ap_NS_fsm4
    );
\axi_last_V_reg_274[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => op2_assign_reg_251(12),
      O => \axi_last_V_reg_274[0]_i_6_n_0\
    );
\axi_last_V_reg_274[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(9),
      I1 => \out\(9),
      I2 => \out\(11),
      I3 => p_3_reg_158_reg(11),
      I4 => \out\(10),
      I5 => p_3_reg_158_reg(10),
      O => \axi_last_V_reg_274[0]_i_7_n_0\
    );
\axi_last_V_reg_274[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(6),
      I1 => \out\(6),
      I2 => \out\(8),
      I3 => p_3_reg_158_reg(8),
      I4 => \out\(7),
      I5 => p_3_reg_158_reg(7),
      O => \axi_last_V_reg_274[0]_i_8_n_0\
    );
\axi_last_V_reg_274[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_3_reg_158_reg(3),
      I1 => \out\(3),
      I2 => \out\(5),
      I3 => p_3_reg_158_reg(5),
      I4 => \out\(4),
      I5 => p_3_reg_158_reg(4),
      O => \axi_last_V_reg_274[0]_i_9_n_0\
    );
\axi_last_V_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \axi_last_V_reg_274[0]_i_1_n_0\,
      Q => \^video_out_tlast\(0),
      R => '0'
    );
\axi_last_V_reg_274_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \axi_last_V_reg_274_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_axi_last_V_reg_274_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => axi_last_V_fu_211_p2,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_274_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \axi_last_V_reg_274[0]_i_6_n_0\
    );
\axi_last_V_reg_274_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      CO(2) => \axi_last_V_reg_274_reg[0]_i_4_n_1\,
      CO(1) => \axi_last_V_reg_274_reg[0]_i_4_n_2\,
      CO(0) => \axi_last_V_reg_274_reg[0]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_274_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_274[0]_i_7_n_0\,
      S(2) => \axi_last_V_reg_274[0]_i_8_n_0\,
      S(1) => \axi_last_V_reg_274[0]_i_9_n_0\,
      S(0) => \axi_last_V_reg_274[0]_i_10_n_0\
    );
\axi_last_V_reg_274_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \axi_last_V_reg_274_reg[0]_i_5_n_0\,
      CO(2) => \axi_last_V_reg_274_reg[0]_i_5_n_1\,
      CO(1) => \axi_last_V_reg_274_reg[0]_i_5_n_2\,
      CO(0) => \axi_last_V_reg_274_reg[0]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_axi_last_V_reg_274_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \axi_last_V_reg_274[0]_i_11_n_0\,
      S(2) => \axi_last_V_reg_274[0]_i_12_n_0\,
      S(1) => \axi_last_V_reg_274[0]_i_13_n_0\,
      S(0) => \axi_last_V_reg_274[0]_i_14_n_0\
    );
\exitcond4_reg_265[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I1 => ap_sig_bdd_81,
      I2 => ap_NS_fsm4,
      I3 => \exitcond4_reg_265_reg_n_0_[0]\,
      O => \exitcond4_reg_265[0]_i_1_n_0\
    );
\exitcond4_reg_265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond4_reg_265[0]_i_1_n_0\,
      Q => \exitcond4_reg_265_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_260[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[0]\,
      O => i_V_fu_190_p2(0)
    );
\i_V_reg_260[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[11]\,
      O => \i_V_reg_260[11]_i_2_n_0\
    );
\i_V_reg_260[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[10]\,
      O => \i_V_reg_260[11]_i_3_n_0\
    );
\i_V_reg_260[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[9]\,
      O => \i_V_reg_260[11]_i_4_n_0\
    );
\i_V_reg_260[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[4]\,
      O => \i_V_reg_260[4]_i_2_n_0\
    );
\i_V_reg_260[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[3]\,
      O => \i_V_reg_260[4]_i_3_n_0\
    );
\i_V_reg_260[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[2]\,
      O => \i_V_reg_260[4]_i_4_n_0\
    );
\i_V_reg_260[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[1]\,
      O => \i_V_reg_260[4]_i_5_n_0\
    );
\i_V_reg_260[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[8]\,
      O => \i_V_reg_260[8]_i_2_n_0\
    );
\i_V_reg_260[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[7]\,
      O => \i_V_reg_260[8]_i_3_n_0\
    );
\i_V_reg_260[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[6]\,
      O => \i_V_reg_260[8]_i_4_n_0\
    );
\i_V_reg_260[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[5]\,
      O => \i_V_reg_260[8]_i_5_n_0\
    );
\i_V_reg_260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(0),
      Q => i_V_reg_260(0),
      R => '0'
    );
\i_V_reg_260_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(10),
      Q => i_V_reg_260(10),
      R => '0'
    );
\i_V_reg_260_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(11),
      Q => i_V_reg_260(11),
      R => '0'
    );
\i_V_reg_260_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_260_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_260_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_260_reg[11]_i_1_n_2\,
      CO(0) => \i_V_reg_260_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_260_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_190_p2(11 downto 9),
      S(3) => '0',
      S(2) => \i_V_reg_260[11]_i_2_n_0\,
      S(1) => \i_V_reg_260[11]_i_3_n_0\,
      S(0) => \i_V_reg_260[11]_i_4_n_0\
    );
\i_V_reg_260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(1),
      Q => i_V_reg_260(1),
      R => '0'
    );
\i_V_reg_260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(2),
      Q => i_V_reg_260(2),
      R => '0'
    );
\i_V_reg_260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(3),
      Q => i_V_reg_260(3),
      R => '0'
    );
\i_V_reg_260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(4),
      Q => i_V_reg_260(4),
      R => '0'
    );
\i_V_reg_260_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_260_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_260_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_260_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_260_reg[4]_i_1_n_3\,
      CYINIT => \p_s_reg_147_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_190_p2(4 downto 1),
      S(3) => \i_V_reg_260[4]_i_2_n_0\,
      S(2) => \i_V_reg_260[4]_i_3_n_0\,
      S(1) => \i_V_reg_260[4]_i_4_n_0\,
      S(0) => \i_V_reg_260[4]_i_5_n_0\
    );
\i_V_reg_260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(5),
      Q => i_V_reg_260(5),
      R => '0'
    );
\i_V_reg_260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(6),
      Q => i_V_reg_260(6),
      R => '0'
    );
\i_V_reg_260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(7),
      Q => i_V_reg_260(7),
      R => '0'
    );
\i_V_reg_260_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(8),
      Q => i_V_reg_260(8),
      R => '0'
    );
\i_V_reg_260_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_260_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_260_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_260_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_260_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_260_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_190_p2(8 downto 5),
      S(3) => \i_V_reg_260[8]_i_2_n_0\,
      S(2) => \i_V_reg_260[8]_i_3_n_0\,
      S(1) => \i_V_reg_260[8]_i_4_n_0\,
      S(0) => \i_V_reg_260[8]_i_5_n_0\
    );
\i_V_reg_260_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_190_p2(9),
      Q => i_V_reg_260(9),
      R => '0'
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF8888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_ap_done_reg_0\(0),
      I2 => \s_axi_CONTROL_BUS_ARADDR[1]\,
      I3 => ar_hs,
      I4 => int_ap_done,
      O => int_ap_done_reg
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[9]\,
      I1 => internal_full_n_reg(9),
      I2 => internal_full_n_reg(11),
      I3 => \p_s_reg_147_reg_n_0_[11]\,
      I4 => internal_full_n_reg(10),
      I5 => \p_s_reg_147_reg_n_0_[10]\,
      O => \int_isr[0]_i_4_n_0\
    );
\int_isr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[6]\,
      I1 => internal_full_n_reg(6),
      I2 => internal_full_n_reg(8),
      I3 => \p_s_reg_147_reg_n_0_[8]\,
      I4 => internal_full_n_reg(7),
      I5 => \p_s_reg_147_reg_n_0_[7]\,
      O => \int_isr[0]_i_5_n_0\
    );
\int_isr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[3]\,
      I1 => internal_full_n_reg(3),
      I2 => internal_full_n_reg(5),
      I3 => \p_s_reg_147_reg_n_0_[5]\,
      I4 => internal_full_n_reg(4),
      I5 => \p_s_reg_147_reg_n_0_[4]\,
      O => \int_isr[0]_i_6_n_0\
    );
\int_isr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \p_s_reg_147_reg_n_0_[0]\,
      I1 => internal_full_n_reg(0),
      I2 => internal_full_n_reg(2),
      I3 => \p_s_reg_147_reg_n_0_[2]\,
      I4 => internal_full_n_reg(1),
      I5 => \p_s_reg_147_reg_n_0_[1]\,
      O => \int_isr[0]_i_7_n_0\
    );
\int_isr_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^int_ap_done_reg_0\(0),
      CO(2) => \int_isr_reg[0]_i_3_n_1\,
      CO(1) => \int_isr_reg[0]_i_3_n_2\,
      CO(0) => \int_isr_reg[0]_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_int_isr_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \int_isr[0]_i_4_n_0\,
      S(2) => \int_isr[0]_i_5_n_0\,
      S(1) => \int_isr[0]_i_6_n_0\,
      S(0) => \int_isr[0]_i_7_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^ap_reg_ioackin_video_out_tready_reg_0\,
      I1 => ce,
      I2 => img_1_data_stream_0_V_empty_n,
      O => mOutPtr19_out_1
    );
\internal_full_n_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_ap_done_reg_0\(0),
      I2 => ap_reg_ready_img_1_rows_V_full_n_reg,
      I3 => image_filter_Block_proc_U0_ap_done,
      I4 => img_1_rows_V_full_n,
      I5 => img_1_rows_V_empty_n,
      O => mOutPtr19_out
    );
\internal_full_n_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_ap_done_reg_0\(0),
      I2 => ap_reg_ready_img_1_cols_V_full_n,
      I3 => image_filter_Block_proc_U0_ap_done,
      I4 => img_1_cols_V_full_n,
      I5 => img_1_cols_V_empty_n,
      O => mOutPtr19_out_0
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_ap_done_reg_0\(0),
      I1 => \^q\(1),
      O => image_filter_Mat2AXIvideo_U0_ap_done
    );
\op2_assign_reg_251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => op2_assign_reg_251(0),
      R => '0'
    );
\op2_assign_reg_251_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => op2_assign_reg_251(10),
      R => '0'
    );
\op2_assign_reg_251_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => op2_assign_reg_251(11),
      R => '0'
    );
\op2_assign_reg_251_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => op2_assign_reg_251(12),
      R => '0'
    );
\op2_assign_reg_251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => op2_assign_reg_251(1),
      R => '0'
    );
\op2_assign_reg_251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => op2_assign_reg_251(2),
      R => '0'
    );
\op2_assign_reg_251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => op2_assign_reg_251(3),
      R => '0'
    );
\op2_assign_reg_251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => op2_assign_reg_251(4),
      R => '0'
    );
\op2_assign_reg_251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => op2_assign_reg_251(5),
      R => '0'
    );
\op2_assign_reg_251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => op2_assign_reg_251(6),
      R => '0'
    );
\op2_assign_reg_251_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => op2_assign_reg_251(7),
      R => '0'
    );
\op2_assign_reg_251_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => op2_assign_reg_251(8),
      R => '0'
    );
\op2_assign_reg_251_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => op2_assign_reg_251(9),
      R => '0'
    );
\p_3_reg_158[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFDF00000000"
    )
        port map (
      I0 => ap_sig_bdd_81,
      I1 => ap_NS_fsm4,
      I2 => ap_reg_ppiten_pp0_it0,
      I3 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      I4 => \^int_ap_done_reg_0\(0),
      I5 => \^q\(1),
      O => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_sig_bdd_81,
      I1 => ap_NS_fsm4,
      I2 => ap_reg_ppiten_pp0_it0,
      I3 => \axi_last_V_reg_274_reg[0]_i_4_n_0\,
      O => \p_3_reg_158[0]_i_2_n_0\
    );
\p_3_reg_158[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(3),
      O => \p_3_reg_158[0]_i_4_n_0\
    );
\p_3_reg_158[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(2),
      O => \p_3_reg_158[0]_i_5_n_0\
    );
\p_3_reg_158[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(1),
      O => \p_3_reg_158[0]_i_6_n_0\
    );
\p_3_reg_158[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_3_reg_158_reg(0),
      O => \p_3_reg_158[0]_i_7_n_0\
    );
\p_3_reg_158[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(7),
      O => \p_3_reg_158[4]_i_2_n_0\
    );
\p_3_reg_158[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(6),
      O => \p_3_reg_158[4]_i_3_n_0\
    );
\p_3_reg_158[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(5),
      O => \p_3_reg_158[4]_i_4_n_0\
    );
\p_3_reg_158[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(4),
      O => \p_3_reg_158[4]_i_5_n_0\
    );
\p_3_reg_158[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(11),
      O => \p_3_reg_158[8]_i_2_n_0\
    );
\p_3_reg_158[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(10),
      O => \p_3_reg_158[8]_i_3_n_0\
    );
\p_3_reg_158[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(9),
      O => \p_3_reg_158[8]_i_4_n_0\
    );
\p_3_reg_158[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_3_reg_158_reg(8),
      O => \p_3_reg_158[8]_i_5_n_0\
    );
\p_3_reg_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[0]_i_3_n_7\,
      Q => p_3_reg_158_reg(0),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_3_reg_158_reg[0]_i_3_n_0\,
      CO(2) => \p_3_reg_158_reg[0]_i_3_n_1\,
      CO(1) => \p_3_reg_158_reg[0]_i_3_n_2\,
      CO(0) => \p_3_reg_158_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \p_3_reg_158_reg[0]_i_3_n_4\,
      O(2) => \p_3_reg_158_reg[0]_i_3_n_5\,
      O(1) => \p_3_reg_158_reg[0]_i_3_n_6\,
      O(0) => \p_3_reg_158_reg[0]_i_3_n_7\,
      S(3) => \p_3_reg_158[0]_i_4_n_0\,
      S(2) => \p_3_reg_158[0]_i_5_n_0\,
      S(1) => \p_3_reg_158[0]_i_6_n_0\,
      S(0) => \p_3_reg_158[0]_i_7_n_0\
    );
\p_3_reg_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[8]_i_1_n_5\,
      Q => p_3_reg_158_reg(10),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[8]_i_1_n_4\,
      Q => p_3_reg_158_reg(11),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[0]_i_3_n_6\,
      Q => p_3_reg_158_reg(1),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[0]_i_3_n_5\,
      Q => p_3_reg_158_reg(2),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[0]_i_3_n_4\,
      Q => p_3_reg_158_reg(3),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[4]_i_1_n_7\,
      Q => p_3_reg_158_reg(4),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_3_reg_158_reg[0]_i_3_n_0\,
      CO(3) => \p_3_reg_158_reg[4]_i_1_n_0\,
      CO(2) => \p_3_reg_158_reg[4]_i_1_n_1\,
      CO(1) => \p_3_reg_158_reg[4]_i_1_n_2\,
      CO(0) => \p_3_reg_158_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_3_reg_158_reg[4]_i_1_n_4\,
      O(2) => \p_3_reg_158_reg[4]_i_1_n_5\,
      O(1) => \p_3_reg_158_reg[4]_i_1_n_6\,
      O(0) => \p_3_reg_158_reg[4]_i_1_n_7\,
      S(3) => \p_3_reg_158[4]_i_2_n_0\,
      S(2) => \p_3_reg_158[4]_i_3_n_0\,
      S(1) => \p_3_reg_158[4]_i_4_n_0\,
      S(0) => \p_3_reg_158[4]_i_5_n_0\
    );
\p_3_reg_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[4]_i_1_n_6\,
      Q => p_3_reg_158_reg(5),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[4]_i_1_n_5\,
      Q => p_3_reg_158_reg(6),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[4]_i_1_n_4\,
      Q => p_3_reg_158_reg(7),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[8]_i_1_n_7\,
      Q => p_3_reg_158_reg(8),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_3_reg_158_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_3_reg_158_reg[4]_i_1_n_0\,
      CO(3) => \NLW_p_3_reg_158_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \p_3_reg_158_reg[8]_i_1_n_1\,
      CO(1) => \p_3_reg_158_reg[8]_i_1_n_2\,
      CO(0) => \p_3_reg_158_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \p_3_reg_158_reg[8]_i_1_n_4\,
      O(2) => \p_3_reg_158_reg[8]_i_1_n_5\,
      O(1) => \p_3_reg_158_reg[8]_i_1_n_6\,
      O(0) => \p_3_reg_158_reg[8]_i_1_n_7\,
      S(3) => \p_3_reg_158[8]_i_2_n_0\,
      S(2) => \p_3_reg_158[8]_i_3_n_0\,
      S(1) => \p_3_reg_158[8]_i_4_n_0\,
      S(0) => \p_3_reg_158[8]_i_5_n_0\
    );
\p_3_reg_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_3_reg_158[0]_i_2_n_0\,
      D => \p_3_reg_158_reg[8]_i_1_n_6\,
      Q => p_3_reg_158_reg(9),
      R => \p_3_reg_158[0]_i_1_n_0\
    );
\p_s_reg_147[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^q\(0),
      I1 => img_1_rows_V_empty_n,
      I2 => img_1_cols_V_empty_n,
      I3 => ap_sig_bdd_123,
      O => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(0),
      Q => \p_s_reg_147_reg_n_0_[0]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(10),
      Q => \p_s_reg_147_reg_n_0_[10]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(11),
      Q => \p_s_reg_147_reg_n_0_[11]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(1),
      Q => \p_s_reg_147_reg_n_0_[1]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(2),
      Q => \p_s_reg_147_reg_n_0_[2]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(3),
      Q => \p_s_reg_147_reg_n_0_[3]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(4),
      Q => \p_s_reg_147_reg_n_0_[4]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(5),
      Q => \p_s_reg_147_reg_n_0_[5]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(6),
      Q => \p_s_reg_147_reg_n_0_[6]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(7),
      Q => \p_s_reg_147_reg_n_0_[7]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(8),
      Q => \p_s_reg_147_reg_n_0_[8]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\p_s_reg_147_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_123,
      D => i_V_reg_260(9),
      Q => \p_s_reg_147_reg_n_0_[9]\,
      R => \p_s_reg_147[11]_i_1_n_0\
    );
\tmp_user_V_fu_90[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \^video_out_tuser\(0),
      I1 => img_1_cols_V_empty_n,
      I2 => img_1_rows_V_empty_n,
      I3 => \^q\(0),
      I4 => \^ap_reg_ioackin_video_out_tready_reg_0\,
      O => \tmp_user_V_fu_90[0]_i_1_n_0\
    );
\tmp_user_V_fu_90[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it1,
      I1 => \exitcond4_reg_265_reg_n_0_[0]\,
      I2 => ap_sig_bdd_81,
      I3 => ap_NS_fsm4,
      O => \^ap_reg_ioackin_video_out_tready_reg_0\
    );
\tmp_user_V_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_user_V_fu_90[0]_i_1_n_0\,
      Q => \^video_out_tuser\(0),
      R => '0'
    );
video_out_TVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it1,
      I1 => \exitcond4_reg_265_reg_n_0_[0]\,
      I2 => img_1_data_stream_0_V_empty_n,
      I3 => img_1_data_stream_1_V_empty_n,
      I4 => ap_sig_bdd_81,
      I5 => ap_reg_ioackin_video_out_TREADY,
      O => video_out_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp10_reg_1517_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_2_1_i_reg_1280_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair502";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]\(0),
      O => \buff0[10]_i_18_n_0\
    );
\buff0[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]\(0),
      O => \buff0[10]_i_19_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]\(0),
      O => \buff0[10]_i_20_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]\(5),
      O => \buff0[10]_i_24_n_0\
    );
\buff0[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]\(4),
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25_n_0\
    );
\buff0[10]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26_n_0\
    );
\buff0[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]\(3),
      O => \buff0[10]_i_27_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]\(1),
      I2 => \A[7]\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]\(1),
      O => \buff0[14]_i_16_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]\(3),
      O => \buff0[14]_i_22_n_0\
    );
\buff0[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]\(3),
      O => \buff0[14]_i_23_n_0\
    );
\buff0[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]\(3),
      O => \buff0[14]_i_24_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]\(6),
      I3 => \A[7]\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28_n_0\
    );
\buff0[14]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30_n_0\
    );
\buff0[14]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]\(6),
      O => \buff0[14]_i_31_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]\(6),
      O => \buff0[15]_i_11_n_0\
    );
\buff0[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]\(6),
      O => \buff0[15]_i_12_n_0\
    );
\buff0[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]\(6),
      O => \buff0[15]_i_13_n_0\
    );
\buff0[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]\(4),
      I2 => \A[7]\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]\(4),
      O => \buff0[15]_i_17_n_0\
    );
\buff0[15]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]\(6),
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]\(2),
      O => \buff0[2]_i_5_n_0\
    );
\buff0[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]\(1),
      I4 => \A[7]\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6_n_0\
    );
\buff0[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7_n_0\
    );
\buff0[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]\(0),
      O => \buff0[2]_i_8_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6_n_0\
    );
\buff0[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp10_reg_1517_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp10_reg_1517_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18_n_0\,
      S(1) => \buff0[10]_i_19_n_0\,
      S(0) => \buff0[10]_i_20_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24_n_0\,
      S(2) => \buff0[10]_i_25_n_0\,
      S(1) => \buff0[10]_i_26_n_0\,
      S(0) => \buff0[10]_i_27_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp10_reg_1517_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp10_reg_1517_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp10_reg_1517_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp10_reg_1517_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22_n_0\,
      S(1) => \buff0[14]_i_23_n_0\,
      S(0) => \buff0[14]_i_24_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28_n_0\,
      S(2) => \buff0[14]_i_29_n_0\,
      S(1) => \buff0[14]_i_30_n_0\,
      S(0) => \buff0[14]_i_31_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp10_reg_1517_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11_n_0\,
      S(1) => \buff0[15]_i_12_n_0\,
      S(0) => \buff0[15]_i_13_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp10_reg_1517_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp10_reg_1517_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5_n_0\,
      S(2) => \buff0[2]_i_6_n_0\,
      S(1) => \buff0[2]_i_7_n_0\,
      S(0) => \buff0[2]_i_8_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp10_reg_1517_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp10_reg_1517_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp10_reg_1517_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp10_reg_1517_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6_n_0\,
      S(1) => \buff0[6]_i_7_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp10_reg_1517_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp10_reg_1517_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp10_reg_1517_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp3_reg_1497_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_1_i_reg_1275_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_17 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_17;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_17 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__8_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__8_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__8_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__8_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__8_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__8_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair497";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__8\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__8\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__8\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__8\(0),
      O => \buff0[10]_i_18__8_n_0\
    );
\buff0[10]_i_19__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__8\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__8\(0),
      O => \buff0[10]_i_19__8_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__8\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__8\(0),
      O => \buff0[10]_i_20__8_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__8\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__8\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__8\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__8\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__8\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__8\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__8\(5),
      O => \buff0[10]_i_24__8_n_0\
    );
\buff0[10]_i_25__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__8\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__8\(4),
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__8_n_0\
    );
\buff0[10]_i_26__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__8\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__8_n_0\
    );
\buff0[10]_i_27__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__8\(3),
      O => \buff0[10]_i_27__8_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__8\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__8\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__8\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__8\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__8\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__8_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__8\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__8\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__8_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__8\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__8\(1),
      I2 => \A[7]__8\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__8\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__8\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__8\(1),
      O => \buff0[14]_i_16__8_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__8\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__8\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__8\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__8\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__8\(3),
      O => \buff0[14]_i_22__8_n_0\
    );
\buff0[14]_i_23__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__8\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__8\(3),
      O => \buff0[14]_i_23__8_n_0\
    );
\buff0[14]_i_24__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__8\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__8\(3),
      O => \buff0[14]_i_24__8_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__8\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__8\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__8\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__8\(6),
      I3 => \A[7]__8\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__8_n_0\
    );
\buff0[14]_i_29__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__8\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__8_n_0\
    );
\buff0[14]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__8_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__8_n_0\
    );
\buff0[14]_i_31__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__8\(6),
      O => \buff0[14]_i_31__8_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__8\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__8\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__8\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__8\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__8\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__8\(6),
      O => \buff0[15]_i_11__8_n_0\
    );
\buff0[15]_i_12__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__8\(6),
      O => \buff0[15]_i_12__8_n_0\
    );
\buff0[15]_i_13__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__8\(6),
      O => \buff0[15]_i_13__8_n_0\
    );
\buff0[15]_i_14__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__8\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__8\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__8_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__8\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__8\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__8\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__8\(4),
      I2 => \A[7]__8\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__8\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__8\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__8\(4),
      O => \buff0[15]_i_17__8_n_0\
    );
\buff0[15]_i_18__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__8_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__8\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__8\(6),
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__8_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__8\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__8\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__8\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__8\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__8\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__8\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__8\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__8\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__8\(2),
      O => \buff0[2]_i_5__8_n_0\
    );
\buff0[2]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__8\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__8\(1),
      I4 => \A[7]__8\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__8_n_0\
    );
\buff0[2]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__8\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__8\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__8_n_0\
    );
\buff0[2]_i_8__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__8\(0),
      O => \buff0[2]_i_8__8_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__8\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__8_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__8_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__8_n_0\
    );
\buff0[6]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__8_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp3_reg_1497_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp3_reg_1497_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__8_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__8_n_0\,
      S(1) => \buff0[10]_i_19__8_n_0\,
      S(0) => \buff0[10]_i_20__8_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__8_n_0\,
      S(2) => \buff0[10]_i_25__8_n_0\,
      S(1) => \buff0[10]_i_26__8_n_0\,
      S(0) => \buff0[10]_i_27__8_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp3_reg_1497_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp3_reg_1497_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp3_reg_1497_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp3_reg_1497_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__8_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__8_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__8_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__8_n_0\,
      S(1) => \buff0[14]_i_23__8_n_0\,
      S(0) => \buff0[14]_i_24__8_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__8_n_0\,
      S(2) => \buff0[14]_i_29__8_n_0\,
      S(1) => \buff0[14]_i_30__8_n_0\,
      S(0) => \buff0[14]_i_31__8_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp3_reg_1497_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__8_n_0\,
      S(1) => \buff0[15]_i_12__8_n_0\,
      S(0) => \buff0[15]_i_13__8_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__8_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__8_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__8_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__8_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp3_reg_1497_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp3_reg_1497_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__8_n_0\,
      S(2) => \buff0[2]_i_6__8_n_0\,
      S(1) => \buff0[2]_i_7__8_n_0\,
      S(0) => \buff0[2]_i_8__8_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp3_reg_1497_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp3_reg_1497_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp3_reg_1497_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp3_reg_1497_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__8_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__8_n_0\,
      S(1) => \buff0[6]_i_7__8_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp3_reg_1497_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp3_reg_1497_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp3_reg_1497_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp11_reg_1522_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_1_i_reg_1250_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_18 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_18;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_18 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__1_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__1_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__1_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__1_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__1_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair492";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__1\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__1\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__1\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__1\(0),
      O => \buff0[10]_i_18__1_n_0\
    );
\buff0[10]_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__1\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__1\(0),
      O => \buff0[10]_i_19__1_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__1\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__1\(0),
      O => \buff0[10]_i_20__1_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__1\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__1\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__1\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__1\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__1\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__1\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__1\(5),
      O => \buff0[10]_i_24__1_n_0\
    );
\buff0[10]_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__1\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__1\(4),
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__1_n_0\
    );
\buff0[10]_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__1\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__1_n_0\
    );
\buff0[10]_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__1\(3),
      O => \buff0[10]_i_27__1_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__1\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__1\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__1\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__1\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__1\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__1_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__1\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__1\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__1_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__1\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__1\(1),
      I2 => \A[7]__1\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__1\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__1\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__1\(1),
      O => \buff0[14]_i_16__1_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__1\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__1\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__1\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__1\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__1\(3),
      O => \buff0[14]_i_22__1_n_0\
    );
\buff0[14]_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__1\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__1\(3),
      O => \buff0[14]_i_23__1_n_0\
    );
\buff0[14]_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__1\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__1\(3),
      O => \buff0[14]_i_24__1_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__1\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__1\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__1\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__1\(6),
      I3 => \A[7]__1\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__1_n_0\
    );
\buff0[14]_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__1\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__1_n_0\
    );
\buff0[14]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__1_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__1_n_0\
    );
\buff0[14]_i_31__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__1\(6),
      O => \buff0[14]_i_31__1_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__1\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__1\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__1\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__1\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__1\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__1\(6),
      O => \buff0[15]_i_11__1_n_0\
    );
\buff0[15]_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__1\(6),
      O => \buff0[15]_i_12__1_n_0\
    );
\buff0[15]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__1\(6),
      O => \buff0[15]_i_13__1_n_0\
    );
\buff0[15]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__1\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__1\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__1_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__1\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__1\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__1\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__1\(4),
      I2 => \A[7]__1\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__1\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__1\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__1\(4),
      O => \buff0[15]_i_17__1_n_0\
    );
\buff0[15]_i_18__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__1_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__1\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__1\(6),
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__1_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__1\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__1\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__1\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__1\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__1\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__1\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__1\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__1\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__1\(2),
      O => \buff0[2]_i_5__1_n_0\
    );
\buff0[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__1\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__1\(1),
      I4 => \A[7]__1\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__1_n_0\
    );
\buff0[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__1\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__1\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__1_n_0\
    );
\buff0[2]_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__1\(0),
      O => \buff0[2]_i_8__1_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__1\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__1_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__1_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__1_n_0\
    );
\buff0[6]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__1_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp11_reg_1522_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp11_reg_1522_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__1_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__1_n_0\,
      S(1) => \buff0[10]_i_19__1_n_0\,
      S(0) => \buff0[10]_i_20__1_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__1_n_0\,
      S(2) => \buff0[10]_i_25__1_n_0\,
      S(1) => \buff0[10]_i_26__1_n_0\,
      S(0) => \buff0[10]_i_27__1_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp11_reg_1522_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp11_reg_1522_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp11_reg_1522_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp11_reg_1522_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__1_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__1_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__1_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__1_n_0\,
      S(1) => \buff0[14]_i_23__1_n_0\,
      S(0) => \buff0[14]_i_24__1_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__1_n_0\,
      S(2) => \buff0[14]_i_29__1_n_0\,
      S(1) => \buff0[14]_i_30__1_n_0\,
      S(0) => \buff0[14]_i_31__1_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp11_reg_1522_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__1_n_0\,
      S(1) => \buff0[15]_i_12__1_n_0\,
      S(0) => \buff0[15]_i_13__1_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__1_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__1_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__1_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__1_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp11_reg_1522_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp11_reg_1522_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__1_n_0\,
      S(2) => \buff0[2]_i_6__1_n_0\,
      S(1) => \buff0[2]_i_7__1_n_0\,
      S(0) => \buff0[2]_i_8__1_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp11_reg_1522_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp11_reg_1522_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp11_reg_1522_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp11_reg_1522_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__1_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__1_n_0\,
      S(1) => \buff0[6]_i_7__1_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp11_reg_1522_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp11_reg_1522_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp11_reg_1522_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp4_reg_1502_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_1_i_reg_1245_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_19 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_19;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_19 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__10_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__10_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__10_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__10_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__10_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__10_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__10_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__10_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair487";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__10\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__10\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__10\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__10\(0),
      O => \buff0[10]_i_18__10_n_0\
    );
\buff0[10]_i_19__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__10\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__10\(0),
      O => \buff0[10]_i_19__10_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__10\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__10\(0),
      O => \buff0[10]_i_20__10_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__10\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__10\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__10\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__10\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__10\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__10\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__10\(5),
      O => \buff0[10]_i_24__10_n_0\
    );
\buff0[10]_i_25__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__10\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__10\(4),
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__10_n_0\
    );
\buff0[10]_i_26__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__10\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__10_n_0\
    );
\buff0[10]_i_27__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__10\(3),
      O => \buff0[10]_i_27__10_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__10\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__10\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__10\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__10\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__10\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__10_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__10\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__10\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__10_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__10\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__10\(1),
      I2 => \A[7]__10\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__10\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__10\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__10\(1),
      O => \buff0[14]_i_16__10_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__10\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__10\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__10\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__10\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__10\(3),
      O => \buff0[14]_i_22__10_n_0\
    );
\buff0[14]_i_23__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__10\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__10\(3),
      O => \buff0[14]_i_23__10_n_0\
    );
\buff0[14]_i_24__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__10\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__10\(3),
      O => \buff0[14]_i_24__10_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__10\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__10\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__10\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__10\(6),
      I3 => \A[7]__10\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__10_n_0\
    );
\buff0[14]_i_29__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__10\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__10_n_0\
    );
\buff0[14]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__10_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__10_n_0\
    );
\buff0[14]_i_31__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__10\(6),
      O => \buff0[14]_i_31__10_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__10\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__10\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__10\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__10\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__10\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__10\(6),
      O => \buff0[15]_i_11__10_n_0\
    );
\buff0[15]_i_12__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__10\(6),
      O => \buff0[15]_i_12__10_n_0\
    );
\buff0[15]_i_13__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__10\(6),
      O => \buff0[15]_i_13__10_n_0\
    );
\buff0[15]_i_14__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__10\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__10\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__10_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__10\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__10\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__10\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__10\(4),
      I2 => \A[7]__10\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__10\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__10\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__10\(4),
      O => \buff0[15]_i_17__10_n_0\
    );
\buff0[15]_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__10_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__10\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__10\(6),
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__10_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__10\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__10\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__10\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__10\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__10\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__10\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__10\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__10\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__10\(2),
      O => \buff0[2]_i_5__10_n_0\
    );
\buff0[2]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__10\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__10\(1),
      I4 => \A[7]__10\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__10_n_0\
    );
\buff0[2]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__10\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__10\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__10_n_0\
    );
\buff0[2]_i_8__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__10\(0),
      O => \buff0[2]_i_8__10_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__10\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__10_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__10_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__10_n_0\
    );
\buff0[6]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__10_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp4_reg_1502_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp4_reg_1502_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__10_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__10_n_0\,
      S(1) => \buff0[10]_i_19__10_n_0\,
      S(0) => \buff0[10]_i_20__10_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__10_n_0\,
      S(2) => \buff0[10]_i_25__10_n_0\,
      S(1) => \buff0[10]_i_26__10_n_0\,
      S(0) => \buff0[10]_i_27__10_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp4_reg_1502_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp4_reg_1502_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp4_reg_1502_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp4_reg_1502_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__10_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__10_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__10_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__10_n_0\,
      S(1) => \buff0[14]_i_23__10_n_0\,
      S(0) => \buff0[14]_i_24__10_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__10_n_0\,
      S(2) => \buff0[14]_i_29__10_n_0\,
      S(1) => \buff0[14]_i_30__10_n_0\,
      S(0) => \buff0[14]_i_31__10_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp4_reg_1502_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__10_n_0\,
      S(1) => \buff0[15]_i_12__10_n_0\,
      S(0) => \buff0[15]_i_13__10_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__10_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__10_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__10_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__10_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp4_reg_1502_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp4_reg_1502_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__10_n_0\,
      S(2) => \buff0[2]_i_6__10_n_0\,
      S(1) => \buff0[2]_i_7__10_n_0\,
      S(0) => \buff0[2]_i_8__10_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp4_reg_1502_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp4_reg_1502_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp4_reg_1502_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp4_reg_1502_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__10_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__10_n_0\,
      S(1) => \buff0[6]_i_7__10_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp4_reg_1502_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp4_reg_1502_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp4_reg_1502_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp15_reg_1532_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_i_reg_1240_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_20 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_20;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_20 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__5_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__5_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__5_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__5_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__5_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__5_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair482";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__5\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__5\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__5\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__5\(0),
      O => \buff0[10]_i_18__5_n_0\
    );
\buff0[10]_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__5\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__5\(0),
      O => \buff0[10]_i_19__5_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__5\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__5\(0),
      O => \buff0[10]_i_20__5_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__5\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__5\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__5\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__5\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__5\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__5\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__5\(5),
      O => \buff0[10]_i_24__5_n_0\
    );
\buff0[10]_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__5\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__5\(4),
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__5_n_0\
    );
\buff0[10]_i_26__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__5\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__5_n_0\
    );
\buff0[10]_i_27__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__5\(3),
      O => \buff0[10]_i_27__5_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__5\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__5\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__5\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__5\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__5\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__5_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__5\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__5\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__5_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__5\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__5\(1),
      I2 => \A[7]__5\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__5\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__5\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__5\(1),
      O => \buff0[14]_i_16__5_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__5\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__5\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__5\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__5\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__5\(3),
      O => \buff0[14]_i_22__5_n_0\
    );
\buff0[14]_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__5\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__5\(3),
      O => \buff0[14]_i_23__5_n_0\
    );
\buff0[14]_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__5\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__5\(3),
      O => \buff0[14]_i_24__5_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__5\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__5\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__5\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__5\(6),
      I3 => \A[7]__5\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__5_n_0\
    );
\buff0[14]_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__5\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__5_n_0\
    );
\buff0[14]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__5_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__5_n_0\
    );
\buff0[14]_i_31__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__5\(6),
      O => \buff0[14]_i_31__5_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__5\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__5\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__5\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__5\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__5\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__5\(6),
      O => \buff0[15]_i_11__5_n_0\
    );
\buff0[15]_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__5\(6),
      O => \buff0[15]_i_12__5_n_0\
    );
\buff0[15]_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__5\(6),
      O => \buff0[15]_i_13__5_n_0\
    );
\buff0[15]_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__5\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__5\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__5_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__5\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__5\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__5\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__5\(4),
      I2 => \A[7]__5\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__5\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__5\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__5\(4),
      O => \buff0[15]_i_17__5_n_0\
    );
\buff0[15]_i_18__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__5_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__5\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__5\(6),
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__5_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__5\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__5\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__5\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__5\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__5\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__5\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__5\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__5\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__5\(2),
      O => \buff0[2]_i_5__5_n_0\
    );
\buff0[2]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__5\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__5\(1),
      I4 => \A[7]__5\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__5_n_0\
    );
\buff0[2]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__5\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__5\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__5_n_0\
    );
\buff0[2]_i_8__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__5\(0),
      O => \buff0[2]_i_8__5_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__5\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__5_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__5_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__5_n_0\
    );
\buff0[6]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__5_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp15_reg_1532_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp15_reg_1532_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__5_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__5_n_0\,
      S(1) => \buff0[10]_i_19__5_n_0\,
      S(0) => \buff0[10]_i_20__5_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__5_n_0\,
      S(2) => \buff0[10]_i_25__5_n_0\,
      S(1) => \buff0[10]_i_26__5_n_0\,
      S(0) => \buff0[10]_i_27__5_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp15_reg_1532_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp15_reg_1532_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp15_reg_1532_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp15_reg_1532_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__5_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__5_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__5_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__5_n_0\,
      S(1) => \buff0[14]_i_23__5_n_0\,
      S(0) => \buff0[14]_i_24__5_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__5_n_0\,
      S(2) => \buff0[14]_i_29__5_n_0\,
      S(1) => \buff0[14]_i_30__5_n_0\,
      S(0) => \buff0[14]_i_31__5_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp15_reg_1532_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__5_n_0\,
      S(1) => \buff0[15]_i_12__5_n_0\,
      S(0) => \buff0[15]_i_13__5_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__5_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__5_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__5_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__5_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp15_reg_1532_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp15_reg_1532_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__5_n_0\,
      S(2) => \buff0[2]_i_6__5_n_0\,
      S(1) => \buff0[2]_i_7__5_n_0\,
      S(0) => \buff0[2]_i_8__5_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp15_reg_1532_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp15_reg_1532_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp15_reg_1532_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp15_reg_1532_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__5_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__5_n_0\,
      S(1) => \buff0[6]_i_7__5_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp15_reg_1532_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp15_reg_1532_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp15_reg_1532_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp8_reg_1512_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_i_reg_1235_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\ : in STD_LOGIC;
    \A[7]__14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_21 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_21;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__14_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__14_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__14_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__14_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__14_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__14_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__14_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair477";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  E(0) <= \^e\(0);
  a_i(7 downto 0) <= \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => p_34_in,
      I1 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\,
      I2 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      I3 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\,
      O => \^e\(0)
    );
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__14\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__14\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__14\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__14\(0),
      O => \buff0[10]_i_18__14_n_0\
    );
\buff0[10]_i_19__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__14\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__14\(0),
      O => \buff0[10]_i_19__14_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__14\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__14\(0),
      O => \buff0[10]_i_20__14_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__14\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__14\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__14\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__14\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__14\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__14\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__14\(5),
      O => \buff0[10]_i_24__14_n_0\
    );
\buff0[10]_i_25__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__14\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__14\(4),
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__14_n_0\
    );
\buff0[10]_i_26__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__14\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__14_n_0\
    );
\buff0[10]_i_27__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__14\(3),
      O => \buff0[10]_i_27__14_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__14\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__14\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__14\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__14\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__14\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__14_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__14\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__14\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__14_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__14\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__14\(1),
      I2 => \A[7]__14\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__14\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__14\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__14\(1),
      O => \buff0[14]_i_16__14_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__14\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__14\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__14\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__14\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__14\(3),
      O => \buff0[14]_i_22__14_n_0\
    );
\buff0[14]_i_23__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__14\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__14\(3),
      O => \buff0[14]_i_23__14_n_0\
    );
\buff0[14]_i_24__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__14\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__14\(3),
      O => \buff0[14]_i_24__14_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__14\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__14\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__14\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__14\(6),
      I3 => \A[7]__14\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__14_n_0\
    );
\buff0[14]_i_29__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__14\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__14_n_0\
    );
\buff0[14]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__14_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__14_n_0\
    );
\buff0[14]_i_31__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__14\(6),
      O => \buff0[14]_i_31__14_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__14\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__14\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__14\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__14\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__14\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__14\(6),
      O => \buff0[15]_i_11__14_n_0\
    );
\buff0[15]_i_12__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__14\(6),
      O => \buff0[15]_i_12__14_n_0\
    );
\buff0[15]_i_13__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__14\(6),
      O => \buff0[15]_i_13__14_n_0\
    );
\buff0[15]_i_14__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__14\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__14\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__14_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__14\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__14\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__14\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__14\(4),
      I2 => \A[7]__14\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__14\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__14\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__14\(4),
      O => \buff0[15]_i_17__14_n_0\
    );
\buff0[15]_i_18__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__14_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__14\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__14\(6),
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__14_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__14\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__14\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__14\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__14\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__14\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__14\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__14\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__14\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__14\(2),
      O => \buff0[2]_i_5__14_n_0\
    );
\buff0[2]_i_6__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__14\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__14\(1),
      I4 => \A[7]__14\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__14_n_0\
    );
\buff0[2]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__14\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__14\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__14_n_0\
    );
\buff0[2]_i_8__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__14\(0),
      O => \buff0[2]_i_8__14_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__14\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__14_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__14_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__14_n_0\
    );
\buff0[6]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__14_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp8_reg_1512_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp8_reg_1512_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__14_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__14_n_0\,
      S(1) => \buff0[10]_i_19__14_n_0\,
      S(0) => \buff0[10]_i_20__14_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__14_n_0\,
      S(2) => \buff0[10]_i_25__14_n_0\,
      S(1) => \buff0[10]_i_26__14_n_0\,
      S(0) => \buff0[10]_i_27__14_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp8_reg_1512_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp8_reg_1512_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp8_reg_1512_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp8_reg_1512_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__14_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__14_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__14_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__14_n_0\,
      S(1) => \buff0[14]_i_23__14_n_0\,
      S(0) => \buff0[14]_i_24__14_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__14_n_0\,
      S(2) => \buff0[14]_i_29__14_n_0\,
      S(1) => \buff0[14]_i_30__14_n_0\,
      S(0) => \buff0[14]_i_31__14_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp8_reg_1512_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__14_n_0\,
      S(1) => \buff0[15]_i_12__14_n_0\,
      S(0) => \buff0[15]_i_13__14_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__14_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__14_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__14_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp8_reg_1512_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp8_reg_1512_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__14_n_0\,
      S(2) => \buff0[2]_i_6__14_n_0\,
      S(1) => \buff0[2]_i_7__14_n_0\,
      S(0) => \buff0[2]_i_8__14_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp8_reg_1512_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp8_reg_1512_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp8_reg_1512_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp8_reg_1512_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__14_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__14_n_0\,
      S(1) => \buff0[6]_i_7__14_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp8_reg_1512_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp8_reg_1512_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp8_reg_1512_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp13_reg_1527_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_1_i_reg_1220_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_22 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_22;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_22 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__3_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair472";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__3\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__3\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__3\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__3\(0),
      O => \buff0[10]_i_18__3_n_0\
    );
\buff0[10]_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__3\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__3\(0),
      O => \buff0[10]_i_19__3_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__3\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__3\(0),
      O => \buff0[10]_i_20__3_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__3\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__3\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__3\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__3\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__3\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__3\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__3\(5),
      O => \buff0[10]_i_24__3_n_0\
    );
\buff0[10]_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__3\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__3\(4),
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__3_n_0\
    );
\buff0[10]_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__3\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__3_n_0\
    );
\buff0[10]_i_27__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__3\(3),
      O => \buff0[10]_i_27__3_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__3\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__3\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__3\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__3\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__3\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__3_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__3\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__3\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__3_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__3\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__3\(1),
      I2 => \A[7]__3\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__3\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__3\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__3\(1),
      O => \buff0[14]_i_16__3_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__3\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__3\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__3\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__3\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__3\(3),
      O => \buff0[14]_i_22__3_n_0\
    );
\buff0[14]_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__3\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__3\(3),
      O => \buff0[14]_i_23__3_n_0\
    );
\buff0[14]_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__3\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__3\(3),
      O => \buff0[14]_i_24__3_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__3\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__3\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__3\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__3\(6),
      I3 => \A[7]__3\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__3_n_0\
    );
\buff0[14]_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__3\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__3_n_0\
    );
\buff0[14]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__3_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__3_n_0\
    );
\buff0[14]_i_31__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__3\(6),
      O => \buff0[14]_i_31__3_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__3\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__3\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__3\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__3\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__3\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__3\(6),
      O => \buff0[15]_i_11__3_n_0\
    );
\buff0[15]_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__3\(6),
      O => \buff0[15]_i_12__3_n_0\
    );
\buff0[15]_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__3\(6),
      O => \buff0[15]_i_13__3_n_0\
    );
\buff0[15]_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__3\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__3\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__3_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__3\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__3\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__3\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__3\(4),
      I2 => \A[7]__3\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__3\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__3\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__3\(4),
      O => \buff0[15]_i_17__3_n_0\
    );
\buff0[15]_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__3_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__3\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__3\(6),
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__3_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__3\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__3\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__3\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__3\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__3\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__3\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__3\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__3\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__3\(2),
      O => \buff0[2]_i_5__3_n_0\
    );
\buff0[2]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__3\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__3\(1),
      I4 => \A[7]__3\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__3_n_0\
    );
\buff0[2]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__3\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__3\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__3_n_0\
    );
\buff0[2]_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__3\(0),
      O => \buff0[2]_i_8__3_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__3\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__3_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__3_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__3_n_0\
    );
\buff0[6]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__3_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp13_reg_1527_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp13_reg_1527_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__3_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__3_n_0\,
      S(1) => \buff0[10]_i_19__3_n_0\,
      S(0) => \buff0[10]_i_20__3_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__3_n_0\,
      S(2) => \buff0[10]_i_25__3_n_0\,
      S(1) => \buff0[10]_i_26__3_n_0\,
      S(0) => \buff0[10]_i_27__3_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp13_reg_1527_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp13_reg_1527_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp13_reg_1527_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp13_reg_1527_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__3_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__3_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__3_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__3_n_0\,
      S(1) => \buff0[14]_i_23__3_n_0\,
      S(0) => \buff0[14]_i_24__3_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__3_n_0\,
      S(2) => \buff0[14]_i_29__3_n_0\,
      S(1) => \buff0[14]_i_30__3_n_0\,
      S(0) => \buff0[14]_i_31__3_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp13_reg_1527_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__3_n_0\,
      S(1) => \buff0[15]_i_12__3_n_0\,
      S(0) => \buff0[15]_i_13__3_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__3_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__3_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__3_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__3_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp13_reg_1527_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp13_reg_1527_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__3_n_0\,
      S(2) => \buff0[2]_i_6__3_n_0\,
      S(1) => \buff0[2]_i_7__3_n_0\,
      S(0) => \buff0[2]_i_8__3_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp13_reg_1527_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp13_reg_1527_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp13_reg_1527_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp13_reg_1527_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__3_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__3_n_0\,
      S(1) => \buff0[6]_i_7__3_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp13_reg_1527_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp13_reg_1527_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp13_reg_1527_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp6_reg_1507_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_1_i_reg_1215_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_23 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_23;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_23 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__12_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__12_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__12_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__12_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__12_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__12_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__12_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__12_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__12_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair467";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__12\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__12\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__12\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__12\(0),
      O => \buff0[10]_i_18__12_n_0\
    );
\buff0[10]_i_19__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__12\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__12\(0),
      O => \buff0[10]_i_19__12_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__12\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__12\(0),
      O => \buff0[10]_i_20__12_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__12\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__12\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__12\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__12\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__12\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__12\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__12\(5),
      O => \buff0[10]_i_24__12_n_0\
    );
\buff0[10]_i_25__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__12\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__12\(4),
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__12_n_0\
    );
\buff0[10]_i_26__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__12\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__12_n_0\
    );
\buff0[10]_i_27__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__12\(3),
      O => \buff0[10]_i_27__12_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__12\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__12\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__12\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__12\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__12\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__12_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__12\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__12\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__12_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__12\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__12\(1),
      I2 => \A[7]__12\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__12\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__12\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__12\(1),
      O => \buff0[14]_i_16__12_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__12\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__12\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__12\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__12\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__12\(3),
      O => \buff0[14]_i_22__12_n_0\
    );
\buff0[14]_i_23__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__12\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__12\(3),
      O => \buff0[14]_i_23__12_n_0\
    );
\buff0[14]_i_24__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__12\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__12\(3),
      O => \buff0[14]_i_24__12_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__12\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__12\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__12\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__12\(6),
      I3 => \A[7]__12\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__12_n_0\
    );
\buff0[14]_i_29__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__12\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__12_n_0\
    );
\buff0[14]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__12_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__12_n_0\
    );
\buff0[14]_i_31__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__12\(6),
      O => \buff0[14]_i_31__12_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__12\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__12\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__12\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__12\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__12\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__12\(6),
      O => \buff0[15]_i_11__12_n_0\
    );
\buff0[15]_i_12__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__12\(6),
      O => \buff0[15]_i_12__12_n_0\
    );
\buff0[15]_i_13__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__12\(6),
      O => \buff0[15]_i_13__12_n_0\
    );
\buff0[15]_i_14__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__12\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__12\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__12_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__12\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__12\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__12\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__12\(4),
      I2 => \A[7]__12\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__12\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__12\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__12\(4),
      O => \buff0[15]_i_17__12_n_0\
    );
\buff0[15]_i_18__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__12_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__12\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__12\(6),
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__12_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__12\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__12\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__12\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__12\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__12\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__12\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__12\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__12\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__12\(2),
      O => \buff0[2]_i_5__12_n_0\
    );
\buff0[2]_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__12\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__12\(1),
      I4 => \A[7]__12\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__12_n_0\
    );
\buff0[2]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__12\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__12\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__12_n_0\
    );
\buff0[2]_i_8__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__12\(0),
      O => \buff0[2]_i_8__12_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__12\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__12_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__12_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__12_n_0\
    );
\buff0[6]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__12_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp6_reg_1507_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp6_reg_1507_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__12_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__12_n_0\,
      S(1) => \buff0[10]_i_19__12_n_0\,
      S(0) => \buff0[10]_i_20__12_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__12_n_0\,
      S(2) => \buff0[10]_i_25__12_n_0\,
      S(1) => \buff0[10]_i_26__12_n_0\,
      S(0) => \buff0[10]_i_27__12_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp6_reg_1507_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp6_reg_1507_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp6_reg_1507_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp6_reg_1507_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__12_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__12_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__12_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__12_n_0\,
      S(1) => \buff0[14]_i_23__12_n_0\,
      S(0) => \buff0[14]_i_24__12_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__12_n_0\,
      S(2) => \buff0[14]_i_29__12_n_0\,
      S(1) => \buff0[14]_i_30__12_n_0\,
      S(0) => \buff0[14]_i_31__12_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp6_reg_1507_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__12_n_0\,
      S(1) => \buff0[15]_i_12__12_n_0\,
      S(0) => \buff0[15]_i_13__12_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__12_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__12_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__12_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__12_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp6_reg_1507_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp6_reg_1507_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__12_n_0\,
      S(2) => \buff0[2]_i_6__12_n_0\,
      S(1) => \buff0[2]_i_7__12_n_0\,
      S(0) => \buff0[2]_i_8__12_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp6_reg_1507_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp6_reg_1507_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp6_reg_1507_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp6_reg_1507_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__12_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__12_n_0\,
      S(1) => \buff0[6]_i_7__12_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp6_reg_1507_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp6_reg_1507_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp6_reg_1507_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_24 is
  port (
    \A[7]__9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_2_i_reg_1482_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_24 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_24;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_24 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__0_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__0_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__0_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__0_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair462";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  \A[7]__9\(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= Q(7 downto 0);
  b_i(7 downto 0) <= D(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__0\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__0\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__0\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__0\(0),
      O => \buff0[10]_i_18__0_n_0\
    );
\buff0[10]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__0\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__0\(0),
      O => \buff0[10]_i_19__0_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__0\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__0\(0),
      O => \buff0[10]_i_20__0_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__0\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__0\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__0\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__0\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__0\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__0\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__0\(5),
      O => \buff0[10]_i_24__0_n_0\
    );
\buff0[10]_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__0\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__0\(4),
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__0_n_0\
    );
\buff0[10]_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__0\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__0_n_0\
    );
\buff0[10]_i_27__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__0\(3),
      O => \buff0[10]_i_27__0_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__0\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__0\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__0\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__0\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__0\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__0_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__0\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__0\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__0_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__0\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__0\(1),
      I2 => \A[7]__0\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__0\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__0\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__0\(1),
      O => \buff0[14]_i_16__0_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__0\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__0\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__0\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__0\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__0\(3),
      O => \buff0[14]_i_22__0_n_0\
    );
\buff0[14]_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__0\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__0\(3),
      O => \buff0[14]_i_23__0_n_0\
    );
\buff0[14]_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__0\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__0\(3),
      O => \buff0[14]_i_24__0_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__0\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__0\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__0\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__0\(6),
      I3 => \A[7]__0\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__0_n_0\
    );
\buff0[14]_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__0\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__0_n_0\
    );
\buff0[14]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__0_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__0_n_0\
    );
\buff0[14]_i_31__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__0\(6),
      O => \buff0[14]_i_31__0_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__0\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__0\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__0\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__0\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__0\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__0\(6),
      O => \buff0[15]_i_11__0_n_0\
    );
\buff0[15]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__0\(6),
      O => \buff0[15]_i_12__0_n_0\
    );
\buff0[15]_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__0\(6),
      O => \buff0[15]_i_13__0_n_0\
    );
\buff0[15]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__0\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__0\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__0_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__0\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__0\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__0\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__0\(4),
      I2 => \A[7]__0\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__0\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__0\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__0\(4),
      O => \buff0[15]_i_17__0_n_0\
    );
\buff0[15]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__0_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__0\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__0\(6),
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__0_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__0\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__0\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__0\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__0\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__0\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__0\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__0\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__0\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__0\(2),
      O => \buff0[2]_i_5__0_n_0\
    );
\buff0[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__0\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__0\(1),
      I4 => \A[7]__0\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__0_n_0\
    );
\buff0[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__0\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__0\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__0_n_0\
    );
\buff0[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__0\(0),
      O => \buff0[2]_i_8__0_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__0\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__0_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__0_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__0_n_0\
    );
\buff0[6]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__0_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__0_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__0_n_0\,
      S(1) => \buff0[10]_i_19__0_n_0\,
      S(0) => \buff0[10]_i_20__0_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__0_n_0\,
      S(2) => \buff0[10]_i_25__0_n_0\,
      S(1) => \buff0[10]_i_26__0_n_0\,
      S(0) => \buff0[10]_i_27__0_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__0_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__0_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__0_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__0_n_0\,
      S(1) => \buff0[14]_i_23__0_n_0\,
      S(0) => \buff0[14]_i_24__0_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__0_n_0\,
      S(2) => \buff0[14]_i_29__0_n_0\,
      S(1) => \buff0[14]_i_30__0_n_0\,
      S(0) => \buff0[14]_i_31__0_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__0_n_0\,
      S(1) => \buff0[15]_i_12__0_n_0\,
      S(0) => \buff0[15]_i_13__0_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__0_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__0_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__0_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__0_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__0_n_0\,
      S(2) => \buff0[2]_i_6__0_n_0\,
      S(1) => \buff0[2]_i_7__0_n_0\,
      S(0) => \buff0[2]_i_8__0_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__0_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__0_n_0\,
      S(1) => \buff0[6]_i_7__0_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_39_2_i_reg_1482_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_25 is
  port (
    \A[7]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_i_reg_1477_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_25 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_25;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_25 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__9_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair457";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  \A[7]__0\(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= Q(7 downto 0);
  b_i(7 downto 0) <= D(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__9\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__9\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__9\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__9\(0),
      O => \buff0[10]_i_18__9_n_0\
    );
\buff0[10]_i_19__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__9\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__9\(0),
      O => \buff0[10]_i_19__9_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__9\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__9\(0),
      O => \buff0[10]_i_20__9_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__9\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__9\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__9\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__9\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__9\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__9\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__9\(5),
      O => \buff0[10]_i_24__9_n_0\
    );
\buff0[10]_i_25__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__9\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__9\(4),
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__9_n_0\
    );
\buff0[10]_i_26__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__9\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__9_n_0\
    );
\buff0[10]_i_27__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__9\(3),
      O => \buff0[10]_i_27__9_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__9\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__9\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__9\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__9\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__9\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__9_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__9\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__9\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__9_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__9\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__9\(1),
      I2 => \A[7]__9\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__9\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__9\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__9\(1),
      O => \buff0[14]_i_16__9_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__9\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__9\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__9\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__9\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__9\(3),
      O => \buff0[14]_i_22__9_n_0\
    );
\buff0[14]_i_23__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__9\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__9\(3),
      O => \buff0[14]_i_23__9_n_0\
    );
\buff0[14]_i_24__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__9\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__9\(3),
      O => \buff0[14]_i_24__9_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__9\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__9\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__9\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__9\(6),
      I3 => \A[7]__9\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__9_n_0\
    );
\buff0[14]_i_29__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__9\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__9_n_0\
    );
\buff0[14]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__9_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__9_n_0\
    );
\buff0[14]_i_31__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__9\(6),
      O => \buff0[14]_i_31__9_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__9\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__9\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__9\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__9\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__9\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__9\(6),
      O => \buff0[15]_i_11__9_n_0\
    );
\buff0[15]_i_12__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__9\(6),
      O => \buff0[15]_i_12__9_n_0\
    );
\buff0[15]_i_13__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__9\(6),
      O => \buff0[15]_i_13__9_n_0\
    );
\buff0[15]_i_14__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__9\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__9\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__9_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__9\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__9\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__9\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__9\(4),
      I2 => \A[7]__9\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__9\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__9\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__9\(4),
      O => \buff0[15]_i_17__9_n_0\
    );
\buff0[15]_i_18__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__9_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__9\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__9\(6),
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__9_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__9\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__9\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__9\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__9\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__9\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__9\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__9\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__9\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__9\(2),
      O => \buff0[2]_i_5__9_n_0\
    );
\buff0[2]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__9\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__9\(1),
      I4 => \A[7]__9\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__9_n_0\
    );
\buff0[2]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__9\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__9\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__9_n_0\
    );
\buff0[2]_i_8__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__9\(0),
      O => \buff0[2]_i_8__9_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__9\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__9_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__9_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__9_n_0\
    );
\buff0[6]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__9_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__9_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__9_n_0\,
      S(1) => \buff0[10]_i_19__9_n_0\,
      S(0) => \buff0[10]_i_20__9_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__9_n_0\,
      S(2) => \buff0[10]_i_25__9_n_0\,
      S(1) => \buff0[10]_i_26__9_n_0\,
      S(0) => \buff0[10]_i_27__9_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__9_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__9_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__9_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__9_n_0\,
      S(1) => \buff0[14]_i_23__9_n_0\,
      S(0) => \buff0[14]_i_24__9_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__9_n_0\,
      S(2) => \buff0[14]_i_29__9_n_0\,
      S(1) => \buff0[14]_i_30__9_n_0\,
      S(0) => \buff0[14]_i_31__9_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__9_n_0\,
      S(1) => \buff0[15]_i_12__9_n_0\,
      S(0) => \buff0[15]_i_13__9_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__9_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__9_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__9_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__9_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__9_n_0\,
      S(2) => \buff0[2]_i_6__9_n_0\,
      S(1) => \buff0[2]_i_7__9_n_0\,
      S(0) => \buff0[2]_i_8__9_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__9_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__9_n_0\,
      S(1) => \buff0[6]_i_7__9_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_37_2_i_reg_1477_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_1_2_i_reg_1472_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_2_i_reg_1260_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_26 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_26;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_26 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__2_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__2_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__2_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair452";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__2\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__2\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__2\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__2\(0),
      O => \buff0[10]_i_18__2_n_0\
    );
\buff0[10]_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__2\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__2\(0),
      O => \buff0[10]_i_19__2_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__2\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__2\(0),
      O => \buff0[10]_i_20__2_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__2\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__2\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__2\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__2\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__2\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__2\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__2\(5),
      O => \buff0[10]_i_24__2_n_0\
    );
\buff0[10]_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__2\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__2\(4),
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__2_n_0\
    );
\buff0[10]_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__2\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__2_n_0\
    );
\buff0[10]_i_27__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__2\(3),
      O => \buff0[10]_i_27__2_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__2\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__2\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__2\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__2\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__2\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__2_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__2\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__2\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__2_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__2\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__2\(1),
      I2 => \A[7]__2\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__2\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__2\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__2\(1),
      O => \buff0[14]_i_16__2_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__2\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__2\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__2\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__2\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__2\(3),
      O => \buff0[14]_i_22__2_n_0\
    );
\buff0[14]_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__2\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__2\(3),
      O => \buff0[14]_i_23__2_n_0\
    );
\buff0[14]_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__2\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__2\(3),
      O => \buff0[14]_i_24__2_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__2\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__2\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__2\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__2\(6),
      I3 => \A[7]__2\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__2_n_0\
    );
\buff0[14]_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__2\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__2_n_0\
    );
\buff0[14]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__2_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__2_n_0\
    );
\buff0[14]_i_31__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__2\(6),
      O => \buff0[14]_i_31__2_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__2\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__2\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__2\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__2\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__2\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__2\(6),
      O => \buff0[15]_i_11__2_n_0\
    );
\buff0[15]_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__2\(6),
      O => \buff0[15]_i_12__2_n_0\
    );
\buff0[15]_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__2\(6),
      O => \buff0[15]_i_13__2_n_0\
    );
\buff0[15]_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__2\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__2\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__2_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__2\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__2\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__2\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__2\(4),
      I2 => \A[7]__2\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__2\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__2\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__2\(4),
      O => \buff0[15]_i_17__2_n_0\
    );
\buff0[15]_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__2_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__2\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__2\(6),
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__2_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__2\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__2\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__2\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__2\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__2\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__2\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__2\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__2\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__2\(2),
      O => \buff0[2]_i_5__2_n_0\
    );
\buff0[2]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__2\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__2\(1),
      I4 => \A[7]__2\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__2_n_0\
    );
\buff0[2]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__2\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__2\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__2_n_0\
    );
\buff0[2]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__2\(0),
      O => \buff0[2]_i_8__2_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__2\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__2_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__2_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__2_n_0\
    );
\buff0[6]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__2_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__2_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__2_n_0\,
      S(1) => \buff0[10]_i_19__2_n_0\,
      S(0) => \buff0[10]_i_20__2_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__2_n_0\,
      S(2) => \buff0[10]_i_25__2_n_0\,
      S(1) => \buff0[10]_i_26__2_n_0\,
      S(0) => \buff0[10]_i_27__2_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__2_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__2_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__2_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__2_n_0\,
      S(1) => \buff0[14]_i_23__2_n_0\,
      S(0) => \buff0[14]_i_24__2_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__2_n_0\,
      S(2) => \buff0[14]_i_29__2_n_0\,
      S(1) => \buff0[14]_i_30__2_n_0\,
      S(0) => \buff0[14]_i_31__2_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__2_n_0\,
      S(1) => \buff0[15]_i_12__2_n_0\,
      S(0) => \buff0[15]_i_13__2_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__2_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__2_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__2_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__2_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__2_n_0\,
      S(2) => \buff0[2]_i_6__2_n_0\,
      S(1) => \buff0[2]_i_7__2_n_0\,
      S(0) => \buff0[2]_i_8__2_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__2_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__2_n_0\,
      S(1) => \buff0[6]_i_7__2_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_39_1_2_i_reg_1472_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_1_2_i_reg_1467_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_2_i_reg_1255_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_27 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_27;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_27 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__11_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__11_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__11_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__11_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__11_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__11_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__11_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__11_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair447";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__11\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__11\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__11\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__11\(0),
      O => \buff0[10]_i_18__11_n_0\
    );
\buff0[10]_i_19__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__11\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__11\(0),
      O => \buff0[10]_i_19__11_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__11\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__11\(0),
      O => \buff0[10]_i_20__11_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__11\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__11\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__11\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__11\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__11\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__11\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__11\(5),
      O => \buff0[10]_i_24__11_n_0\
    );
\buff0[10]_i_25__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__11\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__11\(4),
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__11_n_0\
    );
\buff0[10]_i_26__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__11\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__11_n_0\
    );
\buff0[10]_i_27__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__11\(3),
      O => \buff0[10]_i_27__11_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__11\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__11\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__11\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__11\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__11\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__11_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__11\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__11\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__11_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__11\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__11\(1),
      I2 => \A[7]__11\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__11\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__11\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__11\(1),
      O => \buff0[14]_i_16__11_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__11\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__11\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__11\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__11\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__11\(3),
      O => \buff0[14]_i_22__11_n_0\
    );
\buff0[14]_i_23__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__11\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__11\(3),
      O => \buff0[14]_i_23__11_n_0\
    );
\buff0[14]_i_24__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__11\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__11\(3),
      O => \buff0[14]_i_24__11_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__11\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__11\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__11\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__11\(6),
      I3 => \A[7]__11\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__11_n_0\
    );
\buff0[14]_i_29__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__11\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__11_n_0\
    );
\buff0[14]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__11_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__11_n_0\
    );
\buff0[14]_i_31__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__11\(6),
      O => \buff0[14]_i_31__11_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__11\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__11\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__11\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__11\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__11\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__11\(6),
      O => \buff0[15]_i_11__11_n_0\
    );
\buff0[15]_i_12__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__11\(6),
      O => \buff0[15]_i_12__11_n_0\
    );
\buff0[15]_i_13__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__11\(6),
      O => \buff0[15]_i_13__11_n_0\
    );
\buff0[15]_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__11\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__11\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__11_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__11\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__11\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__11\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__11\(4),
      I2 => \A[7]__11\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__11\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__11\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__11\(4),
      O => \buff0[15]_i_17__11_n_0\
    );
\buff0[15]_i_18__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__11_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__11\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__11\(6),
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__11_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__11\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__11\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__11\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__11\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__11\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__11\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__11\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__11\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__11\(2),
      O => \buff0[2]_i_5__11_n_0\
    );
\buff0[2]_i_6__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__11\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__11\(1),
      I4 => \A[7]__11\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__11_n_0\
    );
\buff0[2]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__11\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__11\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__11_n_0\
    );
\buff0[2]_i_8__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__11\(0),
      O => \buff0[2]_i_8__11_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__11\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__11_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__11_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__11_n_0\
    );
\buff0[6]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__11_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__11_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__11_n_0\,
      S(1) => \buff0[10]_i_19__11_n_0\,
      S(0) => \buff0[10]_i_20__11_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__11_n_0\,
      S(2) => \buff0[10]_i_25__11_n_0\,
      S(1) => \buff0[10]_i_26__11_n_0\,
      S(0) => \buff0[10]_i_27__11_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__11_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__11_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__11_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__11_n_0\,
      S(1) => \buff0[14]_i_23__11_n_0\,
      S(0) => \buff0[14]_i_24__11_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__11_n_0\,
      S(2) => \buff0[14]_i_29__11_n_0\,
      S(1) => \buff0[14]_i_30__11_n_0\,
      S(0) => \buff0[14]_i_31__11_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__11_n_0\,
      S(1) => \buff0[15]_i_12__11_n_0\,
      S(0) => \buff0[15]_i_13__11_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__11_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__11_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__11_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__11_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__11_n_0\,
      S(2) => \buff0[2]_i_6__11_n_0\,
      S(1) => \buff0[2]_i_7__11_n_0\,
      S(0) => \buff0[2]_i_8__11_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__11_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__11_n_0\,
      S(1) => \buff0[6]_i_7__11_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_37_1_2_i_reg_1467_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp14_reg_1492_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_2_i_reg_1230_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_2_i_reg_1451_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_28 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_28;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_28 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__7_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__7_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__7_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__7_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__7_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__7_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \tmp14_reg_1492[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp14_reg_1492_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp14_reg_1492_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair442";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__7\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__7\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__7\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__7\(0),
      O => \buff0[10]_i_18__7_n_0\
    );
\buff0[10]_i_19__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__7\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__7\(0),
      O => \buff0[10]_i_19__7_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__7\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__7\(0),
      O => \buff0[10]_i_20__7_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__7\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__7\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__7\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__7\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__7\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__7\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__7\(5),
      O => \buff0[10]_i_24__7_n_0\
    );
\buff0[10]_i_25__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__7\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__7\(4),
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__7_n_0\
    );
\buff0[10]_i_26__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__7\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__7_n_0\
    );
\buff0[10]_i_27__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__7\(3),
      O => \buff0[10]_i_27__7_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__7\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__7\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__7\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__7\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__7\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__7_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__7\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__7\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__7_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__7\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__7\(1),
      I2 => \A[7]__7\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__7\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__7\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__7\(1),
      O => \buff0[14]_i_16__7_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__7\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__7\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__7\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__7\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__7\(3),
      O => \buff0[14]_i_22__7_n_0\
    );
\buff0[14]_i_23__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__7\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__7\(3),
      O => \buff0[14]_i_23__7_n_0\
    );
\buff0[14]_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__7\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__7\(3),
      O => \buff0[14]_i_24__7_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__7\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__7\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__7\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__7\(6),
      I3 => \A[7]__7\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__7_n_0\
    );
\buff0[14]_i_29__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__7\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__7_n_0\
    );
\buff0[14]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__7_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__7_n_0\
    );
\buff0[14]_i_31__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__7\(6),
      O => \buff0[14]_i_31__7_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__7\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__7\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__7\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__7\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__7\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__7\(6),
      O => \buff0[15]_i_11__7_n_0\
    );
\buff0[15]_i_12__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__7\(6),
      O => \buff0[15]_i_12__7_n_0\
    );
\buff0[15]_i_13__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__7\(6),
      O => \buff0[15]_i_13__7_n_0\
    );
\buff0[15]_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__7\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__7\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__7_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__7\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__7\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__7\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__7\(4),
      I2 => \A[7]__7\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__7\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__7\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__7\(4),
      O => \buff0[15]_i_17__7_n_0\
    );
\buff0[15]_i_18__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__7_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__7\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__7\(6),
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__7_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__7\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__7\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__7\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__7\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__7\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__7\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__7\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__7\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__7\(2),
      O => \buff0[2]_i_5__7_n_0\
    );
\buff0[2]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__7\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__7\(1),
      I4 => \A[7]__7\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__7_n_0\
    );
\buff0[2]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__7\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__7\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__7_n_0\
    );
\buff0[2]_i_8__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__7\(0),
      O => \buff0[2]_i_8__7_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__7\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__7_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__7_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__7_n_0\
    );
\buff0[6]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__7_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__7_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__7_n_0\,
      S(1) => \buff0[10]_i_19__7_n_0\,
      S(0) => \buff0[10]_i_20__7_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__7_n_0\,
      S(2) => \buff0[10]_i_25__7_n_0\,
      S(1) => \buff0[10]_i_26__7_n_0\,
      S(0) => \buff0[10]_i_27__7_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__7_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__7_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__7_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__7_n_0\,
      S(1) => \buff0[14]_i_23__7_n_0\,
      S(0) => \buff0[14]_i_24__7_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__7_n_0\,
      S(2) => \buff0[14]_i_29__7_n_0\,
      S(1) => \buff0[14]_i_30__7_n_0\,
      S(0) => \buff0[14]_i_31__7_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__7_n_0\,
      S(1) => \buff0[15]_i_12__7_n_0\,
      S(0) => \buff0[15]_i_13__7_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__7_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__7_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__7_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__7_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__7_n_0\,
      S(2) => \buff0[2]_i_6__7_n_0\,
      S(1) => \buff0[2]_i_7__7_n_0\,
      S(0) => \buff0[2]_i_8__7_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__7_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__7_n_0\,
      S(1) => \buff0[6]_i_7__7_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\tmp14_reg_1492[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[11]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(11),
      O => \tmp14_reg_1492[11]_i_2_n_0\
    );
\tmp14_reg_1492[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[10]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(10),
      O => \tmp14_reg_1492[11]_i_3_n_0\
    );
\tmp14_reg_1492[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[9]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(9),
      O => \tmp14_reg_1492[11]_i_4_n_0\
    );
\tmp14_reg_1492[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[8]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(8),
      O => \tmp14_reg_1492[11]_i_5_n_0\
    );
\tmp14_reg_1492[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[15]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(15),
      O => \tmp14_reg_1492[15]_i_2_n_0\
    );
\tmp14_reg_1492[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[14]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(14),
      O => \tmp14_reg_1492[15]_i_3_n_0\
    );
\tmp14_reg_1492[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[13]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(13),
      O => \tmp14_reg_1492[15]_i_4_n_0\
    );
\tmp14_reg_1492[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[12]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(12),
      O => \tmp14_reg_1492[15]_i_5_n_0\
    );
\tmp14_reg_1492[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[3]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(3),
      O => \tmp14_reg_1492[3]_i_2_n_0\
    );
\tmp14_reg_1492[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[2]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(2),
      O => \tmp14_reg_1492[3]_i_3_n_0\
    );
\tmp14_reg_1492[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[1]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(1),
      O => \tmp14_reg_1492[3]_i_4_n_0\
    );
\tmp14_reg_1492[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[0]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(0),
      O => \tmp14_reg_1492[3]_i_5_n_0\
    );
\tmp14_reg_1492[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[7]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(7),
      O => \tmp14_reg_1492[7]_i_2_n_0\
    );
\tmp14_reg_1492[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[6]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(6),
      O => \tmp14_reg_1492[7]_i_3_n_0\
    );
\tmp14_reg_1492[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[5]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(5),
      O => \tmp14_reg_1492[7]_i_4_n_0\
    );
\tmp14_reg_1492[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[4]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(4),
      O => \tmp14_reg_1492[7]_i_5_n_0\
    );
\tmp14_reg_1492_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp14_reg_1492_reg[7]_i_1_n_0\,
      CO(3) => \tmp14_reg_1492_reg[11]_i_1_n_0\,
      CO(2) => \tmp14_reg_1492_reg[11]_i_1_n_1\,
      CO(1) => \tmp14_reg_1492_reg[11]_i_1_n_2\,
      CO(0) => \tmp14_reg_1492_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[11]\,
      DI(2) => \buff0_reg_n_0_[10]\,
      DI(1) => \buff0_reg_n_0_[9]\,
      DI(0) => \buff0_reg_n_0_[8]\,
      O(3 downto 0) => \tmp14_reg_1492_reg[15]\(11 downto 8),
      S(3) => \tmp14_reg_1492[11]_i_2_n_0\,
      S(2) => \tmp14_reg_1492[11]_i_3_n_0\,
      S(1) => \tmp14_reg_1492[11]_i_4_n_0\,
      S(0) => \tmp14_reg_1492[11]_i_5_n_0\
    );
\tmp14_reg_1492_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp14_reg_1492_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp14_reg_1492_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp14_reg_1492_reg[15]_i_1_n_1\,
      CO(1) => \tmp14_reg_1492_reg[15]_i_1_n_2\,
      CO(0) => \tmp14_reg_1492_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buff0_reg_n_0_[14]\,
      DI(1) => \buff0_reg_n_0_[13]\,
      DI(0) => \buff0_reg_n_0_[12]\,
      O(3 downto 0) => \tmp14_reg_1492_reg[15]\(15 downto 12),
      S(3) => \tmp14_reg_1492[15]_i_2_n_0\,
      S(2) => \tmp14_reg_1492[15]_i_3_n_0\,
      S(1) => \tmp14_reg_1492[15]_i_4_n_0\,
      S(0) => \tmp14_reg_1492[15]_i_5_n_0\
    );
\tmp14_reg_1492_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp14_reg_1492_reg[3]_i_1_n_0\,
      CO(2) => \tmp14_reg_1492_reg[3]_i_1_n_1\,
      CO(1) => \tmp14_reg_1492_reg[3]_i_1_n_2\,
      CO(0) => \tmp14_reg_1492_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[3]\,
      DI(2) => \buff0_reg_n_0_[2]\,
      DI(1) => \buff0_reg_n_0_[1]\,
      DI(0) => \buff0_reg_n_0_[0]\,
      O(3 downto 0) => \tmp14_reg_1492_reg[15]\(3 downto 0),
      S(3) => \tmp14_reg_1492[3]_i_2_n_0\,
      S(2) => \tmp14_reg_1492[3]_i_3_n_0\,
      S(1) => \tmp14_reg_1492[3]_i_4_n_0\,
      S(0) => \tmp14_reg_1492[3]_i_5_n_0\
    );
\tmp14_reg_1492_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp14_reg_1492_reg[3]_i_1_n_0\,
      CO(3) => \tmp14_reg_1492_reg[7]_i_1_n_0\,
      CO(2) => \tmp14_reg_1492_reg[7]_i_1_n_1\,
      CO(1) => \tmp14_reg_1492_reg[7]_i_1_n_2\,
      CO(0) => \tmp14_reg_1492_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[7]\,
      DI(2) => \buff0_reg_n_0_[6]\,
      DI(1) => \buff0_reg_n_0_[5]\,
      DI(0) => \buff0_reg_n_0_[4]\,
      O(3 downto 0) => \tmp14_reg_1492_reg[15]\(7 downto 4),
      S(3) => \tmp14_reg_1492[7]_i_2_n_0\,
      S(2) => \tmp14_reg_1492[7]_i_3_n_0\,
      S(1) => \tmp14_reg_1492[7]_i_4_n_0\,
      S(0) => \tmp14_reg_1492[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp7_reg_1487_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_2_i_reg_1225_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ : in STD_LOGIC;
    \A[7]__15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_2_i_reg_1451_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_29 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_29;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_29 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__15_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__15_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__15_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__15_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__15_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__15_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__15_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[10]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[11]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[12]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[13]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[14]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[15]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buff0_reg_n_0_[9]\ : STD_LOGIC;
  signal \tmp7_reg_1487[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp7_reg_1487_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp7_reg_1487_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair437";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  E(0) <= \^e\(0);
  a_i(7 downto 0) <= \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\A[7]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => p_34_in,
      I1 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\,
      I2 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      I3 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\,
      O => \^e\(0)
    );
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__15\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__15\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__15\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__15\(0),
      O => \buff0[10]_i_18__15_n_0\
    );
\buff0[10]_i_19__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__15\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__15\(0),
      O => \buff0[10]_i_19__15_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__15\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__15\(0),
      O => \buff0[10]_i_20__15_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__15\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__15\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__15\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__15\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__15\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__15\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__15\(5),
      O => \buff0[10]_i_24__15_n_0\
    );
\buff0[10]_i_25__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__15\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__15\(4),
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__15_n_0\
    );
\buff0[10]_i_26__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__15\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__15_n_0\
    );
\buff0[10]_i_27__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__15\(3),
      O => \buff0[10]_i_27__15_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__15\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__15\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__15\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__15\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__15\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__15_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__15\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__15\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__15_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__15\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__15\(1),
      I2 => \A[7]__15\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__15\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__15\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__15\(1),
      O => \buff0[14]_i_16__15_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__15\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__15\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__15\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__15\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__15\(3),
      O => \buff0[14]_i_22__15_n_0\
    );
\buff0[14]_i_23__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__15\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__15\(3),
      O => \buff0[14]_i_23__15_n_0\
    );
\buff0[14]_i_24__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__15\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__15\(3),
      O => \buff0[14]_i_24__15_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__15\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__15\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__15\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__15\(6),
      I3 => \A[7]__15\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__15_n_0\
    );
\buff0[14]_i_29__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__15\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__15_n_0\
    );
\buff0[14]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__15_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__15_n_0\
    );
\buff0[14]_i_31__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__15\(6),
      O => \buff0[14]_i_31__15_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__15\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__15\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__15\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__15\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__15\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__15\(6),
      O => \buff0[15]_i_11__15_n_0\
    );
\buff0[15]_i_12__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__15\(6),
      O => \buff0[15]_i_12__15_n_0\
    );
\buff0[15]_i_13__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__15\(6),
      O => \buff0[15]_i_13__15_n_0\
    );
\buff0[15]_i_14__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__15\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__15\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__15_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__15\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__15\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__15\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__15\(4),
      I2 => \A[7]__15\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__15\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__15\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__15\(4),
      O => \buff0[15]_i_17__15_n_0\
    );
\buff0[15]_i_18__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__15_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__15\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__15\(6),
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__15_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__15\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__15\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__15\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__15\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__15\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__15\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__15\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__15\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__15\(2),
      O => \buff0[2]_i_5__15_n_0\
    );
\buff0[2]_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__15\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__15\(1),
      I4 => \A[7]__15\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__15_n_0\
    );
\buff0[2]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__15\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__15\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__15_n_0\
    );
\buff0[2]_i_8__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__15\(0),
      O => \buff0[2]_i_8__15_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__15\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__15_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__15_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__15_n_0\
    );
\buff0[6]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__15_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \buff0_reg_n_0_[0]\,
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \buff0_reg_n_0_[10]\,
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__15_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__15_n_0\,
      S(1) => \buff0[10]_i_19__15_n_0\,
      S(0) => \buff0[10]_i_20__15_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__15_n_0\,
      S(2) => \buff0[10]_i_25__15_n_0\,
      S(1) => \buff0[10]_i_26__15_n_0\,
      S(0) => \buff0[10]_i_27__15_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \buff0_reg_n_0_[11]\,
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \buff0_reg_n_0_[12]\,
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \buff0_reg_n_0_[13]\,
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \buff0_reg_n_0_[14]\,
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__15_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__15_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__15_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__15_n_0\,
      S(1) => \buff0[14]_i_23__15_n_0\,
      S(0) => \buff0[14]_i_24__15_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__15_n_0\,
      S(2) => \buff0[14]_i_29__15_n_0\,
      S(1) => \buff0[14]_i_30__15_n_0\,
      S(0) => \buff0[14]_i_31__15_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \buff0_reg_n_0_[15]\,
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__15_n_0\,
      S(1) => \buff0[15]_i_12__15_n_0\,
      S(0) => \buff0[15]_i_13__15_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__15_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__15_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__15_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \buff0_reg_n_0_[1]\,
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \buff0_reg_n_0_[2]\,
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__15_n_0\,
      S(2) => \buff0[2]_i_6__15_n_0\,
      S(1) => \buff0[2]_i_7__15_n_0\,
      S(0) => \buff0[2]_i_8__15_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \buff0_reg_n_0_[3]\,
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \buff0_reg_n_0_[4]\,
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \buff0_reg_n_0_[5]\,
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \buff0_reg_n_0_[6]\,
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__15_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__15_n_0\,
      S(1) => \buff0[6]_i_7__15_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \buff0_reg_n_0_[7]\,
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \buff0_reg_n_0_[8]\,
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \buff0_reg_n_0_[9]\,
      R => '0'
    );
\tmp7_reg_1487[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[11]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(11),
      O => \tmp7_reg_1487[11]_i_2_n_0\
    );
\tmp7_reg_1487[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[10]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(10),
      O => \tmp7_reg_1487[11]_i_3_n_0\
    );
\tmp7_reg_1487[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[9]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(9),
      O => \tmp7_reg_1487[11]_i_4_n_0\
    );
\tmp7_reg_1487[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[8]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(8),
      O => \tmp7_reg_1487[11]_i_5_n_0\
    );
\tmp7_reg_1487[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[15]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(15),
      O => \tmp7_reg_1487[15]_i_2_n_0\
    );
\tmp7_reg_1487[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[14]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(14),
      O => \tmp7_reg_1487[15]_i_3_n_0\
    );
\tmp7_reg_1487[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[13]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(13),
      O => \tmp7_reg_1487[15]_i_4_n_0\
    );
\tmp7_reg_1487[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[12]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(12),
      O => \tmp7_reg_1487[15]_i_5_n_0\
    );
\tmp7_reg_1487[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[3]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(3),
      O => \tmp7_reg_1487[3]_i_2_n_0\
    );
\tmp7_reg_1487[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[2]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(2),
      O => \tmp7_reg_1487[3]_i_3_n_0\
    );
\tmp7_reg_1487[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[1]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(1),
      O => \tmp7_reg_1487[3]_i_4_n_0\
    );
\tmp7_reg_1487[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[0]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(0),
      O => \tmp7_reg_1487[3]_i_5_n_0\
    );
\tmp7_reg_1487[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[7]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(7),
      O => \tmp7_reg_1487[7]_i_2_n_0\
    );
\tmp7_reg_1487[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[6]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(6),
      O => \tmp7_reg_1487[7]_i_3_n_0\
    );
\tmp7_reg_1487[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[5]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(5),
      O => \tmp7_reg_1487[7]_i_4_n_0\
    );
\tmp7_reg_1487[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg_n_0_[4]\,
      I1 => \tmp_37_2_2_i_reg_1451_reg[15]\(4),
      O => \tmp7_reg_1487[7]_i_5_n_0\
    );
\tmp7_reg_1487_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp7_reg_1487_reg[7]_i_1_n_0\,
      CO(3) => \tmp7_reg_1487_reg[11]_i_1_n_0\,
      CO(2) => \tmp7_reg_1487_reg[11]_i_1_n_1\,
      CO(1) => \tmp7_reg_1487_reg[11]_i_1_n_2\,
      CO(0) => \tmp7_reg_1487_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[11]\,
      DI(2) => \buff0_reg_n_0_[10]\,
      DI(1) => \buff0_reg_n_0_[9]\,
      DI(0) => \buff0_reg_n_0_[8]\,
      O(3 downto 0) => \tmp7_reg_1487_reg[15]\(11 downto 8),
      S(3) => \tmp7_reg_1487[11]_i_2_n_0\,
      S(2) => \tmp7_reg_1487[11]_i_3_n_0\,
      S(1) => \tmp7_reg_1487[11]_i_4_n_0\,
      S(0) => \tmp7_reg_1487[11]_i_5_n_0\
    );
\tmp7_reg_1487_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp7_reg_1487_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp7_reg_1487_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp7_reg_1487_reg[15]_i_1_n_1\,
      CO(1) => \tmp7_reg_1487_reg[15]_i_1_n_2\,
      CO(0) => \tmp7_reg_1487_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \buff0_reg_n_0_[14]\,
      DI(1) => \buff0_reg_n_0_[13]\,
      DI(0) => \buff0_reg_n_0_[12]\,
      O(3 downto 0) => \tmp7_reg_1487_reg[15]\(15 downto 12),
      S(3) => \tmp7_reg_1487[15]_i_2_n_0\,
      S(2) => \tmp7_reg_1487[15]_i_3_n_0\,
      S(1) => \tmp7_reg_1487[15]_i_4_n_0\,
      S(0) => \tmp7_reg_1487[15]_i_5_n_0\
    );
\tmp7_reg_1487_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp7_reg_1487_reg[3]_i_1_n_0\,
      CO(2) => \tmp7_reg_1487_reg[3]_i_1_n_1\,
      CO(1) => \tmp7_reg_1487_reg[3]_i_1_n_2\,
      CO(0) => \tmp7_reg_1487_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[3]\,
      DI(2) => \buff0_reg_n_0_[2]\,
      DI(1) => \buff0_reg_n_0_[1]\,
      DI(0) => \buff0_reg_n_0_[0]\,
      O(3 downto 0) => \tmp7_reg_1487_reg[15]\(3 downto 0),
      S(3) => \tmp7_reg_1487[3]_i_2_n_0\,
      S(2) => \tmp7_reg_1487[3]_i_3_n_0\,
      S(1) => \tmp7_reg_1487[3]_i_4_n_0\,
      S(0) => \tmp7_reg_1487[3]_i_5_n_0\
    );
\tmp7_reg_1487_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp7_reg_1487_reg[3]_i_1_n_0\,
      CO(3) => \tmp7_reg_1487_reg[7]_i_1_n_0\,
      CO(2) => \tmp7_reg_1487_reg[7]_i_1_n_1\,
      CO(1) => \tmp7_reg_1487_reg[7]_i_1_n_2\,
      CO(0) => \tmp7_reg_1487_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0_reg_n_0_[7]\,
      DI(2) => \buff0_reg_n_0_[6]\,
      DI(1) => \buff0_reg_n_0_[5]\,
      DI(0) => \buff0_reg_n_0_[4]\,
      O(3 downto 0) => \tmp7_reg_1487_reg[15]\(7 downto 4),
      S(3) => \tmp7_reg_1487[7]_i_2_n_0\,
      S(2) => \tmp7_reg_1487[7]_i_3_n_0\,
      S(1) => \tmp7_reg_1487[7]_i_4_n_0\,
      S(0) => \tmp7_reg_1487[7]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_0_i_reg_1462_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_i_reg_1210_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_30 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_30;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_30 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__4_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair432";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__4\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__4\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__4\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__4\(0),
      O => \buff0[10]_i_18__4_n_0\
    );
\buff0[10]_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__4\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__4\(0),
      O => \buff0[10]_i_19__4_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__4\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__4\(0),
      O => \buff0[10]_i_20__4_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__4\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__4\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__4\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__4\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__4\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__4\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__4\(5),
      O => \buff0[10]_i_24__4_n_0\
    );
\buff0[10]_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__4\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__4\(4),
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__4_n_0\
    );
\buff0[10]_i_26__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__4\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__4_n_0\
    );
\buff0[10]_i_27__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__4\(3),
      O => \buff0[10]_i_27__4_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__4\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__4\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__4\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__4\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__4\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__4_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__4\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__4\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__4_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__4\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__4\(1),
      I2 => \A[7]__4\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__4\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__4\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__4\(1),
      O => \buff0[14]_i_16__4_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__4\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__4\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__4\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__4\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__4\(3),
      O => \buff0[14]_i_22__4_n_0\
    );
\buff0[14]_i_23__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__4\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__4\(3),
      O => \buff0[14]_i_23__4_n_0\
    );
\buff0[14]_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__4\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__4\(3),
      O => \buff0[14]_i_24__4_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__4\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__4\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__4\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__4\(6),
      I3 => \A[7]__4\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__4_n_0\
    );
\buff0[14]_i_29__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__4\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__4_n_0\
    );
\buff0[14]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__4_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__4_n_0\
    );
\buff0[14]_i_31__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__4\(6),
      O => \buff0[14]_i_31__4_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__4\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__4\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__4\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__4\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__4\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__4\(6),
      O => \buff0[15]_i_11__4_n_0\
    );
\buff0[15]_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__4\(6),
      O => \buff0[15]_i_12__4_n_0\
    );
\buff0[15]_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__4\(6),
      O => \buff0[15]_i_13__4_n_0\
    );
\buff0[15]_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__4\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__4\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__4_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__4\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__4\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__4\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__4\(4),
      I2 => \A[7]__4\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__4\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__4\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__4\(4),
      O => \buff0[15]_i_17__4_n_0\
    );
\buff0[15]_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__4_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__4\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__4\(6),
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__4_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__4\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__4\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__4\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__4\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__4\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__4\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__4\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__4\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__4\(2),
      O => \buff0[2]_i_5__4_n_0\
    );
\buff0[2]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__4\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__4\(1),
      I4 => \A[7]__4\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__4_n_0\
    );
\buff0[2]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__4\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__4\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__4_n_0\
    );
\buff0[2]_i_8__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__4\(0),
      O => \buff0[2]_i_8__4_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__4\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__4_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__4_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__4_n_0\
    );
\buff0[6]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__4_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__4_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__4_n_0\,
      S(1) => \buff0[10]_i_19__4_n_0\,
      S(0) => \buff0[10]_i_20__4_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__4_n_0\,
      S(2) => \buff0[10]_i_25__4_n_0\,
      S(1) => \buff0[10]_i_26__4_n_0\,
      S(0) => \buff0[10]_i_27__4_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__4_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__4_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__4_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__4_n_0\,
      S(1) => \buff0[14]_i_23__4_n_0\,
      S(0) => \buff0[14]_i_24__4_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__4_n_0\,
      S(2) => \buff0[14]_i_29__4_n_0\,
      S(1) => \buff0[14]_i_30__4_n_0\,
      S(0) => \buff0[14]_i_31__4_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__4_n_0\,
      S(1) => \buff0[15]_i_12__4_n_0\,
      S(0) => \buff0[15]_i_13__4_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__4_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__4_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__4_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__4_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__4_n_0\,
      S(2) => \buff0[2]_i_6__4_n_0\,
      S(1) => \buff0[2]_i_7__4_n_0\,
      S(0) => \buff0[2]_i_8__4_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__4_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__4_n_0\,
      S(1) => \buff0[6]_i_7__4_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_39_0_i_reg_1462_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_0_i_reg_1457_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_i_reg_1205_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_31 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_31;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_31 is
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__13_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__13_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__13_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__13_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__13_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__13_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__13_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__13_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair427";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  a_i(7 downto 0) <= \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__13\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__13\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__13\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__13\(0),
      O => \buff0[10]_i_18__13_n_0\
    );
\buff0[10]_i_19__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__13\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__13\(0),
      O => \buff0[10]_i_19__13_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__13\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__13\(0),
      O => \buff0[10]_i_20__13_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__13\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__13\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__13\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__13\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__13\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__13\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__13\(5),
      O => \buff0[10]_i_24__13_n_0\
    );
\buff0[10]_i_25__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__13\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__13\(4),
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__13_n_0\
    );
\buff0[10]_i_26__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__13\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__13_n_0\
    );
\buff0[10]_i_27__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__13\(3),
      O => \buff0[10]_i_27__13_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__13\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__13\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__13\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__13\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__13\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__13_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__13\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__13\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__13_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__13\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__13\(1),
      I2 => \A[7]__13\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__13\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__13\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__13\(1),
      O => \buff0[14]_i_16__13_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__13\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__13\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__13\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__13\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__13\(3),
      O => \buff0[14]_i_22__13_n_0\
    );
\buff0[14]_i_23__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__13\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__13\(3),
      O => \buff0[14]_i_23__13_n_0\
    );
\buff0[14]_i_24__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__13\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__13\(3),
      O => \buff0[14]_i_24__13_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__13\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__13\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__13\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__13\(6),
      I3 => \A[7]__13\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__13_n_0\
    );
\buff0[14]_i_29__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__13\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__13_n_0\
    );
\buff0[14]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__13_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__13_n_0\
    );
\buff0[14]_i_31__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__13\(6),
      O => \buff0[14]_i_31__13_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__13\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__13\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__13\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__13\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__13\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__13\(6),
      O => \buff0[15]_i_11__13_n_0\
    );
\buff0[15]_i_12__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__13\(6),
      O => \buff0[15]_i_12__13_n_0\
    );
\buff0[15]_i_13__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__13\(6),
      O => \buff0[15]_i_13__13_n_0\
    );
\buff0[15]_i_14__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__13\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__13\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__13_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__13\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__13\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__13\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__13\(4),
      I2 => \A[7]__13\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__13\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__13\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__13\(4),
      O => \buff0[15]_i_17__13_n_0\
    );
\buff0[15]_i_18__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__13_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__13\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__13\(6),
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__13_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__13\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__13\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__13\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__13\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__13\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__13\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__13\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__13\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__13\(2),
      O => \buff0[2]_i_5__13_n_0\
    );
\buff0[2]_i_6__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__13\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__13\(1),
      I4 => \A[7]__13\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__13_n_0\
    );
\buff0[2]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__13\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__13\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__13_n_0\
    );
\buff0[2]_i_8__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__13\(0),
      O => \buff0[2]_i_8__13_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__13\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__13_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__13_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__13_n_0\
    );
\buff0[6]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__13_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_7\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_4\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__13_n_0\,
      O(3) => \buff0_reg[10]_i_1_n_4\,
      O(2) => \buff0_reg[10]_i_1_n_5\,
      O(1) => \buff0_reg[10]_i_1_n_6\,
      O(0) => \buff0_reg[10]_i_1_n_7\,
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__13_n_0\,
      S(1) => \buff0[10]_i_19__13_n_0\,
      S(0) => \buff0[10]_i_20__13_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__13_n_0\,
      S(2) => \buff0[10]_i_25__13_n_0\,
      S(1) => \buff0[10]_i_26__13_n_0\,
      S(0) => \buff0[10]_i_27__13_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_7\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_6\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_5\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[14]_i_1_n_4\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__13_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3) => \buff0_reg[14]_i_1_n_4\,
      O(2) => \buff0_reg[14]_i_1_n_5\,
      O(1) => \buff0_reg[14]_i_1_n_6\,
      O(0) => \buff0_reg[14]_i_1_n_7\,
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__13_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__13_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__13_n_0\,
      S(1) => \buff0[14]_i_23__13_n_0\,
      S(0) => \buff0[14]_i_24__13_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__13_n_0\,
      S(2) => \buff0[14]_i_29__13_n_0\,
      S(1) => \buff0[14]_i_30__13_n_0\,
      S(0) => \buff0[14]_i_31__13_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[15]_i_1_n_7\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \buff0_reg[15]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__13_n_0\,
      S(1) => \buff0[15]_i_12__13_n_0\,
      S(0) => \buff0[15]_i_13__13_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__13_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__13_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__13_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__13_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_6\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[2]_i_1_n_5\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2) => \buff0_reg[2]_i_1_n_5\,
      O(1) => \buff0_reg[2]_i_1_n_6\,
      O(0) => \buff0_reg[2]_i_1_n_7\,
      S(3) => \buff0[2]_i_5__13_n_0\,
      S(2) => \buff0[2]_i_6__13_n_0\,
      S(1) => \buff0[2]_i_7__13_n_0\,
      S(0) => \buff0[2]_i_8__13_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_7\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_6\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_5\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[6]_i_1_n_4\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__13_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[6]_i_1_n_4\,
      O(2) => \buff0_reg[6]_i_1_n_5\,
      O(1) => \buff0_reg[6]_i_1_n_6\,
      O(0) => \buff0_reg[6]_i_1_n_7\,
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__13_n_0\,
      S(1) => \buff0[6]_i_7__13_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_7\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_6\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \buff0_reg[10]_i_1_n_5\,
      Q => \tmp_37_0_i_reg_1457_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_34_in : out STD_LOGIC;
    \tmp_37_2_2_i_reg_1451_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_2_i_reg_1285_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ : in STD_LOGIC;
    or_cond4_reg_1371 : in STD_LOGIC;
    ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : in STD_LOGIC;
    \A[7]__6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_32 : entity is "image_filter_mul_8s_8ns_16_3_MulnS_0";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_32;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_32 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal a_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_i : signal is "true";
  signal \a_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \a_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal b_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_KEEP of b_i : signal is "true";
  signal \buff0[10]_i_11_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_13_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_18__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_19__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_20__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_22_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_23_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_24__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_25__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_26__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_27__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_28_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_29_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_30_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_31_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_5__6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[10]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_13__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_14_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_16__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_17_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_18_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_20_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_21_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_22__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_23__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_24__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_25_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_26_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_27_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_28__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_29__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_2__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_30__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_31__6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_32_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_33_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_34_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_35_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[14]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_10_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_11__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_12__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_13__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_14__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_15_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_16_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_17__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_18__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_19_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_20__6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_6_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_7_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_8_n_0\ : STD_LOGIC;
  signal \buff0[15]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_2_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_5__6_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_6__6_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_7__6_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_8__6_n_0\ : STD_LOGIC;
  signal \buff0[2]_i_9_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_3_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_4_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_5_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_6__6_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_7__6_n_0\ : STD_LOGIC;
  signal \buff0[6]_i_8_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[10]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_10_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_11_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_3\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_4\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_5\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_6\ : STD_LOGIC;
  signal \buff0_reg[14]_i_12_n_7\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \buff0_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \buff0_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_1\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \buff0_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \^p_34_in\ : STD_LOGIC;
  signal tmp_product : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buff0[10]_i_28\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \buff0[10]_i_29\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \buff0[10]_i_30\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \buff0[10]_i_31\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \buff0[10]_i_32\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \buff0[14]_i_32\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \buff0[14]_i_33\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \buff0[14]_i_34\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \buff0[14]_i_35\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \buff0[2]_i_9\ : label is "soft_lutpair421";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[10]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_10\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_11\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[14]_i_12\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_3\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_4\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[15]_i_5\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[2]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
  attribute METHODOLOGY_DRC_VIOS of \buff0_reg[6]_i_1\ : label is "{SYNTH-9 {cell *THIS*} {string 9x8}}";
begin
  D(7 downto 0) <= b_i(7 downto 0);
  E(0) <= \^e\(0);
  a_i(7 downto 0) <= \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0);
  b_i(7 downto 0) <= Q(7 downto 0);
  p_34_in <= \^p_34_in\;
\A[7]__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA2A2A"
    )
        port map (
      I0 => \^p_34_in\,
      I1 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      I2 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\,
      I3 => or_cond4_reg_1371,
      I4 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      O => \^e\(0)
    );
\a_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(0),
      Q => \a_reg0_reg_n_0_[0]\,
      R => '0'
    );
\a_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(1),
      Q => \a_reg0_reg_n_0_[1]\,
      R => '0'
    );
\a_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(2),
      Q => \a_reg0_reg_n_0_[2]\,
      R => '0'
    );
\a_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(3),
      Q => \a_reg0_reg_n_0_[3]\,
      R => '0'
    );
\a_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(4),
      Q => \a_reg0_reg_n_0_[4]\,
      R => '0'
    );
\a_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(5),
      Q => \a_reg0_reg_n_0_[5]\,
      R => '0'
    );
\a_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(6),
      Q => \a_reg0_reg_n_0_[6]\,
      R => '0'
    );
\a_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => a_i(7),
      Q => \a_reg0_reg_n_0_[7]\,
      R => '0'
    );
\buff0[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \buff0_reg[14]_i_10_n_1\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_11_n_4\,
      O => \buff0[10]_i_11_n_0\
    );
\buff0[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(2),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[10]_i_13_n_0\
    );
\buff0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(2),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[10]_i_14_n_0\
    );
\buff0[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(2),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[10]_i_15_n_0\
    );
\buff0[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(2),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[10]_i_16_n_0\
    );
\buff0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[10]_i_13_n_0\,
      I1 => \A[7]__6\(1),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[10]_i_28_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__6\(0),
      O => \buff0[10]_i_17_n_0\
    );
\buff0[10]_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_14_n_0\,
      I1 => \A[7]__6\(1),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[10]_i_29_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__6\(0),
      O => \buff0[10]_i_18__6_n_0\
    );
\buff0[10]_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_15_n_0\,
      I1 => \A[7]__6\(1),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[10]_i_30_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__6\(0),
      O => \buff0[10]_i_19__6_n_0\
    );
\buff0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969600"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_5\,
      I1 => \buff0_reg[14]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_10_n_6\,
      I3 => \buff0_reg[14]_i_12_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      O => \buff0[10]_i_2_n_0\
    );
\buff0[10]_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[10]_i_16_n_0\,
      I1 => \A[7]__6\(1),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[10]_i_31_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__6\(0),
      O => \buff0[10]_i_20__6_n_0\
    );
\buff0[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__6\(4),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__6\(5),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__6\(3),
      O => \buff0[10]_i_21_n_0\
    );
\buff0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__6\(4),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(5),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_22_n_0\
    );
\buff0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__6\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[10]_i_23_n_0\
    );
\buff0[10]_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[10]_i_32_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__6\(4),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__6\(5),
      O => \buff0[10]_i_24__6_n_0\
    );
\buff0[10]_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__6\(5),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__6\(4),
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[10]_i_25__6_n_0\
    );
\buff0[10]_i_26__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__6\(3),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[10]_i_26__6_n_0\
    );
\buff0[10]_i_27__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__6\(3),
      O => \buff0[10]_i_27__6_n_0\
    );
\buff0[10]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__6\(2),
      O => \buff0[10]_i_28_n_0\
    );
\buff0[10]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__6\(2),
      O => \buff0[10]_i_29_n_0\
    );
\buff0[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F9F9F990"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_12_n_6\,
      I4 => \buff0_reg[14]_i_11_n_7\,
      O => \buff0[10]_i_3_n_0\
    );
\buff0[10]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__6\(2),
      O => \buff0[10]_i_30_n_0\
    );
\buff0[10]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__6\(2),
      O => \buff0[10]_i_31_n_0\
    );
\buff0[10]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__6\(3),
      O => \buff0[10]_i_32_n_0\
    );
\buff0[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_6\,
      I4 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_4_n_0\
    );
\buff0[10]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_6\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_5__6_n_0\
    );
\buff0[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \buff0[10]_i_2_n_0\,
      I1 => \buff0[10]_i_11_n_0\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_10_n_6\,
      O => \buff0[10]_i_6_n_0\
    );
\buff0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => \buff0[10]_i_3_n_0\,
      I1 => \buff0_reg[14]_i_10_n_6\,
      I2 => \buff0_reg[14]_i_12_n_4\,
      I3 => \buff0_reg[14]_i_11_n_5\,
      I4 => \buff0_reg[14]_i_11_n_6\,
      I5 => \buff0_reg[14]_i_12_n_5\,
      O => \buff0[10]_i_7_n_0\
    );
\buff0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969696969669"
    )
        port map (
      I0 => \buff0_reg[14]_i_12_n_5\,
      I1 => \buff0_reg[14]_i_11_n_6\,
      I2 => \buff0_reg[14]_i_10_n_7\,
      I3 => \buff0_reg[14]_i_11_n_7\,
      I4 => \buff0_reg[14]_i_12_n_6\,
      I5 => \buff0_reg[10]_i_10_n_4\,
      O => \buff0[10]_i_8_n_0\
    );
\buff0[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_4\,
      I1 => \buff0_reg[14]_i_11_n_7\,
      I2 => \buff0_reg[14]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      I4 => \buff0_reg[10]_i_12_n_4\,
      I5 => \buff0_reg[14]_i_12_n_7\,
      O => \buff0[10]_i_9_n_0\
    );
\buff0[14]_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__6\(1),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__6\(2),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_13__6_n_0\
    );
\buff0[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__6\(2),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_14_n_0\
    );
\buff0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__6\(1),
      I2 => \A[7]__6\(2),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[14]_i_15_n_0\
    );
\buff0[14]_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__6\(0),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__6\(2),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__6\(1),
      O => \buff0[14]_i_16__6_n_0\
    );
\buff0[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(5),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[14]_i_17_n_0\
    );
\buff0[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(5),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[14]_i_18_n_0\
    );
\buff0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(5),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[3]\,
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[14]_i_19_n_0\
    );
\buff0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888800080008000"
    )
        port map (
      I0 => \A[7]__6\(5),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[2]\,
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[14]_i_20_n_0\
    );
\buff0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \buff0[14]_i_17_n_0\,
      I1 => \A[7]__6\(4),
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \buff0[14]_i_32_n_0\,
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__6\(3),
      O => \buff0[14]_i_21_n_0\
    );
\buff0[14]_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_18_n_0\,
      I1 => \A[7]__6\(4),
      I2 => \a_reg0_reg_n_0_[5]\,
      I3 => \buff0[14]_i_33_n_0\,
      I4 => \a_reg0_reg_n_0_[6]\,
      I5 => \A[7]__6\(3),
      O => \buff0[14]_i_22__6_n_0\
    );
\buff0[14]_i_23__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_19_n_0\,
      I1 => \A[7]__6\(4),
      I2 => \a_reg0_reg_n_0_[4]\,
      I3 => \buff0[14]_i_34_n_0\,
      I4 => \a_reg0_reg_n_0_[5]\,
      I5 => \A[7]__6\(3),
      O => \buff0[14]_i_23__6_n_0\
    );
\buff0[14]_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A956A95"
    )
        port map (
      I0 => \buff0[14]_i_20_n_0\,
      I1 => \A[7]__6\(4),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \buff0[14]_i_35_n_0\,
      I4 => \a_reg0_reg_n_0_[4]\,
      I5 => \A[7]__6\(3),
      O => \buff0[14]_i_24__6_n_0\
    );
\buff0[14]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__6\(7),
      I2 => \a_reg0_reg_n_0_[3]\,
      I3 => \A[7]__6\(6),
      O => \buff0[14]_i_25_n_0\
    );
\buff0[14]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[1]\,
      I1 => \A[7]__6\(7),
      O => \buff0[14]_i_26_n_0\
    );
\buff0[14]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_27_n_0\
    );
\buff0[14]_i_28__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A3F953F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__6\(6),
      I3 => \A[7]__6\(7),
      I4 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[14]_i_28__6_n_0\
    );
\buff0[14]_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8777"
    )
        port map (
      I0 => \A[7]__6\(7),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(6),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[14]_i_29__6_n_0\
    );
\buff0[14]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_4_n_6\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      O => \buff0[14]_i_2__6_n_0\
    );
\buff0[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      O => \buff0[14]_i_3_n_0\
    );
\buff0[14]_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[14]_i_30__6_n_0\
    );
\buff0[14]_i_31__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__6\(6),
      O => \buff0[14]_i_31__6_n_0\
    );
\buff0[14]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \A[7]__6\(5),
      O => \buff0[14]_i_32_n_0\
    );
\buff0[14]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \A[7]__6\(5),
      O => \buff0[14]_i_33_n_0\
    );
\buff0[14]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__6\(5),
      O => \buff0[14]_i_34_n_0\
    );
\buff0[14]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \A[7]__6\(5),
      O => \buff0[14]_i_35_n_0\
    );
\buff0[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66606000"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_6\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_11_n_4\,
      I4 => \buff0_reg[15]_i_3_n_7\,
      O => \buff0[14]_i_4_n_0\
    );
\buff0[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => \buff0_reg[14]_i_11_n_4\,
      I1 => \buff0_reg[15]_i_3_n_7\,
      I2 => \buff0_reg[14]_i_10_n_1\,
      I3 => \buff0_reg[14]_i_10_n_6\,
      I4 => \buff0_reg[14]_i_11_n_5\,
      I5 => \buff0_reg[14]_i_12_n_4\,
      O => \buff0[14]_i_5_n_0\
    );
\buff0[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7878F0"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_3_n_4\,
      I4 => \buff0_reg[15]_i_4_n_1\,
      O => \buff0[14]_i_6_n_0\
    );
\buff0[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \buff0[14]_i_3_n_0\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_3_n_4\,
      I3 => \buff0_reg[15]_i_3_n_5\,
      I4 => \buff0_reg[15]_i_4_n_6\,
      O => \buff0[14]_i_7_n_0\
    );
\buff0[14]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_5\,
      I1 => \buff0_reg[15]_i_4_n_6\,
      I2 => \buff0_reg[15]_i_4_n_7\,
      I3 => \buff0_reg[15]_i_3_n_6\,
      I4 => \buff0[14]_i_4_n_0\,
      O => \buff0[14]_i_8_n_0\
    );
\buff0[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \buff0[14]_i_5_n_0\,
      I1 => \buff0_reg[15]_i_4_n_7\,
      I2 => \buff0_reg[15]_i_3_n_6\,
      I3 => \buff0_reg[15]_i_3_n_7\,
      I4 => \buff0_reg[14]_i_11_n_4\,
      I5 => \buff0_reg[14]_i_10_n_1\,
      O => \buff0[14]_i_9_n_0\
    );
\buff0[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D32C6060"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[5]\,
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      I4 => \A[7]__6\(6),
      O => \buff0[15]_i_10_n_0\
    );
\buff0[15]_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[4]\,
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__6\(6),
      O => \buff0[15]_i_11__6_n_0\
    );
\buff0[15]_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      I4 => \A[7]__6\(6),
      O => \buff0[15]_i_12__6_n_0\
    );
\buff0[15]_i_13__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CD39F9F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      I4 => \A[7]__6\(6),
      O => \buff0[15]_i_13__6_n_0\
    );
\buff0[15]_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \A[7]__6\(4),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__6\(5),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_14__6_n_0\
    );
\buff0[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000F888F888F888"
    )
        port map (
      I0 => \A[7]__6\(5),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__6\(4),
      I3 => \a_reg0_reg_n_0_[6]\,
      I4 => \A[7]__6\(3),
      I5 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_15_n_0\
    );
\buff0[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F5F"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__6\(4),
      I2 => \A[7]__6\(5),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_16_n_0\
    );
\buff0[15]_i_17__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2450F30F4BFFC3FF"
    )
        port map (
      I0 => \A[7]__6\(3),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \a_reg0_reg_n_0_[6]\,
      I3 => \A[7]__6\(5),
      I4 => \a_reg0_reg_n_0_[7]\,
      I5 => \A[7]__6\(4),
      O => \buff0[15]_i_17__6_n_0\
    );
\buff0[15]_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[7]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[6]\,
      O => \buff0[15]_i_18__6_n_0\
    );
\buff0[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[7]\,
      I1 => \A[7]__6\(7),
      O => \buff0[15]_i_19_n_0\
    );
\buff0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \buff0_reg[15]_i_3_n_4\,
      I1 => \buff0_reg[15]_i_4_n_1\,
      I2 => \buff0_reg[15]_i_5_n_7\,
      I3 => \buff0_reg[15]_i_5_n_6\,
      O => \buff0[15]_i_2_n_0\
    );
\buff0[15]_i_20__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43FF"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[6]\,
      I1 => \A[7]__6\(6),
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[7]\,
      O => \buff0[15]_i_20__6_n_0\
    );
\buff0[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[6]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[5]\,
      O => \buff0[15]_i_6_n_0\
    );
\buff0[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[5]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[4]\,
      O => \buff0[15]_i_7_n_0\
    );
\buff0[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[4]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[3]\,
      O => \buff0[15]_i_8_n_0\
    );
\buff0[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \A[7]__6\(6),
      I1 => \a_reg0_reg_n_0_[3]\,
      I2 => \A[7]__6\(7),
      I3 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[15]_i_9_n_0\
    );
\buff0[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \A[7]__6\(1),
      I1 => \a_reg0_reg_n_0_[2]\,
      I2 => \A[7]__6\(2),
      I3 => \a_reg0_reg_n_0_[1]\,
      I4 => \a_reg0_reg_n_0_[3]\,
      I5 => \A[7]__6\(0),
      O => \buff0[2]_i_2_n_0\
    );
\buff0[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__6\(1),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(2),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_3_n_0\
    );
\buff0[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \A[7]__6\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      O => \buff0[2]_i_4_n_0\
    );
\buff0[2]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99C369C399339933"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[2]\,
      I1 => \buff0[2]_i_9_n_0\,
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__6\(1),
      I4 => \a_reg0_reg_n_0_[0]\,
      I5 => \A[7]__6\(2),
      O => \buff0[2]_i_5__6_n_0\
    );
\buff0[2]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__6\(2),
      I2 => \a_reg0_reg_n_0_[1]\,
      I3 => \A[7]__6\(1),
      I4 => \A[7]__6\(0),
      I5 => \a_reg0_reg_n_0_[2]\,
      O => \buff0[2]_i_6__6_n_0\
    );
\buff0[2]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \A[7]__6\(0),
      I1 => \a_reg0_reg_n_0_[1]\,
      I2 => \A[7]__6\(1),
      I3 => \a_reg0_reg_n_0_[0]\,
      O => \buff0[2]_i_7__6_n_0\
    );
\buff0[2]_i_8__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[0]\,
      I1 => \A[7]__6\(0),
      O => \buff0[2]_i_8__6_n_0\
    );
\buff0[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \a_reg0_reg_n_0_[3]\,
      I1 => \A[7]__6\(0),
      O => \buff0[2]_i_9_n_0\
    );
\buff0[6]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      O => \buff0[6]_i_2__6_n_0\
    );
\buff0[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[10]_i_10_n_7\,
      I1 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_3_n_0\
    );
\buff0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_4_n_0\
    );
\buff0[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \buff0[6]_i_2__6_n_0\,
      I1 => \buff0_reg[10]_i_12_n_4\,
      I2 => \buff0_reg[14]_i_12_n_7\,
      I3 => \buff0_reg[10]_i_10_n_5\,
      O => \buff0[6]_i_5_n_0\
    );
\buff0[6]_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \buff0_reg[10]_i_12_n_5\,
      I1 => \buff0_reg[10]_i_10_n_6\,
      I2 => \buff0_reg[10]_i_10_n_7\,
      I3 => \buff0_reg[10]_i_12_n_6\,
      O => \buff0[6]_i_6__6_n_0\
    );
\buff0[6]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      I2 => \buff0_reg[10]_i_12_n_6\,
      I3 => \buff0_reg[10]_i_10_n_7\,
      O => \buff0[6]_i_7__6_n_0\
    );
\buff0[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \buff0_reg[2]_i_1_n_4\,
      I1 => \buff0_reg[10]_i_12_n_7\,
      O => \buff0[6]_i_8_n_0\
    );
\buff0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(0),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(0),
      R => '0'
    );
\buff0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(10),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(10),
      R => '0'
    );
\buff0_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[6]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_1_n_0\,
      CO(2) => \buff0_reg[10]_i_1_n_1\,
      CO(1) => \buff0_reg[10]_i_1_n_2\,
      CO(0) => \buff0_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_2_n_0\,
      DI(2) => \buff0[10]_i_3_n_0\,
      DI(1) => \buff0[10]_i_4_n_0\,
      DI(0) => \buff0[10]_i_5__6_n_0\,
      O(3 downto 0) => tmp_product(10 downto 7),
      S(3) => \buff0[10]_i_6_n_0\,
      S(2) => \buff0[10]_i_7_n_0\,
      S(1) => \buff0[10]_i_8_n_0\,
      S(0) => \buff0[10]_i_9_n_0\
    );
\buff0_reg[10]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[2]_i_1_n_0\,
      CO(3) => \buff0_reg[10]_i_10_n_0\,
      CO(2) => \buff0_reg[10]_i_10_n_1\,
      CO(1) => \buff0_reg[10]_i_10_n_2\,
      CO(0) => \buff0_reg[10]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_13_n_0\,
      DI(2) => \buff0[10]_i_14_n_0\,
      DI(1) => \buff0[10]_i_15_n_0\,
      DI(0) => \buff0[10]_i_16_n_0\,
      O(3) => \buff0_reg[10]_i_10_n_4\,
      O(2) => \buff0_reg[10]_i_10_n_5\,
      O(1) => \buff0_reg[10]_i_10_n_6\,
      O(0) => \buff0_reg[10]_i_10_n_7\,
      S(3) => \buff0[10]_i_17_n_0\,
      S(2) => \buff0[10]_i_18__6_n_0\,
      S(1) => \buff0[10]_i_19__6_n_0\,
      S(0) => \buff0[10]_i_20__6_n_0\
    );
\buff0_reg[10]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[10]_i_12_n_0\,
      CO(2) => \buff0_reg[10]_i_12_n_1\,
      CO(1) => \buff0_reg[10]_i_12_n_2\,
      CO(0) => \buff0_reg[10]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[10]_i_21_n_0\,
      DI(2) => \buff0[10]_i_22_n_0\,
      DI(1) => \buff0[10]_i_23_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[10]_i_12_n_4\,
      O(2) => \buff0_reg[10]_i_12_n_5\,
      O(1) => \buff0_reg[10]_i_12_n_6\,
      O(0) => \buff0_reg[10]_i_12_n_7\,
      S(3) => \buff0[10]_i_24__6_n_0\,
      S(2) => \buff0[10]_i_25__6_n_0\,
      S(1) => \buff0[10]_i_26__6_n_0\,
      S(0) => \buff0[10]_i_27__6_n_0\
    );
\buff0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(11),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(11),
      R => '0'
    );
\buff0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(12),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(12),
      R => '0'
    );
\buff0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(13),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(13),
      R => '0'
    );
\buff0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(14),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(14),
      R => '0'
    );
\buff0_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_1_n_0\,
      CO(3) => \buff0_reg[14]_i_1_n_0\,
      CO(2) => \buff0_reg[14]_i_1_n_1\,
      CO(1) => \buff0_reg[14]_i_1_n_2\,
      CO(0) => \buff0_reg[14]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_2__6_n_0\,
      DI(2) => \buff0[14]_i_3_n_0\,
      DI(1) => \buff0[14]_i_4_n_0\,
      DI(0) => \buff0[14]_i_5_n_0\,
      O(3 downto 0) => tmp_product(14 downto 11),
      S(3) => \buff0[14]_i_6_n_0\,
      S(2) => \buff0[14]_i_7_n_0\,
      S(1) => \buff0[14]_i_8_n_0\,
      S(0) => \buff0[14]_i_9_n_0\
    );
\buff0_reg[14]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_10_n_0\,
      CO(3) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[14]_i_10_n_1\,
      CO(1) => \NLW_buff0_reg[14]_i_10_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[14]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[14]_i_13__6_n_0\,
      DI(0) => \buff0[14]_i_14_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[14]_i_10_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[14]_i_10_n_6\,
      O(0) => \buff0_reg[14]_i_10_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[14]_i_15_n_0\,
      S(0) => \buff0[14]_i_16__6_n_0\
    );
\buff0_reg[14]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[10]_i_12_n_0\,
      CO(3) => \buff0_reg[14]_i_11_n_0\,
      CO(2) => \buff0_reg[14]_i_11_n_1\,
      CO(1) => \buff0_reg[14]_i_11_n_2\,
      CO(0) => \buff0_reg[14]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_17_n_0\,
      DI(2) => \buff0[14]_i_18_n_0\,
      DI(1) => \buff0[14]_i_19_n_0\,
      DI(0) => \buff0[14]_i_20_n_0\,
      O(3) => \buff0_reg[14]_i_11_n_4\,
      O(2) => \buff0_reg[14]_i_11_n_5\,
      O(1) => \buff0_reg[14]_i_11_n_6\,
      O(0) => \buff0_reg[14]_i_11_n_7\,
      S(3) => \buff0[14]_i_21_n_0\,
      S(2) => \buff0[14]_i_22__6_n_0\,
      S(1) => \buff0[14]_i_23__6_n_0\,
      S(0) => \buff0[14]_i_24__6_n_0\
    );
\buff0_reg[14]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[14]_i_12_n_0\,
      CO(2) => \buff0_reg[14]_i_12_n_1\,
      CO(1) => \buff0_reg[14]_i_12_n_2\,
      CO(0) => \buff0_reg[14]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[14]_i_25_n_0\,
      DI(2) => \buff0[14]_i_26_n_0\,
      DI(1) => \buff0[14]_i_27_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[14]_i_12_n_4\,
      O(2) => \buff0_reg[14]_i_12_n_5\,
      O(1) => \buff0_reg[14]_i_12_n_6\,
      O(0) => \buff0_reg[14]_i_12_n_7\,
      S(3) => \buff0[14]_i_28__6_n_0\,
      S(2) => \buff0[14]_i_29__6_n_0\,
      S(1) => \buff0[14]_i_30__6_n_0\,
      S(0) => \buff0[14]_i_31__6_n_0\
    );
\buff0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(15),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(15),
      R => '0'
    );
\buff0_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_1_n_0\,
      CO(3 downto 0) => \NLW_buff0_reg[15]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_buff0_reg[15]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => tmp_product(15),
      S(3 downto 1) => B"000",
      S(0) => \buff0[15]_i_2_n_0\
    );
\buff0_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_12_n_0\,
      CO(3) => \buff0_reg[15]_i_3_n_0\,
      CO(2) => \buff0_reg[15]_i_3_n_1\,
      CO(1) => \buff0_reg[15]_i_3_n_2\,
      CO(0) => \buff0_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[15]_i_6_n_0\,
      DI(2) => \buff0[15]_i_7_n_0\,
      DI(1) => \buff0[15]_i_8_n_0\,
      DI(0) => \buff0[15]_i_9_n_0\,
      O(3) => \buff0_reg[15]_i_3_n_4\,
      O(2) => \buff0_reg[15]_i_3_n_5\,
      O(1) => \buff0_reg[15]_i_3_n_6\,
      O(0) => \buff0_reg[15]_i_3_n_7\,
      S(3) => \buff0[15]_i_10_n_0\,
      S(2) => \buff0[15]_i_11__6_n_0\,
      S(1) => \buff0[15]_i_12__6_n_0\,
      S(0) => \buff0[15]_i_13__6_n_0\
    );
\buff0_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[14]_i_11_n_0\,
      CO(3) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \buff0_reg[15]_i_4_n_1\,
      CO(1) => \NLW_buff0_reg[15]_i_4_CO_UNCONNECTED\(1),
      CO(0) => \buff0_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \buff0[15]_i_14__6_n_0\,
      DI(0) => \buff0[15]_i_15_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_4_n_6\,
      O(0) => \buff0_reg[15]_i_4_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \buff0[15]_i_16_n_0\,
      S(0) => \buff0[15]_i_17__6_n_0\
    );
\buff0_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \buff0_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_buff0_reg[15]_i_5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \buff0_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \buff0[15]_i_18__6_n_0\,
      O(3 downto 2) => \NLW_buff0_reg[15]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1) => \buff0_reg[15]_i_5_n_6\,
      O(0) => \buff0_reg[15]_i_5_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \buff0[15]_i_19_n_0\,
      S(0) => \buff0[15]_i_20__6_n_0\
    );
\buff0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(1),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(1),
      R => '0'
    );
\buff0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(2),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(2),
      R => '0'
    );
\buff0_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[2]_i_1_n_0\,
      CO(2) => \buff0_reg[2]_i_1_n_1\,
      CO(1) => \buff0_reg[2]_i_1_n_2\,
      CO(0) => \buff0_reg[2]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[2]_i_2_n_0\,
      DI(2) => \buff0[2]_i_3_n_0\,
      DI(1) => \buff0[2]_i_4_n_0\,
      DI(0) => '0',
      O(3) => \buff0_reg[2]_i_1_n_4\,
      O(2 downto 0) => tmp_product(2 downto 0),
      S(3) => \buff0[2]_i_5__6_n_0\,
      S(2) => \buff0[2]_i_6__6_n_0\,
      S(1) => \buff0[2]_i_7__6_n_0\,
      S(0) => \buff0[2]_i_8__6_n_0\
    );
\buff0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(3),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(3),
      R => '0'
    );
\buff0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(4),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(4),
      R => '0'
    );
\buff0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(5),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(5),
      R => '0'
    );
\buff0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(6),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(6),
      R => '0'
    );
\buff0_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \buff0_reg[6]_i_1_n_0\,
      CO(2) => \buff0_reg[6]_i_1_n_1\,
      CO(1) => \buff0_reg[6]_i_1_n_2\,
      CO(0) => \buff0_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \buff0[6]_i_2__6_n_0\,
      DI(2) => \buff0[6]_i_3_n_0\,
      DI(1) => \buff0[6]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => tmp_product(6 downto 3),
      S(3) => \buff0[6]_i_5_n_0\,
      S(2) => \buff0[6]_i_6__6_n_0\,
      S(1) => \buff0[6]_i_7__6_n_0\,
      S(0) => \buff0[6]_i_8_n_0\
    );
\buff0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(7),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(7),
      R => '0'
    );
\buff0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(8),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(8),
      R => '0'
    );
\buff0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => tmp_product(9),
      Q => \tmp_37_2_2_i_reg_1451_reg[15]\(9),
      R => '0'
    );
\tmp_1_reg_1324[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => internal_empty_n_reg,
      O => \^p_34_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce0 : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ppiten_pp0_it0 : in STD_LOGIC;
    p_34_in : in STD_LOGIC;
    col_reg_1328_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_reg_403_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram : entity is "image_filter_sobel_filter_core_buff_A_val_0_ram";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram is
  signal \^ce0\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  ce0 <= \^ce0\;
  ram_reg_0(0) <= \^ram_reg_0\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 4) => ADDRBWRADDR(9 downto 0),
      ADDRBWRADDR(3) => \^ram_reg_0\(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => D(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => E(0),
      ENBWREN => \^ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(0),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => Q(0),
      I4 => \col_assign_reg_403_reg[0]\(0),
      O => \^ram_reg_0\(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it0,
      I1 => p_34_in,
      O => \^ce0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \col_reg_1328_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ppstg_or_cond_reg_1353_pp0_it1 : in STD_LOGIC;
    \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    ap_reg_ppiten_pp0_it2 : in STD_LOGIC;
    col_reg_1328_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_reg_403_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram_33 : entity is "image_filter_sobel_filter_core_buff_A_val_0_ram";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram_33;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram_33 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  E(0) <= \^e\(0);
  WEA(0) <= \^wea\(0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 4) => \^addrbwraddr\(9 downto 0),
      ADDRBWRADDR(3) => \col_reg_1328_reg[0]\(0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(2),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(2),
      O => \^addrbwraddr\(2)
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(1),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(1),
      O => \^addrbwraddr\(1)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(0),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      I1 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\,
      I2 => internal_empty_n_reg,
      I3 => ap_reg_ppiten_pp0_it2,
      O => \^e\(0)
    );
ram_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it2,
      I1 => internal_empty_n_reg,
      O => \^wea\(0)
    );
ram_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(9),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(9),
      O => \^addrbwraddr\(9)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(8),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(8),
      O => \^addrbwraddr\(8)
    );
ram_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(7),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(7),
      O => \^addrbwraddr\(7)
    );
ram_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(6),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(6),
      O => \^addrbwraddr\(6)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(5),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(5),
      O => \^addrbwraddr\(5)
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(4),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(4),
      O => \^addrbwraddr\(4)
    );
ram_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(3),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => \ap_CS_fsm_reg[2]\(0),
      I4 => \col_assign_reg_403_reg[10]\(3),
      O => \^addrbwraddr\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : out STD_LOGIC;
    ap_reg_ppiten_pp0_it4_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ppstg_tmp_11_reg_1333_pp0_it2 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it3 : in STD_LOGIC;
    ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 : in STD_LOGIC;
    tmp_11_reg_1333 : in STD_LOGIC;
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_0_data_stream_1_V_empty_n : in STD_LOGIC;
    img_0_data_stream_0_V_empty_n : in STD_LOGIC;
    ap_reg_ppiten_pp0_it2 : in STD_LOGIC;
    \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ : in STD_LOGIC;
    ap_reg_ppstg_or_cond_reg_1353_pp0_it1 : in STD_LOGIC;
    img_1_data_stream_1_V_full_n : in STD_LOGIC;
    img_1_data_stream_0_V_full_n : in STD_LOGIC;
    ap_reg_ppstg_or_cond3_reg_1357_pp0_it11 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it12_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2_ram : entity is "image_filter_sobel_filter_core_buff_A_val_2_ram";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2_ram;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_reg_ppiten_pp0_it4_reg\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_2\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of ram_reg : label is "COMMON";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "ram";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
  ap_reg_ppiten_pp0_it4_reg <= \^ap_reg_ppiten_pp0_it4_reg\;
  ram_reg_0(0) <= \^ram_reg_0\(0);
  ram_reg_1(0) <= \^ram_reg_1\(0);
  ram_reg_2 <= \^ram_reg_2\;
ap_reg_ppiten_pp0_it4_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => img_1_data_stream_1_V_full_n,
      I1 => img_1_data_stream_0_V_full_n,
      I2 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      I3 => ap_reg_ppiten_pp0_it12_reg,
      O => \^ap_reg_ppiten_pp0_it4_reg\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => ADDRARDADDR(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => Q(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DOBDO(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => WEA(0),
      REGCEAREGCE => '0',
      REGCEB => \^ram_reg_0\(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \^ram_reg_1\(0),
      WEA(0) => \^ram_reg_1\(0),
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_reg_ppstg_tmp_11_reg_1333_pp0_it2,
      I1 => ap_reg_ppiten_pp0_it3,
      I2 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      I3 => \^ram_reg_2\,
      O => \^ram_reg_0\(0)
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tmp_11_reg_1333,
      I1 => \^ram_reg_2\,
      I2 => tmp_1_reg_1324,
      I3 => ap_reg_ppiten_pp0_it1_reg,
      I4 => \ap_CS_fsm_reg[2]\(0),
      O => \^e\(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^ram_reg_2\,
      I1 => ap_reg_ppiten_pp0_it1_reg,
      I2 => \ap_CS_fsm_reg[2]\(0),
      O => \^ram_reg_1\(0)
    );
ram_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^ap_reg_ppiten_pp0_it4_reg\,
      I1 => img_0_data_stream_1_V_empty_n,
      I2 => img_0_data_stream_0_V_empty_n,
      I3 => ap_reg_ppiten_pp0_it2,
      I4 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\,
      I5 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      O => \^ram_reg_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel is
  port (
    \rdata_data_reg[2]\ : out STD_LOGIC;
    img_0_cols_V_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    img_0_cols_V_channel_full_n : out STD_LOGIC;
    img_0_rows_V_channel_empty_n : in STD_LOGIC;
    img_1_rows_V_empty_n : in STD_LOGIC;
    img_1_cols_V_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel : entity is "FIFO_image_filter_img_0_cols_V_channel";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel is
  signal \^img_0_cols_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_0_cols_v_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
begin
  img_0_cols_V_channel_empty_n <= \^img_0_cols_v_channel_empty_n\;
  img_0_cols_V_channel_full_n <= \^img_0_cols_v_channel_full_n\;
U_FIFO_image_filter_img_0_cols_V_channel_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel_shiftReg
     port map (
      ap_clk => ap_clk,
      ce => ce,
      \in\(11 downto 0) => \in\(11 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA00AA8AAA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__2_n_0\,
      I2 => image_filter_AXIvideo2Mat_U0_ap_ready,
      I3 => ce,
      I4 => \^img_0_cols_v_channel_empty_n\,
      I5 => mOutPtr(0),
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^img_0_cols_v_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_0\,
      I1 => mOutPtr0,
      I2 => mOutPtr(0),
      I3 => \^img_0_cols_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^img_0_cols_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => ce,
      I1 => \^img_0_cols_v_channel_empty_n\,
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => CO(0),
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555BFFF2AAA4000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => CO(0),
      I2 => \ap_CS_fsm_reg[3]\(0),
      I3 => \^img_0_cols_v_channel_empty_n\,
      I4 => ce,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777EFFF08881000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => image_filter_AXIvideo2Mat_U0_ap_ready,
      I3 => \^img_0_cols_v_channel_empty_n\,
      I4 => ce,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ARESET
    );
\rdata_data[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^img_0_cols_v_channel_empty_n\,
      I1 => img_0_rows_V_channel_empty_n,
      I2 => img_1_rows_V_empty_n,
      I3 => img_1_cols_V_empty_n,
      I4 => Q(0),
      O => \rdata_data_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V is
  port (
    img_0_data_stream_0_V_empty_n : out STD_LOGIC;
    img_0_data_stream_0_V_full_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    image_filter_sobel_filter_core_U0_src_data_stream_1_V_read : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V : entity is "FIFO_image_filter_img_0_data_stream_0_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V is
  signal eqOp : STD_LOGIC;
  signal \^img_0_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^img_0_data_stream_0_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
begin
  img_0_data_stream_0_V_empty_n <= \^img_0_data_stream_0_v_empty_n\;
  img_0_data_stream_0_V_full_n <= \^img_0_data_stream_0_v_full_n\;
U_FIFO_image_filter_img_0_data_stream_0_V_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      ap_clk => ap_clk,
      if_din(7 downto 0) => if_din(7 downto 0),
      image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      internal_full_n_reg => \^img_0_data_stream_0_v_full_n\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0)
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A888A888A888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_0_data_stream_0_v_empty_n\,
      I2 => \^img_0_data_stream_0_v_full_n\,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I5 => eqOp,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^img_0_data_stream_0_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF3F377FF3333"
    )
        port map (
      I0 => eqOp,
      I1 => ap_rst_n,
      I2 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => \^img_0_data_stream_0_v_full_n\,
      I5 => \^img_0_data_stream_0_v_empty_n\,
      O => \internal_full_n_i_1__3_n_0\
    );
internal_full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      O => eqOp
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^img_0_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^img_0_data_stream_0_v_empty_n\,
      I1 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I2 => \^img_0_data_stream_0_v_full_n\,
      I3 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      I2 => \^img_0_data_stream_0_v_full_n\,
      I3 => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      I4 => \^img_0_data_stream_0_v_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel is
  port (
    ap_start8_out : out STD_LOGIC;
    img_0_rows_V_channel_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    img_0_rows_V_channel_full_n : out STD_LOGIC;
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    img_0_cols_V_channel_empty_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    image_filter_AXIvideo2Mat_U0_ap_ready : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel : entity is "FIFO_image_filter_img_0_rows_V_channel";
end system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel is
  signal \^img_0_rows_v_channel_empty_n\ : STD_LOGIC;
  signal \^img_0_rows_v_channel_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
begin
  img_0_rows_V_channel_empty_n <= \^img_0_rows_v_channel_empty_n\;
  img_0_rows_V_channel_full_n <= \^img_0_rows_v_channel_full_n\;
U_FIFO_image_filter_img_0_rows_V_channel_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel_shiftReg
     port map (
      ap_clk => ap_clk,
      ce => ce,
      \in\(11 downto 0) => \in\(11 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      I1 => \^img_0_rows_v_channel_empty_n\,
      I2 => img_0_cols_V_channel_empty_n,
      I3 => ap_start,
      O => ap_start8_out
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA00AA8AAA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__3_n_0\,
      I2 => image_filter_AXIvideo2Mat_U0_ap_ready,
      I3 => ce,
      I4 => \^img_0_rows_v_channel_empty_n\,
      I5 => mOutPtr(0),
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^img_0_rows_v_channel_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_0\,
      I1 => mOutPtr0,
      I2 => mOutPtr(0),
      I3 => \^img_0_rows_v_channel_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_2__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^img_0_rows_v_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => ce,
      I1 => \^img_0_rows_v_channel_empty_n\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555BFFF2AAA4000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => CO(0),
      I2 => Q(0),
      I3 => \^img_0_rows_v_channel_empty_n\,
      I4 => ce,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777EFFF08881000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => image_filter_AXIvideo2Mat_U0_ap_ready,
      I3 => \^img_0_rows_v_channel_empty_n\,
      I4 => ce,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_1_cols_V_empty_n : out STD_LOGIC;
    img_1_cols_V_full_n : out STD_LOGIC;
    img_1_rows_V_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n : in STD_LOGIC;
    \p_s_reg_147_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_filter_Block_proc_U0_ap_done : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    image_filter_Mat2AXIvideo_U0_ap_done : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n_reg : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V : entity is "FIFO_image_filter_img_1_cols_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V is
  signal \^img_1_cols_v_empty_n\ : STD_LOGIC;
  signal \^img_1_cols_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__2_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_0\ : STD_LOGIC;
begin
  img_1_cols_V_empty_n <= \^img_1_cols_v_empty_n\;
  img_1_cols_V_full_n <= \^img_1_cols_v_full_n\;
U_FIFO_image_filter_img_1_cols_V_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V_shiftReg
     port map (
      D(12 downto 0) => D(12 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_img_1_cols_V_full_n => ap_reg_ready_img_1_cols_V_full_n,
      ap_start => ap_start,
      \in\(11 downto 0) => \in\(11 downto 0),
      internal_full_n_reg => \^img_1_cols_v_full_n\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00AA8AAA00AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__4_n_0\,
      I2 => image_filter_Mat2AXIvideo_U0_ap_done,
      I3 => ap_reg_ready_img_1_cols_V_full_n_reg,
      I4 => \^img_1_cols_v_empty_n\,
      I5 => mOutPtr(0),
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^img_1_cols_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_0\,
      I1 => \internal_full_n_i_3__2_n_0\,
      I2 => mOutPtr(0),
      I3 => \^img_1_cols_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_2__4_n_0\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^img_1_cols_v_empty_n\,
      I1 => \p_s_reg_147_reg[9]\(0),
      I2 => Q(1),
      I3 => \^img_1_cols_v_full_n\,
      I4 => image_filter_Block_proc_U0_ap_done,
      I5 => ap_reg_ready_img_1_cols_V_full_n,
      O => \internal_full_n_i_3__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^img_1_cols_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^img_1_cols_v_empty_n\,
      I1 => image_filter_Mat2AXIvideo_U0_ap_done,
      I2 => \^img_1_cols_v_full_n\,
      I3 => image_filter_Block_proc_U0_ap_done,
      I4 => ap_reg_ready_img_1_cols_V_full_n,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_reg_ready_img_1_cols_V_full_n_reg,
      I2 => Q(1),
      I3 => \p_s_reg_147_reg[9]\(0),
      I4 => \^img_1_cols_v_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_reg_ready_img_1_cols_V_full_n_reg,
      I3 => image_filter_Mat2AXIvideo_U0_ap_done,
      I4 => \^img_1_cols_v_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__2_n_0\,
      Q => mOutPtr(2),
      S => ARESET
    );
\op2_assign_reg_251[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^img_1_cols_v_empty_n\,
      I1 => img_1_rows_V_empty_n,
      I2 => Q(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V is
  port (
    video_out_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    img_1_data_stream_0_V_empty_n : out STD_LOGIC;
    img_1_data_stream_0_V_full_n : out STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\ : in STD_LOGIC;
    ce : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[7]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[6]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[5]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[4]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[3]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[2]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[1]\ : in STD_LOGIC;
    \edge_val_2_i_reg_1567_reg[0]\ : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V : entity is "FIFO_image_filter_img_1_data_stream_0_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V is
  signal \^img_1_data_stream_0_v_empty_n\ : STD_LOGIC;
  signal \^img_1_data_stream_0_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair520";
begin
  img_1_data_stream_0_V_empty_n <= \^img_1_data_stream_0_v_empty_n\;
  img_1_data_stream_0_V_full_n <= \^img_1_data_stream_0_v_full_n\;
U_FIFO_image_filter_img_1_data_stream_0_V_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V_shiftReg
     port map (
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\,
      ce => ce,
      \edge_val_2_i_reg_1567_reg[0]\ => \edge_val_2_i_reg_1567_reg[0]\,
      \edge_val_2_i_reg_1567_reg[1]\ => \edge_val_2_i_reg_1567_reg[1]\,
      \edge_val_2_i_reg_1567_reg[2]\ => \edge_val_2_i_reg_1567_reg[2]\,
      \edge_val_2_i_reg_1567_reg[3]\ => \edge_val_2_i_reg_1567_reg[3]\,
      \edge_val_2_i_reg_1567_reg[4]\ => \edge_val_2_i_reg_1567_reg[4]\,
      \edge_val_2_i_reg_1567_reg[5]\ => \edge_val_2_i_reg_1567_reg[5]\,
      \edge_val_2_i_reg_1567_reg[6]\ => \edge_val_2_i_reg_1567_reg[6]\,
      \edge_val_2_i_reg_1567_reg[7]\ => \edge_val_2_i_reg_1567_reg[7]\,
      mOutPtr(1 downto 0) => mOutPtr(1 downto 0),
      video_out_TDATA(7 downto 0) => video_out_TDATA(7 downto 0)
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8A8A8A8A8A0A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_1_data_stream_0_v_empty_n\,
      I2 => ce,
      I3 => ap_reg_ppiten_pp0_it1_reg,
      I4 => mOutPtr(0),
      I5 => mOutPtr(1),
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^img_1_data_stream_0_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => \^img_1_data_stream_0_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^img_1_data_stream_0_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => ce,
      I1 => \^img_1_data_stream_0_v_empty_n\,
      I2 => ap_reg_ppiten_pp0_it1_reg,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5BF2A40"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_reg_ppiten_pp0_it1_reg,
      I2 => \^img_1_data_stream_0_v_empty_n\,
      I3 => ce,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V is
  port (
    img_1_rows_V_full_n : out STD_LOGIC;
    ap_done_reg_reg : out STD_LOGIC;
    img_1_rows_V_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_reg_ready_image_filter_Block_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg : in STD_LOGIC;
    img_1_cols_V_full_n : in STD_LOGIC;
    img_0_rows_V_channel_full_n : in STD_LOGIC;
    ap_reg_ready_img_0_rows_V_channel_full_n : in STD_LOGIC;
    ap_reg_ready_img_1_cols_V_full_n : in STD_LOGIC;
    \p_s_reg_147_reg[9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    image_filter_Block_proc_U0_ap_done : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    image_filter_Mat2AXIvideo_U0_ap_done : in STD_LOGIC;
    ap_reg_ready_img_1_rows_V_full_n_reg_0 : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr19_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V : entity is "FIFO_image_filter_img_1_rows_V";
end system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V;

architecture STRUCTURE of system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V is
  signal \^img_1_rows_v_empty_n\ : STD_LOGIC;
  signal \^img_1_rows_v_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_0\ : STD_LOGIC;
begin
  img_1_rows_V_empty_n <= \^img_1_rows_v_empty_n\;
  img_1_rows_V_full_n <= \^img_1_rows_v_full_n\;
U_FIFO_image_filter_img_1_rows_V_shiftReg: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V_shiftReg
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_img_1_rows_V_full_n_reg => ap_reg_ready_img_1_rows_V_full_n_reg,
      ap_start => ap_start,
      \in\(11 downto 0) => \in\(11 downto 0),
      internal_full_n_reg => \^img_1_rows_v_full_n\,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0CCC0AAA08880"
    )
        port map (
      I0 => \^img_1_rows_v_full_n\,
      I1 => img_1_cols_V_full_n,
      I2 => img_0_rows_V_channel_full_n,
      I3 => ap_reg_ready_img_0_rows_V_channel_full_n,
      I4 => ap_reg_ready_img_1_cols_V_full_n,
      I5 => ap_reg_ready_img_1_rows_V_full_n_reg,
      O => ap_done_reg_reg
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00AA8AAA00AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__5_n_0\,
      I2 => image_filter_Mat2AXIvideo_U0_ap_done,
      I3 => ap_reg_ready_img_1_rows_V_full_n_reg_0,
      I4 => \^img_1_rows_v_empty_n\,
      I5 => mOutPtr(0),
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^img_1_rows_v_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBF00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_0\,
      I1 => \internal_full_n_i_3__3_n_0\,
      I2 => mOutPtr(0),
      I3 => \^img_1_rows_v_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr19_out,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_2__5_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \^img_1_rows_v_empty_n\,
      I1 => \p_s_reg_147_reg[9]\(0),
      I2 => Q(0),
      I3 => \^img_1_rows_v_full_n\,
      I4 => image_filter_Block_proc_U0_ap_done,
      I5 => ap_reg_ready_img_1_rows_V_full_n_reg,
      O => \internal_full_n_i_3__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^img_1_rows_v_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^img_1_rows_v_empty_n\,
      I1 => image_filter_Mat2AXIvideo_U0_ap_done,
      I2 => \^img_1_rows_v_full_n\,
      I3 => image_filter_Block_proc_U0_ap_done,
      I4 => ap_reg_ready_img_1_rows_V_full_n_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => ap_reg_ready_img_1_rows_V_full_n_reg_0,
      I2 => Q(0),
      I3 => \p_s_reg_147_reg[9]\(0),
      I4 => \^img_1_rows_v_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ap_reg_ready_img_1_rows_V_full_n_reg_0,
      I3 => image_filter_Mat2AXIvideo_U0_ap_done,
      I4 => \^img_1_rows_v_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr(0),
      S => ARESET
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => mOutPtr(1),
      S => ARESET
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__1_n_0\,
      Q => mOutPtr(2),
      S => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_34_in : out STD_LOGIC;
    \tmp_37_2_2_i_reg_1451_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_2_i_reg_1285_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ : in STD_LOGIC;
    or_cond4_reg_1371 : in STD_LOGIC;
    ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : in STD_LOGIC;
    \A[7]__6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_32
     port map (
      \A[7]__6\(7 downto 0) => \A[7]__6\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      internal_empty_n_reg => internal_empty_n_reg,
      or_cond4_reg_1371 => or_cond4_reg_1371,
      p_34_in => p_34_in,
      \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0) => \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_0_i_reg_1457_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_i_reg_1205_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_1 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_1;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_1 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_31
     port map (
      \A[7]__13\(7 downto 0) => \A[7]__13\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0) => \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0),
      \tmp_37_0_i_reg_1457_reg[15]\(15 downto 0) => \tmp_37_0_i_reg_1457_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp13_reg_1527_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_1_i_reg_1220_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_10 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_10;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_10 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_22
     port map (
      \A[7]__3\(7 downto 0) => \A[7]__3\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp13_reg_1527_reg[15]\(15 downto 0) => \tmp13_reg_1527_reg[15]\(15 downto 0),
      \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0) => \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp8_reg_1512_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_i_reg_1235_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\ : in STD_LOGIC;
    \A[7]__14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_11 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_11;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_11 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_21
     port map (
      \A[7]__14\(7 downto 0) => \A[7]__14\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\,
      p_34_in => p_34_in,
      \tmp8_reg_1512_reg[15]\(15 downto 0) => \tmp8_reg_1512_reg[15]\(15 downto 0),
      \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0) => \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp15_reg_1532_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_i_reg_1240_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_12 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_12;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_12 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_20
     port map (
      \A[7]__5\(7 downto 0) => \A[7]__5\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp15_reg_1532_reg[15]\(15 downto 0) => \tmp15_reg_1532_reg[15]\(15 downto 0),
      \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0) => \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp4_reg_1502_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_1_i_reg_1245_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_13 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_13;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_13 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_19
     port map (
      \A[7]__10\(7 downto 0) => \A[7]__10\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp4_reg_1502_reg[15]\(15 downto 0) => \tmp4_reg_1502_reg[15]\(15 downto 0),
      \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0) => \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp11_reg_1522_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_1_i_reg_1250_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_14 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_14;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_14 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_18
     port map (
      \A[7]__1\(7 downto 0) => \A[7]__1\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp11_reg_1522_reg[15]\(15 downto 0) => \tmp11_reg_1522_reg[15]\(15 downto 0),
      \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0) => \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp3_reg_1497_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_2_1_i_reg_1275_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_15 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_15;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_15 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_17
     port map (
      \A[7]__8\(7 downto 0) => \A[7]__8\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp3_reg_1497_reg[15]\(15 downto 0) => \tmp3_reg_1497_reg[15]\(15 downto 0),
      \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0) => \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp10_reg_1517_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_2_1_i_reg_1280_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_16 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_16;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_16 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0
     port map (
      \A[7]\(7 downto 0) => \A[7]\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp10_reg_1517_reg[15]\(15 downto 0) => \tmp10_reg_1517_reg[15]\(15 downto 0),
      \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0) => \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_0_i_reg_1462_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_i_reg_1210_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_2 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_2;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_2 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_30
     port map (
      \A[7]__4\(7 downto 0) => \A[7]__4\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0) => \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0),
      \tmp_39_0_i_reg_1462_reg[15]\(15 downto 0) => \tmp_39_0_i_reg_1462_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp7_reg_1487_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_2_i_reg_1225_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_34_in : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ : in STD_LOGIC;
    \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ : in STD_LOGIC;
    \A[7]__15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_2_i_reg_1451_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_3 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_3;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_3 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_29
     port map (
      \A[7]__15\(7 downto 0) => \A[7]__15\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\,
      p_34_in => p_34_in,
      \tmp7_reg_1487_reg[15]\(15 downto 0) => \tmp7_reg_1487_reg[15]\(15 downto 0),
      \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0) => \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp14_reg_1492_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_0_2_i_reg_1230_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_2_i_reg_1451_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_4 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_4;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_4 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_28
     port map (
      \A[7]__7\(7 downto 0) => \A[7]__7\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp14_reg_1492_reg[15]\(15 downto 0) => \tmp14_reg_1492_reg[15]\(15 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0),
      \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0) => \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_1_2_i_reg_1467_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_1_2_i_reg_1255_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_5 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_5;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_5 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_27
     port map (
      \A[7]__11\(7 downto 0) => \A[7]__11\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0) => \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0),
      \tmp_37_1_2_i_reg_1467_reg[15]\(15 downto 0) => \tmp_37_1_2_i_reg_1467_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_1_2_i_reg_1472_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_38_1_2_i_reg_1260_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_6 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_6;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_6 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_26
     port map (
      \A[7]__2\(7 downto 0) => \A[7]__2\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0) => \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0),
      \tmp_39_1_2_i_reg_1472_reg[15]\(15 downto 0) => \tmp_39_1_2_i_reg_1472_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_7 is
  port (
    \A[7]__0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_37_2_i_reg_1477_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_7 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_7;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_7 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_25
     port map (
      \A[7]__0\(7 downto 0) => \A[7]__0\(7 downto 0),
      \A[7]__9\(7 downto 0) => \A[7]__9\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_37_2_i_reg_1477_reg[15]\(15 downto 0) => \tmp_37_2_i_reg_1477_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_8 is
  port (
    \A[7]__9\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_39_2_i_reg_1482_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_8 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_8;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_8 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_24
     port map (
      \A[7]__0\(7 downto 0) => \A[7]__0\(7 downto 0),
      \A[7]__9\(7 downto 0) => \A[7]__9\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp_39_2_i_reg_1482_reg[15]\(15 downto 0) => \tmp_39_2_i_reg_1482_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp6_reg_1507_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_36_0_1_i_reg_1215_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \A[7]__12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_9 : entity is "image_filter_mul_8s_8ns_16_3";
end system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_9;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_9 is
begin
image_filter_mul_8s_8ns_16_3_MulnS_0_U: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_MulnS_0_23
     port map (
      \A[7]__12\(7 downto 0) => \A[7]__12\(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      \tmp6_reg_1507_reg[15]\(15 downto 0) => \tmp6_reg_1507_reg[15]\(15 downto 0),
      \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0) => \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC;
    ram_reg_1 : out STD_LOGIC;
    ram_reg_2 : out STD_LOGIC;
    ram_reg_3 : out STD_LOGIC;
    ram_reg_4 : out STD_LOGIC;
    ram_reg_5 : out STD_LOGIC;
    ram_reg_6 : out STD_LOGIC;
    ram_reg_7 : out STD_LOGIC;
    ram_reg_8 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ppstg_or_cond_reg_1353_pp0_it1 : in STD_LOGIC;
    \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ : in STD_LOGIC;
    internal_empty_n_reg : in STD_LOGIC;
    ap_reg_ppiten_pp0_it2 : in STD_LOGIC;
    col_reg_1328_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_reg_403_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0 : entity is "image_filter_sobel_filter_core_buff_A_val_0";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0 is
begin
image_filter_sobel_filter_core_buff_A_val_0_ram_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram_33
     port map (
      ADDRBWRADDR(9) => ram_reg,
      ADDRBWRADDR(8) => ram_reg_0,
      ADDRBWRADDR(7) => ram_reg_1,
      ADDRBWRADDR(6) => ram_reg_2,
      ADDRBWRADDR(5) => ram_reg_3,
      ADDRBWRADDR(4) => ram_reg_4,
      ADDRBWRADDR(3) => ram_reg_5,
      ADDRBWRADDR(2) => ram_reg_6,
      ADDRBWRADDR(1) => ram_reg_7,
      ADDRBWRADDR(0) => ram_reg_8,
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg,
      ap_reg_ppiten_pp0_it2 => ap_reg_ppiten_pp0_it2,
      ap_reg_ppstg_or_cond_reg_1353_pp0_it1 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\,
      ce0 => ce0,
      \col_assign_reg_403_reg[10]\(9 downto 0) => \col_assign_reg_403_reg[10]\(9 downto 0),
      col_reg_1328_reg(9 downto 0) => col_reg_1328_reg(9 downto 0),
      \col_reg_1328_reg[0]\(0) => ADDRBWRADDR(0),
      internal_empty_n_reg => internal_empty_n_reg,
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_0 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \col_reg_1328_reg[10]\ : in STD_LOGIC;
    \col_reg_1328_reg[9]\ : in STD_LOGIC;
    \col_reg_1328_reg[8]\ : in STD_LOGIC;
    \col_reg_1328_reg[7]\ : in STD_LOGIC;
    \col_reg_1328_reg[6]\ : in STD_LOGIC;
    \col_reg_1328_reg[5]\ : in STD_LOGIC;
    \col_reg_1328_reg[4]\ : in STD_LOGIC;
    \col_reg_1328_reg[3]\ : in STD_LOGIC;
    \col_reg_1328_reg[2]\ : in STD_LOGIC;
    \col_reg_1328_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ppiten_pp0_it0 : in STD_LOGIC;
    p_34_in : in STD_LOGIC;
    col_reg_1328_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_reg_403_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_0 : entity is "image_filter_sobel_filter_core_buff_A_val_0";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_0;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_0 is
begin
image_filter_sobel_filter_core_buff_A_val_0_ram_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      ADDRBWRADDR(9) => \col_reg_1328_reg[10]\,
      ADDRBWRADDR(8) => \col_reg_1328_reg[9]\,
      ADDRBWRADDR(7) => \col_reg_1328_reg[8]\,
      ADDRBWRADDR(6) => \col_reg_1328_reg[7]\,
      ADDRBWRADDR(5) => \col_reg_1328_reg[6]\,
      ADDRBWRADDR(4) => \col_reg_1328_reg[5]\,
      ADDRBWRADDR(3) => \col_reg_1328_reg[4]\,
      ADDRBWRADDR(2) => \col_reg_1328_reg[3]\,
      ADDRBWRADDR(1) => \col_reg_1328_reg[2]\,
      ADDRBWRADDR(0) => \col_reg_1328_reg[1]\,
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it0 => ap_reg_ppiten_pp0_it0,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg,
      ce0 => ce0,
      \col_assign_reg_403_reg[0]\(0) => \col_assign_reg_403_reg[0]\(0),
      col_reg_1328_reg(0) => col_reg_1328_reg(0),
      p_34_in => p_34_in,
      ram_reg_0(0) => ADDRBWRADDR(0),
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : out STD_LOGIC;
    ap_reg_ppiten_pp0_it4_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_reg_ppstg_tmp_11_reg_1333_pp0_it2 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it3 : in STD_LOGIC;
    ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 : in STD_LOGIC;
    tmp_11_reg_1333 : in STD_LOGIC;
    tmp_1_reg_1324 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_0_data_stream_1_V_empty_n : in STD_LOGIC;
    img_0_data_stream_0_V_empty_n : in STD_LOGIC;
    ap_reg_ppiten_pp0_it2 : in STD_LOGIC;
    \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ : in STD_LOGIC;
    ap_reg_ppstg_or_cond_reg_1353_pp0_it1 : in STD_LOGIC;
    img_1_data_stream_1_V_full_n : in STD_LOGIC;
    img_1_data_stream_0_V_full_n : in STD_LOGIC;
    ap_reg_ppstg_or_cond3_reg_1357_pp0_it11 : in STD_LOGIC;
    ap_reg_ppiten_pp0_it12_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2 : entity is "image_filter_sobel_filter_core_buff_A_val_2";
end system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2 is
begin
image_filter_sobel_filter_core_buff_A_val_2_ram_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2_ram
     port map (
      ADDRARDADDR(10 downto 0) => ADDRARDADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it12_reg => ap_reg_ppiten_pp0_it12_reg,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg,
      ap_reg_ppiten_pp0_it2 => ap_reg_ppiten_pp0_it2,
      ap_reg_ppiten_pp0_it3 => ap_reg_ppiten_pp0_it3,
      ap_reg_ppiten_pp0_it4_reg => ap_reg_ppiten_pp0_it4_reg,
      ap_reg_ppstg_or_cond3_reg_1357_pp0_it11 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      ap_reg_ppstg_or_cond_reg_1353_pp0_it1 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      ap_reg_ppstg_tmp_11_reg_1333_pp0_it2 => ap_reg_ppstg_tmp_11_reg_1333_pp0_it2,
      \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\,
      ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      img_0_data_stream_0_V_empty_n => img_0_data_stream_0_V_empty_n,
      img_0_data_stream_1_V_empty_n => img_0_data_stream_1_V_empty_n,
      img_1_data_stream_0_V_full_n => img_1_data_stream_0_V_full_n,
      img_1_data_stream_1_V_full_n => img_1_data_stream_1_V_full_n,
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1(0) => ram_reg_0(0),
      ram_reg_2 => ram_reg_1,
      tmp_11_reg_1333 => tmp_11_reg_1333,
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter_sobel_filter_core is
  port (
    image_filter_sobel_filter_core_U0_src_data_stream_1_V_read : out STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    image_filter_sobel_filter_core_U0_ap_ready : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \edge_val_2_i_reg_1567_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr0 : out STD_LOGIC;
    ce : out STD_LOGIC;
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : out STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC;
    mOutPtr19_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ARESET : in STD_LOGIC;
    \tmp_33_i_reg_1290_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_fu_424_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tmp_s_fu_430_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    img_0_data_stream_1_V_empty_n : in STD_LOGIC;
    img_0_data_stream_0_V_empty_n : in STD_LOGIC;
    img_1_data_stream_1_V_full_n : in STD_LOGIC;
    img_1_data_stream_0_V_full_n : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_0 : in STD_LOGIC;
    \int_c_high_thresh_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    img_1_data_stream_0_V_empty_n : in STD_LOGIC;
    ap_reg_ppiten_pp0_it1_reg_0 : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg : in STD_LOGIC;
    img_1_data_stream_1_V_empty_n : in STD_LOGIC;
    \int_c_low_thresh_reg[30]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_cols_reg[9]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_rows_reg[9]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_c_high_thresh_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_C_YR2C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR2C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR1C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR1C2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR0C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR0C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR1C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR2C2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_YR0C2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR2C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR2C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR1C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR1C2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR0C1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR0C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR1C0_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_C_XR0C2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter_sobel_filter_core : entity is "image_filter_sobel_filter_core";
end system_top_image_filter_1_1_image_filter_sobel_filter_core;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter_sobel_filter_core is
  signal \A[0]__0_n_0\ : STD_LOGIC;
  signal \A[0]__10_n_0\ : STD_LOGIC;
  signal \A[0]__11_n_0\ : STD_LOGIC;
  signal \A[0]__12_n_0\ : STD_LOGIC;
  signal \A[0]__13_n_0\ : STD_LOGIC;
  signal \A[0]__14_n_0\ : STD_LOGIC;
  signal \A[0]__15_n_0\ : STD_LOGIC;
  signal \A[0]__1_n_0\ : STD_LOGIC;
  signal \A[0]__2_n_0\ : STD_LOGIC;
  signal \A[0]__3_n_0\ : STD_LOGIC;
  signal \A[0]__4_n_0\ : STD_LOGIC;
  signal \A[0]__5_n_0\ : STD_LOGIC;
  signal \A[0]__7_n_0\ : STD_LOGIC;
  signal \A[0]__8_n_0\ : STD_LOGIC;
  signal \A[0]__9_n_0\ : STD_LOGIC;
  signal \A[1]__0_n_0\ : STD_LOGIC;
  signal \A[1]__10_n_0\ : STD_LOGIC;
  signal \A[1]__11_n_0\ : STD_LOGIC;
  signal \A[1]__12_n_0\ : STD_LOGIC;
  signal \A[1]__13_n_0\ : STD_LOGIC;
  signal \A[1]__14_n_0\ : STD_LOGIC;
  signal \A[1]__15_n_0\ : STD_LOGIC;
  signal \A[1]__1_n_0\ : STD_LOGIC;
  signal \A[1]__2_n_0\ : STD_LOGIC;
  signal \A[1]__3_n_0\ : STD_LOGIC;
  signal \A[1]__4_n_0\ : STD_LOGIC;
  signal \A[1]__5_n_0\ : STD_LOGIC;
  signal \A[1]__7_n_0\ : STD_LOGIC;
  signal \A[1]__8_n_0\ : STD_LOGIC;
  signal \A[1]__9_n_0\ : STD_LOGIC;
  signal \A[2]__0_n_0\ : STD_LOGIC;
  signal \A[2]__10_n_0\ : STD_LOGIC;
  signal \A[2]__11_n_0\ : STD_LOGIC;
  signal \A[2]__12_n_0\ : STD_LOGIC;
  signal \A[2]__13_n_0\ : STD_LOGIC;
  signal \A[2]__14_n_0\ : STD_LOGIC;
  signal \A[2]__15_n_0\ : STD_LOGIC;
  signal \A[2]__1_n_0\ : STD_LOGIC;
  signal \A[2]__2_n_0\ : STD_LOGIC;
  signal \A[2]__3_n_0\ : STD_LOGIC;
  signal \A[2]__4_n_0\ : STD_LOGIC;
  signal \A[2]__5_n_0\ : STD_LOGIC;
  signal \A[2]__7_n_0\ : STD_LOGIC;
  signal \A[2]__8_n_0\ : STD_LOGIC;
  signal \A[2]__9_n_0\ : STD_LOGIC;
  signal \A[3]__0_n_0\ : STD_LOGIC;
  signal \A[3]__10_n_0\ : STD_LOGIC;
  signal \A[3]__11_n_0\ : STD_LOGIC;
  signal \A[3]__12_n_0\ : STD_LOGIC;
  signal \A[3]__13_n_0\ : STD_LOGIC;
  signal \A[3]__14_n_0\ : STD_LOGIC;
  signal \A[3]__15_n_0\ : STD_LOGIC;
  signal \A[3]__1_n_0\ : STD_LOGIC;
  signal \A[3]__2_n_0\ : STD_LOGIC;
  signal \A[3]__3_n_0\ : STD_LOGIC;
  signal \A[3]__4_n_0\ : STD_LOGIC;
  signal \A[3]__5_n_0\ : STD_LOGIC;
  signal \A[3]__7_n_0\ : STD_LOGIC;
  signal \A[3]__8_n_0\ : STD_LOGIC;
  signal \A[3]__9_n_0\ : STD_LOGIC;
  signal \A[4]__0_n_0\ : STD_LOGIC;
  signal \A[4]__10_n_0\ : STD_LOGIC;
  signal \A[4]__11_n_0\ : STD_LOGIC;
  signal \A[4]__12_n_0\ : STD_LOGIC;
  signal \A[4]__13_n_0\ : STD_LOGIC;
  signal \A[4]__14_n_0\ : STD_LOGIC;
  signal \A[4]__15_n_0\ : STD_LOGIC;
  signal \A[4]__1_n_0\ : STD_LOGIC;
  signal \A[4]__2_n_0\ : STD_LOGIC;
  signal \A[4]__3_n_0\ : STD_LOGIC;
  signal \A[4]__4_n_0\ : STD_LOGIC;
  signal \A[4]__5_n_0\ : STD_LOGIC;
  signal \A[4]__7_n_0\ : STD_LOGIC;
  signal \A[4]__8_n_0\ : STD_LOGIC;
  signal \A[4]__9_n_0\ : STD_LOGIC;
  signal \A[5]__0_n_0\ : STD_LOGIC;
  signal \A[5]__10_n_0\ : STD_LOGIC;
  signal \A[5]__11_n_0\ : STD_LOGIC;
  signal \A[5]__12_n_0\ : STD_LOGIC;
  signal \A[5]__13_n_0\ : STD_LOGIC;
  signal \A[5]__14_n_0\ : STD_LOGIC;
  signal \A[5]__15_n_0\ : STD_LOGIC;
  signal \A[5]__1_n_0\ : STD_LOGIC;
  signal \A[5]__2_n_0\ : STD_LOGIC;
  signal \A[5]__3_n_0\ : STD_LOGIC;
  signal \A[5]__4_n_0\ : STD_LOGIC;
  signal \A[5]__5_n_0\ : STD_LOGIC;
  signal \A[5]__7_n_0\ : STD_LOGIC;
  signal \A[5]__8_n_0\ : STD_LOGIC;
  signal \A[5]__9_n_0\ : STD_LOGIC;
  signal \A[6]__0_n_0\ : STD_LOGIC;
  signal \A[6]__10_n_0\ : STD_LOGIC;
  signal \A[6]__11_n_0\ : STD_LOGIC;
  signal \A[6]__12_n_0\ : STD_LOGIC;
  signal \A[6]__13_n_0\ : STD_LOGIC;
  signal \A[6]__14_n_0\ : STD_LOGIC;
  signal \A[6]__15_n_0\ : STD_LOGIC;
  signal \A[6]__1_n_0\ : STD_LOGIC;
  signal \A[6]__2_n_0\ : STD_LOGIC;
  signal \A[6]__3_n_0\ : STD_LOGIC;
  signal \A[6]__4_n_0\ : STD_LOGIC;
  signal \A[6]__5_n_0\ : STD_LOGIC;
  signal \A[6]__7_n_0\ : STD_LOGIC;
  signal \A[6]__8_n_0\ : STD_LOGIC;
  signal \A[6]__9_n_0\ : STD_LOGIC;
  signal \A[7]__0_n_0\ : STD_LOGIC;
  signal \A[7]__10_n_0\ : STD_LOGIC;
  signal \A[7]__11_n_0\ : STD_LOGIC;
  signal \A[7]__12_n_0\ : STD_LOGIC;
  signal \A[7]__13_n_0\ : STD_LOGIC;
  signal \A[7]__14_n_0\ : STD_LOGIC;
  signal \A[7]__15_n_0\ : STD_LOGIC;
  signal \A[7]__1_n_0\ : STD_LOGIC;
  signal \A[7]__2_n_0\ : STD_LOGIC;
  signal \A[7]__3_n_0\ : STD_LOGIC;
  signal \A[7]__4_n_0\ : STD_LOGIC;
  signal \A[7]__5_n_0\ : STD_LOGIC;
  signal \A[7]__7_n_0\ : STD_LOGIC;
  signal \A[7]__8_n_0\ : STD_LOGIC;
  signal \A[7]__9_n_0\ : STD_LOGIC;
  signal \A__16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \A_n_0_[0]\ : STD_LOGIC;
  signal \A_n_0_[1]\ : STD_LOGIC;
  signal \A_n_0_[2]\ : STD_LOGIC;
  signal \A_n_0_[3]\ : STD_LOGIC;
  signal \A_n_0_[4]\ : STD_LOGIC;
  signal \A_n_0_[5]\ : STD_LOGIC;
  signal \A_n_0_[6]\ : STD_LOGIC;
  signal \A_n_0_[7]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^srl_sig_reg[0][0]\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_0\ : STD_LOGIC;
  signal ap_NS_fsm5 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it0_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it10_reg_gate_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it10_reg_image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it10_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it10_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it11 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it12_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it12_reg_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it1_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it1_reg_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it2 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it3 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it4 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it4_i_1_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it5_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it6_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it7_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it8_reg_r_n_0 : STD_LOGIC;
  signal ap_reg_ppiten_pp0_it9_reg_r_n_0 : STD_LOGIC;
  signal \ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r_n_0\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg_n_0_[11]\ : STD_LOGIC;
  signal ap_reg_ppstg_or_cond3_reg_1357_pp0_it1 : STD_LOGIC;
  signal \ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9_n_0\ : STD_LOGIC;
  signal ap_reg_ppstg_or_cond3_reg_1357_pp0_it11 : STD_LOGIC;
  signal ap_reg_ppstg_or_cond4_reg_1371_pp0_it10 : STD_LOGIC;
  signal ap_reg_ppstg_or_cond4_reg_1371_pp0_it11 : STD_LOGIC;
  signal \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_ppstg_or_cond4_reg_1371_pp0_it7 : STD_LOGIC;
  signal ap_reg_ppstg_or_cond4_reg_1371_pp0_it8 : STD_LOGIC;
  signal ap_reg_ppstg_or_cond4_reg_1371_pp0_it9 : STD_LOGIC;
  signal ap_reg_ppstg_or_cond_reg_1353_pp0_it1 : STD_LOGIC;
  signal ap_reg_ppstg_tmp_11_reg_1333_pp0_it1 : STD_LOGIC;
  signal ap_reg_ppstg_tmp_11_reg_1333_pp0_it2 : STD_LOGIC;
  signal \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 : STD_LOGIC;
  signal ap_reg_ppstg_tmp_1_reg_1324_pp0_it3 : STD_LOGIC;
  signal ap_sig_bdd_199 : STD_LOGIC;
  signal ap_sig_bdd_75 : STD_LOGIC;
  signal buff0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal buff_A_val_0_U_n_10 : STD_LOGIC;
  signal buff_A_val_0_U_n_11 : STD_LOGIC;
  signal buff_A_val_0_U_n_12 : STD_LOGIC;
  signal buff_A_val_0_U_n_13 : STD_LOGIC;
  signal buff_A_val_0_U_n_14 : STD_LOGIC;
  signal buff_A_val_0_U_n_15 : STD_LOGIC;
  signal buff_A_val_0_U_n_16 : STD_LOGIC;
  signal buff_A_val_0_U_n_17 : STD_LOGIC;
  signal buff_A_val_0_U_n_18 : STD_LOGIC;
  signal buff_A_val_0_U_n_9 : STD_LOGIC;
  signal buff_A_val_0_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_A_val_1_U_n_9 : STD_LOGIC;
  signal buff_A_val_1_addr_reg_13420 : STD_LOGIC;
  signal buff_A_val_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_A_val_2_U_n_11 : STD_LOGIC;
  signal buff_A_val_2_U_n_12 : STD_LOGIC;
  signal buff_A_val_2_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_0_0_1_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_0_0_s_fu_1340 : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff_C_val_0_0_s_fu_134_reg_n_0_[7]\ : STD_LOGIC;
  signal buff_C_val_0_1_reg_1376 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_0_1_s_fu_1380 : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff_C_val_0_1_s_fu_138_reg_n_0_[7]\ : STD_LOGIC;
  signal buff_C_val_1_0_1_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_1_load_reg_1361 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_0_1_load_reg_13610 : STD_LOGIC;
  signal buff_C_val_1_0_load_reg_13980 : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff_C_val_1_0_load_reg_1398_reg_n_0_[7]\ : STD_LOGIC;
  signal buff_C_val_1_0_s_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal buff_C_val_1_1_reg_1382 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff_C_val_1_1_s_fu_150_reg_n_0_[7]\ : STD_LOGIC;
  signal buff_C_val_2_1_reg_1388 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[0]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[1]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[2]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[3]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[4]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[5]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[6]\ : STD_LOGIC;
  signal \buff_C_val_2_1_s_fu_154_reg_n_0_[7]\ : STD_LOGIC;
  signal \^ce\ : STD_LOGIC;
  signal ce0 : STD_LOGIC;
  signal ce117_out : STD_LOGIC;
  signal ce12_out : STD_LOGIC;
  signal ce9_out : STD_LOGIC;
  signal ce_0 : STD_LOGIC;
  signal col_assign_cast_cast_fu_688_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal col_assign_reg_403 : STD_LOGIC;
  signal col_assign_reg_4030 : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_10_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_11_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_12_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_13_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_14_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_15_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_16_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_5_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_6_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_7_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_8_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403[11]_i_9_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \col_assign_reg_403_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[0]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[10]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[11]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[1]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[2]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[3]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[4]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[5]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[6]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[7]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[8]\ : STD_LOGIC;
  signal \col_assign_reg_403_reg_n_0_[9]\ : STD_LOGIC;
  signal \col_reg_1328[0]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1328[0]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1328[0]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1328[0]_i_5_n_0\ : STD_LOGIC;
  signal \col_reg_1328[4]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1328[4]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1328[4]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1328[4]_i_5_n_0\ : STD_LOGIC;
  signal \col_reg_1328[8]_i_2_n_0\ : STD_LOGIC;
  signal \col_reg_1328[8]_i_3_n_0\ : STD_LOGIC;
  signal \col_reg_1328[8]_i_4_n_0\ : STD_LOGIC;
  signal \col_reg_1328[8]_i_5_n_0\ : STD_LOGIC;
  signal col_reg_1328_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \col_reg_1328_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1328_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1328_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \col_reg_1328_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cols_cast2_cast_reg_1175 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal edge_val1_i_reg_1561 : STD_LOGIC;
  signal edge_val1_i_reg_15610 : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_10_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_11_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_12_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_13_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_14_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_15_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_16_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_17_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_6_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_7_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_8_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561[7]_i_9_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_5_n_1\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_5_n_2\ : STD_LOGIC;
  signal \edge_val1_i_reg_1561_reg[7]_i_5_n_3\ : STD_LOGIC;
  signal edge_val_2_i_reg_1567 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal edge_val_2_i_reg_15670 : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[0]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[1]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[2]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[3]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[4]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[5]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[6]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_1_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_3_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_48_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_49_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_50_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_51_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_52_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_53_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_54_n_0\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567[7]_i_55_n_0\ : STD_LOGIC;
  signal \^edge_val_2_i_reg_1567_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \edge_val_2_i_reg_1567_reg[7]_i_34_n_1\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_34_n_2\ : STD_LOGIC;
  signal \edge_val_2_i_reg_1567_reg[7]_i_34_n_3\ : STD_LOGIC;
  signal edge_val_fu_1048_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal edge_weight_reg_1551 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal edge_weight_reg_15510 : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_2_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_3_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_4_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_5_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_6_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_7_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_8_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[0]_i_9_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_2_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_3_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_4_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_5_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_6_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_7_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_8_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[11]_i_9_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_13_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_14_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_15_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_16_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_17_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_18_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_19_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_20_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_22_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_23_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_24_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_25_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_26_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_27_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_28_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_29_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_30_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_31_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_32_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_33_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_34_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_35_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_36_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_37_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_38_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_39_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_3_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_40_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_41_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_42_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_43_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_44_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_45_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_4_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_5_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_6_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_7_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_8_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[15]_i_9_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_2_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_3_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_4_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_5_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_6_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_7_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_8_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551[4]_i_9_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_10_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_10_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_10_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \edge_weight_reg_1551_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_reg_1309[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_1309_reg_n_0_[0]\ : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U14_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U15_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U16_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U17_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U18_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U19_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U20_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U21_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U22_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U23_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U24_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_24 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U25_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U26_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U27_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U28_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U29_n_9 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_0 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_1 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_10 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_11 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_12 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_13 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_14 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_15 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_16 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_17 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_18 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_19 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_2 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_20 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_21 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_22 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_23 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_3 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_4 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_5 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_6 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_7 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_8 : STD_LOGIC;
  signal image_filter_mul_8s_8ns_16_3_U30_n_9 : STD_LOGIC;
  signal \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal or_cond3_reg_1357 : STD_LOGIC;
  signal \or_cond3_reg_1357[0]_i_1_n_0\ : STD_LOGIC;
  signal \or_cond3_reg_1357[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond3_reg_1357[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond3_reg_1357[0]_i_4_n_0\ : STD_LOGIC;
  signal or_cond4_reg_1371 : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_14_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_15_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_16_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_17_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_18_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_19_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_1_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_20_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371[0]_i_9_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \or_cond4_reg_1371_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal or_cond_reg_1353 : STD_LOGIC;
  signal \or_cond_reg_1353[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal row_1_fu_607_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal row_1_reg_1299 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \row_1_reg_1299[11]_i_2_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[11]_i_3_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[11]_i_4_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[4]_i_2_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[4]_i_3_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[4]_i_4_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[4]_i_5_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[8]_i_2_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[8]_i_3_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[8]_i_4_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299[8]_i_5_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \row_1_reg_1299_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal row_reg_392 : STD_LOGIC;
  signal row_reg_392025_out : STD_LOGIC;
  signal \row_reg_392_reg_n_0_[0]\ : STD_LOGIC;
  signal rows_cast1_cast_reg_1180 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp10_fu_951_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp10_reg_1517 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp10_reg_15170 : STD_LOGIC;
  signal \tmp10_reg_1517[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[15]_i_6_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp10_reg_1517_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp11_fu_956_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp11_reg_1522 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp11_reg_1522[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp11_reg_1522_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp13_fu_961_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp13_reg_1527 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp13_reg_1527[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp13_reg_1527_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp14_fu_926_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp14_reg_1492 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp14_reg_14920 : STD_LOGIC;
  signal tmp15_fu_966_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp15_reg_1532 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp15_reg_1532[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp15_reg_1532_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp3_fu_931_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp3_reg_1497 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp3_reg_1497[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp3_reg_1497_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp4_fu_936_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp4_reg_1502 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp4_reg_1502[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp4_reg_1502_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp6_fu_941_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp6_reg_1507 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp6_reg_1507[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp6_reg_1507_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp7_fu_921_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp7_reg_1487 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp8_fu_946_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp8_reg_1512 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp8_reg_1512[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp8_reg_1512_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal tmp_11_fu_656_p2 : STD_LOGIC;
  signal tmp_11_reg_1333 : STD_LOGIC;
  signal \tmp_11_reg_1333[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_12_reg_1337 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \tmp_12_reg_1337[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_12_reg_1337_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_12_reg_1337_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_12_reg_1337_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_12_reg_1337_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal tmp_19_fu_726_p2 : STD_LOGIC;
  signal tmp_1_fu_645_p2 : STD_LOGIC;
  signal tmp_1_reg_1324 : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_1_reg_1324_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_1_reg_1324_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_1_reg_1324_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_1_reg_1324_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal tmp_36_0_1_i_reg_1215 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_0_2_i_reg_1225 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_0_i_reg_1205 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_1_1_i_reg_1245 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_1_2_i_reg_1255 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_1_i_reg_1235 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_2_1_i_reg_1275 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_2_2_i_reg_1285 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_36_2_i_reg_1265 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_37_0_i_reg_1457 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_37_1_2_i_reg_1467 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_37_2_2_i_reg_1451 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_37_2_2_i_reg_14510 : STD_LOGIC;
  signal tmp_37_2_i_reg_1477 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_38_0_1_i_reg_1220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_0_2_i_reg_1230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_0_i_reg_1210 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_1_1_i_reg_1250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_1_2_i_reg_1260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_1_i_reg_1240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_2_1_i_reg_1280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_38_2_i_reg_1270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_39_0_i_reg_1462 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_39_1_2_i_reg_1472 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_39_2_i_reg_1482 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tmp_3_reg_1314[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_1314[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_1314[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_1314[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_1314_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_4_fu_640_p2 : STD_LOGIC;
  signal tmp_4_reg_1319 : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_4_reg_1319_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal tmp_5_cast_reg_1195 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_6_cast_reg_1200 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal tmp_8_fu_613_p2 : STD_LOGIC;
  signal tmp_8_reg_1304 : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_8_reg_1304_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_8_reg_1304_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_8_reg_1304_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_8_reg_1304_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal tmp_reg_1185 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_s_reg_1190 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal we1 : STD_LOGIC;
  signal x_weight_2_2_2_i_fu_979_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_weight_2_2_2_i_reg_1537 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal x_weight_2_2_2_i_reg_15370 : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_10_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_12_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_13_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_14_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_15_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_3_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_4_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_5_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_6_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_7_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_8_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[11]_i_9_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_10_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_12_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_13_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_14_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_15_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_3_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_4_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_5_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_6_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_7_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_8_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[15]_i_9_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_10_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_12_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_13_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_14_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_15_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_3_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_4_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_5_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_6_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_7_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_8_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[3]_i_9_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_10_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_12_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_13_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_14_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_15_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_3_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_4_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_5_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_6_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_7_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_8_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537[7]_i_9_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal y_weight_2_2_2_i_fu_993_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_weight_2_2_2_i_reg_1544 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_weight_2_2_2_i_reg_1544[11]_i_10_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_12_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_13_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_14_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_15_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_3_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_4_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_5_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_6_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_7_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_8_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[11]_i_9_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_10_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_11_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_13_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_14_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_15_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_16_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_4_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_5_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_6_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_7_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_8_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[15]_i_9_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_10_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_12_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_13_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_14_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_15_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_3_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_4_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_5_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_6_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_7_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_8_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[3]_i_9_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_10_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_12_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_13_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_14_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_15_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_3_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_4_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_5_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_6_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_7_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_8_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544[7]_i_9_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_7\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_col_assign_reg_403_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_col_assign_reg_403_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_assign_reg_403_reg[11]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_col_reg_1328_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_val1_i_reg_1561_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val1_i_reg_1561_reg[7]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_val_2_i_reg_1567_reg[7]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_weight_reg_1551_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_weight_reg_1551_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_weight_reg_1551_reg[15]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_edge_weight_reg_1551_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_edge_weight_reg_1551_reg[15]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond4_reg_1371_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond4_reg_1371_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond4_reg_1371_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_row_1_reg_1299_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_row_1_reg_1299_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp10_reg_1517_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp11_reg_1522_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp13_reg_1527_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp15_reg_1532_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp3_reg_1497_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp4_reg_1502_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp6_reg_1507_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp8_reg_1512_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_12_reg_1337_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_12_reg_1337_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_12_reg_1337_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_reg_1324_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_1_reg_1324_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_1_reg_1324_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_reg_1319_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_4_reg_1319_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_4_reg_1319_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_8_reg_1304_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_8_reg_1304_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_8_reg_1304_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_3\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \U_FIFO_image_filter_img_1_data_stream_0_V_shiftReg/SRL_SIG[0][7]_i_1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair506";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r\ : label is "U0/\image_filter_sobel_filter_core_U0/ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9\ : label is "U0/\image_filter_sobel_filter_core_U0/ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg ";
  attribute srl_name of \ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9\ : label is "U0/\image_filter_sobel_filter_core_U0/ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[0]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[1]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[2]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[3]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[4]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[5]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[6]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \edge_val_2_i_reg_1567[7]_i_3\ : label is "soft_lutpair509";
  attribute HLUTNM : string;
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_2\ : label is "lutpair1";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_3\ : label is "lutpair0";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_4\ : label is "lutpair13";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \edge_weight_reg_1551[0]_i_9\ : label is "lutpair13";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_2\ : label is "lutpair9";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_3\ : label is "lutpair8";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_4\ : label is "lutpair7";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_5\ : label is "lutpair6";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_6\ : label is "lutpair10";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_7\ : label is "lutpair9";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_8\ : label is "lutpair8";
  attribute HLUTNM of \edge_weight_reg_1551[11]_i_9\ : label is "lutpair7";
  attribute HLUTNM of \edge_weight_reg_1551[15]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \edge_weight_reg_1551[15]_i_4\ : label is "lutpair11";
  attribute HLUTNM of \edge_weight_reg_1551[15]_i_5\ : label is "lutpair10";
  attribute HLUTNM of \edge_weight_reg_1551[15]_i_8\ : label is "lutpair12";
  attribute HLUTNM of \edge_weight_reg_1551[15]_i_9\ : label is "lutpair11";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_6\ : label is "lutpair6";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_7\ : label is "lutpair5";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_8\ : label is "lutpair4";
  attribute HLUTNM of \edge_weight_reg_1551[4]_i_9\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \or_cond4_reg_1371[0]_i_4\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \rdata_data[3]_i_4\ : label is "soft_lutpair506";
begin
  Q(0) <= \^q\(0);
  \SRL_SIG_reg[0][0]\ <= \^srl_sig_reg[0][0]\;
  ce <= \^ce\;
  \edge_val_2_i_reg_1567_reg[7]_0\(7 downto 0) <= \^edge_val_2_i_reg_1567_reg[7]_0\(7 downto 0);
  image_filter_sobel_filter_core_U0_src_data_stream_1_V_read <= \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\;
\A[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_7,
      Q => \A_n_0_[0]\,
      R => '0'
    );
\A[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_7,
      Q => \A[0]__0_n_0\,
      R => '0'
    );
\A[0]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_7,
      Q => \A[0]__1_n_0\,
      R => '0'
    );
\A[0]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_7,
      Q => \A[0]__10_n_0\,
      R => '0'
    );
\A[0]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_7,
      Q => \A[0]__11_n_0\,
      R => '0'
    );
\A[0]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_7,
      Q => \A[0]__12_n_0\,
      R => '0'
    );
\A[0]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_7,
      Q => \A[0]__13_n_0\,
      R => '0'
    );
\A[0]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_7,
      Q => \A[0]__14_n_0\,
      R => '0'
    );
\A[0]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_7,
      Q => \A[0]__15_n_0\,
      R => '0'
    );
\A[0]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_7,
      Q => \A[0]__2_n_0\,
      R => '0'
    );
\A[0]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_7,
      Q => \A[0]__3_n_0\,
      R => '0'
    );
\A[0]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_7,
      Q => \A[0]__4_n_0\,
      R => '0'
    );
\A[0]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_7,
      Q => \A[0]__5_n_0\,
      R => '0'
    );
\A[0]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_7,
      Q => \A__16\(0),
      R => '0'
    );
\A[0]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_7,
      Q => \A[0]__7_n_0\,
      R => '0'
    );
\A[0]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_7,
      Q => \A[0]__8_n_0\,
      R => '0'
    );
\A[0]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_7,
      Q => \A[0]__9_n_0\,
      R => '0'
    );
\A[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_6,
      Q => \A_n_0_[1]\,
      R => '0'
    );
\A[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_6,
      Q => \A[1]__0_n_0\,
      R => '0'
    );
\A[1]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_6,
      Q => \A[1]__1_n_0\,
      R => '0'
    );
\A[1]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_6,
      Q => \A[1]__10_n_0\,
      R => '0'
    );
\A[1]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_6,
      Q => \A[1]__11_n_0\,
      R => '0'
    );
\A[1]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_6,
      Q => \A[1]__12_n_0\,
      R => '0'
    );
\A[1]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_6,
      Q => \A[1]__13_n_0\,
      R => '0'
    );
\A[1]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_6,
      Q => \A[1]__14_n_0\,
      R => '0'
    );
\A[1]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_6,
      Q => \A[1]__15_n_0\,
      R => '0'
    );
\A[1]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_6,
      Q => \A[1]__2_n_0\,
      R => '0'
    );
\A[1]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_6,
      Q => \A[1]__3_n_0\,
      R => '0'
    );
\A[1]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_6,
      Q => \A[1]__4_n_0\,
      R => '0'
    );
\A[1]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_6,
      Q => \A[1]__5_n_0\,
      R => '0'
    );
\A[1]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_6,
      Q => \A__16\(1),
      R => '0'
    );
\A[1]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_6,
      Q => \A[1]__7_n_0\,
      R => '0'
    );
\A[1]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_6,
      Q => \A[1]__8_n_0\,
      R => '0'
    );
\A[1]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_6,
      Q => \A[1]__9_n_0\,
      R => '0'
    );
\A[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_5,
      Q => \A_n_0_[2]\,
      R => '0'
    );
\A[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_5,
      Q => \A[2]__0_n_0\,
      R => '0'
    );
\A[2]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_5,
      Q => \A[2]__1_n_0\,
      R => '0'
    );
\A[2]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_5,
      Q => \A[2]__10_n_0\,
      R => '0'
    );
\A[2]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_5,
      Q => \A[2]__11_n_0\,
      R => '0'
    );
\A[2]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_5,
      Q => \A[2]__12_n_0\,
      R => '0'
    );
\A[2]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_5,
      Q => \A[2]__13_n_0\,
      R => '0'
    );
\A[2]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_5,
      Q => \A[2]__14_n_0\,
      R => '0'
    );
\A[2]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_5,
      Q => \A[2]__15_n_0\,
      R => '0'
    );
\A[2]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_5,
      Q => \A[2]__2_n_0\,
      R => '0'
    );
\A[2]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_5,
      Q => \A[2]__3_n_0\,
      R => '0'
    );
\A[2]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_5,
      Q => \A[2]__4_n_0\,
      R => '0'
    );
\A[2]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_5,
      Q => \A[2]__5_n_0\,
      R => '0'
    );
\A[2]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_5,
      Q => \A__16\(2),
      R => '0'
    );
\A[2]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_5,
      Q => \A[2]__7_n_0\,
      R => '0'
    );
\A[2]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_5,
      Q => \A[2]__8_n_0\,
      R => '0'
    );
\A[2]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_5,
      Q => \A[2]__9_n_0\,
      R => '0'
    );
\A[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_4,
      Q => \A_n_0_[3]\,
      R => '0'
    );
\A[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_4,
      Q => \A[3]__0_n_0\,
      R => '0'
    );
\A[3]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_4,
      Q => \A[3]__1_n_0\,
      R => '0'
    );
\A[3]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_4,
      Q => \A[3]__10_n_0\,
      R => '0'
    );
\A[3]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_4,
      Q => \A[3]__11_n_0\,
      R => '0'
    );
\A[3]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_4,
      Q => \A[3]__12_n_0\,
      R => '0'
    );
\A[3]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_4,
      Q => \A[3]__13_n_0\,
      R => '0'
    );
\A[3]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_4,
      Q => \A[3]__14_n_0\,
      R => '0'
    );
\A[3]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_4,
      Q => \A[3]__15_n_0\,
      R => '0'
    );
\A[3]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_4,
      Q => \A[3]__2_n_0\,
      R => '0'
    );
\A[3]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_4,
      Q => \A[3]__3_n_0\,
      R => '0'
    );
\A[3]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_4,
      Q => \A[3]__4_n_0\,
      R => '0'
    );
\A[3]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_4,
      Q => \A[3]__5_n_0\,
      R => '0'
    );
\A[3]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_4,
      Q => \A__16\(3),
      R => '0'
    );
\A[3]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_4,
      Q => \A[3]__7_n_0\,
      R => '0'
    );
\A[3]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_4,
      Q => \A[3]__8_n_0\,
      R => '0'
    );
\A[3]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_4,
      Q => \A[3]__9_n_0\,
      R => '0'
    );
\A[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_3,
      Q => \A_n_0_[4]\,
      R => '0'
    );
\A[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_3,
      Q => \A[4]__0_n_0\,
      R => '0'
    );
\A[4]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_3,
      Q => \A[4]__1_n_0\,
      R => '0'
    );
\A[4]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_3,
      Q => \A[4]__10_n_0\,
      R => '0'
    );
\A[4]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_3,
      Q => \A[4]__11_n_0\,
      R => '0'
    );
\A[4]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_3,
      Q => \A[4]__12_n_0\,
      R => '0'
    );
\A[4]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_3,
      Q => \A[4]__13_n_0\,
      R => '0'
    );
\A[4]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_3,
      Q => \A[4]__14_n_0\,
      R => '0'
    );
\A[4]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_3,
      Q => \A[4]__15_n_0\,
      R => '0'
    );
\A[4]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_3,
      Q => \A[4]__2_n_0\,
      R => '0'
    );
\A[4]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_3,
      Q => \A[4]__3_n_0\,
      R => '0'
    );
\A[4]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_3,
      Q => \A[4]__4_n_0\,
      R => '0'
    );
\A[4]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_3,
      Q => \A[4]__5_n_0\,
      R => '0'
    );
\A[4]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_3,
      Q => \A__16\(4),
      R => '0'
    );
\A[4]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_3,
      Q => \A[4]__7_n_0\,
      R => '0'
    );
\A[4]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_3,
      Q => \A[4]__8_n_0\,
      R => '0'
    );
\A[4]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_3,
      Q => \A[4]__9_n_0\,
      R => '0'
    );
\A[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_2,
      Q => \A_n_0_[5]\,
      R => '0'
    );
\A[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_2,
      Q => \A[5]__0_n_0\,
      R => '0'
    );
\A[5]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_2,
      Q => \A[5]__1_n_0\,
      R => '0'
    );
\A[5]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_2,
      Q => \A[5]__10_n_0\,
      R => '0'
    );
\A[5]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_2,
      Q => \A[5]__11_n_0\,
      R => '0'
    );
\A[5]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_2,
      Q => \A[5]__12_n_0\,
      R => '0'
    );
\A[5]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_2,
      Q => \A[5]__13_n_0\,
      R => '0'
    );
\A[5]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_2,
      Q => \A[5]__14_n_0\,
      R => '0'
    );
\A[5]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_2,
      Q => \A[5]__15_n_0\,
      R => '0'
    );
\A[5]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_2,
      Q => \A[5]__2_n_0\,
      R => '0'
    );
\A[5]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_2,
      Q => \A[5]__3_n_0\,
      R => '0'
    );
\A[5]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_2,
      Q => \A[5]__4_n_0\,
      R => '0'
    );
\A[5]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_2,
      Q => \A[5]__5_n_0\,
      R => '0'
    );
\A[5]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_2,
      Q => \A__16\(5),
      R => '0'
    );
\A[5]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_2,
      Q => \A[5]__7_n_0\,
      R => '0'
    );
\A[5]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_2,
      Q => \A[5]__8_n_0\,
      R => '0'
    );
\A[5]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_2,
      Q => \A[5]__9_n_0\,
      R => '0'
    );
\A[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_1,
      Q => \A_n_0_[6]\,
      R => '0'
    );
\A[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_1,
      Q => \A[6]__0_n_0\,
      R => '0'
    );
\A[6]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_1,
      Q => \A[6]__1_n_0\,
      R => '0'
    );
\A[6]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_1,
      Q => \A[6]__10_n_0\,
      R => '0'
    );
\A[6]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_1,
      Q => \A[6]__11_n_0\,
      R => '0'
    );
\A[6]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_1,
      Q => \A[6]__12_n_0\,
      R => '0'
    );
\A[6]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_1,
      Q => \A[6]__13_n_0\,
      R => '0'
    );
\A[6]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_1,
      Q => \A[6]__14_n_0\,
      R => '0'
    );
\A[6]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_1,
      Q => \A[6]__15_n_0\,
      R => '0'
    );
\A[6]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_1,
      Q => \A[6]__2_n_0\,
      R => '0'
    );
\A[6]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_1,
      Q => \A[6]__3_n_0\,
      R => '0'
    );
\A[6]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_1,
      Q => \A[6]__4_n_0\,
      R => '0'
    );
\A[6]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_1,
      Q => \A[6]__5_n_0\,
      R => '0'
    );
\A[6]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_1,
      Q => \A__16\(6),
      R => '0'
    );
\A[6]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_1,
      Q => \A[6]__7_n_0\,
      R => '0'
    );
\A[6]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_1,
      Q => \A[6]__8_n_0\,
      R => '0'
    );
\A[6]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_1,
      Q => \A[6]__9_n_0\,
      R => '0'
    );
\A[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U30_n_0,
      Q => \A_n_0_[7]\,
      R => '0'
    );
\A[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U22_n_0,
      Q => \A[7]__0_n_0\,
      R => '0'
    );
\A[7]__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U28_n_0,
      Q => \A[7]__1_n_0\,
      R => '0'
    );
\A[7]__10\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U27_n_0,
      Q => \A[7]__10_n_0\,
      R => '0'
    );
\A[7]__11\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U19_n_0,
      Q => \A[7]__11_n_0\,
      R => '0'
    );
\A[7]__12\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U23_n_0,
      Q => \A[7]__12_n_0\,
      R => '0'
    );
\A[7]__13\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U15_n_0,
      Q => \A[7]__13_n_0\,
      R => '0'
    );
\A[7]__14\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U25_n_0,
      Q => \A[7]__14_n_0\,
      R => '0'
    );
\A[7]__15\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U17_n_0,
      Q => \A[7]__15_n_0\,
      R => '0'
    );
\A[7]__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U20_n_0,
      Q => \A[7]__2_n_0\,
      R => '0'
    );
\A[7]__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U24_n_0,
      Q => \A[7]__3_n_0\,
      R => '0'
    );
\A[7]__4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U16_n_0,
      Q => \A[7]__4_n_0\,
      R => '0'
    );
\A[7]__5\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U26_n_0,
      Q => \A[7]__5_n_0\,
      R => '0'
    );
\A[7]__6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce_0,
      D => image_filter_mul_8s_8ns_16_3_U14_n_0,
      Q => \A__16\(7),
      R => '0'
    );
\A[7]__7\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U18_n_0,
      Q => \A[7]__7_n_0\,
      R => '0'
    );
\A[7]__8\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce12_out,
      D => image_filter_mul_8s_8ns_16_3_U29_n_0,
      Q => \A[7]__8_n_0\,
      R => '0'
    );
\A[7]__9\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce9_out,
      D => image_filter_mul_8s_8ns_16_3_U21_n_0,
      Q => \A[7]__9_n_0\,
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(0),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][0]_1\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(1),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][1]\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(2),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][2]\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(3),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][3]\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(4),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][4]\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(5),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][5]\
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(6),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][6]\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppiten_pp0_it12_reg_n_0,
      I2 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      I3 => img_1_data_stream_0_V_full_n,
      O => \^ce\
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => edge_val_2_i_reg_1567(7),
      I1 => \^srl_sig_reg[0][0]\,
      O => \SRL_SIG_reg[0][7]\
    );
\U_FIFO_image_filter_img_1_data_stream_0_V_shiftReg/SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it11,
      I1 => \^ce\,
      O => \SRL_SIG_reg[0][0]_0\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DCDCD0DC"
    )
        port map (
      I0 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I1 => \^q\(0),
      I2 => ap_sig_bdd_199,
      I3 => ap_start,
      I4 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_0,
      O => \ap_CS_fsm[0]_i_1__0_n_0\
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F01111"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => ap_start,
      I3 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_0,
      I4 => \^q\(0),
      O => \ap_CS_fsm[1]_i_1__1_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EE0E"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => \ap_CS_fsm[2]_i_2_n_0\,
      I2 => ap_sig_bdd_199,
      I3 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I4 => \^q\(0),
      O => \ap_CS_fsm[2]_i_1__1_n_0\
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFAAAAFFEFFFEF"
    )
        port map (
      I0 => ap_sig_bdd_199,
      I1 => ap_reg_ppiten_pp0_it2,
      I2 => ap_reg_ppiten_pp0_it3,
      I3 => ap_reg_ppiten_pp0_it4,
      I4 => ap_reg_ppiten_pp0_it11,
      I5 => ap_reg_ppiten_pp0_it12_reg_n_0,
      O => \ap_CS_fsm[2]_i_2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => ARESET
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1__1_n_0\,
      Q => ap_sig_bdd_199,
      R => ARESET
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__1_n_0\,
      Q => ap_sig_bdd_75,
      R => ARESET
    );
ap_reg_ppiten_pp0_it0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it0,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I2 => ap_sig_bdd_199,
      I3 => ap_rst_n,
      I4 => p_34_in,
      I5 => tmp_1_fu_645_p2,
      O => ap_reg_ppiten_pp0_it0_i_1_n_0
    );
ap_reg_ppiten_pp0_it0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp0_it0_i_1_n_0,
      Q => ap_reg_ppiten_pp0_it0,
      R => '0'
    );
ap_reg_ppiten_pp0_it10_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it10_reg_image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it10_reg_r_n_0,
      I1 => ap_reg_ppiten_pp0_it10_reg_r_n_0,
      O => ap_reg_ppiten_pp0_it10_reg_gate_n_0
    );
ap_reg_ppiten_pp0_it10_reg_image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r_n_0\,
      Q => ap_reg_ppiten_pp0_it10_reg_image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it10_reg_r_n_0,
      R => '0'
    );
ap_reg_ppiten_pp0_it10_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it9_reg_r_n_0,
      Q => ap_reg_ppiten_pp0_it10_reg_r_n_0,
      R => ARESET
    );
ap_reg_ppiten_pp0_it11_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it10_reg_gate_n_0,
      Q => ap_reg_ppiten_pp0_it11,
      R => ARESET
    );
ap_reg_ppiten_pp0_it12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A0C0A0C0A0"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it11,
      I1 => ap_reg_ppiten_pp0_it12_reg_n_0,
      I2 => ap_rst_n,
      I3 => buff_A_val_2_U_n_11,
      I4 => ap_sig_bdd_199,
      I5 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      O => ap_reg_ppiten_pp0_it12_i_1_n_0
    );
ap_reg_ppiten_pp0_it12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp0_it12_i_1_n_0,
      Q => ap_reg_ppiten_pp0_it12_reg_n_0,
      R => '0'
    );
ap_reg_ppiten_pp0_it1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I1 => ap_reg_ppiten_pp0_it0,
      I2 => ap_rst_n,
      I3 => ap_sig_bdd_199,
      I4 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I5 => p_34_in,
      O => ap_reg_ppiten_pp0_it1_i_1_n_0
    );
ap_reg_ppiten_pp0_it1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp0_it1_i_1_n_0,
      Q => ap_reg_ppiten_pp0_it1_reg_n_0,
      R => '0'
    );
ap_reg_ppiten_pp0_it2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      O => ap_NS_fsm5
    );
ap_reg_ppiten_pp0_it2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it1_reg_n_0,
      Q => ap_reg_ppiten_pp0_it2,
      R => ARESET
    );
ap_reg_ppiten_pp0_it3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it2,
      Q => ap_reg_ppiten_pp0_it3,
      R => ARESET
    );
ap_reg_ppiten_pp0_it4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E200E2000000"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it3,
      I1 => buff_A_val_2_U_n_11,
      I2 => ap_reg_ppiten_pp0_it4,
      I3 => ap_rst_n,
      I4 => ap_reg_ppiten_pp0_it2,
      I5 => buff_A_val_2_U_n_12,
      O => ap_reg_ppiten_pp0_it4_i_1_n_0
    );
ap_reg_ppiten_pp0_it4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_reg_ppiten_pp0_it4_i_1_n_0,
      Q => ap_reg_ppiten_pp0_it4,
      R => '0'
    );
ap_reg_ppiten_pp0_it5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => '1',
      Q => ap_reg_ppiten_pp0_it5_reg_r_n_0,
      R => ARESET
    );
ap_reg_ppiten_pp0_it6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it5_reg_r_n_0,
      Q => ap_reg_ppiten_pp0_it6_reg_r_n_0,
      R => ARESET
    );
ap_reg_ppiten_pp0_it7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it6_reg_r_n_0,
      Q => ap_reg_ppiten_pp0_it7_reg_r_n_0,
      R => ARESET
    );
ap_reg_ppiten_pp0_it8_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it7_reg_r_n_0,
      Q => ap_reg_ppiten_pp0_it8_reg_r_n_0,
      R => ARESET
    );
ap_reg_ppiten_pp0_it9_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppiten_pp0_it8_reg_r_n_0,
      Q => ap_reg_ppiten_pp0_it9_reg_r_n_0,
      R => ARESET
    );
\ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_reg_ppiten_pp0_it4,
      Q => \ap_reg_ppiten_pp0_it9_reg_srl5___image_filter_sobel_filter_core_U0_ap_reg_ppiten_pp0_it9_reg_r_n_0\
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(0),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(1),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[1]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(2),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[2]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(3),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[3]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(4),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[4]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(5),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[5]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(6),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[6]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_0_1_reg_1376(7),
      Q => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[7]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(0),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(1),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[1]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(2),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[2]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(3),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[3]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(4),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[4]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(5),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[5]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(6),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[6]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_1_reg_1382(7),
      Q => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[7]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(0),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(1),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[1]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(2),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[2]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(3),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[3]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(4),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[4]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(5),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[5]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(6),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[6]\,
      R => '0'
    );
\ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_2_1_reg_1388(7),
      Q => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[7]\,
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[0]\,
      Q => col_assign_cast_cast_fu_688_p1(0),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[10]\,
      Q => col_assign_cast_cast_fu_688_p1(10),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[11]\,
      Q => \ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg_n_0_[11]\,
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[1]\,
      Q => col_assign_cast_cast_fu_688_p1(1),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[2]\,
      Q => col_assign_cast_cast_fu_688_p1(2),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[3]\,
      Q => col_assign_cast_cast_fu_688_p1(3),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[4]\,
      Q => col_assign_cast_cast_fu_688_p1(4),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[5]\,
      Q => col_assign_cast_cast_fu_688_p1(5),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[6]\,
      Q => col_assign_cast_cast_fu_688_p1(6),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[7]\,
      Q => col_assign_cast_cast_fu_688_p1(7),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[8]\,
      Q => col_assign_cast_cast_fu_688_p1(8),
      R => '0'
    );
\ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => \col_assign_reg_403_reg_n_0_[9]\,
      Q => col_assign_cast_cast_fu_688_p1(9),
      R => '0'
    );
\ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_NS_fsm5,
      CLK => ap_clk,
      D => ap_reg_ppstg_or_cond3_reg_1357_pp0_it1,
      Q => \ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9_n_0\
    );
\ap_reg_ppstg_or_cond3_reg_1357_pp0_it11_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_or_cond3_reg_1357_pp0_it10_reg[0]_srl9_n_0\,
      Q => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      R => '0'
    );
\ap_reg_ppstg_or_cond3_reg_1357_pp0_it1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => or_cond3_reg_1357,
      Q => ap_reg_ppstg_or_cond3_reg_1357_pp0_it1,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_or_cond4_reg_1371_pp0_it9,
      Q => ap_reg_ppstg_or_cond4_reg_1371_pp0_it10,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_or_cond4_reg_1371_pp0_it10,
      Q => ap_reg_ppstg_or_cond4_reg_1371_pp0_it11,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => or_cond4_reg_1371,
      Q => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\,
      Q => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      Q => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\,
      Q => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg_n_0_[0]\,
      Q => ap_reg_ppstg_or_cond4_reg_1371_pp0_it7,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_or_cond4_reg_1371_pp0_it7,
      Q => ap_reg_ppstg_or_cond4_reg_1371_pp0_it8,
      R => '0'
    );
\ap_reg_ppstg_or_cond4_reg_1371_pp0_it9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_or_cond4_reg_1371_pp0_it8,
      Q => ap_reg_ppstg_or_cond4_reg_1371_pp0_it9,
      R => '0'
    );
\ap_reg_ppstg_or_cond_reg_1353_pp0_it1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => or_cond_reg_1353,
      Q => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      R => '0'
    );
\ap_reg_ppstg_tmp_11_reg_1333_pp0_it1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => tmp_11_reg_1333,
      Q => ap_reg_ppstg_tmp_11_reg_1333_pp0_it1,
      R => '0'
    );
\ap_reg_ppstg_tmp_11_reg_1333_pp0_it2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_tmp_11_reg_1333_pp0_it1,
      Q => ap_reg_ppstg_tmp_11_reg_1333_pp0_it2,
      R => '0'
    );
\ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => tmp_1_reg_1324,
      Q => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_ppstg_tmp_1_reg_1324_pp0_it2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      Q => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      R => '0'
    );
\ap_reg_ppstg_tmp_1_reg_1324_pp0_it3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      Q => ap_reg_ppstg_tmp_1_reg_1324_pp0_it3,
      R => '0'
    );
ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_0,
      I1 => ap_sig_bdd_199,
      I2 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I3 => ap_rst_n,
      I4 => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg,
      I5 => ap_start,
      O => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg
    );
buff_A_val_0_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0
     port map (
      ADDRBWRADDR(0) => buff_A_val_1_U_n_9,
      D(7 downto 0) => buff_A_val_0_q0(7 downto 0),
      E(0) => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      Q(10 downto 0) => col_assign_cast_cast_fu_688_p1(10 downto 0),
      \SRL_SIG_reg[1][7]\(7 downto 0) => D(7 downto 0),
      WEA(0) => ce117_out,
      \ap_CS_fsm_reg[2]\(0) => ap_sig_bdd_75,
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg_n_0,
      ap_reg_ppiten_pp0_it2 => ap_reg_ppiten_pp0_it2,
      ap_reg_ppstg_or_cond_reg_1353_pp0_it1 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      ce0 => ce0,
      \col_assign_reg_403_reg[10]\(9) => \col_assign_reg_403_reg_n_0_[10]\,
      \col_assign_reg_403_reg[10]\(8) => \col_assign_reg_403_reg_n_0_[9]\,
      \col_assign_reg_403_reg[10]\(7) => \col_assign_reg_403_reg_n_0_[8]\,
      \col_assign_reg_403_reg[10]\(6) => \col_assign_reg_403_reg_n_0_[7]\,
      \col_assign_reg_403_reg[10]\(5) => \col_assign_reg_403_reg_n_0_[6]\,
      \col_assign_reg_403_reg[10]\(4) => \col_assign_reg_403_reg_n_0_[5]\,
      \col_assign_reg_403_reg[10]\(3) => \col_assign_reg_403_reg_n_0_[4]\,
      \col_assign_reg_403_reg[10]\(2) => \col_assign_reg_403_reg_n_0_[3]\,
      \col_assign_reg_403_reg[10]\(1) => \col_assign_reg_403_reg_n_0_[2]\,
      \col_assign_reg_403_reg[10]\(0) => \col_assign_reg_403_reg_n_0_[1]\,
      col_reg_1328_reg(9 downto 0) => col_reg_1328_reg(10 downto 1),
      internal_empty_n_reg => buff_A_val_2_U_n_11,
      ram_reg => buff_A_val_0_U_n_9,
      ram_reg_0 => buff_A_val_0_U_n_10,
      ram_reg_1 => buff_A_val_0_U_n_11,
      ram_reg_2 => buff_A_val_0_U_n_12,
      ram_reg_3 => buff_A_val_0_U_n_13,
      ram_reg_4 => buff_A_val_0_U_n_14,
      ram_reg_5 => buff_A_val_0_U_n_15,
      ram_reg_6 => buff_A_val_0_U_n_16,
      ram_reg_7 => buff_A_val_0_U_n_17,
      ram_reg_8 => buff_A_val_0_U_n_18,
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
buff_A_val_1_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_0_0
     port map (
      ADDRARDADDR(10 downto 0) => tmp_12_reg_1337(10 downto 0),
      ADDRBWRADDR(0) => buff_A_val_1_U_n_9,
      D(7 downto 0) => buff_A_val_0_q0(7 downto 0),
      DOBDO(7 downto 0) => buff_A_val_1_q0(7 downto 0),
      E(0) => we1,
      Q(0) => ap_sig_bdd_75,
      WEA(0) => p_28_in,
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it0 => ap_reg_ppiten_pp0_it0,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg_n_0,
      ce0 => ce0,
      \col_assign_reg_403_reg[0]\(0) => \col_assign_reg_403_reg_n_0_[0]\,
      col_reg_1328_reg(0) => col_reg_1328_reg(0),
      \col_reg_1328_reg[10]\ => buff_A_val_0_U_n_9,
      \col_reg_1328_reg[1]\ => buff_A_val_0_U_n_18,
      \col_reg_1328_reg[2]\ => buff_A_val_0_U_n_17,
      \col_reg_1328_reg[3]\ => buff_A_val_0_U_n_16,
      \col_reg_1328_reg[4]\ => buff_A_val_0_U_n_15,
      \col_reg_1328_reg[5]\ => buff_A_val_0_U_n_14,
      \col_reg_1328_reg[6]\ => buff_A_val_0_U_n_13,
      \col_reg_1328_reg[7]\ => buff_A_val_0_U_n_12,
      \col_reg_1328_reg[8]\ => buff_A_val_0_U_n_11,
      \col_reg_1328_reg[9]\ => buff_A_val_0_U_n_10,
      p_34_in => p_34_in,
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
buff_A_val_2_U: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core_buff_A_val_2
     port map (
      ADDRARDADDR(10 downto 0) => tmp_12_reg_1337(10 downto 0),
      D(7 downto 0) => buff_A_val_2_q1(7 downto 0),
      DOBDO(7 downto 0) => buff_A_val_1_q0(7 downto 0),
      E(0) => we1,
      Q(10 downto 0) => col_assign_cast_cast_fu_688_p1(10 downto 0),
      WEA(0) => ce117_out,
      \ap_CS_fsm_reg[2]\(0) => ap_sig_bdd_75,
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it12_reg => ap_reg_ppiten_pp0_it12_reg_n_0,
      ap_reg_ppiten_pp0_it1_reg => ap_reg_ppiten_pp0_it1_reg_n_0,
      ap_reg_ppiten_pp0_it2 => ap_reg_ppiten_pp0_it2,
      ap_reg_ppiten_pp0_it3 => ap_reg_ppiten_pp0_it3,
      ap_reg_ppiten_pp0_it4_reg => buff_A_val_2_U_n_12,
      ap_reg_ppstg_or_cond3_reg_1357_pp0_it11 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      ap_reg_ppstg_or_cond_reg_1353_pp0_it1 => ap_reg_ppstg_or_cond_reg_1353_pp0_it1,
      ap_reg_ppstg_tmp_11_reg_1333_pp0_it2 => ap_reg_ppstg_tmp_11_reg_1333_pp0_it2,
      \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg[0]\ => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      img_0_data_stream_0_V_empty_n => img_0_data_stream_0_V_empty_n,
      img_0_data_stream_1_V_empty_n => img_0_data_stream_1_V_empty_n,
      img_1_data_stream_0_V_full_n => img_1_data_stream_0_V_full_n,
      img_1_data_stream_1_V_full_n => img_1_data_stream_1_V_full_n,
      ram_reg(0) => buff_C_val_0_0_s_fu_1340,
      ram_reg_0(0) => p_28_in,
      ram_reg_1 => buff_A_val_2_U_n_11,
      tmp_11_reg_1333 => tmp_11_reg_1333,
      tmp_1_reg_1324 => tmp_1_reg_1324
    );
\buff_C_val_0_0_1_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(0),
      Q => buff_C_val_0_0_1_fu_142(0),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(1),
      Q => buff_C_val_0_0_1_fu_142(1),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(2),
      Q => buff_C_val_0_0_1_fu_142(2),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(3),
      Q => buff_C_val_0_0_1_fu_142(3),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(4),
      Q => buff_C_val_0_0_1_fu_142(4),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(5),
      Q => buff_C_val_0_0_1_fu_142(5),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(6),
      Q => buff_C_val_0_0_1_fu_142(6),
      R => '0'
    );
\buff_C_val_0_0_1_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^image_filter_sobel_filter_core_u0_src_data_stream_1_v_read\,
      D => D(7),
      Q => buff_C_val_0_0_1_fu_142(7),
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(0),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[0]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(1),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[1]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(2),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[2]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(3),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[3]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(4),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[4]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(5),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[5]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(6),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[6]\,
      R => '0'
    );
\buff_C_val_0_0_s_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_0_0_1_fu_142(7),
      Q => \buff_C_val_0_0_s_fu_134_reg_n_0_[7]\,
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[0]\,
      Q => buff_C_val_0_1_reg_1376(0),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[1]\,
      Q => buff_C_val_0_1_reg_1376(1),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[2]\,
      Q => buff_C_val_0_1_reg_1376(2),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[3]\,
      Q => buff_C_val_0_1_reg_1376(3),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[4]\,
      Q => buff_C_val_0_1_reg_1376(4),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[5]\,
      Q => buff_C_val_0_1_reg_1376(5),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[6]\,
      Q => buff_C_val_0_1_reg_1376(6),
      R => '0'
    );
\buff_C_val_0_1_reg_1376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => \buff_C_val_0_0_s_fu_134_reg_n_0_[7]\,
      Q => buff_C_val_0_1_reg_1376(7),
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(0),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[0]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(1),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[1]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(2),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[2]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(3),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[3]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(4),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[4]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(5),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[5]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(6),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[6]\,
      R => '0'
    );
\buff_C_val_0_1_s_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_0_1_reg_1376(7),
      Q => \buff_C_val_0_1_s_fu_138_reg_n_0_[7]\,
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(0),
      Q => buff_C_val_1_0_1_fu_130(0),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(1),
      Q => buff_C_val_1_0_1_fu_130(1),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(2),
      Q => buff_C_val_1_0_1_fu_130(2),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(3),
      Q => buff_C_val_1_0_1_fu_130(3),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(4),
      Q => buff_C_val_1_0_1_fu_130(4),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(5),
      Q => buff_C_val_1_0_1_fu_130(5),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(6),
      Q => buff_C_val_1_0_1_fu_130(6),
      R => '0'
    );
\buff_C_val_1_0_1_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => we1,
      D => buff_A_val_0_q0(7),
      Q => buff_C_val_1_0_1_fu_130(7),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_reg_ppstg_tmp_11_reg_1333_pp0_it1,
      I1 => buff_A_val_2_U_n_11,
      I2 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      O => buff_C_val_1_0_1_load_reg_13610
    );
\buff_C_val_1_0_1_load_reg_1361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(0),
      Q => buff_C_val_1_0_1_load_reg_1361(0),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(1),
      Q => buff_C_val_1_0_1_load_reg_1361(1),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(2),
      Q => buff_C_val_1_0_1_load_reg_1361(2),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(3),
      Q => buff_C_val_1_0_1_load_reg_1361(3),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(4),
      Q => buff_C_val_1_0_1_load_reg_1361(4),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(5),
      Q => buff_C_val_1_0_1_load_reg_1361(5),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(6),
      Q => buff_C_val_1_0_1_load_reg_1361(6),
      R => '0'
    );
\buff_C_val_1_0_1_load_reg_1361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_1_load_reg_13610,
      D => buff_C_val_1_0_1_fu_130(7),
      Q => buff_C_val_1_0_1_load_reg_1361(7),
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\,
      I1 => buff_A_val_2_U_n_11,
      O => buff_C_val_1_0_load_reg_13980
    );
\buff_C_val_1_0_load_reg_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(0),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[0]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(1),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[1]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(2),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[2]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(3),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[3]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(4),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[4]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(5),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[5]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(6),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[6]\,
      R => '0'
    );
\buff_C_val_1_0_load_reg_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_1_0_load_reg_13980,
      D => buff_C_val_1_0_s_fu_146(7),
      Q => \buff_C_val_1_0_load_reg_1398_reg_n_0_[7]\,
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(0),
      Q => buff_C_val_1_0_s_fu_146(0),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(1),
      Q => buff_C_val_1_0_s_fu_146(1),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(2),
      Q => buff_C_val_1_0_s_fu_146(2),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(3),
      Q => buff_C_val_1_0_s_fu_146(3),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(4),
      Q => buff_C_val_1_0_s_fu_146(4),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(5),
      Q => buff_C_val_1_0_s_fu_146(5),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(6),
      Q => buff_C_val_1_0_s_fu_146(6),
      R => '0'
    );
\buff_C_val_1_0_s_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_0_s_fu_1340,
      D => buff_C_val_1_0_1_load_reg_1361(7),
      Q => buff_C_val_1_0_s_fu_146(7),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(0),
      Q => buff_C_val_1_1_reg_1382(0),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(1),
      Q => buff_C_val_1_1_reg_1382(1),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(2),
      Q => buff_C_val_1_1_reg_1382(2),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(3),
      Q => buff_C_val_1_1_reg_1382(3),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(4),
      Q => buff_C_val_1_1_reg_1382(4),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(5),
      Q => buff_C_val_1_1_reg_1382(5),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(6),
      Q => buff_C_val_1_1_reg_1382(6),
      R => '0'
    );
\buff_C_val_1_1_reg_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_C_val_1_0_s_fu_146(7),
      Q => buff_C_val_1_1_reg_1382(7),
      R => '0'
    );
\buff_C_val_1_1_s_fu_150[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it3,
      I2 => ap_reg_ppiten_pp0_it4,
      O => buff_C_val_0_1_s_fu_1380
    );
\buff_C_val_1_1_s_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(0),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[0]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(1),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[1]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(2),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[2]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(3),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[3]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(4),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[4]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(5),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[5]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(6),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[6]\,
      R => '0'
    );
\buff_C_val_1_1_s_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_C_val_0_1_s_fu_1380,
      D => buff_C_val_1_1_reg_1382(7),
      Q => \buff_C_val_1_1_s_fu_150_reg_n_0_[7]\,
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(0),
      Q => buff_C_val_2_1_reg_1388(0),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(1),
      Q => buff_C_val_2_1_reg_1388(1),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(2),
      Q => buff_C_val_2_1_reg_1388(2),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(3),
      Q => buff_C_val_2_1_reg_1388(3),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(4),
      Q => buff_C_val_2_1_reg_1388(4),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(5),
      Q => buff_C_val_2_1_reg_1388(5),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(6),
      Q => buff_C_val_2_1_reg_1388(6),
      R => '0'
    );
\buff_C_val_2_1_reg_1388_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm5,
      D => buff_A_val_2_q1(7),
      Q => buff_C_val_2_1_reg_1388(7),
      R => '0'
    );
\buff_C_val_2_1_s_fu_154[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      I2 => ap_reg_ppiten_pp0_it3,
      O => p_21_in
    );
\buff_C_val_2_1_s_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(0),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[0]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(1),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[1]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(2),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[2]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(3),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[3]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(4),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[4]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(5),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[5]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(6),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[6]\,
      R => '0'
    );
\buff_C_val_2_1_s_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_21_in,
      D => buff_A_val_2_q1(7),
      Q => \buff_C_val_2_1_s_fu_154_reg_n_0_[7]\,
      R => '0'
    );
\col_assign_reg_403[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8088888888888888"
    )
        port map (
      I0 => ap_sig_bdd_199,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I2 => buff_A_val_2_U_n_11,
      I3 => tmp_1_reg_1324,
      I4 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I5 => ap_sig_bdd_75,
      O => col_assign_reg_403
    );
\col_assign_reg_403[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(5),
      I1 => sel0(4),
      I2 => tmp_reg_1185(4),
      I3 => sel0(3),
      O => \col_assign_reg_403[11]_i_10_n_0\
    );
\col_assign_reg_403[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(3),
      I1 => sel0(2),
      I2 => tmp_reg_1185(2),
      I3 => sel0(1),
      O => \col_assign_reg_403[11]_i_11_n_0\
    );
\col_assign_reg_403[11]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(1),
      I1 => sel0(0),
      I2 => tmp_reg_1185(0),
      I3 => \row_reg_392_reg_n_0_[0]\,
      O => \col_assign_reg_403[11]_i_12_n_0\
    );
\col_assign_reg_403[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(6),
      I1 => tmp_reg_1185(7),
      I2 => sel0(5),
      I3 => tmp_reg_1185(6),
      O => \col_assign_reg_403[11]_i_13_n_0\
    );
\col_assign_reg_403[11]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(4),
      I1 => tmp_reg_1185(5),
      I2 => sel0(3),
      I3 => tmp_reg_1185(4),
      O => \col_assign_reg_403[11]_i_14_n_0\
    );
\col_assign_reg_403[11]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(2),
      I1 => tmp_reg_1185(3),
      I2 => sel0(1),
      I3 => tmp_reg_1185(2),
      O => \col_assign_reg_403[11]_i_15_n_0\
    );
\col_assign_reg_403[11]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(0),
      I1 => tmp_reg_1185(1),
      I2 => \row_reg_392_reg_n_0_[0]\,
      I3 => tmp_reg_1185(0),
      O => \col_assign_reg_403[11]_i_16_n_0\
    );
\col_assign_reg_403[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_sig_bdd_75,
      I1 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I2 => tmp_1_reg_1324,
      I3 => buff_A_val_2_U_n_11,
      O => col_assign_reg_4030
    );
\col_assign_reg_403[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(11),
      I1 => sel0(10),
      I2 => tmp_reg_1185(10),
      I3 => sel0(9),
      O => \col_assign_reg_403[11]_i_5_n_0\
    );
\col_assign_reg_403[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(9),
      I1 => sel0(8),
      I2 => tmp_reg_1185(8),
      I3 => sel0(7),
      O => \col_assign_reg_403[11]_i_6_n_0\
    );
\col_assign_reg_403[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(10),
      I1 => tmp_reg_1185(11),
      I2 => sel0(9),
      I3 => tmp_reg_1185(10),
      O => \col_assign_reg_403[11]_i_7_n_0\
    );
\col_assign_reg_403[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(8),
      I1 => tmp_reg_1185(9),
      I2 => sel0(7),
      I3 => tmp_reg_1185(8),
      O => \col_assign_reg_403[11]_i_8_n_0\
    );
\col_assign_reg_403[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_1185(7),
      I1 => sel0(6),
      I2 => tmp_reg_1185(6),
      I3 => sel0(5),
      O => \col_assign_reg_403[11]_i_9_n_0\
    );
\col_assign_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(0),
      Q => \col_assign_reg_403_reg_n_0_[0]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(10),
      Q => \col_assign_reg_403_reg_n_0_[10]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(11),
      Q => \col_assign_reg_403_reg_n_0_[11]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_assign_reg_403_reg[11]_i_4_n_0\,
      CO(3 downto 2) => \NLW_col_assign_reg_403_reg[11]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \col_assign_reg_403_reg[11]_i_3_n_2\,
      CO(0) => \col_assign_reg_403_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \col_assign_reg_403[11]_i_5_n_0\,
      DI(0) => \col_assign_reg_403[11]_i_6_n_0\,
      O(3 downto 0) => \NLW_col_assign_reg_403_reg[11]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \col_assign_reg_403[11]_i_7_n_0\,
      S(0) => \col_assign_reg_403[11]_i_8_n_0\
    );
\col_assign_reg_403_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_assign_reg_403_reg[11]_i_4_n_0\,
      CO(2) => \col_assign_reg_403_reg[11]_i_4_n_1\,
      CO(1) => \col_assign_reg_403_reg[11]_i_4_n_2\,
      CO(0) => \col_assign_reg_403_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \col_assign_reg_403[11]_i_9_n_0\,
      DI(2) => \col_assign_reg_403[11]_i_10_n_0\,
      DI(1) => \col_assign_reg_403[11]_i_11_n_0\,
      DI(0) => \col_assign_reg_403[11]_i_12_n_0\,
      O(3 downto 0) => \NLW_col_assign_reg_403_reg[11]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \col_assign_reg_403[11]_i_13_n_0\,
      S(2) => \col_assign_reg_403[11]_i_14_n_0\,
      S(1) => \col_assign_reg_403[11]_i_15_n_0\,
      S(0) => \col_assign_reg_403[11]_i_16_n_0\
    );
\col_assign_reg_403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(1),
      Q => \col_assign_reg_403_reg_n_0_[1]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(2),
      Q => \col_assign_reg_403_reg_n_0_[2]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(3),
      Q => \col_assign_reg_403_reg_n_0_[3]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(4),
      Q => \col_assign_reg_403_reg_n_0_[4]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(5),
      Q => \col_assign_reg_403_reg_n_0_[5]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(6),
      Q => \col_assign_reg_403_reg_n_0_[6]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(7),
      Q => \col_assign_reg_403_reg_n_0_[7]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(8),
      Q => \col_assign_reg_403_reg_n_0_[8]\,
      R => col_assign_reg_403
    );
\col_assign_reg_403_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_reg_4030,
      D => col_reg_1328_reg(9),
      Q => \col_assign_reg_403_reg_n_0_[9]\,
      R => col_assign_reg_403
    );
\col_reg_1328[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(3),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[3]\,
      O => \col_reg_1328[0]_i_2_n_0\
    );
\col_reg_1328[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(2),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[2]\,
      O => \col_reg_1328[0]_i_3_n_0\
    );
\col_reg_1328[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(1),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[1]\,
      O => \col_reg_1328[0]_i_4_n_0\
    );
\col_reg_1328[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \col_assign_reg_403_reg_n_0_[0]\,
      I1 => ap_sig_bdd_75,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => tmp_1_reg_1324,
      I4 => col_reg_1328_reg(0),
      O => \col_reg_1328[0]_i_5_n_0\
    );
\col_reg_1328[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(7),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[7]\,
      O => \col_reg_1328[4]_i_2_n_0\
    );
\col_reg_1328[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(6),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[6]\,
      O => \col_reg_1328[4]_i_3_n_0\
    );
\col_reg_1328[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(5),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[5]\,
      O => \col_reg_1328[4]_i_4_n_0\
    );
\col_reg_1328[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(4),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[4]\,
      O => \col_reg_1328[4]_i_5_n_0\
    );
\col_reg_1328[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(11),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[11]\,
      O => \col_reg_1328[8]_i_2_n_0\
    );
\col_reg_1328[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(10),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[10]\,
      O => \col_reg_1328[8]_i_3_n_0\
    );
\col_reg_1328[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(9),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[9]\,
      O => \col_reg_1328[8]_i_4_n_0\
    );
\col_reg_1328[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => col_reg_1328_reg(8),
      I1 => tmp_1_reg_1324,
      I2 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I3 => ap_sig_bdd_75,
      I4 => \col_assign_reg_403_reg_n_0_[8]\,
      O => \col_reg_1328[8]_i_5_n_0\
    );
\col_reg_1328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[0]_i_1_n_7\,
      Q => col_reg_1328_reg(0),
      R => '0'
    );
\col_reg_1328_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \col_reg_1328_reg[0]_i_1_n_0\,
      CO(2) => \col_reg_1328_reg[0]_i_1_n_1\,
      CO(1) => \col_reg_1328_reg[0]_i_1_n_2\,
      CO(0) => \col_reg_1328_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \col_reg_1328_reg[0]_i_1_n_4\,
      O(2) => \col_reg_1328_reg[0]_i_1_n_5\,
      O(1) => \col_reg_1328_reg[0]_i_1_n_6\,
      O(0) => \col_reg_1328_reg[0]_i_1_n_7\,
      S(3) => \col_reg_1328[0]_i_2_n_0\,
      S(2) => \col_reg_1328[0]_i_3_n_0\,
      S(1) => \col_reg_1328[0]_i_4_n_0\,
      S(0) => \col_reg_1328[0]_i_5_n_0\
    );
\col_reg_1328_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[8]_i_1_n_5\,
      Q => col_reg_1328_reg(10),
      R => '0'
    );
\col_reg_1328_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[8]_i_1_n_4\,
      Q => col_reg_1328_reg(11),
      R => '0'
    );
\col_reg_1328_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[0]_i_1_n_6\,
      Q => col_reg_1328_reg(1),
      R => '0'
    );
\col_reg_1328_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[0]_i_1_n_5\,
      Q => col_reg_1328_reg(2),
      R => '0'
    );
\col_reg_1328_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[0]_i_1_n_4\,
      Q => col_reg_1328_reg(3),
      R => '0'
    );
\col_reg_1328_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[4]_i_1_n_7\,
      Q => col_reg_1328_reg(4),
      R => '0'
    );
\col_reg_1328_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg_1328_reg[0]_i_1_n_0\,
      CO(3) => \col_reg_1328_reg[4]_i_1_n_0\,
      CO(2) => \col_reg_1328_reg[4]_i_1_n_1\,
      CO(1) => \col_reg_1328_reg[4]_i_1_n_2\,
      CO(0) => \col_reg_1328_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg_1328_reg[4]_i_1_n_4\,
      O(2) => \col_reg_1328_reg[4]_i_1_n_5\,
      O(1) => \col_reg_1328_reg[4]_i_1_n_6\,
      O(0) => \col_reg_1328_reg[4]_i_1_n_7\,
      S(3) => \col_reg_1328[4]_i_2_n_0\,
      S(2) => \col_reg_1328[4]_i_3_n_0\,
      S(1) => \col_reg_1328[4]_i_4_n_0\,
      S(0) => \col_reg_1328[4]_i_5_n_0\
    );
\col_reg_1328_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[4]_i_1_n_6\,
      Q => col_reg_1328_reg(5),
      R => '0'
    );
\col_reg_1328_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[4]_i_1_n_5\,
      Q => col_reg_1328_reg(6),
      R => '0'
    );
\col_reg_1328_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[4]_i_1_n_4\,
      Q => col_reg_1328_reg(7),
      R => '0'
    );
\col_reg_1328_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[8]_i_1_n_7\,
      Q => col_reg_1328_reg(8),
      R => '0'
    );
\col_reg_1328_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \col_reg_1328_reg[4]_i_1_n_0\,
      CO(3) => \NLW_col_reg_1328_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \col_reg_1328_reg[8]_i_1_n_1\,
      CO(1) => \col_reg_1328_reg[8]_i_1_n_2\,
      CO(0) => \col_reg_1328_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \col_reg_1328_reg[8]_i_1_n_4\,
      O(2) => \col_reg_1328_reg[8]_i_1_n_5\,
      O(1) => \col_reg_1328_reg[8]_i_1_n_6\,
      O(0) => \col_reg_1328_reg[8]_i_1_n_7\,
      S(3) => \col_reg_1328[8]_i_2_n_0\,
      S(2) => \col_reg_1328[8]_i_3_n_0\,
      S(1) => \col_reg_1328[8]_i_4_n_0\,
      S(0) => \col_reg_1328[8]_i_5_n_0\
    );
\col_reg_1328_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0,
      D => \col_reg_1328_reg[8]_i_1_n_6\,
      Q => col_reg_1328_reg(9),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(0),
      Q => cols_cast2_cast_reg_1175(0),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(10),
      Q => cols_cast2_cast_reg_1175(10),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(1),
      Q => cols_cast2_cast_reg_1175(1),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(2),
      Q => cols_cast2_cast_reg_1175(2),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(3),
      Q => cols_cast2_cast_reg_1175(3),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(4),
      Q => cols_cast2_cast_reg_1175(4),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(5),
      Q => cols_cast2_cast_reg_1175(5),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(6),
      Q => cols_cast2_cast_reg_1175(6),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(7),
      Q => cols_cast2_cast_reg_1175(7),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(8),
      Q => cols_cast2_cast_reg_1175(8),
      R => '0'
    );
\cols_cast2_cast_reg_1175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[10]\(9),
      Q => cols_cast2_cast_reg_1175(9),
      R => '0'
    );
\edge_val1_i_reg_1561[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(0),
      O => edge_val_fu_1048_p2(0)
    );
\edge_val1_i_reg_1561[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(1),
      O => edge_val_fu_1048_p2(1)
    );
\edge_val1_i_reg_1561[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(2),
      O => edge_val_fu_1048_p2(2)
    );
\edge_val1_i_reg_1561[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(3),
      O => edge_val_fu_1048_p2(3)
    );
\edge_val1_i_reg_1561[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(4),
      O => edge_val_fu_1048_p2(4)
    );
\edge_val1_i_reg_1561[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(5),
      O => edge_val_fu_1048_p2(5)
    );
\edge_val1_i_reg_1561[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(6),
      O => edge_val_fu_1048_p2(6)
    );
\edge_val1_i_reg_1561[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it9,
      I2 => p_0_in,
      O => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_reg_1551(6),
      I1 => edge_weight_reg_1551(7),
      O => \edge_val1_i_reg_1561[7]_i_10_n_0\
    );
\edge_val1_i_reg_1561[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_reg_1551(4),
      I1 => edge_weight_reg_1551(5),
      O => \edge_val1_i_reg_1561[7]_i_11_n_0\
    );
\edge_val1_i_reg_1561[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_reg_1551(2),
      I1 => edge_weight_reg_1551(3),
      O => \edge_val1_i_reg_1561[7]_i_12_n_0\
    );
\edge_val1_i_reg_1561[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => edge_weight_reg_1551(0),
      I1 => edge_weight_reg_1551(1),
      O => \edge_val1_i_reg_1561[7]_i_13_n_0\
    );
\edge_val1_i_reg_1561[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_reg_1551(7),
      I1 => edge_weight_reg_1551(6),
      O => \edge_val1_i_reg_1561[7]_i_14_n_0\
    );
\edge_val1_i_reg_1561[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_reg_1551(5),
      I1 => edge_weight_reg_1551(4),
      O => \edge_val1_i_reg_1561[7]_i_15_n_0\
    );
\edge_val1_i_reg_1561[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_reg_1551(3),
      I1 => edge_weight_reg_1551(2),
      O => \edge_val1_i_reg_1561[7]_i_16_n_0\
    );
\edge_val1_i_reg_1561[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => edge_weight_reg_1551(1),
      I1 => edge_weight_reg_1551(0),
      O => \edge_val1_i_reg_1561[7]_i_17_n_0\
    );
\edge_val1_i_reg_1561[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it9,
      I1 => buff_A_val_2_U_n_11,
      O => edge_val1_i_reg_15610
    );
\edge_val1_i_reg_1561[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(7),
      O => edge_val_fu_1048_p2(7)
    );
\edge_val1_i_reg_1561[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(15),
      I1 => edge_weight_reg_1551(14),
      O => \edge_val1_i_reg_1561[7]_i_6_n_0\
    );
\edge_val1_i_reg_1561[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(13),
      I1 => edge_weight_reg_1551(12),
      O => \edge_val1_i_reg_1561[7]_i_7_n_0\
    );
\edge_val1_i_reg_1561[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(11),
      I1 => edge_weight_reg_1551(10),
      O => \edge_val1_i_reg_1561[7]_i_8_n_0\
    );
\edge_val1_i_reg_1561[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => edge_weight_reg_1551(9),
      I1 => edge_weight_reg_1551(8),
      O => \edge_val1_i_reg_1561[7]_i_9_n_0\
    );
\edge_val1_i_reg_1561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(0),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(0),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(1),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(1),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(2),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(2),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(3),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(3),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(4),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(4),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(5),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(5),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(6),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(6),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_val1_i_reg_15610,
      D => edge_val_fu_1048_p2(7),
      Q => \^edge_val_2_i_reg_1567_reg[7]_0\(7),
      R => edge_val1_i_reg_1561
    );
\edge_val1_i_reg_1561_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_val1_i_reg_1561_reg[7]_i_5_n_0\,
      CO(3) => p_0_in,
      CO(2) => \edge_val1_i_reg_1561_reg[7]_i_4_n_1\,
      CO(1) => \edge_val1_i_reg_1561_reg[7]_i_4_n_2\,
      CO(0) => \edge_val1_i_reg_1561_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => edge_weight_reg_1551(15),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_edge_val1_i_reg_1561_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val1_i_reg_1561[7]_i_6_n_0\,
      S(2) => \edge_val1_i_reg_1561[7]_i_7_n_0\,
      S(1) => \edge_val1_i_reg_1561[7]_i_8_n_0\,
      S(0) => \edge_val1_i_reg_1561[7]_i_9_n_0\
    );
\edge_val1_i_reg_1561_reg[7]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_val1_i_reg_1561_reg[7]_i_5_n_0\,
      CO(2) => \edge_val1_i_reg_1561_reg[7]_i_5_n_1\,
      CO(1) => \edge_val1_i_reg_1561_reg[7]_i_5_n_2\,
      CO(0) => \edge_val1_i_reg_1561_reg[7]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val1_i_reg_1561[7]_i_10_n_0\,
      DI(2) => \edge_val1_i_reg_1561[7]_i_11_n_0\,
      DI(1) => \edge_val1_i_reg_1561[7]_i_12_n_0\,
      DI(0) => \edge_val1_i_reg_1561[7]_i_13_n_0\,
      O(3 downto 0) => \NLW_edge_val1_i_reg_1561_reg[7]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val1_i_reg_1561[7]_i_14_n_0\,
      S(2) => \edge_val1_i_reg_1561[7]_i_15_n_0\,
      S(1) => \edge_val1_i_reg_1561[7]_i_16_n_0\,
      S(0) => \edge_val1_i_reg_1561[7]_i_17_n_0\
    );
\edge_val_2_i_reg_1567[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(0),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[0]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(1),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[1]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(2),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[2]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(3),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[3]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(4),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[4]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(5),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[5]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(6),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[6]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \int_c_high_thresh_reg[31]\(0),
      I1 => buff_A_val_2_U_n_11,
      I2 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it10,
      O => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it10,
      I1 => buff_A_val_2_U_n_11,
      O => edge_val_2_i_reg_15670
    );
\edge_val_2_i_reg_1567[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(7),
      I1 => \int_c_low_thresh_reg[30]\(0),
      O => \edge_val_2_i_reg_1567[7]_i_3_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(6),
      I1 => \int_c_high_thresh_reg[7]\(6),
      I2 => \int_c_high_thresh_reg[7]\(7),
      I3 => \^edge_val_2_i_reg_1567_reg[7]_0\(7),
      O => \edge_val_2_i_reg_1567[7]_i_48_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(4),
      I1 => \int_c_high_thresh_reg[7]\(4),
      I2 => \int_c_high_thresh_reg[7]\(5),
      I3 => \^edge_val_2_i_reg_1567_reg[7]_0\(5),
      O => \edge_val_2_i_reg_1567[7]_i_49_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(2),
      I1 => \int_c_high_thresh_reg[7]\(2),
      I2 => \int_c_high_thresh_reg[7]\(3),
      I3 => \^edge_val_2_i_reg_1567_reg[7]_0\(3),
      O => \edge_val_2_i_reg_1567[7]_i_50_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(0),
      I1 => \int_c_high_thresh_reg[7]\(0),
      I2 => \int_c_high_thresh_reg[7]\(1),
      I3 => \^edge_val_2_i_reg_1567_reg[7]_0\(1),
      O => \edge_val_2_i_reg_1567[7]_i_51_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(6),
      I1 => \int_c_high_thresh_reg[7]\(6),
      I2 => \^edge_val_2_i_reg_1567_reg[7]_0\(7),
      I3 => \int_c_high_thresh_reg[7]\(7),
      O => \edge_val_2_i_reg_1567[7]_i_52_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(4),
      I1 => \int_c_high_thresh_reg[7]\(4),
      I2 => \^edge_val_2_i_reg_1567_reg[7]_0\(5),
      I3 => \int_c_high_thresh_reg[7]\(5),
      O => \edge_val_2_i_reg_1567[7]_i_53_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(2),
      I1 => \int_c_high_thresh_reg[7]\(2),
      I2 => \^edge_val_2_i_reg_1567_reg[7]_0\(3),
      I3 => \int_c_high_thresh_reg[7]\(3),
      O => \edge_val_2_i_reg_1567[7]_i_54_n_0\
    );
\edge_val_2_i_reg_1567[7]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^edge_val_2_i_reg_1567_reg[7]_0\(0),
      I1 => \int_c_high_thresh_reg[7]\(0),
      I2 => \^edge_val_2_i_reg_1567_reg[7]_0\(1),
      I3 => \int_c_high_thresh_reg[7]\(1),
      O => \edge_val_2_i_reg_1567[7]_i_55_n_0\
    );
\edge_val_2_i_reg_1567_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[0]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(0),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[1]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(1),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[2]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(2),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[3]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(3),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[4]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(4),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[5]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(5),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[6]_i_1_n_0\,
      Q => edge_val_2_i_reg_1567(6),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => edge_val_2_i_reg_15670,
      D => \edge_val_2_i_reg_1567[7]_i_3_n_0\,
      Q => edge_val_2_i_reg_1567(7),
      S => \edge_val_2_i_reg_1567[7]_i_1_n_0\
    );
\edge_val_2_i_reg_1567_reg[7]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \edge_val_2_i_reg_1567_reg[7]_i_34_n_1\,
      CO(1) => \edge_val_2_i_reg_1567_reg[7]_i_34_n_2\,
      CO(0) => \edge_val_2_i_reg_1567_reg[7]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \edge_val_2_i_reg_1567[7]_i_48_n_0\,
      DI(2) => \edge_val_2_i_reg_1567[7]_i_49_n_0\,
      DI(1) => \edge_val_2_i_reg_1567[7]_i_50_n_0\,
      DI(0) => \edge_val_2_i_reg_1567[7]_i_51_n_0\,
      O(3 downto 0) => \NLW_edge_val_2_i_reg_1567_reg[7]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_val_2_i_reg_1567[7]_i_52_n_0\,
      S(2) => \edge_val_2_i_reg_1567[7]_i_53_n_0\,
      S(1) => \edge_val_2_i_reg_1567[7]_i_54_n_0\,
      S(0) => \edge_val_2_i_reg_1567[7]_i_55_n_0\
    );
\edge_weight_reg_1551[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(2),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(2),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[0]_i_2_n_0\
    );
\edge_weight_reg_1551[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(1),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(1),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[0]_i_3_n_0\
    );
\edge_weight_reg_1551[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B11B"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(0),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(0),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[0]_i_4_n_0\
    );
\edge_weight_reg_1551[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(0),
      I1 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(0),
      O => \edge_weight_reg_1551[0]_i_5_n_0\
    );
\edge_weight_reg_1551[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(3),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(3),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[0]_i_2_n_0\,
      O => \edge_weight_reg_1551[0]_i_6_n_0\
    );
\edge_weight_reg_1551[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(2),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(2),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[0]_i_3_n_0\,
      O => \edge_weight_reg_1551[0]_i_7_n_0\
    );
\edge_weight_reg_1551[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(1),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(1),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[0]_i_4_n_0\,
      O => \edge_weight_reg_1551[0]_i_8_n_0\
    );
\edge_weight_reg_1551[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(0),
      I1 => x_weight_2_2_2_i_reg_1537(0),
      O => \edge_weight_reg_1551[0]_i_9_n_0\
    );
\edge_weight_reg_1551[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(10),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(10),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[11]_i_2_n_0\
    );
\edge_weight_reg_1551[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(9),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(9),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[11]_i_3_n_0\
    );
\edge_weight_reg_1551[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(8),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(8),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[11]_i_4_n_0\
    );
\edge_weight_reg_1551[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(7),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(7),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[11]_i_5_n_0\
    );
\edge_weight_reg_1551[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(11),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(11),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[11]_i_2_n_0\,
      O => \edge_weight_reg_1551[11]_i_6_n_0\
    );
\edge_weight_reg_1551[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(10),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(10),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[11]_i_3_n_0\,
      O => \edge_weight_reg_1551[11]_i_7_n_0\
    );
\edge_weight_reg_1551[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(9),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(9),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[11]_i_4_n_0\,
      O => \edge_weight_reg_1551[11]_i_8_n_0\
    );
\edge_weight_reg_1551[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(8),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(8),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[11]_i_5_n_0\,
      O => \edge_weight_reg_1551[11]_i_9_n_0\
    );
\edge_weight_reg_1551[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it8,
      I1 => buff_A_val_2_U_n_11,
      O => edge_weight_reg_15510
    );
\edge_weight_reg_1551[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(14),
      I1 => y_weight_2_2_2_i_reg_1544(15),
      O => \edge_weight_reg_1551[15]_i_13_n_0\
    );
\edge_weight_reg_1551[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(12),
      I1 => y_weight_2_2_2_i_reg_1544(13),
      O => \edge_weight_reg_1551[15]_i_14_n_0\
    );
\edge_weight_reg_1551[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(10),
      I1 => y_weight_2_2_2_i_reg_1544(11),
      O => \edge_weight_reg_1551[15]_i_15_n_0\
    );
\edge_weight_reg_1551[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(8),
      I1 => y_weight_2_2_2_i_reg_1544(9),
      O => \edge_weight_reg_1551[15]_i_16_n_0\
    );
\edge_weight_reg_1551[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(14),
      I1 => y_weight_2_2_2_i_reg_1544(15),
      O => \edge_weight_reg_1551[15]_i_17_n_0\
    );
\edge_weight_reg_1551[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(12),
      I1 => y_weight_2_2_2_i_reg_1544(13),
      O => \edge_weight_reg_1551[15]_i_18_n_0\
    );
\edge_weight_reg_1551[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(10),
      I1 => y_weight_2_2_2_i_reg_1544(11),
      O => \edge_weight_reg_1551[15]_i_19_n_0\
    );
\edge_weight_reg_1551[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(8),
      I1 => y_weight_2_2_2_i_reg_1544(9),
      O => \edge_weight_reg_1551[15]_i_20_n_0\
    );
\edge_weight_reg_1551[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(14),
      I1 => x_weight_2_2_2_i_reg_1537(15),
      O => \edge_weight_reg_1551[15]_i_22_n_0\
    );
\edge_weight_reg_1551[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(12),
      I1 => x_weight_2_2_2_i_reg_1537(13),
      O => \edge_weight_reg_1551[15]_i_23_n_0\
    );
\edge_weight_reg_1551[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(10),
      I1 => x_weight_2_2_2_i_reg_1537(11),
      O => \edge_weight_reg_1551[15]_i_24_n_0\
    );
\edge_weight_reg_1551[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(8),
      I1 => x_weight_2_2_2_i_reg_1537(9),
      O => \edge_weight_reg_1551[15]_i_25_n_0\
    );
\edge_weight_reg_1551[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(14),
      I1 => x_weight_2_2_2_i_reg_1537(15),
      O => \edge_weight_reg_1551[15]_i_26_n_0\
    );
\edge_weight_reg_1551[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(12),
      I1 => x_weight_2_2_2_i_reg_1537(13),
      O => \edge_weight_reg_1551[15]_i_27_n_0\
    );
\edge_weight_reg_1551[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(10),
      I1 => x_weight_2_2_2_i_reg_1537(11),
      O => \edge_weight_reg_1551[15]_i_28_n_0\
    );
\edge_weight_reg_1551[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(8),
      I1 => x_weight_2_2_2_i_reg_1537(9),
      O => \edge_weight_reg_1551[15]_i_29_n_0\
    );
\edge_weight_reg_1551[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(13),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(13),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[15]_i_3_n_0\
    );
\edge_weight_reg_1551[15]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(6),
      I1 => y_weight_2_2_2_i_reg_1544(7),
      O => \edge_weight_reg_1551[15]_i_30_n_0\
    );
\edge_weight_reg_1551[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(4),
      I1 => y_weight_2_2_2_i_reg_1544(5),
      O => \edge_weight_reg_1551[15]_i_31_n_0\
    );
\edge_weight_reg_1551[15]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(2),
      I1 => y_weight_2_2_2_i_reg_1544(3),
      O => \edge_weight_reg_1551[15]_i_32_n_0\
    );
\edge_weight_reg_1551[15]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(0),
      I1 => y_weight_2_2_2_i_reg_1544(1),
      O => \edge_weight_reg_1551[15]_i_33_n_0\
    );
\edge_weight_reg_1551[15]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(6),
      I1 => y_weight_2_2_2_i_reg_1544(7),
      O => \edge_weight_reg_1551[15]_i_34_n_0\
    );
\edge_weight_reg_1551[15]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(4),
      I1 => y_weight_2_2_2_i_reg_1544(5),
      O => \edge_weight_reg_1551[15]_i_35_n_0\
    );
\edge_weight_reg_1551[15]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(2),
      I1 => y_weight_2_2_2_i_reg_1544(3),
      O => \edge_weight_reg_1551[15]_i_36_n_0\
    );
\edge_weight_reg_1551[15]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(0),
      I1 => y_weight_2_2_2_i_reg_1544(1),
      O => \edge_weight_reg_1551[15]_i_37_n_0\
    );
\edge_weight_reg_1551[15]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(6),
      I1 => x_weight_2_2_2_i_reg_1537(7),
      O => \edge_weight_reg_1551[15]_i_38_n_0\
    );
\edge_weight_reg_1551[15]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(4),
      I1 => x_weight_2_2_2_i_reg_1537(5),
      O => \edge_weight_reg_1551[15]_i_39_n_0\
    );
\edge_weight_reg_1551[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(12),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(12),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[15]_i_4_n_0\
    );
\edge_weight_reg_1551[15]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(2),
      I1 => x_weight_2_2_2_i_reg_1537(3),
      O => \edge_weight_reg_1551[15]_i_40_n_0\
    );
\edge_weight_reg_1551[15]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(0),
      I1 => x_weight_2_2_2_i_reg_1537(1),
      O => \edge_weight_reg_1551[15]_i_41_n_0\
    );
\edge_weight_reg_1551[15]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(6),
      I1 => x_weight_2_2_2_i_reg_1537(7),
      O => \edge_weight_reg_1551[15]_i_42_n_0\
    );
\edge_weight_reg_1551[15]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(4),
      I1 => x_weight_2_2_2_i_reg_1537(5),
      O => \edge_weight_reg_1551[15]_i_43_n_0\
    );
\edge_weight_reg_1551[15]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(2),
      I1 => x_weight_2_2_2_i_reg_1537(3),
      O => \edge_weight_reg_1551[15]_i_44_n_0\
    );
\edge_weight_reg_1551[15]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(0),
      I1 => x_weight_2_2_2_i_reg_1537(1),
      O => \edge_weight_reg_1551[15]_i_45_n_0\
    );
\edge_weight_reg_1551[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(11),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(11),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[15]_i_5_n_0\
    );
\edge_weight_reg_1551[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D72B14E728D4EB1"
    )
        port map (
      I0 => x_weight_2_2_2_i_reg_1537(14),
      I1 => y_weight_2_2_2_i_reg_1544(14),
      I2 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I3 => y_weight_2_2_2_i_reg_1544(15),
      I4 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I5 => x_weight_2_2_2_i_reg_1537(15),
      O => \edge_weight_reg_1551[15]_i_6_n_0\
    );
\edge_weight_reg_1551[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \edge_weight_reg_1551[15]_i_3_n_0\,
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => y_weight_2_2_2_i_reg_1544(14),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => x_weight_2_2_2_i_reg_1537(14),
      O => \edge_weight_reg_1551[15]_i_7_n_0\
    );
\edge_weight_reg_1551[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(13),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(13),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[15]_i_4_n_0\,
      O => \edge_weight_reg_1551[15]_i_8_n_0\
    );
\edge_weight_reg_1551[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(12),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(12),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[15]_i_5_n_0\,
      O => \edge_weight_reg_1551[15]_i_9_n_0\
    );
\edge_weight_reg_1551[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(6),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(6),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[4]_i_2_n_0\
    );
\edge_weight_reg_1551[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(5),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(5),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[4]_i_3_n_0\
    );
\edge_weight_reg_1551[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(4),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(4),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[4]_i_4_n_0\
    );
\edge_weight_reg_1551[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(3),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(3),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      O => \edge_weight_reg_1551[4]_i_5_n_0\
    );
\edge_weight_reg_1551[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(7),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(7),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[4]_i_2_n_0\,
      O => \edge_weight_reg_1551[4]_i_6_n_0\
    );
\edge_weight_reg_1551[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(6),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(6),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[4]_i_3_n_0\,
      O => \edge_weight_reg_1551[4]_i_7_n_0\
    );
\edge_weight_reg_1551[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(5),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(5),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[4]_i_4_n_0\,
      O => \edge_weight_reg_1551[4]_i_8_n_0\
    );
\edge_weight_reg_1551[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => y_weight_2_2_2_i_reg_1544(4),
      I1 => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      I2 => x_weight_2_2_2_i_reg_1537(4),
      I3 => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      I4 => \edge_weight_reg_1551[4]_i_5_n_0\,
      O => \edge_weight_reg_1551[4]_i_9_n_0\
    );
\edge_weight_reg_1551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[0]_i_1_n_7\,
      Q => edge_weight_reg_1551(0),
      R => '0'
    );
\edge_weight_reg_1551_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_weight_reg_1551_reg[0]_i_1_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[0]_i_1_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[0]_i_1_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[0]_i_2_n_0\,
      DI(2) => \edge_weight_reg_1551[0]_i_3_n_0\,
      DI(1) => \edge_weight_reg_1551[0]_i_4_n_0\,
      DI(0) => \edge_weight_reg_1551[0]_i_5_n_0\,
      O(3) => \edge_weight_reg_1551_reg[0]_i_1_n_4\,
      O(2) => \edge_weight_reg_1551_reg[0]_i_1_n_5\,
      O(1) => \edge_weight_reg_1551_reg[0]_i_1_n_6\,
      O(0) => \edge_weight_reg_1551_reg[0]_i_1_n_7\,
      S(3) => \edge_weight_reg_1551[0]_i_6_n_0\,
      S(2) => \edge_weight_reg_1551[0]_i_7_n_0\,
      S(1) => \edge_weight_reg_1551[0]_i_8_n_0\,
      S(0) => \edge_weight_reg_1551[0]_i_9_n_0\
    );
\edge_weight_reg_1551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[11]_i_1_n_5\,
      Q => edge_weight_reg_1551(10),
      R => '0'
    );
\edge_weight_reg_1551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[11]_i_1_n_4\,
      Q => edge_weight_reg_1551(11),
      R => '0'
    );
\edge_weight_reg_1551_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_weight_reg_1551_reg[4]_i_1_n_0\,
      CO(3) => \edge_weight_reg_1551_reg[11]_i_1_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[11]_i_1_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[11]_i_1_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[11]_i_2_n_0\,
      DI(2) => \edge_weight_reg_1551[11]_i_3_n_0\,
      DI(1) => \edge_weight_reg_1551[11]_i_4_n_0\,
      DI(0) => \edge_weight_reg_1551[11]_i_5_n_0\,
      O(3) => \edge_weight_reg_1551_reg[11]_i_1_n_4\,
      O(2) => \edge_weight_reg_1551_reg[11]_i_1_n_5\,
      O(1) => \edge_weight_reg_1551_reg[11]_i_1_n_6\,
      O(0) => \edge_weight_reg_1551_reg[11]_i_1_n_7\,
      S(3) => \edge_weight_reg_1551[11]_i_6_n_0\,
      S(2) => \edge_weight_reg_1551[11]_i_7_n_0\,
      S(1) => \edge_weight_reg_1551[11]_i_8_n_0\,
      S(0) => \edge_weight_reg_1551[11]_i_9_n_0\
    );
\edge_weight_reg_1551_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[15]_i_2_n_7\,
      Q => edge_weight_reg_1551(12),
      R => '0'
    );
\edge_weight_reg_1551_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[15]_i_2_n_6\,
      Q => edge_weight_reg_1551(13),
      R => '0'
    );
\edge_weight_reg_1551_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[15]_i_2_n_5\,
      Q => edge_weight_reg_1551(14),
      R => '0'
    );
\edge_weight_reg_1551_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[15]_i_2_n_4\,
      Q => edge_weight_reg_1551(15),
      R => '0'
    );
\edge_weight_reg_1551_reg[15]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_weight_reg_1551_reg[15]_i_12_n_0\,
      CO(3) => \edge_weight_reg_1551_reg[15]_i_10_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[15]_i_10_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[15]_i_10_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[15]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[15]_i_13_n_0\,
      DI(2) => \edge_weight_reg_1551[15]_i_14_n_0\,
      DI(1) => \edge_weight_reg_1551[15]_i_15_n_0\,
      DI(0) => \edge_weight_reg_1551[15]_i_16_n_0\,
      O(3 downto 0) => \NLW_edge_weight_reg_1551_reg[15]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_weight_reg_1551[15]_i_17_n_0\,
      S(2) => \edge_weight_reg_1551[15]_i_18_n_0\,
      S(1) => \edge_weight_reg_1551[15]_i_19_n_0\,
      S(0) => \edge_weight_reg_1551[15]_i_20_n_0\
    );
\edge_weight_reg_1551_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_weight_reg_1551_reg[15]_i_21_n_0\,
      CO(3) => \edge_weight_reg_1551_reg[15]_i_11_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[15]_i_11_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[15]_i_11_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[15]_i_22_n_0\,
      DI(2) => \edge_weight_reg_1551[15]_i_23_n_0\,
      DI(1) => \edge_weight_reg_1551[15]_i_24_n_0\,
      DI(0) => \edge_weight_reg_1551[15]_i_25_n_0\,
      O(3 downto 0) => \NLW_edge_weight_reg_1551_reg[15]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_weight_reg_1551[15]_i_26_n_0\,
      S(2) => \edge_weight_reg_1551[15]_i_27_n_0\,
      S(1) => \edge_weight_reg_1551[15]_i_28_n_0\,
      S(0) => \edge_weight_reg_1551[15]_i_29_n_0\
    );
\edge_weight_reg_1551_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_weight_reg_1551_reg[15]_i_12_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[15]_i_12_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[15]_i_12_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[15]_i_30_n_0\,
      DI(2) => \edge_weight_reg_1551[15]_i_31_n_0\,
      DI(1) => \edge_weight_reg_1551[15]_i_32_n_0\,
      DI(0) => \edge_weight_reg_1551[15]_i_33_n_0\,
      O(3 downto 0) => \NLW_edge_weight_reg_1551_reg[15]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_weight_reg_1551[15]_i_34_n_0\,
      S(2) => \edge_weight_reg_1551[15]_i_35_n_0\,
      S(1) => \edge_weight_reg_1551[15]_i_36_n_0\,
      S(0) => \edge_weight_reg_1551[15]_i_37_n_0\
    );
\edge_weight_reg_1551_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_weight_reg_1551_reg[11]_i_1_n_0\,
      CO(3) => \NLW_edge_weight_reg_1551_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \edge_weight_reg_1551_reg[15]_i_2_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[15]_i_2_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \edge_weight_reg_1551[15]_i_3_n_0\,
      DI(1) => \edge_weight_reg_1551[15]_i_4_n_0\,
      DI(0) => \edge_weight_reg_1551[15]_i_5_n_0\,
      O(3) => \edge_weight_reg_1551_reg[15]_i_2_n_4\,
      O(2) => \edge_weight_reg_1551_reg[15]_i_2_n_5\,
      O(1) => \edge_weight_reg_1551_reg[15]_i_2_n_6\,
      O(0) => \edge_weight_reg_1551_reg[15]_i_2_n_7\,
      S(3) => \edge_weight_reg_1551[15]_i_6_n_0\,
      S(2) => \edge_weight_reg_1551[15]_i_7_n_0\,
      S(1) => \edge_weight_reg_1551[15]_i_8_n_0\,
      S(0) => \edge_weight_reg_1551[15]_i_9_n_0\
    );
\edge_weight_reg_1551_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \edge_weight_reg_1551_reg[15]_i_21_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[15]_i_21_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[15]_i_21_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[15]_i_38_n_0\,
      DI(2) => \edge_weight_reg_1551[15]_i_39_n_0\,
      DI(1) => \edge_weight_reg_1551[15]_i_40_n_0\,
      DI(0) => \edge_weight_reg_1551[15]_i_41_n_0\,
      O(3 downto 0) => \NLW_edge_weight_reg_1551_reg[15]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \edge_weight_reg_1551[15]_i_42_n_0\,
      S(2) => \edge_weight_reg_1551[15]_i_43_n_0\,
      S(1) => \edge_weight_reg_1551[15]_i_44_n_0\,
      S(0) => \edge_weight_reg_1551[15]_i_45_n_0\
    );
\edge_weight_reg_1551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[0]_i_1_n_6\,
      Q => edge_weight_reg_1551(1),
      R => '0'
    );
\edge_weight_reg_1551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[0]_i_1_n_5\,
      Q => edge_weight_reg_1551(2),
      R => '0'
    );
\edge_weight_reg_1551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[0]_i_1_n_4\,
      Q => edge_weight_reg_1551(3),
      R => '0'
    );
\edge_weight_reg_1551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[4]_i_1_n_7\,
      Q => edge_weight_reg_1551(4),
      R => '0'
    );
\edge_weight_reg_1551_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \edge_weight_reg_1551_reg[0]_i_1_n_0\,
      CO(3) => \edge_weight_reg_1551_reg[4]_i_1_n_0\,
      CO(2) => \edge_weight_reg_1551_reg[4]_i_1_n_1\,
      CO(1) => \edge_weight_reg_1551_reg[4]_i_1_n_2\,
      CO(0) => \edge_weight_reg_1551_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \edge_weight_reg_1551[4]_i_2_n_0\,
      DI(2) => \edge_weight_reg_1551[4]_i_3_n_0\,
      DI(1) => \edge_weight_reg_1551[4]_i_4_n_0\,
      DI(0) => \edge_weight_reg_1551[4]_i_5_n_0\,
      O(3) => \edge_weight_reg_1551_reg[4]_i_1_n_4\,
      O(2) => \edge_weight_reg_1551_reg[4]_i_1_n_5\,
      O(1) => \edge_weight_reg_1551_reg[4]_i_1_n_6\,
      O(0) => \edge_weight_reg_1551_reg[4]_i_1_n_7\,
      S(3) => \edge_weight_reg_1551[4]_i_6_n_0\,
      S(2) => \edge_weight_reg_1551[4]_i_7_n_0\,
      S(1) => \edge_weight_reg_1551[4]_i_8_n_0\,
      S(0) => \edge_weight_reg_1551[4]_i_9_n_0\
    );
\edge_weight_reg_1551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[4]_i_1_n_6\,
      Q => edge_weight_reg_1551(5),
      R => '0'
    );
\edge_weight_reg_1551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[4]_i_1_n_5\,
      Q => edge_weight_reg_1551(6),
      R => '0'
    );
\edge_weight_reg_1551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[4]_i_1_n_4\,
      Q => edge_weight_reg_1551(7),
      R => '0'
    );
\edge_weight_reg_1551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[11]_i_1_n_7\,
      Q => edge_weight_reg_1551(8),
      R => '0'
    );
\edge_weight_reg_1551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => edge_weight_reg_15510,
      D => \edge_weight_reg_1551_reg[11]_i_1_n_6\,
      Q => edge_weight_reg_1551(9),
      R => '0'
    );
\icmp_reg_1309[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I1 => ap_sig_bdd_199,
      I2 => \icmp_reg_1309_reg_n_0_[0]\,
      I3 => \tmp_3_reg_1314[0]_i_2_n_0\,
      O => \icmp_reg_1309[0]_i_1_n_0\
    );
\icmp_reg_1309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_1309[0]_i_1_n_0\,
      Q => \icmp_reg_1309_reg_n_0_[0]\,
      R => '0'
    );
image_filter_mul_8s_8ns_16_3_U14: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3
     port map (
      \A[7]__6\(7 downto 0) => \A__16\(7 downto 0),
      D(7) => image_filter_mul_8s_8ns_16_3_U14_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U14_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U14_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U14_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U14_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U14_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U14_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U14_n_7,
      E(0) => ce_0,
      Q(7) => \buff_C_val_2_1_s_fu_154_reg_n_0_[7]\,
      Q(6) => \buff_C_val_2_1_s_fu_154_reg_n_0_[6]\,
      Q(5) => \buff_C_val_2_1_s_fu_154_reg_n_0_[5]\,
      Q(4) => \buff_C_val_2_1_s_fu_154_reg_n_0_[4]\,
      Q(3) => \buff_C_val_2_1_s_fu_154_reg_n_0_[3]\,
      Q(2) => \buff_C_val_2_1_s_fu_154_reg_n_0_[2]\,
      Q(1) => \buff_C_val_2_1_s_fu_154_reg_n_0_[1]\,
      Q(0) => \buff_C_val_2_1_s_fu_154_reg_n_0_[0]\,
      \ap_CS_fsm_reg[2]\(0) => ap_sig_bdd_75,
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      ap_reg_ppstg_tmp_1_reg_1324_pp0_it2 => ap_reg_ppstg_tmp_1_reg_1324_pp0_it2,
      internal_empty_n_reg => buff_A_val_2_U_n_11,
      or_cond4_reg_1371 => or_cond4_reg_1371,
      p_34_in => p_34_in,
      \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0) => tmp_36_2_2_i_reg_1285(7 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => buff0(15 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U15: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_1
     port map (
      \A[7]__13\(7) => \A[7]__13_n_0\,
      \A[7]__13\(6) => \A[6]__13_n_0\,
      \A[7]__13\(5) => \A[5]__13_n_0\,
      \A[7]__13\(4) => \A[4]__13_n_0\,
      \A[7]__13\(3) => \A[3]__13_n_0\,
      \A[7]__13\(2) => \A[2]__13_n_0\,
      \A[7]__13\(1) => \A[1]__13_n_0\,
      \A[7]__13\(0) => \A[0]__13_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U15_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U15_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U15_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U15_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U15_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U15_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U15_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U15_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_0_0_s_fu_134_reg_n_0_[7]\,
      Q(6) => \buff_C_val_0_0_s_fu_134_reg_n_0_[6]\,
      Q(5) => \buff_C_val_0_0_s_fu_134_reg_n_0_[5]\,
      Q(4) => \buff_C_val_0_0_s_fu_134_reg_n_0_[4]\,
      Q(3) => \buff_C_val_0_0_s_fu_134_reg_n_0_[3]\,
      Q(2) => \buff_C_val_0_0_s_fu_134_reg_n_0_[2]\,
      Q(1) => \buff_C_val_0_0_s_fu_134_reg_n_0_[1]\,
      Q(0) => \buff_C_val_0_0_s_fu_134_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0) => tmp_36_0_i_reg_1205(7 downto 0),
      \tmp_37_0_i_reg_1457_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U15_n_8,
      \tmp_37_0_i_reg_1457_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U15_n_9,
      \tmp_37_0_i_reg_1457_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U15_n_10,
      \tmp_37_0_i_reg_1457_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U15_n_11,
      \tmp_37_0_i_reg_1457_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U15_n_12,
      \tmp_37_0_i_reg_1457_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U15_n_13,
      \tmp_37_0_i_reg_1457_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U15_n_14,
      \tmp_37_0_i_reg_1457_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U15_n_15,
      \tmp_37_0_i_reg_1457_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U15_n_16,
      \tmp_37_0_i_reg_1457_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U15_n_17,
      \tmp_37_0_i_reg_1457_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U15_n_18,
      \tmp_37_0_i_reg_1457_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U15_n_19,
      \tmp_37_0_i_reg_1457_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U15_n_20,
      \tmp_37_0_i_reg_1457_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U15_n_21,
      \tmp_37_0_i_reg_1457_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U15_n_22,
      \tmp_37_0_i_reg_1457_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U15_n_23
    );
image_filter_mul_8s_8ns_16_3_U16: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_2
     port map (
      \A[7]__4\(7) => \A[7]__4_n_0\,
      \A[7]__4\(6) => \A[6]__4_n_0\,
      \A[7]__4\(5) => \A[5]__4_n_0\,
      \A[7]__4\(4) => \A[4]__4_n_0\,
      \A[7]__4\(3) => \A[3]__4_n_0\,
      \A[7]__4\(2) => \A[2]__4_n_0\,
      \A[7]__4\(1) => \A[1]__4_n_0\,
      \A[7]__4\(0) => \A[0]__4_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U16_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U16_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U16_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U16_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U16_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U16_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U16_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U16_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_0_0_s_fu_134_reg_n_0_[7]\,
      Q(6) => \buff_C_val_0_0_s_fu_134_reg_n_0_[6]\,
      Q(5) => \buff_C_val_0_0_s_fu_134_reg_n_0_[5]\,
      Q(4) => \buff_C_val_0_0_s_fu_134_reg_n_0_[4]\,
      Q(3) => \buff_C_val_0_0_s_fu_134_reg_n_0_[3]\,
      Q(2) => \buff_C_val_0_0_s_fu_134_reg_n_0_[2]\,
      Q(1) => \buff_C_val_0_0_s_fu_134_reg_n_0_[1]\,
      Q(0) => \buff_C_val_0_0_s_fu_134_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0) => tmp_38_0_i_reg_1210(7 downto 0),
      \tmp_39_0_i_reg_1462_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U16_n_8,
      \tmp_39_0_i_reg_1462_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U16_n_9,
      \tmp_39_0_i_reg_1462_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U16_n_10,
      \tmp_39_0_i_reg_1462_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U16_n_11,
      \tmp_39_0_i_reg_1462_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U16_n_12,
      \tmp_39_0_i_reg_1462_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U16_n_13,
      \tmp_39_0_i_reg_1462_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U16_n_14,
      \tmp_39_0_i_reg_1462_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U16_n_15,
      \tmp_39_0_i_reg_1462_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U16_n_16,
      \tmp_39_0_i_reg_1462_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U16_n_17,
      \tmp_39_0_i_reg_1462_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U16_n_18,
      \tmp_39_0_i_reg_1462_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U16_n_19,
      \tmp_39_0_i_reg_1462_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U16_n_20,
      \tmp_39_0_i_reg_1462_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U16_n_21,
      \tmp_39_0_i_reg_1462_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U16_n_22,
      \tmp_39_0_i_reg_1462_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U16_n_23
    );
image_filter_mul_8s_8ns_16_3_U17: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_3
     port map (
      \A[7]__15\(7) => \A[7]__15_n_0\,
      \A[7]__15\(6) => \A[6]__15_n_0\,
      \A[7]__15\(5) => \A[5]__15_n_0\,
      \A[7]__15\(4) => \A[4]__15_n_0\,
      \A[7]__15\(3) => \A[3]__15_n_0\,
      \A[7]__15\(2) => \A[2]__15_n_0\,
      \A[7]__15\(1) => \A[1]__15_n_0\,
      \A[7]__15\(0) => \A[0]__15_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U17_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U17_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U17_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U17_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U17_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U17_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U17_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U17_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_0_1_s_fu_138_reg_n_0_[7]\,
      Q(6) => \buff_C_val_0_1_s_fu_138_reg_n_0_[6]\,
      Q(5) => \buff_C_val_0_1_s_fu_138_reg_n_0_[5]\,
      Q(4) => \buff_C_val_0_1_s_fu_138_reg_n_0_[4]\,
      Q(3) => \buff_C_val_0_1_s_fu_138_reg_n_0_[3]\,
      Q(2) => \buff_C_val_0_1_s_fu_138_reg_n_0_[2]\,
      Q(1) => \buff_C_val_0_1_s_fu_138_reg_n_0_[1]\,
      Q(0) => \buff_C_val_0_1_s_fu_138_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it3_reg_n_0_[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\,
      p_34_in => p_34_in,
      \tmp7_reg_1487_reg[15]\(15 downto 0) => tmp7_fu_921_p2(15 downto 0),
      \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0) => tmp_36_0_2_i_reg_1225(7 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => tmp_37_2_2_i_reg_1451(15 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U18: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_4
     port map (
      \A[7]__7\(7) => \A[7]__7_n_0\,
      \A[7]__7\(6) => \A[6]__7_n_0\,
      \A[7]__7\(5) => \A[5]__7_n_0\,
      \A[7]__7\(4) => \A[4]__7_n_0\,
      \A[7]__7\(3) => \A[3]__7_n_0\,
      \A[7]__7\(2) => \A[2]__7_n_0\,
      \A[7]__7\(1) => \A[1]__7_n_0\,
      \A[7]__7\(0) => \A[0]__7_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U18_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U18_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U18_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U18_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U18_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U18_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U18_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U18_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_0_1_s_fu_138_reg_n_0_[7]\,
      Q(6) => \buff_C_val_0_1_s_fu_138_reg_n_0_[6]\,
      Q(5) => \buff_C_val_0_1_s_fu_138_reg_n_0_[5]\,
      Q(4) => \buff_C_val_0_1_s_fu_138_reg_n_0_[4]\,
      Q(3) => \buff_C_val_0_1_s_fu_138_reg_n_0_[3]\,
      Q(2) => \buff_C_val_0_1_s_fu_138_reg_n_0_[2]\,
      Q(1) => \buff_C_val_0_1_s_fu_138_reg_n_0_[1]\,
      Q(0) => \buff_C_val_0_1_s_fu_138_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp14_reg_1492_reg[15]\(15 downto 0) => tmp14_fu_926_p2(15 downto 0),
      \tmp_37_2_2_i_reg_1451_reg[15]\(15 downto 0) => tmp_37_2_2_i_reg_1451(15 downto 0),
      \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0) => tmp_38_0_2_i_reg_1230(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U19: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_5
     port map (
      \A[7]__11\(7) => \A[7]__11_n_0\,
      \A[7]__11\(6) => \A[6]__11_n_0\,
      \A[7]__11\(5) => \A[5]__11_n_0\,
      \A[7]__11\(4) => \A[4]__11_n_0\,
      \A[7]__11\(3) => \A[3]__11_n_0\,
      \A[7]__11\(2) => \A[2]__11_n_0\,
      \A[7]__11\(1) => \A[1]__11_n_0\,
      \A[7]__11\(0) => \A[0]__11_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U19_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U19_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U19_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U19_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U19_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U19_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U19_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U19_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_1_1_s_fu_150_reg_n_0_[7]\,
      Q(6) => \buff_C_val_1_1_s_fu_150_reg_n_0_[6]\,
      Q(5) => \buff_C_val_1_1_s_fu_150_reg_n_0_[5]\,
      Q(4) => \buff_C_val_1_1_s_fu_150_reg_n_0_[4]\,
      Q(3) => \buff_C_val_1_1_s_fu_150_reg_n_0_[3]\,
      Q(2) => \buff_C_val_1_1_s_fu_150_reg_n_0_[2]\,
      Q(1) => \buff_C_val_1_1_s_fu_150_reg_n_0_[1]\,
      Q(0) => \buff_C_val_1_1_s_fu_150_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0) => tmp_36_1_2_i_reg_1255(7 downto 0),
      \tmp_37_1_2_i_reg_1467_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U19_n_8,
      \tmp_37_1_2_i_reg_1467_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U19_n_9,
      \tmp_37_1_2_i_reg_1467_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U19_n_10,
      \tmp_37_1_2_i_reg_1467_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U19_n_11,
      \tmp_37_1_2_i_reg_1467_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U19_n_12,
      \tmp_37_1_2_i_reg_1467_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U19_n_13,
      \tmp_37_1_2_i_reg_1467_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U19_n_14,
      \tmp_37_1_2_i_reg_1467_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U19_n_15,
      \tmp_37_1_2_i_reg_1467_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U19_n_16,
      \tmp_37_1_2_i_reg_1467_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U19_n_17,
      \tmp_37_1_2_i_reg_1467_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U19_n_18,
      \tmp_37_1_2_i_reg_1467_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U19_n_19,
      \tmp_37_1_2_i_reg_1467_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U19_n_20,
      \tmp_37_1_2_i_reg_1467_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U19_n_21,
      \tmp_37_1_2_i_reg_1467_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U19_n_22,
      \tmp_37_1_2_i_reg_1467_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U19_n_23
    );
image_filter_mul_8s_8ns_16_3_U20: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_6
     port map (
      \A[7]__2\(7) => \A[7]__2_n_0\,
      \A[7]__2\(6) => \A[6]__2_n_0\,
      \A[7]__2\(5) => \A[5]__2_n_0\,
      \A[7]__2\(4) => \A[4]__2_n_0\,
      \A[7]__2\(3) => \A[3]__2_n_0\,
      \A[7]__2\(2) => \A[2]__2_n_0\,
      \A[7]__2\(1) => \A[1]__2_n_0\,
      \A[7]__2\(0) => \A[0]__2_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U20_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U20_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U20_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U20_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U20_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U20_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U20_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U20_n_7,
      E(0) => ce9_out,
      Q(7) => \buff_C_val_1_1_s_fu_150_reg_n_0_[7]\,
      Q(6) => \buff_C_val_1_1_s_fu_150_reg_n_0_[6]\,
      Q(5) => \buff_C_val_1_1_s_fu_150_reg_n_0_[5]\,
      Q(4) => \buff_C_val_1_1_s_fu_150_reg_n_0_[4]\,
      Q(3) => \buff_C_val_1_1_s_fu_150_reg_n_0_[3]\,
      Q(2) => \buff_C_val_1_1_s_fu_150_reg_n_0_[2]\,
      Q(1) => \buff_C_val_1_1_s_fu_150_reg_n_0_[1]\,
      Q(0) => \buff_C_val_1_1_s_fu_150_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0) => tmp_38_1_2_i_reg_1260(7 downto 0),
      \tmp_39_1_2_i_reg_1472_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U20_n_8,
      \tmp_39_1_2_i_reg_1472_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U20_n_9,
      \tmp_39_1_2_i_reg_1472_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U20_n_10,
      \tmp_39_1_2_i_reg_1472_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U20_n_11,
      \tmp_39_1_2_i_reg_1472_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U20_n_12,
      \tmp_39_1_2_i_reg_1472_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U20_n_13,
      \tmp_39_1_2_i_reg_1472_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U20_n_14,
      \tmp_39_1_2_i_reg_1472_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U20_n_15,
      \tmp_39_1_2_i_reg_1472_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U20_n_16,
      \tmp_39_1_2_i_reg_1472_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U20_n_17,
      \tmp_39_1_2_i_reg_1472_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U20_n_18,
      \tmp_39_1_2_i_reg_1472_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U20_n_19,
      \tmp_39_1_2_i_reg_1472_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U20_n_20,
      \tmp_39_1_2_i_reg_1472_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U20_n_21,
      \tmp_39_1_2_i_reg_1472_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U20_n_22,
      \tmp_39_1_2_i_reg_1472_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U20_n_23
    );
image_filter_mul_8s_8ns_16_3_U21: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_7
     port map (
      \A[7]__0\(7) => image_filter_mul_8s_8ns_16_3_U21_n_0,
      \A[7]__0\(6) => image_filter_mul_8s_8ns_16_3_U21_n_1,
      \A[7]__0\(5) => image_filter_mul_8s_8ns_16_3_U21_n_2,
      \A[7]__0\(4) => image_filter_mul_8s_8ns_16_3_U21_n_3,
      \A[7]__0\(3) => image_filter_mul_8s_8ns_16_3_U21_n_4,
      \A[7]__0\(2) => image_filter_mul_8s_8ns_16_3_U21_n_5,
      \A[7]__0\(1) => image_filter_mul_8s_8ns_16_3_U21_n_6,
      \A[7]__0\(0) => image_filter_mul_8s_8ns_16_3_U21_n_7,
      \A[7]__9\(7) => \A[7]__9_n_0\,
      \A[7]__9\(6) => \A[6]__9_n_0\,
      \A[7]__9\(5) => \A[5]__9_n_0\,
      \A[7]__9\(4) => \A[4]__9_n_0\,
      \A[7]__9\(3) => \A[3]__9_n_0\,
      \A[7]__9\(2) => \A[2]__9_n_0\,
      \A[7]__9\(1) => \A[1]__9_n_0\,
      \A[7]__9\(0) => \A[0]__9_n_0\,
      D(7 downto 0) => buff_A_val_2_q1(7 downto 0),
      E(0) => ce9_out,
      Q(7 downto 0) => tmp_36_2_i_reg_1265(7 downto 0),
      ap_clk => ap_clk,
      \tmp_37_2_i_reg_1477_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U21_n_8,
      \tmp_37_2_i_reg_1477_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U21_n_9,
      \tmp_37_2_i_reg_1477_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U21_n_10,
      \tmp_37_2_i_reg_1477_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U21_n_11,
      \tmp_37_2_i_reg_1477_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U21_n_12,
      \tmp_37_2_i_reg_1477_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U21_n_13,
      \tmp_37_2_i_reg_1477_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U21_n_14,
      \tmp_37_2_i_reg_1477_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U21_n_15,
      \tmp_37_2_i_reg_1477_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U21_n_16,
      \tmp_37_2_i_reg_1477_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U21_n_17,
      \tmp_37_2_i_reg_1477_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U21_n_18,
      \tmp_37_2_i_reg_1477_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U21_n_19,
      \tmp_37_2_i_reg_1477_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U21_n_20,
      \tmp_37_2_i_reg_1477_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U21_n_21,
      \tmp_37_2_i_reg_1477_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U21_n_22,
      \tmp_37_2_i_reg_1477_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U21_n_23
    );
image_filter_mul_8s_8ns_16_3_U22: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_8
     port map (
      \A[7]__0\(7) => \A[7]__0_n_0\,
      \A[7]__0\(6) => \A[6]__0_n_0\,
      \A[7]__0\(5) => \A[5]__0_n_0\,
      \A[7]__0\(4) => \A[4]__0_n_0\,
      \A[7]__0\(3) => \A[3]__0_n_0\,
      \A[7]__0\(2) => \A[2]__0_n_0\,
      \A[7]__0\(1) => \A[1]__0_n_0\,
      \A[7]__0\(0) => \A[0]__0_n_0\,
      \A[7]__9\(7) => image_filter_mul_8s_8ns_16_3_U22_n_0,
      \A[7]__9\(6) => image_filter_mul_8s_8ns_16_3_U22_n_1,
      \A[7]__9\(5) => image_filter_mul_8s_8ns_16_3_U22_n_2,
      \A[7]__9\(4) => image_filter_mul_8s_8ns_16_3_U22_n_3,
      \A[7]__9\(3) => image_filter_mul_8s_8ns_16_3_U22_n_4,
      \A[7]__9\(2) => image_filter_mul_8s_8ns_16_3_U22_n_5,
      \A[7]__9\(1) => image_filter_mul_8s_8ns_16_3_U22_n_6,
      \A[7]__9\(0) => image_filter_mul_8s_8ns_16_3_U22_n_7,
      D(7 downto 0) => buff_A_val_2_q1(7 downto 0),
      E(0) => ce9_out,
      Q(7 downto 0) => tmp_38_2_i_reg_1270(7 downto 0),
      ap_clk => ap_clk,
      \tmp_39_2_i_reg_1482_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U22_n_8,
      \tmp_39_2_i_reg_1482_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U22_n_9,
      \tmp_39_2_i_reg_1482_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U22_n_10,
      \tmp_39_2_i_reg_1482_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U22_n_11,
      \tmp_39_2_i_reg_1482_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U22_n_12,
      \tmp_39_2_i_reg_1482_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U22_n_13,
      \tmp_39_2_i_reg_1482_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U22_n_14,
      \tmp_39_2_i_reg_1482_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U22_n_15,
      \tmp_39_2_i_reg_1482_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U22_n_16,
      \tmp_39_2_i_reg_1482_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U22_n_17,
      \tmp_39_2_i_reg_1482_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U22_n_18,
      \tmp_39_2_i_reg_1482_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U22_n_19,
      \tmp_39_2_i_reg_1482_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U22_n_20,
      \tmp_39_2_i_reg_1482_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U22_n_21,
      \tmp_39_2_i_reg_1482_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U22_n_22,
      \tmp_39_2_i_reg_1482_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U22_n_23
    );
image_filter_mul_8s_8ns_16_3_U23: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_9
     port map (
      \A[7]__12\(7) => \A[7]__12_n_0\,
      \A[7]__12\(6) => \A[6]__12_n_0\,
      \A[7]__12\(5) => \A[5]__12_n_0\,
      \A[7]__12\(4) => \A[4]__12_n_0\,
      \A[7]__12\(3) => \A[3]__12_n_0\,
      \A[7]__12\(2) => \A[2]__12_n_0\,
      \A[7]__12\(1) => \A[1]__12_n_0\,
      \A[7]__12\(0) => \A[0]__12_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U23_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U23_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U23_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U23_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U23_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U23_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U23_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U23_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp6_reg_1507_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U23_n_8,
      \tmp6_reg_1507_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U23_n_9,
      \tmp6_reg_1507_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U23_n_10,
      \tmp6_reg_1507_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U23_n_11,
      \tmp6_reg_1507_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U23_n_12,
      \tmp6_reg_1507_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U23_n_13,
      \tmp6_reg_1507_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U23_n_14,
      \tmp6_reg_1507_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U23_n_15,
      \tmp6_reg_1507_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U23_n_16,
      \tmp6_reg_1507_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U23_n_17,
      \tmp6_reg_1507_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U23_n_18,
      \tmp6_reg_1507_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U23_n_19,
      \tmp6_reg_1507_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U23_n_20,
      \tmp6_reg_1507_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U23_n_21,
      \tmp6_reg_1507_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U23_n_22,
      \tmp6_reg_1507_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U23_n_23,
      \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0) => tmp_36_0_1_i_reg_1215(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U24: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_10
     port map (
      \A[7]__3\(7) => \A[7]__3_n_0\,
      \A[7]__3\(6) => \A[6]__3_n_0\,
      \A[7]__3\(5) => \A[5]__3_n_0\,
      \A[7]__3\(4) => \A[4]__3_n_0\,
      \A[7]__3\(3) => \A[3]__3_n_0\,
      \A[7]__3\(2) => \A[2]__3_n_0\,
      \A[7]__3\(1) => \A[1]__3_n_0\,
      \A[7]__3\(0) => \A[0]__3_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U24_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U24_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U24_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U24_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U24_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U24_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U24_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U24_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_0_1_reg_1376_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp13_reg_1527_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U24_n_8,
      \tmp13_reg_1527_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U24_n_9,
      \tmp13_reg_1527_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U24_n_10,
      \tmp13_reg_1527_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U24_n_11,
      \tmp13_reg_1527_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U24_n_12,
      \tmp13_reg_1527_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U24_n_13,
      \tmp13_reg_1527_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U24_n_14,
      \tmp13_reg_1527_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U24_n_15,
      \tmp13_reg_1527_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U24_n_16,
      \tmp13_reg_1527_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U24_n_17,
      \tmp13_reg_1527_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U24_n_18,
      \tmp13_reg_1527_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U24_n_19,
      \tmp13_reg_1527_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U24_n_20,
      \tmp13_reg_1527_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U24_n_21,
      \tmp13_reg_1527_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U24_n_22,
      \tmp13_reg_1527_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U24_n_23,
      \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0) => tmp_38_0_1_i_reg_1220(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U25: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_11
     port map (
      \A[7]__14\(7) => \A[7]__14_n_0\,
      \A[7]__14\(6) => \A[6]__14_n_0\,
      \A[7]__14\(5) => \A[5]__14_n_0\,
      \A[7]__14\(4) => \A[4]__14_n_0\,
      \A[7]__14\(3) => \A[3]__14_n_0\,
      \A[7]__14\(2) => \A[2]__14_n_0\,
      \A[7]__14\(1) => \A[1]__14_n_0\,
      \A[7]__14\(0) => \A[0]__14_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U25_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U25_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U25_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U25_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U25_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U25_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U25_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U25_n_7,
      E(0) => ce12_out,
      Q(7) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[7]\,
      Q(6) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[6]\,
      Q(5) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[5]\,
      Q(4) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[4]\,
      Q(3) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[3]\,
      Q(2) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[2]\,
      Q(1) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[1]\,
      Q(0) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg[0]\ => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg_n_0_[0]\,
      p_34_in => p_34_in,
      \tmp8_reg_1512_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U25_n_9,
      \tmp8_reg_1512_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U25_n_10,
      \tmp8_reg_1512_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U25_n_11,
      \tmp8_reg_1512_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U25_n_12,
      \tmp8_reg_1512_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U25_n_13,
      \tmp8_reg_1512_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U25_n_14,
      \tmp8_reg_1512_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U25_n_15,
      \tmp8_reg_1512_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U25_n_16,
      \tmp8_reg_1512_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U25_n_17,
      \tmp8_reg_1512_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U25_n_18,
      \tmp8_reg_1512_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U25_n_19,
      \tmp8_reg_1512_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U25_n_20,
      \tmp8_reg_1512_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U25_n_21,
      \tmp8_reg_1512_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U25_n_22,
      \tmp8_reg_1512_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U25_n_23,
      \tmp8_reg_1512_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U25_n_24,
      \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0) => tmp_36_1_i_reg_1235(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U26: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_12
     port map (
      \A[7]__5\(7) => \A[7]__5_n_0\,
      \A[7]__5\(6) => \A[6]__5_n_0\,
      \A[7]__5\(5) => \A[5]__5_n_0\,
      \A[7]__5\(4) => \A[4]__5_n_0\,
      \A[7]__5\(3) => \A[3]__5_n_0\,
      \A[7]__5\(2) => \A[2]__5_n_0\,
      \A[7]__5\(1) => \A[1]__5_n_0\,
      \A[7]__5\(0) => \A[0]__5_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U26_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U26_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U26_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U26_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U26_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U26_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U26_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U26_n_7,
      E(0) => ce12_out,
      Q(7) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[7]\,
      Q(6) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[6]\,
      Q(5) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[5]\,
      Q(4) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[4]\,
      Q(3) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[3]\,
      Q(2) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[2]\,
      Q(1) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[1]\,
      Q(0) => \buff_C_val_1_0_load_reg_1398_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp15_reg_1532_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U26_n_8,
      \tmp15_reg_1532_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U26_n_9,
      \tmp15_reg_1532_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U26_n_10,
      \tmp15_reg_1532_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U26_n_11,
      \tmp15_reg_1532_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U26_n_12,
      \tmp15_reg_1532_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U26_n_13,
      \tmp15_reg_1532_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U26_n_14,
      \tmp15_reg_1532_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U26_n_15,
      \tmp15_reg_1532_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U26_n_16,
      \tmp15_reg_1532_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U26_n_17,
      \tmp15_reg_1532_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U26_n_18,
      \tmp15_reg_1532_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U26_n_19,
      \tmp15_reg_1532_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U26_n_20,
      \tmp15_reg_1532_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U26_n_21,
      \tmp15_reg_1532_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U26_n_22,
      \tmp15_reg_1532_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U26_n_23,
      \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0) => tmp_38_1_i_reg_1240(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U27: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_13
     port map (
      \A[7]__10\(7) => \A[7]__10_n_0\,
      \A[7]__10\(6) => \A[6]__10_n_0\,
      \A[7]__10\(5) => \A[5]__10_n_0\,
      \A[7]__10\(4) => \A[4]__10_n_0\,
      \A[7]__10\(3) => \A[3]__10_n_0\,
      \A[7]__10\(2) => \A[2]__10_n_0\,
      \A[7]__10\(1) => \A[1]__10_n_0\,
      \A[7]__10\(0) => \A[0]__10_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U27_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U27_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U27_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U27_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U27_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U27_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U27_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U27_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp4_reg_1502_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U27_n_8,
      \tmp4_reg_1502_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U27_n_9,
      \tmp4_reg_1502_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U27_n_10,
      \tmp4_reg_1502_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U27_n_11,
      \tmp4_reg_1502_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U27_n_12,
      \tmp4_reg_1502_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U27_n_13,
      \tmp4_reg_1502_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U27_n_14,
      \tmp4_reg_1502_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U27_n_15,
      \tmp4_reg_1502_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U27_n_16,
      \tmp4_reg_1502_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U27_n_17,
      \tmp4_reg_1502_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U27_n_18,
      \tmp4_reg_1502_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U27_n_19,
      \tmp4_reg_1502_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U27_n_20,
      \tmp4_reg_1502_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U27_n_21,
      \tmp4_reg_1502_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U27_n_22,
      \tmp4_reg_1502_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U27_n_23,
      \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0) => tmp_36_1_1_i_reg_1245(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U28: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_14
     port map (
      \A[7]__1\(7) => \A[7]__1_n_0\,
      \A[7]__1\(6) => \A[6]__1_n_0\,
      \A[7]__1\(5) => \A[5]__1_n_0\,
      \A[7]__1\(4) => \A[4]__1_n_0\,
      \A[7]__1\(3) => \A[3]__1_n_0\,
      \A[7]__1\(2) => \A[2]__1_n_0\,
      \A[7]__1\(1) => \A[1]__1_n_0\,
      \A[7]__1\(0) => \A[0]__1_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U28_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U28_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U28_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U28_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U28_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U28_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U28_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U28_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_1_1_reg_1382_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp11_reg_1522_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U28_n_8,
      \tmp11_reg_1522_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U28_n_9,
      \tmp11_reg_1522_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U28_n_10,
      \tmp11_reg_1522_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U28_n_11,
      \tmp11_reg_1522_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U28_n_12,
      \tmp11_reg_1522_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U28_n_13,
      \tmp11_reg_1522_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U28_n_14,
      \tmp11_reg_1522_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U28_n_15,
      \tmp11_reg_1522_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U28_n_16,
      \tmp11_reg_1522_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U28_n_17,
      \tmp11_reg_1522_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U28_n_18,
      \tmp11_reg_1522_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U28_n_19,
      \tmp11_reg_1522_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U28_n_20,
      \tmp11_reg_1522_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U28_n_21,
      \tmp11_reg_1522_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U28_n_22,
      \tmp11_reg_1522_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U28_n_23,
      \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0) => tmp_38_1_1_i_reg_1250(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U29: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_15
     port map (
      \A[7]__8\(7) => \A[7]__8_n_0\,
      \A[7]__8\(6) => \A[6]__8_n_0\,
      \A[7]__8\(5) => \A[5]__8_n_0\,
      \A[7]__8\(4) => \A[4]__8_n_0\,
      \A[7]__8\(3) => \A[3]__8_n_0\,
      \A[7]__8\(2) => \A[2]__8_n_0\,
      \A[7]__8\(1) => \A[1]__8_n_0\,
      \A[7]__8\(0) => \A[0]__8_n_0\,
      D(7) => image_filter_mul_8s_8ns_16_3_U29_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U29_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U29_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U29_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U29_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U29_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U29_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U29_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp3_reg_1497_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U29_n_8,
      \tmp3_reg_1497_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U29_n_9,
      \tmp3_reg_1497_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U29_n_10,
      \tmp3_reg_1497_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U29_n_11,
      \tmp3_reg_1497_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U29_n_12,
      \tmp3_reg_1497_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U29_n_13,
      \tmp3_reg_1497_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U29_n_14,
      \tmp3_reg_1497_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U29_n_15,
      \tmp3_reg_1497_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U29_n_16,
      \tmp3_reg_1497_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U29_n_17,
      \tmp3_reg_1497_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U29_n_18,
      \tmp3_reg_1497_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U29_n_19,
      \tmp3_reg_1497_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U29_n_20,
      \tmp3_reg_1497_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U29_n_21,
      \tmp3_reg_1497_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U29_n_22,
      \tmp3_reg_1497_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U29_n_23,
      \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0) => tmp_36_2_1_i_reg_1275(7 downto 0)
    );
image_filter_mul_8s_8ns_16_3_U30: entity work.system_top_image_filter_1_1_image_filter_mul_8s_8ns_16_3_16
     port map (
      \A[7]\(7) => \A_n_0_[7]\,
      \A[7]\(6) => \A_n_0_[6]\,
      \A[7]\(5) => \A_n_0_[5]\,
      \A[7]\(4) => \A_n_0_[4]\,
      \A[7]\(3) => \A_n_0_[3]\,
      \A[7]\(2) => \A_n_0_[2]\,
      \A[7]\(1) => \A_n_0_[1]\,
      \A[7]\(0) => \A_n_0_[0]\,
      D(7) => image_filter_mul_8s_8ns_16_3_U30_n_0,
      D(6) => image_filter_mul_8s_8ns_16_3_U30_n_1,
      D(5) => image_filter_mul_8s_8ns_16_3_U30_n_2,
      D(4) => image_filter_mul_8s_8ns_16_3_U30_n_3,
      D(3) => image_filter_mul_8s_8ns_16_3_U30_n_4,
      D(2) => image_filter_mul_8s_8ns_16_3_U30_n_5,
      D(1) => image_filter_mul_8s_8ns_16_3_U30_n_6,
      D(0) => image_filter_mul_8s_8ns_16_3_U30_n_7,
      E(0) => ce12_out,
      Q(7) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[7]\,
      Q(6) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[6]\,
      Q(5) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[5]\,
      Q(4) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[4]\,
      Q(3) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[3]\,
      Q(2) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[2]\,
      Q(1) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[1]\,
      Q(0) => \ap_reg_ppstg_buff_C_val_2_1_reg_1388_pp0_it4_reg_n_0_[0]\,
      ap_clk => ap_clk,
      \tmp10_reg_1517_reg[15]\(15) => image_filter_mul_8s_8ns_16_3_U30_n_8,
      \tmp10_reg_1517_reg[15]\(14) => image_filter_mul_8s_8ns_16_3_U30_n_9,
      \tmp10_reg_1517_reg[15]\(13) => image_filter_mul_8s_8ns_16_3_U30_n_10,
      \tmp10_reg_1517_reg[15]\(12) => image_filter_mul_8s_8ns_16_3_U30_n_11,
      \tmp10_reg_1517_reg[15]\(11) => image_filter_mul_8s_8ns_16_3_U30_n_12,
      \tmp10_reg_1517_reg[15]\(10) => image_filter_mul_8s_8ns_16_3_U30_n_13,
      \tmp10_reg_1517_reg[15]\(9) => image_filter_mul_8s_8ns_16_3_U30_n_14,
      \tmp10_reg_1517_reg[15]\(8) => image_filter_mul_8s_8ns_16_3_U30_n_15,
      \tmp10_reg_1517_reg[15]\(7) => image_filter_mul_8s_8ns_16_3_U30_n_16,
      \tmp10_reg_1517_reg[15]\(6) => image_filter_mul_8s_8ns_16_3_U30_n_17,
      \tmp10_reg_1517_reg[15]\(5) => image_filter_mul_8s_8ns_16_3_U30_n_18,
      \tmp10_reg_1517_reg[15]\(4) => image_filter_mul_8s_8ns_16_3_U30_n_19,
      \tmp10_reg_1517_reg[15]\(3) => image_filter_mul_8s_8ns_16_3_U30_n_20,
      \tmp10_reg_1517_reg[15]\(2) => image_filter_mul_8s_8ns_16_3_U30_n_21,
      \tmp10_reg_1517_reg[15]\(1) => image_filter_mul_8s_8ns_16_3_U30_n_22,
      \tmp10_reg_1517_reg[15]\(0) => image_filter_mul_8s_8ns_16_3_U30_n_23,
      \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0) => tmp_38_2_1_i_reg_1280(7 downto 0)
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^ce\,
      I1 => img_1_data_stream_0_V_empty_n,
      I2 => ap_reg_ppiten_pp0_it1_reg_0,
      O => mOutPtr0
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__0_n_0\,
      I1 => mOutPtr(0),
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF400040004000"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppiten_pp0_it12_reg_n_0,
      I2 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      I3 => img_1_data_stream_1_V_full_n,
      I4 => ap_reg_ppiten_pp0_it1_reg_0,
      I5 => img_1_data_stream_1_V_empty_n,
      O => \mOutPtr[0]_i_2__0_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA00000000"
    )
        port map (
      I0 => ap_reg_ppiten_pp0_it1_reg_0,
      I1 => buff_A_val_2_U_n_11,
      I2 => ap_reg_ppiten_pp0_it12_reg_n_0,
      I3 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      I4 => img_1_data_stream_1_V_full_n,
      I5 => img_1_data_stream_1_V_empty_n,
      O => mOutPtr19_out
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => img_1_data_stream_1_V_empty_n,
      I1 => ap_reg_ppiten_pp0_it1_reg_0,
      I2 => img_1_data_stream_1_V_full_n,
      I3 => ap_reg_ppstg_or_cond3_reg_1357_pp0_it11,
      I4 => ap_reg_ppiten_pp0_it12_reg_n_0,
      I5 => buff_A_val_2_U_n_11,
      O => internal_empty_n_reg
    );
\or_cond3_reg_1357[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2000"
    )
        port map (
      I0 => \tmp_3_reg_1314_reg_n_0_[0]\,
      I1 => \or_cond3_reg_1357[0]_i_2_n_0\,
      I2 => tmp_1_fu_645_p2,
      I3 => p_34_in,
      I4 => or_cond3_reg_1357,
      O => \or_cond3_reg_1357[0]_i_1_n_0\
    );
\or_cond3_reg_1357[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => buff_A_val_0_U_n_16,
      I1 => buff_A_val_0_U_n_12,
      I2 => buff_A_val_0_U_n_10,
      I3 => buff_A_val_0_U_n_11,
      I4 => \or_cond3_reg_1357[0]_i_3_n_0\,
      I5 => \or_cond3_reg_1357[0]_i_4_n_0\,
      O => \or_cond3_reg_1357[0]_i_2_n_0\
    );
\or_cond3_reg_1357[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => buff_A_val_0_U_n_9,
      I1 => col_reg_1328_reg(11),
      I2 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I3 => \col_assign_reg_403_reg_n_0_[11]\,
      I4 => buff_A_val_0_U_n_14,
      I5 => buff_A_val_0_U_n_18,
      O => \or_cond3_reg_1357[0]_i_3_n_0\
    );
\or_cond3_reg_1357[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => buff_A_val_0_U_n_15,
      I1 => col_reg_1328_reg(0),
      I2 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I3 => \col_assign_reg_403_reg_n_0_[0]\,
      I4 => buff_A_val_0_U_n_13,
      I5 => buff_A_val_0_U_n_17,
      O => \or_cond3_reg_1357[0]_i_4_n_0\
    );
\or_cond3_reg_1357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond3_reg_1357[0]_i_1_n_0\,
      Q => or_cond3_reg_1357,
      R => '0'
    );
\or_cond4_reg_1371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \or_cond4_reg_1371[0]_i_2_n_0\,
      I1 => tmp_4_reg_1319,
      I2 => \icmp_reg_1309_reg_n_0_[0]\,
      I3 => tmp_19_fu_726_p2,
      I4 => p_15_in,
      I5 => or_cond4_reg_1371,
      O => \or_cond4_reg_1371[0]_i_1_n_0\
    );
\or_cond4_reg_1371[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(11),
      O => \or_cond4_reg_1371[0]_i_10_n_0\
    );
\or_cond4_reg_1371[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(11),
      I1 => \ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg_n_0_[11]\,
      I2 => tmp_6_cast_reg_1200(10),
      I3 => col_assign_cast_cast_fu_688_p1(10),
      O => \or_cond4_reg_1371[0]_i_11_n_0\
    );
\or_cond4_reg_1371[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(9),
      I1 => col_assign_cast_cast_fu_688_p1(9),
      I2 => tmp_6_cast_reg_1200(8),
      I3 => col_assign_cast_cast_fu_688_p1(8),
      O => \or_cond4_reg_1371[0]_i_12_n_0\
    );
\or_cond4_reg_1371[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(7),
      I1 => tmp_6_cast_reg_1200(7),
      I2 => col_assign_cast_cast_fu_688_p1(6),
      I3 => tmp_6_cast_reg_1200(6),
      O => \or_cond4_reg_1371[0]_i_13_n_0\
    );
\or_cond4_reg_1371[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(5),
      I1 => tmp_6_cast_reg_1200(5),
      I2 => col_assign_cast_cast_fu_688_p1(4),
      I3 => tmp_6_cast_reg_1200(4),
      O => \or_cond4_reg_1371[0]_i_14_n_0\
    );
\or_cond4_reg_1371[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(3),
      I1 => tmp_6_cast_reg_1200(3),
      I2 => col_assign_cast_cast_fu_688_p1(2),
      I3 => tmp_6_cast_reg_1200(2),
      O => \or_cond4_reg_1371[0]_i_15_n_0\
    );
\or_cond4_reg_1371[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(1),
      I1 => tmp_6_cast_reg_1200(1),
      I2 => col_assign_cast_cast_fu_688_p1(0),
      I3 => tmp_s_reg_1190(0),
      O => \or_cond4_reg_1371[0]_i_16_n_0\
    );
\or_cond4_reg_1371[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(7),
      I1 => col_assign_cast_cast_fu_688_p1(7),
      I2 => tmp_6_cast_reg_1200(6),
      I3 => col_assign_cast_cast_fu_688_p1(6),
      O => \or_cond4_reg_1371[0]_i_17_n_0\
    );
\or_cond4_reg_1371[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(5),
      I1 => col_assign_cast_cast_fu_688_p1(5),
      I2 => tmp_6_cast_reg_1200(4),
      I3 => col_assign_cast_cast_fu_688_p1(4),
      O => \or_cond4_reg_1371[0]_i_18_n_0\
    );
\or_cond4_reg_1371[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(3),
      I1 => col_assign_cast_cast_fu_688_p1(3),
      I2 => tmp_6_cast_reg_1200(2),
      I3 => col_assign_cast_cast_fu_688_p1(2),
      O => \or_cond4_reg_1371[0]_i_19_n_0\
    );
\or_cond4_reg_1371[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(7),
      I1 => col_assign_cast_cast_fu_688_p1(2),
      I2 => col_assign_cast_cast_fu_688_p1(4),
      I3 => \or_cond4_reg_1371[0]_i_5_n_0\,
      I4 => \or_cond4_reg_1371[0]_i_6_n_0\,
      O => \or_cond4_reg_1371[0]_i_2_n_0\
    );
\or_cond4_reg_1371[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_6_cast_reg_1200(1),
      I1 => col_assign_cast_cast_fu_688_p1(1),
      I2 => col_assign_cast_cast_fu_688_p1(0),
      I3 => tmp_s_reg_1190(0),
      O => \or_cond4_reg_1371[0]_i_20_n_0\
    );
\or_cond4_reg_1371[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      I1 => buff_A_val_2_U_n_11,
      O => p_15_in
    );
\or_cond4_reg_1371[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(10),
      I1 => col_assign_cast_cast_fu_688_p1(3),
      I2 => col_assign_cast_cast_fu_688_p1(8),
      I3 => col_assign_cast_cast_fu_688_p1(1),
      O => \or_cond4_reg_1371[0]_i_5_n_0\
    );
\or_cond4_reg_1371[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(6),
      I1 => col_assign_cast_cast_fu_688_p1(5),
      I2 => \ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg_n_0_[11]\,
      I3 => col_assign_cast_cast_fu_688_p1(9),
      O => \or_cond4_reg_1371[0]_i_6_n_0\
    );
\or_cond4_reg_1371[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_reg_ppstg_col_assign_reg_403_pp0_it1_reg_n_0_[11]\,
      I1 => tmp_6_cast_reg_1200(11),
      I2 => col_assign_cast_cast_fu_688_p1(10),
      I3 => tmp_6_cast_reg_1200(10),
      O => \or_cond4_reg_1371[0]_i_8_n_0\
    );
\or_cond4_reg_1371[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => col_assign_cast_cast_fu_688_p1(9),
      I1 => tmp_6_cast_reg_1200(9),
      I2 => col_assign_cast_cast_fu_688_p1(8),
      I3 => tmp_6_cast_reg_1200(8),
      O => \or_cond4_reg_1371[0]_i_9_n_0\
    );
\or_cond4_reg_1371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond4_reg_1371[0]_i_1_n_0\,
      Q => or_cond4_reg_1371,
      R => '0'
    );
\or_cond4_reg_1371_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond4_reg_1371_reg[0]_i_7_n_0\,
      CO(3) => \NLW_or_cond4_reg_1371_reg[0]_i_3_CO_UNCONNECTED\(3),
      CO(2) => tmp_19_fu_726_p2,
      CO(1) => \or_cond4_reg_1371_reg[0]_i_3_n_2\,
      CO(0) => \or_cond4_reg_1371_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_6_cast_reg_1200(11),
      DI(1) => \or_cond4_reg_1371[0]_i_8_n_0\,
      DI(0) => \or_cond4_reg_1371[0]_i_9_n_0\,
      O(3 downto 0) => \NLW_or_cond4_reg_1371_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \or_cond4_reg_1371[0]_i_10_n_0\,
      S(1) => \or_cond4_reg_1371[0]_i_11_n_0\,
      S(0) => \or_cond4_reg_1371[0]_i_12_n_0\
    );
\or_cond4_reg_1371_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond4_reg_1371_reg[0]_i_7_n_0\,
      CO(2) => \or_cond4_reg_1371_reg[0]_i_7_n_1\,
      CO(1) => \or_cond4_reg_1371_reg[0]_i_7_n_2\,
      CO(0) => \or_cond4_reg_1371_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \or_cond4_reg_1371[0]_i_13_n_0\,
      DI(2) => \or_cond4_reg_1371[0]_i_14_n_0\,
      DI(1) => \or_cond4_reg_1371[0]_i_15_n_0\,
      DI(0) => \or_cond4_reg_1371[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_or_cond4_reg_1371_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond4_reg_1371[0]_i_17_n_0\,
      S(2) => \or_cond4_reg_1371[0]_i_18_n_0\,
      S(1) => \or_cond4_reg_1371[0]_i_19_n_0\,
      S(0) => \or_cond4_reg_1371[0]_i_20_n_0\
    );
\or_cond_reg_1353[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => tmp_8_reg_1304,
      I1 => tmp_11_fu_656_p2,
      I2 => tmp_1_fu_645_p2,
      I3 => p_34_in,
      I4 => or_cond_reg_1353,
      O => \or_cond_reg_1353[0]_i_1_n_0\
    );
\or_cond_reg_1353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \or_cond_reg_1353[0]_i_1_n_0\,
      Q => or_cond_reg_1353,
      R => '0'
    );
\rdata_data[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_sig_bdd_199,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      O => image_filter_sobel_filter_core_U0_ap_ready
    );
\row_1_reg_1299[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \row_reg_392_reg_n_0_[0]\,
      O => row_1_fu_607_p2(0)
    );
\row_1_reg_1299[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(10),
      O => \row_1_reg_1299[11]_i_2_n_0\
    );
\row_1_reg_1299[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(9),
      O => \row_1_reg_1299[11]_i_3_n_0\
    );
\row_1_reg_1299[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(8),
      O => \row_1_reg_1299[11]_i_4_n_0\
    );
\row_1_reg_1299[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      O => \row_1_reg_1299[4]_i_2_n_0\
    );
\row_1_reg_1299[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(2),
      O => \row_1_reg_1299[4]_i_3_n_0\
    );
\row_1_reg_1299[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(1),
      O => \row_1_reg_1299[4]_i_4_n_0\
    );
\row_1_reg_1299[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(0),
      O => \row_1_reg_1299[4]_i_5_n_0\
    );
\row_1_reg_1299[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(7),
      O => \row_1_reg_1299[8]_i_2_n_0\
    );
\row_1_reg_1299[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(6),
      O => \row_1_reg_1299[8]_i_3_n_0\
    );
\row_1_reg_1299[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(5),
      O => \row_1_reg_1299[8]_i_4_n_0\
    );
\row_1_reg_1299[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      O => \row_1_reg_1299[8]_i_5_n_0\
    );
\row_1_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(0),
      Q => row_1_reg_1299(0),
      R => '0'
    );
\row_1_reg_1299_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(10),
      Q => row_1_reg_1299(10),
      R => '0'
    );
\row_1_reg_1299_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(11),
      Q => row_1_reg_1299(11),
      R => '0'
    );
\row_1_reg_1299_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_1_reg_1299_reg[8]_i_1_n_0\,
      CO(3 downto 2) => \NLW_row_1_reg_1299_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \row_1_reg_1299_reg[11]_i_1_n_2\,
      CO(0) => \row_1_reg_1299_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_row_1_reg_1299_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => row_1_fu_607_p2(11 downto 9),
      S(3) => '0',
      S(2) => \row_1_reg_1299[11]_i_2_n_0\,
      S(1) => \row_1_reg_1299[11]_i_3_n_0\,
      S(0) => \row_1_reg_1299[11]_i_4_n_0\
    );
\row_1_reg_1299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(1),
      Q => row_1_reg_1299(1),
      R => '0'
    );
\row_1_reg_1299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(2),
      Q => row_1_reg_1299(2),
      R => '0'
    );
\row_1_reg_1299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(3),
      Q => row_1_reg_1299(3),
      R => '0'
    );
\row_1_reg_1299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(4),
      Q => row_1_reg_1299(4),
      R => '0'
    );
\row_1_reg_1299_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \row_1_reg_1299_reg[4]_i_1_n_0\,
      CO(2) => \row_1_reg_1299_reg[4]_i_1_n_1\,
      CO(1) => \row_1_reg_1299_reg[4]_i_1_n_2\,
      CO(0) => \row_1_reg_1299_reg[4]_i_1_n_3\,
      CYINIT => \row_reg_392_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_1_fu_607_p2(4 downto 1),
      S(3) => \row_1_reg_1299[4]_i_2_n_0\,
      S(2) => \row_1_reg_1299[4]_i_3_n_0\,
      S(1) => \row_1_reg_1299[4]_i_4_n_0\,
      S(0) => \row_1_reg_1299[4]_i_5_n_0\
    );
\row_1_reg_1299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(5),
      Q => row_1_reg_1299(5),
      R => '0'
    );
\row_1_reg_1299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(6),
      Q => row_1_reg_1299(6),
      R => '0'
    );
\row_1_reg_1299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(7),
      Q => row_1_reg_1299(7),
      R => '0'
    );
\row_1_reg_1299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(8),
      Q => row_1_reg_1299(8),
      R => '0'
    );
\row_1_reg_1299_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \row_1_reg_1299_reg[4]_i_1_n_0\,
      CO(3) => \row_1_reg_1299_reg[8]_i_1_n_0\,
      CO(2) => \row_1_reg_1299_reg[8]_i_1_n_1\,
      CO(1) => \row_1_reg_1299_reg[8]_i_1_n_2\,
      CO(0) => \row_1_reg_1299_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => row_1_fu_607_p2(8 downto 5),
      S(3) => \row_1_reg_1299[8]_i_2_n_0\,
      S(2) => \row_1_reg_1299[8]_i_3_n_0\,
      S(1) => \row_1_reg_1299[8]_i_4_n_0\,
      S(0) => \row_1_reg_1299[8]_i_5_n_0\
    );
\row_1_reg_1299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sig_bdd_199,
      D => row_1_fu_607_p2(9),
      Q => row_1_reg_1299(9),
      R => '0'
    );
\row_reg_392[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8A"
    )
        port map (
      I0 => E(0),
      I1 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      I2 => ap_reg_ppiten_pp0_it2,
      I3 => buff_A_val_2_U_n_11,
      O => row_reg_392
    );
\row_reg_392[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => buff_A_val_2_U_n_11,
      I1 => ap_reg_ppiten_pp0_it2,
      I2 => \ap_reg_ppstg_tmp_1_reg_1324_pp0_it1_reg_n_0_[0]\,
      O => row_reg_392025_out
    );
\row_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(0),
      Q => \row_reg_392_reg_n_0_[0]\,
      R => row_reg_392
    );
\row_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(10),
      Q => sel0(9),
      R => row_reg_392
    );
\row_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(11),
      Q => sel0(10),
      R => row_reg_392
    );
\row_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(1),
      Q => sel0(0),
      R => row_reg_392
    );
\row_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(2),
      Q => sel0(1),
      R => row_reg_392
    );
\row_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(3),
      Q => sel0(2),
      R => row_reg_392
    );
\row_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(4),
      Q => sel0(3),
      R => row_reg_392
    );
\row_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(5),
      Q => sel0(4),
      R => row_reg_392
    );
\row_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(6),
      Q => sel0(5),
      R => row_reg_392
    );
\row_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(7),
      Q => sel0(6),
      R => row_reg_392
    );
\row_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(8),
      Q => sel0(7),
      R => row_reg_392
    );
\row_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_reg_392025_out,
      D => row_1_reg_1299(9),
      Q => sel0(8),
      R => row_reg_392
    );
\rows_cast1_cast_reg_1180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(0),
      Q => rows_cast1_cast_reg_1180(0),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(10),
      Q => rows_cast1_cast_reg_1180(10),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(1),
      Q => rows_cast1_cast_reg_1180(1),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(2),
      Q => rows_cast1_cast_reg_1180(2),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(3),
      Q => rows_cast1_cast_reg_1180(3),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(4),
      Q => rows_cast1_cast_reg_1180(4),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(5),
      Q => rows_cast1_cast_reg_1180(5),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(6),
      Q => rows_cast1_cast_reg_1180(6),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(7),
      Q => rows_cast1_cast_reg_1180(7),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(8),
      Q => rows_cast1_cast_reg_1180(8),
      R => '0'
    );
\rows_cast1_cast_reg_1180_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[10]\(9),
      Q => rows_cast1_cast_reg_1180(9),
      R => '0'
    );
\tmp10_reg_1517[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(11),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_12,
      O => \tmp10_reg_1517[11]_i_2_n_0\
    );
\tmp10_reg_1517[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(10),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_13,
      O => \tmp10_reg_1517[11]_i_3_n_0\
    );
\tmp10_reg_1517[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(9),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_14,
      O => \tmp10_reg_1517[11]_i_4_n_0\
    );
\tmp10_reg_1517[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(8),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_15,
      O => \tmp10_reg_1517[11]_i_5_n_0\
    );
\tmp10_reg_1517[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it6_reg_n_0_[0]\,
      I1 => buff_A_val_2_U_n_11,
      O => tmp10_reg_15170
    );
\tmp10_reg_1517[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(15),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_8,
      O => \tmp10_reg_1517[15]_i_3_n_0\
    );
\tmp10_reg_1517[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(14),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_9,
      O => \tmp10_reg_1517[15]_i_4_n_0\
    );
\tmp10_reg_1517[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(13),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_10,
      O => \tmp10_reg_1517[15]_i_5_n_0\
    );
\tmp10_reg_1517[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(12),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_11,
      O => \tmp10_reg_1517[15]_i_6_n_0\
    );
\tmp10_reg_1517[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(3),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_20,
      O => \tmp10_reg_1517[3]_i_2_n_0\
    );
\tmp10_reg_1517[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(2),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_21,
      O => \tmp10_reg_1517[3]_i_3_n_0\
    );
\tmp10_reg_1517[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(1),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_22,
      O => \tmp10_reg_1517[3]_i_4_n_0\
    );
\tmp10_reg_1517[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(0),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_23,
      O => \tmp10_reg_1517[3]_i_5_n_0\
    );
\tmp10_reg_1517[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(7),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_16,
      O => \tmp10_reg_1517[7]_i_2_n_0\
    );
\tmp10_reg_1517[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(6),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_17,
      O => \tmp10_reg_1517[7]_i_3_n_0\
    );
\tmp10_reg_1517[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(5),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_18,
      O => \tmp10_reg_1517[7]_i_4_n_0\
    );
\tmp10_reg_1517[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_2_i_reg_1482(4),
      I1 => image_filter_mul_8s_8ns_16_3_U30_n_19,
      O => \tmp10_reg_1517[7]_i_5_n_0\
    );
\tmp10_reg_1517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(0),
      Q => tmp10_reg_1517(0),
      R => '0'
    );
\tmp10_reg_1517_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(10),
      Q => tmp10_reg_1517(10),
      R => '0'
    );
\tmp10_reg_1517_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(11),
      Q => tmp10_reg_1517(11),
      R => '0'
    );
\tmp10_reg_1517_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_reg_1517_reg[7]_i_1_n_0\,
      CO(3) => \tmp10_reg_1517_reg[11]_i_1_n_0\,
      CO(2) => \tmp10_reg_1517_reg[11]_i_1_n_1\,
      CO(1) => \tmp10_reg_1517_reg[11]_i_1_n_2\,
      CO(0) => \tmp10_reg_1517_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_2_i_reg_1482(11 downto 8),
      O(3 downto 0) => tmp10_fu_951_p2(11 downto 8),
      S(3) => \tmp10_reg_1517[11]_i_2_n_0\,
      S(2) => \tmp10_reg_1517[11]_i_3_n_0\,
      S(1) => \tmp10_reg_1517[11]_i_4_n_0\,
      S(0) => \tmp10_reg_1517[11]_i_5_n_0\
    );
\tmp10_reg_1517_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(12),
      Q => tmp10_reg_1517(12),
      R => '0'
    );
\tmp10_reg_1517_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(13),
      Q => tmp10_reg_1517(13),
      R => '0'
    );
\tmp10_reg_1517_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(14),
      Q => tmp10_reg_1517(14),
      R => '0'
    );
\tmp10_reg_1517_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(15),
      Q => tmp10_reg_1517(15),
      R => '0'
    );
\tmp10_reg_1517_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_reg_1517_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp10_reg_1517_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp10_reg_1517_reg[15]_i_2_n_1\,
      CO(1) => \tmp10_reg_1517_reg[15]_i_2_n_2\,
      CO(0) => \tmp10_reg_1517_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_39_2_i_reg_1482(14 downto 12),
      O(3 downto 0) => tmp10_fu_951_p2(15 downto 12),
      S(3) => \tmp10_reg_1517[15]_i_3_n_0\,
      S(2) => \tmp10_reg_1517[15]_i_4_n_0\,
      S(1) => \tmp10_reg_1517[15]_i_5_n_0\,
      S(0) => \tmp10_reg_1517[15]_i_6_n_0\
    );
\tmp10_reg_1517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(1),
      Q => tmp10_reg_1517(1),
      R => '0'
    );
\tmp10_reg_1517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(2),
      Q => tmp10_reg_1517(2),
      R => '0'
    );
\tmp10_reg_1517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(3),
      Q => tmp10_reg_1517(3),
      R => '0'
    );
\tmp10_reg_1517_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp10_reg_1517_reg[3]_i_1_n_0\,
      CO(2) => \tmp10_reg_1517_reg[3]_i_1_n_1\,
      CO(1) => \tmp10_reg_1517_reg[3]_i_1_n_2\,
      CO(0) => \tmp10_reg_1517_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_2_i_reg_1482(3 downto 0),
      O(3 downto 0) => tmp10_fu_951_p2(3 downto 0),
      S(3) => \tmp10_reg_1517[3]_i_2_n_0\,
      S(2) => \tmp10_reg_1517[3]_i_3_n_0\,
      S(1) => \tmp10_reg_1517[3]_i_4_n_0\,
      S(0) => \tmp10_reg_1517[3]_i_5_n_0\
    );
\tmp10_reg_1517_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(4),
      Q => tmp10_reg_1517(4),
      R => '0'
    );
\tmp10_reg_1517_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(5),
      Q => tmp10_reg_1517(5),
      R => '0'
    );
\tmp10_reg_1517_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(6),
      Q => tmp10_reg_1517(6),
      R => '0'
    );
\tmp10_reg_1517_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(7),
      Q => tmp10_reg_1517(7),
      R => '0'
    );
\tmp10_reg_1517_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp10_reg_1517_reg[3]_i_1_n_0\,
      CO(3) => \tmp10_reg_1517_reg[7]_i_1_n_0\,
      CO(2) => \tmp10_reg_1517_reg[7]_i_1_n_1\,
      CO(1) => \tmp10_reg_1517_reg[7]_i_1_n_2\,
      CO(0) => \tmp10_reg_1517_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_2_i_reg_1482(7 downto 4),
      O(3 downto 0) => tmp10_fu_951_p2(7 downto 4),
      S(3) => \tmp10_reg_1517[7]_i_2_n_0\,
      S(2) => \tmp10_reg_1517[7]_i_3_n_0\,
      S(1) => \tmp10_reg_1517[7]_i_4_n_0\,
      S(0) => \tmp10_reg_1517[7]_i_5_n_0\
    );
\tmp10_reg_1517_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(8),
      Q => tmp10_reg_1517(8),
      R => '0'
    );
\tmp10_reg_1517_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp10_fu_951_p2(9),
      Q => tmp10_reg_1517(9),
      R => '0'
    );
\tmp11_reg_1522[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(11),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_12,
      O => \tmp11_reg_1522[11]_i_2_n_0\
    );
\tmp11_reg_1522[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(10),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_13,
      O => \tmp11_reg_1522[11]_i_3_n_0\
    );
\tmp11_reg_1522[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(9),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_14,
      O => \tmp11_reg_1522[11]_i_4_n_0\
    );
\tmp11_reg_1522[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(8),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_15,
      O => \tmp11_reg_1522[11]_i_5_n_0\
    );
\tmp11_reg_1522[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(15),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_8,
      O => \tmp11_reg_1522[15]_i_2_n_0\
    );
\tmp11_reg_1522[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(14),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_9,
      O => \tmp11_reg_1522[15]_i_3_n_0\
    );
\tmp11_reg_1522[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(13),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_10,
      O => \tmp11_reg_1522[15]_i_4_n_0\
    );
\tmp11_reg_1522[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(12),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_11,
      O => \tmp11_reg_1522[15]_i_5_n_0\
    );
\tmp11_reg_1522[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(3),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_20,
      O => \tmp11_reg_1522[3]_i_2_n_0\
    );
\tmp11_reg_1522[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(2),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_21,
      O => \tmp11_reg_1522[3]_i_3_n_0\
    );
\tmp11_reg_1522[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(1),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_22,
      O => \tmp11_reg_1522[3]_i_4_n_0\
    );
\tmp11_reg_1522[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(0),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_23,
      O => \tmp11_reg_1522[3]_i_5_n_0\
    );
\tmp11_reg_1522[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(7),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_16,
      O => \tmp11_reg_1522[7]_i_2_n_0\
    );
\tmp11_reg_1522[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(6),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_17,
      O => \tmp11_reg_1522[7]_i_3_n_0\
    );
\tmp11_reg_1522[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(5),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_18,
      O => \tmp11_reg_1522[7]_i_4_n_0\
    );
\tmp11_reg_1522[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_1_2_i_reg_1472(4),
      I1 => image_filter_mul_8s_8ns_16_3_U28_n_19,
      O => \tmp11_reg_1522[7]_i_5_n_0\
    );
\tmp11_reg_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(0),
      Q => tmp11_reg_1522(0),
      R => '0'
    );
\tmp11_reg_1522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(10),
      Q => tmp11_reg_1522(10),
      R => '0'
    );
\tmp11_reg_1522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(11),
      Q => tmp11_reg_1522(11),
      R => '0'
    );
\tmp11_reg_1522_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_reg_1522_reg[7]_i_1_n_0\,
      CO(3) => \tmp11_reg_1522_reg[11]_i_1_n_0\,
      CO(2) => \tmp11_reg_1522_reg[11]_i_1_n_1\,
      CO(1) => \tmp11_reg_1522_reg[11]_i_1_n_2\,
      CO(0) => \tmp11_reg_1522_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_1_2_i_reg_1472(11 downto 8),
      O(3 downto 0) => tmp11_fu_956_p2(11 downto 8),
      S(3) => \tmp11_reg_1522[11]_i_2_n_0\,
      S(2) => \tmp11_reg_1522[11]_i_3_n_0\,
      S(1) => \tmp11_reg_1522[11]_i_4_n_0\,
      S(0) => \tmp11_reg_1522[11]_i_5_n_0\
    );
\tmp11_reg_1522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(12),
      Q => tmp11_reg_1522(12),
      R => '0'
    );
\tmp11_reg_1522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(13),
      Q => tmp11_reg_1522(13),
      R => '0'
    );
\tmp11_reg_1522_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(14),
      Q => tmp11_reg_1522(14),
      R => '0'
    );
\tmp11_reg_1522_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(15),
      Q => tmp11_reg_1522(15),
      R => '0'
    );
\tmp11_reg_1522_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_reg_1522_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp11_reg_1522_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp11_reg_1522_reg[15]_i_1_n_1\,
      CO(1) => \tmp11_reg_1522_reg[15]_i_1_n_2\,
      CO(0) => \tmp11_reg_1522_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_39_1_2_i_reg_1472(14 downto 12),
      O(3 downto 0) => tmp11_fu_956_p2(15 downto 12),
      S(3) => \tmp11_reg_1522[15]_i_2_n_0\,
      S(2) => \tmp11_reg_1522[15]_i_3_n_0\,
      S(1) => \tmp11_reg_1522[15]_i_4_n_0\,
      S(0) => \tmp11_reg_1522[15]_i_5_n_0\
    );
\tmp11_reg_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(1),
      Q => tmp11_reg_1522(1),
      R => '0'
    );
\tmp11_reg_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(2),
      Q => tmp11_reg_1522(2),
      R => '0'
    );
\tmp11_reg_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(3),
      Q => tmp11_reg_1522(3),
      R => '0'
    );
\tmp11_reg_1522_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp11_reg_1522_reg[3]_i_1_n_0\,
      CO(2) => \tmp11_reg_1522_reg[3]_i_1_n_1\,
      CO(1) => \tmp11_reg_1522_reg[3]_i_1_n_2\,
      CO(0) => \tmp11_reg_1522_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_1_2_i_reg_1472(3 downto 0),
      O(3 downto 0) => tmp11_fu_956_p2(3 downto 0),
      S(3) => \tmp11_reg_1522[3]_i_2_n_0\,
      S(2) => \tmp11_reg_1522[3]_i_3_n_0\,
      S(1) => \tmp11_reg_1522[3]_i_4_n_0\,
      S(0) => \tmp11_reg_1522[3]_i_5_n_0\
    );
\tmp11_reg_1522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(4),
      Q => tmp11_reg_1522(4),
      R => '0'
    );
\tmp11_reg_1522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(5),
      Q => tmp11_reg_1522(5),
      R => '0'
    );
\tmp11_reg_1522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(6),
      Q => tmp11_reg_1522(6),
      R => '0'
    );
\tmp11_reg_1522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(7),
      Q => tmp11_reg_1522(7),
      R => '0'
    );
\tmp11_reg_1522_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp11_reg_1522_reg[3]_i_1_n_0\,
      CO(3) => \tmp11_reg_1522_reg[7]_i_1_n_0\,
      CO(2) => \tmp11_reg_1522_reg[7]_i_1_n_1\,
      CO(1) => \tmp11_reg_1522_reg[7]_i_1_n_2\,
      CO(0) => \tmp11_reg_1522_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_1_2_i_reg_1472(7 downto 4),
      O(3 downto 0) => tmp11_fu_956_p2(7 downto 4),
      S(3) => \tmp11_reg_1522[7]_i_2_n_0\,
      S(2) => \tmp11_reg_1522[7]_i_3_n_0\,
      S(1) => \tmp11_reg_1522[7]_i_4_n_0\,
      S(0) => \tmp11_reg_1522[7]_i_5_n_0\
    );
\tmp11_reg_1522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(8),
      Q => tmp11_reg_1522(8),
      R => '0'
    );
\tmp11_reg_1522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp11_fu_956_p2(9),
      Q => tmp11_reg_1522(9),
      R => '0'
    );
\tmp13_reg_1527[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(11),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_12,
      O => \tmp13_reg_1527[11]_i_2_n_0\
    );
\tmp13_reg_1527[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(10),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_13,
      O => \tmp13_reg_1527[11]_i_3_n_0\
    );
\tmp13_reg_1527[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(9),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_14,
      O => \tmp13_reg_1527[11]_i_4_n_0\
    );
\tmp13_reg_1527[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(8),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_15,
      O => \tmp13_reg_1527[11]_i_5_n_0\
    );
\tmp13_reg_1527[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(15),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_8,
      O => \tmp13_reg_1527[15]_i_2_n_0\
    );
\tmp13_reg_1527[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(14),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_9,
      O => \tmp13_reg_1527[15]_i_3_n_0\
    );
\tmp13_reg_1527[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(13),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_10,
      O => \tmp13_reg_1527[15]_i_4_n_0\
    );
\tmp13_reg_1527[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(12),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_11,
      O => \tmp13_reg_1527[15]_i_5_n_0\
    );
\tmp13_reg_1527[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(3),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_20,
      O => \tmp13_reg_1527[3]_i_2_n_0\
    );
\tmp13_reg_1527[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(2),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_21,
      O => \tmp13_reg_1527[3]_i_3_n_0\
    );
\tmp13_reg_1527[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(1),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_22,
      O => \tmp13_reg_1527[3]_i_4_n_0\
    );
\tmp13_reg_1527[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(0),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_23,
      O => \tmp13_reg_1527[3]_i_5_n_0\
    );
\tmp13_reg_1527[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(7),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_16,
      O => \tmp13_reg_1527[7]_i_2_n_0\
    );
\tmp13_reg_1527[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(6),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_17,
      O => \tmp13_reg_1527[7]_i_3_n_0\
    );
\tmp13_reg_1527[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(5),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_18,
      O => \tmp13_reg_1527[7]_i_4_n_0\
    );
\tmp13_reg_1527[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_39_0_i_reg_1462(4),
      I1 => image_filter_mul_8s_8ns_16_3_U24_n_19,
      O => \tmp13_reg_1527[7]_i_5_n_0\
    );
\tmp13_reg_1527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(0),
      Q => tmp13_reg_1527(0),
      R => '0'
    );
\tmp13_reg_1527_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(10),
      Q => tmp13_reg_1527(10),
      R => '0'
    );
\tmp13_reg_1527_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(11),
      Q => tmp13_reg_1527(11),
      R => '0'
    );
\tmp13_reg_1527_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_1527_reg[7]_i_1_n_0\,
      CO(3) => \tmp13_reg_1527_reg[11]_i_1_n_0\,
      CO(2) => \tmp13_reg_1527_reg[11]_i_1_n_1\,
      CO(1) => \tmp13_reg_1527_reg[11]_i_1_n_2\,
      CO(0) => \tmp13_reg_1527_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_0_i_reg_1462(11 downto 8),
      O(3 downto 0) => tmp13_fu_961_p2(11 downto 8),
      S(3) => \tmp13_reg_1527[11]_i_2_n_0\,
      S(2) => \tmp13_reg_1527[11]_i_3_n_0\,
      S(1) => \tmp13_reg_1527[11]_i_4_n_0\,
      S(0) => \tmp13_reg_1527[11]_i_5_n_0\
    );
\tmp13_reg_1527_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(12),
      Q => tmp13_reg_1527(12),
      R => '0'
    );
\tmp13_reg_1527_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(13),
      Q => tmp13_reg_1527(13),
      R => '0'
    );
\tmp13_reg_1527_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(14),
      Q => tmp13_reg_1527(14),
      R => '0'
    );
\tmp13_reg_1527_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(15),
      Q => tmp13_reg_1527(15),
      R => '0'
    );
\tmp13_reg_1527_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_1527_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp13_reg_1527_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp13_reg_1527_reg[15]_i_1_n_1\,
      CO(1) => \tmp13_reg_1527_reg[15]_i_1_n_2\,
      CO(0) => \tmp13_reg_1527_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_39_0_i_reg_1462(14 downto 12),
      O(3 downto 0) => tmp13_fu_961_p2(15 downto 12),
      S(3) => \tmp13_reg_1527[15]_i_2_n_0\,
      S(2) => \tmp13_reg_1527[15]_i_3_n_0\,
      S(1) => \tmp13_reg_1527[15]_i_4_n_0\,
      S(0) => \tmp13_reg_1527[15]_i_5_n_0\
    );
\tmp13_reg_1527_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(1),
      Q => tmp13_reg_1527(1),
      R => '0'
    );
\tmp13_reg_1527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(2),
      Q => tmp13_reg_1527(2),
      R => '0'
    );
\tmp13_reg_1527_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(3),
      Q => tmp13_reg_1527(3),
      R => '0'
    );
\tmp13_reg_1527_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp13_reg_1527_reg[3]_i_1_n_0\,
      CO(2) => \tmp13_reg_1527_reg[3]_i_1_n_1\,
      CO(1) => \tmp13_reg_1527_reg[3]_i_1_n_2\,
      CO(0) => \tmp13_reg_1527_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_0_i_reg_1462(3 downto 0),
      O(3 downto 0) => tmp13_fu_961_p2(3 downto 0),
      S(3) => \tmp13_reg_1527[3]_i_2_n_0\,
      S(2) => \tmp13_reg_1527[3]_i_3_n_0\,
      S(1) => \tmp13_reg_1527[3]_i_4_n_0\,
      S(0) => \tmp13_reg_1527[3]_i_5_n_0\
    );
\tmp13_reg_1527_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(4),
      Q => tmp13_reg_1527(4),
      R => '0'
    );
\tmp13_reg_1527_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(5),
      Q => tmp13_reg_1527(5),
      R => '0'
    );
\tmp13_reg_1527_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(6),
      Q => tmp13_reg_1527(6),
      R => '0'
    );
\tmp13_reg_1527_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(7),
      Q => tmp13_reg_1527(7),
      R => '0'
    );
\tmp13_reg_1527_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp13_reg_1527_reg[3]_i_1_n_0\,
      CO(3) => \tmp13_reg_1527_reg[7]_i_1_n_0\,
      CO(2) => \tmp13_reg_1527_reg[7]_i_1_n_1\,
      CO(1) => \tmp13_reg_1527_reg[7]_i_1_n_2\,
      CO(0) => \tmp13_reg_1527_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_39_0_i_reg_1462(7 downto 4),
      O(3 downto 0) => tmp13_fu_961_p2(7 downto 4),
      S(3) => \tmp13_reg_1527[7]_i_2_n_0\,
      S(2) => \tmp13_reg_1527[7]_i_3_n_0\,
      S(1) => \tmp13_reg_1527[7]_i_4_n_0\,
      S(0) => \tmp13_reg_1527[7]_i_5_n_0\
    );
\tmp13_reg_1527_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(8),
      Q => tmp13_reg_1527(8),
      R => '0'
    );
\tmp13_reg_1527_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp13_fu_961_p2(9),
      Q => tmp13_reg_1527(9),
      R => '0'
    );
\tmp14_reg_1492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(0),
      Q => tmp14_reg_1492(0),
      R => '0'
    );
\tmp14_reg_1492_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(10),
      Q => tmp14_reg_1492(10),
      R => '0'
    );
\tmp14_reg_1492_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(11),
      Q => tmp14_reg_1492(11),
      R => '0'
    );
\tmp14_reg_1492_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(12),
      Q => tmp14_reg_1492(12),
      R => '0'
    );
\tmp14_reg_1492_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(13),
      Q => tmp14_reg_1492(13),
      R => '0'
    );
\tmp14_reg_1492_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(14),
      Q => tmp14_reg_1492(14),
      R => '0'
    );
\tmp14_reg_1492_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(15),
      Q => tmp14_reg_1492(15),
      R => '0'
    );
\tmp14_reg_1492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(1),
      Q => tmp14_reg_1492(1),
      R => '0'
    );
\tmp14_reg_1492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(2),
      Q => tmp14_reg_1492(2),
      R => '0'
    );
\tmp14_reg_1492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(3),
      Q => tmp14_reg_1492(3),
      R => '0'
    );
\tmp14_reg_1492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(4),
      Q => tmp14_reg_1492(4),
      R => '0'
    );
\tmp14_reg_1492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(5),
      Q => tmp14_reg_1492(5),
      R => '0'
    );
\tmp14_reg_1492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(6),
      Q => tmp14_reg_1492(6),
      R => '0'
    );
\tmp14_reg_1492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(7),
      Q => tmp14_reg_1492(7),
      R => '0'
    );
\tmp14_reg_1492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(8),
      Q => tmp14_reg_1492(8),
      R => '0'
    );
\tmp14_reg_1492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp14_fu_926_p2(9),
      Q => tmp14_reg_1492(9),
      R => '0'
    );
\tmp15_reg_1532[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(11),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_12,
      O => \tmp15_reg_1532[11]_i_2_n_0\
    );
\tmp15_reg_1532[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(10),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_13,
      O => \tmp15_reg_1532[11]_i_3_n_0\
    );
\tmp15_reg_1532[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(9),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_14,
      O => \tmp15_reg_1532[11]_i_4_n_0\
    );
\tmp15_reg_1532[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(8),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_15,
      O => \tmp15_reg_1532[11]_i_5_n_0\
    );
\tmp15_reg_1532[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(15),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_8,
      O => \tmp15_reg_1532[15]_i_2_n_0\
    );
\tmp15_reg_1532[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(14),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_9,
      O => \tmp15_reg_1532[15]_i_3_n_0\
    );
\tmp15_reg_1532[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(13),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_10,
      O => \tmp15_reg_1532[15]_i_4_n_0\
    );
\tmp15_reg_1532[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(12),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_11,
      O => \tmp15_reg_1532[15]_i_5_n_0\
    );
\tmp15_reg_1532[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(3),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_20,
      O => \tmp15_reg_1532[3]_i_2_n_0\
    );
\tmp15_reg_1532[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(2),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_21,
      O => \tmp15_reg_1532[3]_i_3_n_0\
    );
\tmp15_reg_1532[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(1),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_22,
      O => \tmp15_reg_1532[3]_i_4_n_0\
    );
\tmp15_reg_1532[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(0),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_23,
      O => \tmp15_reg_1532[3]_i_5_n_0\
    );
\tmp15_reg_1532[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(7),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_16,
      O => \tmp15_reg_1532[7]_i_2_n_0\
    );
\tmp15_reg_1532[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(6),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_17,
      O => \tmp15_reg_1532[7]_i_3_n_0\
    );
\tmp15_reg_1532[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(5),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_18,
      O => \tmp15_reg_1532[7]_i_4_n_0\
    );
\tmp15_reg_1532[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp14_reg_1492(4),
      I1 => image_filter_mul_8s_8ns_16_3_U26_n_19,
      O => \tmp15_reg_1532[7]_i_5_n_0\
    );
\tmp15_reg_1532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(0),
      Q => tmp15_reg_1532(0),
      R => '0'
    );
\tmp15_reg_1532_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(10),
      Q => tmp15_reg_1532(10),
      R => '0'
    );
\tmp15_reg_1532_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(11),
      Q => tmp15_reg_1532(11),
      R => '0'
    );
\tmp15_reg_1532_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp15_reg_1532_reg[7]_i_1_n_0\,
      CO(3) => \tmp15_reg_1532_reg[11]_i_1_n_0\,
      CO(2) => \tmp15_reg_1532_reg[11]_i_1_n_1\,
      CO(1) => \tmp15_reg_1532_reg[11]_i_1_n_2\,
      CO(0) => \tmp15_reg_1532_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp14_reg_1492(11 downto 8),
      O(3 downto 0) => tmp15_fu_966_p2(11 downto 8),
      S(3) => \tmp15_reg_1532[11]_i_2_n_0\,
      S(2) => \tmp15_reg_1532[11]_i_3_n_0\,
      S(1) => \tmp15_reg_1532[11]_i_4_n_0\,
      S(0) => \tmp15_reg_1532[11]_i_5_n_0\
    );
\tmp15_reg_1532_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(12),
      Q => tmp15_reg_1532(12),
      R => '0'
    );
\tmp15_reg_1532_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(13),
      Q => tmp15_reg_1532(13),
      R => '0'
    );
\tmp15_reg_1532_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(14),
      Q => tmp15_reg_1532(14),
      R => '0'
    );
\tmp15_reg_1532_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(15),
      Q => tmp15_reg_1532(15),
      R => '0'
    );
\tmp15_reg_1532_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp15_reg_1532_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp15_reg_1532_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp15_reg_1532_reg[15]_i_1_n_1\,
      CO(1) => \tmp15_reg_1532_reg[15]_i_1_n_2\,
      CO(0) => \tmp15_reg_1532_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp14_reg_1492(14 downto 12),
      O(3 downto 0) => tmp15_fu_966_p2(15 downto 12),
      S(3) => \tmp15_reg_1532[15]_i_2_n_0\,
      S(2) => \tmp15_reg_1532[15]_i_3_n_0\,
      S(1) => \tmp15_reg_1532[15]_i_4_n_0\,
      S(0) => \tmp15_reg_1532[15]_i_5_n_0\
    );
\tmp15_reg_1532_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(1),
      Q => tmp15_reg_1532(1),
      R => '0'
    );
\tmp15_reg_1532_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(2),
      Q => tmp15_reg_1532(2),
      R => '0'
    );
\tmp15_reg_1532_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(3),
      Q => tmp15_reg_1532(3),
      R => '0'
    );
\tmp15_reg_1532_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp15_reg_1532_reg[3]_i_1_n_0\,
      CO(2) => \tmp15_reg_1532_reg[3]_i_1_n_1\,
      CO(1) => \tmp15_reg_1532_reg[3]_i_1_n_2\,
      CO(0) => \tmp15_reg_1532_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp14_reg_1492(3 downto 0),
      O(3 downto 0) => tmp15_fu_966_p2(3 downto 0),
      S(3) => \tmp15_reg_1532[3]_i_2_n_0\,
      S(2) => \tmp15_reg_1532[3]_i_3_n_0\,
      S(1) => \tmp15_reg_1532[3]_i_4_n_0\,
      S(0) => \tmp15_reg_1532[3]_i_5_n_0\
    );
\tmp15_reg_1532_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(4),
      Q => tmp15_reg_1532(4),
      R => '0'
    );
\tmp15_reg_1532_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(5),
      Q => tmp15_reg_1532(5),
      R => '0'
    );
\tmp15_reg_1532_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(6),
      Q => tmp15_reg_1532(6),
      R => '0'
    );
\tmp15_reg_1532_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(7),
      Q => tmp15_reg_1532(7),
      R => '0'
    );
\tmp15_reg_1532_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp15_reg_1532_reg[3]_i_1_n_0\,
      CO(3) => \tmp15_reg_1532_reg[7]_i_1_n_0\,
      CO(2) => \tmp15_reg_1532_reg[7]_i_1_n_1\,
      CO(1) => \tmp15_reg_1532_reg[7]_i_1_n_2\,
      CO(0) => \tmp15_reg_1532_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp14_reg_1492(7 downto 4),
      O(3 downto 0) => tmp15_fu_966_p2(7 downto 4),
      S(3) => \tmp15_reg_1532[7]_i_2_n_0\,
      S(2) => \tmp15_reg_1532[7]_i_3_n_0\,
      S(1) => \tmp15_reg_1532[7]_i_4_n_0\,
      S(0) => \tmp15_reg_1532[7]_i_5_n_0\
    );
\tmp15_reg_1532_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(8),
      Q => tmp15_reg_1532(8),
      R => '0'
    );
\tmp15_reg_1532_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp15_fu_966_p2(9),
      Q => tmp15_reg_1532(9),
      R => '0'
    );
\tmp3_reg_1497[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(11),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_12,
      O => \tmp3_reg_1497[11]_i_2_n_0\
    );
\tmp3_reg_1497[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(10),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_13,
      O => \tmp3_reg_1497[11]_i_3_n_0\
    );
\tmp3_reg_1497[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(9),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_14,
      O => \tmp3_reg_1497[11]_i_4_n_0\
    );
\tmp3_reg_1497[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(8),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_15,
      O => \tmp3_reg_1497[11]_i_5_n_0\
    );
\tmp3_reg_1497[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(15),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_8,
      O => \tmp3_reg_1497[15]_i_2_n_0\
    );
\tmp3_reg_1497[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(14),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_9,
      O => \tmp3_reg_1497[15]_i_3_n_0\
    );
\tmp3_reg_1497[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(13),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_10,
      O => \tmp3_reg_1497[15]_i_4_n_0\
    );
\tmp3_reg_1497[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(12),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_11,
      O => \tmp3_reg_1497[15]_i_5_n_0\
    );
\tmp3_reg_1497[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(3),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_20,
      O => \tmp3_reg_1497[3]_i_2_n_0\
    );
\tmp3_reg_1497[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(2),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_21,
      O => \tmp3_reg_1497[3]_i_3_n_0\
    );
\tmp3_reg_1497[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(1),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_22,
      O => \tmp3_reg_1497[3]_i_4_n_0\
    );
\tmp3_reg_1497[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(0),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_23,
      O => \tmp3_reg_1497[3]_i_5_n_0\
    );
\tmp3_reg_1497[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(7),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_16,
      O => \tmp3_reg_1497[7]_i_2_n_0\
    );
\tmp3_reg_1497[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(6),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_17,
      O => \tmp3_reg_1497[7]_i_3_n_0\
    );
\tmp3_reg_1497[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(5),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_18,
      O => \tmp3_reg_1497[7]_i_4_n_0\
    );
\tmp3_reg_1497[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_2_i_reg_1477(4),
      I1 => image_filter_mul_8s_8ns_16_3_U29_n_19,
      O => \tmp3_reg_1497[7]_i_5_n_0\
    );
\tmp3_reg_1497_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(0),
      Q => tmp3_reg_1497(0),
      R => '0'
    );
\tmp3_reg_1497_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(10),
      Q => tmp3_reg_1497(10),
      R => '0'
    );
\tmp3_reg_1497_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(11),
      Q => tmp3_reg_1497(11),
      R => '0'
    );
\tmp3_reg_1497_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1497_reg[7]_i_1_n_0\,
      CO(3) => \tmp3_reg_1497_reg[11]_i_1_n_0\,
      CO(2) => \tmp3_reg_1497_reg[11]_i_1_n_1\,
      CO(1) => \tmp3_reg_1497_reg[11]_i_1_n_2\,
      CO(0) => \tmp3_reg_1497_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_2_i_reg_1477(11 downto 8),
      O(3 downto 0) => tmp3_fu_931_p2(11 downto 8),
      S(3) => \tmp3_reg_1497[11]_i_2_n_0\,
      S(2) => \tmp3_reg_1497[11]_i_3_n_0\,
      S(1) => \tmp3_reg_1497[11]_i_4_n_0\,
      S(0) => \tmp3_reg_1497[11]_i_5_n_0\
    );
\tmp3_reg_1497_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(12),
      Q => tmp3_reg_1497(12),
      R => '0'
    );
\tmp3_reg_1497_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(13),
      Q => tmp3_reg_1497(13),
      R => '0'
    );
\tmp3_reg_1497_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(14),
      Q => tmp3_reg_1497(14),
      R => '0'
    );
\tmp3_reg_1497_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(15),
      Q => tmp3_reg_1497(15),
      R => '0'
    );
\tmp3_reg_1497_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1497_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp3_reg_1497_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp3_reg_1497_reg[15]_i_1_n_1\,
      CO(1) => \tmp3_reg_1497_reg[15]_i_1_n_2\,
      CO(0) => \tmp3_reg_1497_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_37_2_i_reg_1477(14 downto 12),
      O(3 downto 0) => tmp3_fu_931_p2(15 downto 12),
      S(3) => \tmp3_reg_1497[15]_i_2_n_0\,
      S(2) => \tmp3_reg_1497[15]_i_3_n_0\,
      S(1) => \tmp3_reg_1497[15]_i_4_n_0\,
      S(0) => \tmp3_reg_1497[15]_i_5_n_0\
    );
\tmp3_reg_1497_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(1),
      Q => tmp3_reg_1497(1),
      R => '0'
    );
\tmp3_reg_1497_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(2),
      Q => tmp3_reg_1497(2),
      R => '0'
    );
\tmp3_reg_1497_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(3),
      Q => tmp3_reg_1497(3),
      R => '0'
    );
\tmp3_reg_1497_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp3_reg_1497_reg[3]_i_1_n_0\,
      CO(2) => \tmp3_reg_1497_reg[3]_i_1_n_1\,
      CO(1) => \tmp3_reg_1497_reg[3]_i_1_n_2\,
      CO(0) => \tmp3_reg_1497_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_2_i_reg_1477(3 downto 0),
      O(3 downto 0) => tmp3_fu_931_p2(3 downto 0),
      S(3) => \tmp3_reg_1497[3]_i_2_n_0\,
      S(2) => \tmp3_reg_1497[3]_i_3_n_0\,
      S(1) => \tmp3_reg_1497[3]_i_4_n_0\,
      S(0) => \tmp3_reg_1497[3]_i_5_n_0\
    );
\tmp3_reg_1497_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(4),
      Q => tmp3_reg_1497(4),
      R => '0'
    );
\tmp3_reg_1497_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(5),
      Q => tmp3_reg_1497(5),
      R => '0'
    );
\tmp3_reg_1497_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(6),
      Q => tmp3_reg_1497(6),
      R => '0'
    );
\tmp3_reg_1497_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(7),
      Q => tmp3_reg_1497(7),
      R => '0'
    );
\tmp3_reg_1497_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp3_reg_1497_reg[3]_i_1_n_0\,
      CO(3) => \tmp3_reg_1497_reg[7]_i_1_n_0\,
      CO(2) => \tmp3_reg_1497_reg[7]_i_1_n_1\,
      CO(1) => \tmp3_reg_1497_reg[7]_i_1_n_2\,
      CO(0) => \tmp3_reg_1497_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_2_i_reg_1477(7 downto 4),
      O(3 downto 0) => tmp3_fu_931_p2(7 downto 4),
      S(3) => \tmp3_reg_1497[7]_i_2_n_0\,
      S(2) => \tmp3_reg_1497[7]_i_3_n_0\,
      S(1) => \tmp3_reg_1497[7]_i_4_n_0\,
      S(0) => \tmp3_reg_1497[7]_i_5_n_0\
    );
\tmp3_reg_1497_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(8),
      Q => tmp3_reg_1497(8),
      R => '0'
    );
\tmp3_reg_1497_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp3_fu_931_p2(9),
      Q => tmp3_reg_1497(9),
      R => '0'
    );
\tmp4_reg_1502[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(11),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_12,
      O => \tmp4_reg_1502[11]_i_2_n_0\
    );
\tmp4_reg_1502[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(10),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_13,
      O => \tmp4_reg_1502[11]_i_3_n_0\
    );
\tmp4_reg_1502[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(9),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_14,
      O => \tmp4_reg_1502[11]_i_4_n_0\
    );
\tmp4_reg_1502[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(8),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_15,
      O => \tmp4_reg_1502[11]_i_5_n_0\
    );
\tmp4_reg_1502[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(15),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_8,
      O => \tmp4_reg_1502[15]_i_2_n_0\
    );
\tmp4_reg_1502[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(14),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_9,
      O => \tmp4_reg_1502[15]_i_3_n_0\
    );
\tmp4_reg_1502[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(13),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_10,
      O => \tmp4_reg_1502[15]_i_4_n_0\
    );
\tmp4_reg_1502[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(12),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_11,
      O => \tmp4_reg_1502[15]_i_5_n_0\
    );
\tmp4_reg_1502[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(3),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_20,
      O => \tmp4_reg_1502[3]_i_2_n_0\
    );
\tmp4_reg_1502[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(2),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_21,
      O => \tmp4_reg_1502[3]_i_3_n_0\
    );
\tmp4_reg_1502[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(1),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_22,
      O => \tmp4_reg_1502[3]_i_4_n_0\
    );
\tmp4_reg_1502[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(0),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_23,
      O => \tmp4_reg_1502[3]_i_5_n_0\
    );
\tmp4_reg_1502[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(7),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_16,
      O => \tmp4_reg_1502[7]_i_2_n_0\
    );
\tmp4_reg_1502[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(6),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_17,
      O => \tmp4_reg_1502[7]_i_3_n_0\
    );
\tmp4_reg_1502[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(5),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_18,
      O => \tmp4_reg_1502[7]_i_4_n_0\
    );
\tmp4_reg_1502[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_1_2_i_reg_1467(4),
      I1 => image_filter_mul_8s_8ns_16_3_U27_n_19,
      O => \tmp4_reg_1502[7]_i_5_n_0\
    );
\tmp4_reg_1502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(0),
      Q => tmp4_reg_1502(0),
      R => '0'
    );
\tmp4_reg_1502_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(10),
      Q => tmp4_reg_1502(10),
      R => '0'
    );
\tmp4_reg_1502_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(11),
      Q => tmp4_reg_1502(11),
      R => '0'
    );
\tmp4_reg_1502_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1502_reg[7]_i_1_n_0\,
      CO(3) => \tmp4_reg_1502_reg[11]_i_1_n_0\,
      CO(2) => \tmp4_reg_1502_reg[11]_i_1_n_1\,
      CO(1) => \tmp4_reg_1502_reg[11]_i_1_n_2\,
      CO(0) => \tmp4_reg_1502_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_1_2_i_reg_1467(11 downto 8),
      O(3 downto 0) => tmp4_fu_936_p2(11 downto 8),
      S(3) => \tmp4_reg_1502[11]_i_2_n_0\,
      S(2) => \tmp4_reg_1502[11]_i_3_n_0\,
      S(1) => \tmp4_reg_1502[11]_i_4_n_0\,
      S(0) => \tmp4_reg_1502[11]_i_5_n_0\
    );
\tmp4_reg_1502_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(12),
      Q => tmp4_reg_1502(12),
      R => '0'
    );
\tmp4_reg_1502_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(13),
      Q => tmp4_reg_1502(13),
      R => '0'
    );
\tmp4_reg_1502_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(14),
      Q => tmp4_reg_1502(14),
      R => '0'
    );
\tmp4_reg_1502_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(15),
      Q => tmp4_reg_1502(15),
      R => '0'
    );
\tmp4_reg_1502_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1502_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp4_reg_1502_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp4_reg_1502_reg[15]_i_1_n_1\,
      CO(1) => \tmp4_reg_1502_reg[15]_i_1_n_2\,
      CO(0) => \tmp4_reg_1502_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_37_1_2_i_reg_1467(14 downto 12),
      O(3 downto 0) => tmp4_fu_936_p2(15 downto 12),
      S(3) => \tmp4_reg_1502[15]_i_2_n_0\,
      S(2) => \tmp4_reg_1502[15]_i_3_n_0\,
      S(1) => \tmp4_reg_1502[15]_i_4_n_0\,
      S(0) => \tmp4_reg_1502[15]_i_5_n_0\
    );
\tmp4_reg_1502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(1),
      Q => tmp4_reg_1502(1),
      R => '0'
    );
\tmp4_reg_1502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(2),
      Q => tmp4_reg_1502(2),
      R => '0'
    );
\tmp4_reg_1502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(3),
      Q => tmp4_reg_1502(3),
      R => '0'
    );
\tmp4_reg_1502_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp4_reg_1502_reg[3]_i_1_n_0\,
      CO(2) => \tmp4_reg_1502_reg[3]_i_1_n_1\,
      CO(1) => \tmp4_reg_1502_reg[3]_i_1_n_2\,
      CO(0) => \tmp4_reg_1502_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_1_2_i_reg_1467(3 downto 0),
      O(3 downto 0) => tmp4_fu_936_p2(3 downto 0),
      S(3) => \tmp4_reg_1502[3]_i_2_n_0\,
      S(2) => \tmp4_reg_1502[3]_i_3_n_0\,
      S(1) => \tmp4_reg_1502[3]_i_4_n_0\,
      S(0) => \tmp4_reg_1502[3]_i_5_n_0\
    );
\tmp4_reg_1502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(4),
      Q => tmp4_reg_1502(4),
      R => '0'
    );
\tmp4_reg_1502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(5),
      Q => tmp4_reg_1502(5),
      R => '0'
    );
\tmp4_reg_1502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(6),
      Q => tmp4_reg_1502(6),
      R => '0'
    );
\tmp4_reg_1502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(7),
      Q => tmp4_reg_1502(7),
      R => '0'
    );
\tmp4_reg_1502_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp4_reg_1502_reg[3]_i_1_n_0\,
      CO(3) => \tmp4_reg_1502_reg[7]_i_1_n_0\,
      CO(2) => \tmp4_reg_1502_reg[7]_i_1_n_1\,
      CO(1) => \tmp4_reg_1502_reg[7]_i_1_n_2\,
      CO(0) => \tmp4_reg_1502_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_1_2_i_reg_1467(7 downto 4),
      O(3 downto 0) => tmp4_fu_936_p2(7 downto 4),
      S(3) => \tmp4_reg_1502[7]_i_2_n_0\,
      S(2) => \tmp4_reg_1502[7]_i_3_n_0\,
      S(1) => \tmp4_reg_1502[7]_i_4_n_0\,
      S(0) => \tmp4_reg_1502[7]_i_5_n_0\
    );
\tmp4_reg_1502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(8),
      Q => tmp4_reg_1502(8),
      R => '0'
    );
\tmp4_reg_1502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp4_fu_936_p2(9),
      Q => tmp4_reg_1502(9),
      R => '0'
    );
\tmp6_reg_1507[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(11),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_12,
      O => \tmp6_reg_1507[11]_i_2_n_0\
    );
\tmp6_reg_1507[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(10),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_13,
      O => \tmp6_reg_1507[11]_i_3_n_0\
    );
\tmp6_reg_1507[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(9),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_14,
      O => \tmp6_reg_1507[11]_i_4_n_0\
    );
\tmp6_reg_1507[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(8),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_15,
      O => \tmp6_reg_1507[11]_i_5_n_0\
    );
\tmp6_reg_1507[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(15),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_8,
      O => \tmp6_reg_1507[15]_i_2_n_0\
    );
\tmp6_reg_1507[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(14),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_9,
      O => \tmp6_reg_1507[15]_i_3_n_0\
    );
\tmp6_reg_1507[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(13),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_10,
      O => \tmp6_reg_1507[15]_i_4_n_0\
    );
\tmp6_reg_1507[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(12),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_11,
      O => \tmp6_reg_1507[15]_i_5_n_0\
    );
\tmp6_reg_1507[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(3),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_20,
      O => \tmp6_reg_1507[3]_i_2_n_0\
    );
\tmp6_reg_1507[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(2),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_21,
      O => \tmp6_reg_1507[3]_i_3_n_0\
    );
\tmp6_reg_1507[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(1),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_22,
      O => \tmp6_reg_1507[3]_i_4_n_0\
    );
\tmp6_reg_1507[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(0),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_23,
      O => \tmp6_reg_1507[3]_i_5_n_0\
    );
\tmp6_reg_1507[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(7),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_16,
      O => \tmp6_reg_1507[7]_i_2_n_0\
    );
\tmp6_reg_1507[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(6),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_17,
      O => \tmp6_reg_1507[7]_i_3_n_0\
    );
\tmp6_reg_1507[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(5),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_18,
      O => \tmp6_reg_1507[7]_i_4_n_0\
    );
\tmp6_reg_1507[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_37_0_i_reg_1457(4),
      I1 => image_filter_mul_8s_8ns_16_3_U23_n_19,
      O => \tmp6_reg_1507[7]_i_5_n_0\
    );
\tmp6_reg_1507_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(0),
      Q => tmp6_reg_1507(0),
      R => '0'
    );
\tmp6_reg_1507_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(10),
      Q => tmp6_reg_1507(10),
      R => '0'
    );
\tmp6_reg_1507_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(11),
      Q => tmp6_reg_1507(11),
      R => '0'
    );
\tmp6_reg_1507_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1507_reg[7]_i_1_n_0\,
      CO(3) => \tmp6_reg_1507_reg[11]_i_1_n_0\,
      CO(2) => \tmp6_reg_1507_reg[11]_i_1_n_1\,
      CO(1) => \tmp6_reg_1507_reg[11]_i_1_n_2\,
      CO(0) => \tmp6_reg_1507_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_0_i_reg_1457(11 downto 8),
      O(3 downto 0) => tmp6_fu_941_p2(11 downto 8),
      S(3) => \tmp6_reg_1507[11]_i_2_n_0\,
      S(2) => \tmp6_reg_1507[11]_i_3_n_0\,
      S(1) => \tmp6_reg_1507[11]_i_4_n_0\,
      S(0) => \tmp6_reg_1507[11]_i_5_n_0\
    );
\tmp6_reg_1507_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(12),
      Q => tmp6_reg_1507(12),
      R => '0'
    );
\tmp6_reg_1507_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(13),
      Q => tmp6_reg_1507(13),
      R => '0'
    );
\tmp6_reg_1507_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(14),
      Q => tmp6_reg_1507(14),
      R => '0'
    );
\tmp6_reg_1507_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(15),
      Q => tmp6_reg_1507(15),
      R => '0'
    );
\tmp6_reg_1507_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1507_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp6_reg_1507_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp6_reg_1507_reg[15]_i_1_n_1\,
      CO(1) => \tmp6_reg_1507_reg[15]_i_1_n_2\,
      CO(0) => \tmp6_reg_1507_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp_37_0_i_reg_1457(14 downto 12),
      O(3 downto 0) => tmp6_fu_941_p2(15 downto 12),
      S(3) => \tmp6_reg_1507[15]_i_2_n_0\,
      S(2) => \tmp6_reg_1507[15]_i_3_n_0\,
      S(1) => \tmp6_reg_1507[15]_i_4_n_0\,
      S(0) => \tmp6_reg_1507[15]_i_5_n_0\
    );
\tmp6_reg_1507_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(1),
      Q => tmp6_reg_1507(1),
      R => '0'
    );
\tmp6_reg_1507_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(2),
      Q => tmp6_reg_1507(2),
      R => '0'
    );
\tmp6_reg_1507_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(3),
      Q => tmp6_reg_1507(3),
      R => '0'
    );
\tmp6_reg_1507_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp6_reg_1507_reg[3]_i_1_n_0\,
      CO(2) => \tmp6_reg_1507_reg[3]_i_1_n_1\,
      CO(1) => \tmp6_reg_1507_reg[3]_i_1_n_2\,
      CO(0) => \tmp6_reg_1507_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_0_i_reg_1457(3 downto 0),
      O(3 downto 0) => tmp6_fu_941_p2(3 downto 0),
      S(3) => \tmp6_reg_1507[3]_i_2_n_0\,
      S(2) => \tmp6_reg_1507[3]_i_3_n_0\,
      S(1) => \tmp6_reg_1507[3]_i_4_n_0\,
      S(0) => \tmp6_reg_1507[3]_i_5_n_0\
    );
\tmp6_reg_1507_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(4),
      Q => tmp6_reg_1507(4),
      R => '0'
    );
\tmp6_reg_1507_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(5),
      Q => tmp6_reg_1507(5),
      R => '0'
    );
\tmp6_reg_1507_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(6),
      Q => tmp6_reg_1507(6),
      R => '0'
    );
\tmp6_reg_1507_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(7),
      Q => tmp6_reg_1507(7),
      R => '0'
    );
\tmp6_reg_1507_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp6_reg_1507_reg[3]_i_1_n_0\,
      CO(3) => \tmp6_reg_1507_reg[7]_i_1_n_0\,
      CO(2) => \tmp6_reg_1507_reg[7]_i_1_n_1\,
      CO(1) => \tmp6_reg_1507_reg[7]_i_1_n_2\,
      CO(0) => \tmp6_reg_1507_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_37_0_i_reg_1457(7 downto 4),
      O(3 downto 0) => tmp6_fu_941_p2(7 downto 4),
      S(3) => \tmp6_reg_1507[7]_i_2_n_0\,
      S(2) => \tmp6_reg_1507[7]_i_3_n_0\,
      S(1) => \tmp6_reg_1507[7]_i_4_n_0\,
      S(0) => \tmp6_reg_1507[7]_i_5_n_0\
    );
\tmp6_reg_1507_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(8),
      Q => tmp6_reg_1507(8),
      R => '0'
    );
\tmp6_reg_1507_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp6_fu_941_p2(9),
      Q => tmp6_reg_1507(9),
      R => '0'
    );
\tmp7_reg_1487_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(0),
      Q => tmp7_reg_1487(0),
      R => '0'
    );
\tmp7_reg_1487_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(10),
      Q => tmp7_reg_1487(10),
      R => '0'
    );
\tmp7_reg_1487_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(11),
      Q => tmp7_reg_1487(11),
      R => '0'
    );
\tmp7_reg_1487_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(12),
      Q => tmp7_reg_1487(12),
      R => '0'
    );
\tmp7_reg_1487_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(13),
      Q => tmp7_reg_1487(13),
      R => '0'
    );
\tmp7_reg_1487_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(14),
      Q => tmp7_reg_1487(14),
      R => '0'
    );
\tmp7_reg_1487_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(15),
      Q => tmp7_reg_1487(15),
      R => '0'
    );
\tmp7_reg_1487_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(1),
      Q => tmp7_reg_1487(1),
      R => '0'
    );
\tmp7_reg_1487_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(2),
      Q => tmp7_reg_1487(2),
      R => '0'
    );
\tmp7_reg_1487_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(3),
      Q => tmp7_reg_1487(3),
      R => '0'
    );
\tmp7_reg_1487_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(4),
      Q => tmp7_reg_1487(4),
      R => '0'
    );
\tmp7_reg_1487_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(5),
      Q => tmp7_reg_1487(5),
      R => '0'
    );
\tmp7_reg_1487_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(6),
      Q => tmp7_reg_1487(6),
      R => '0'
    );
\tmp7_reg_1487_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(7),
      Q => tmp7_reg_1487(7),
      R => '0'
    );
\tmp7_reg_1487_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(8),
      Q => tmp7_reg_1487(8),
      R => '0'
    );
\tmp7_reg_1487_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => tmp7_fu_921_p2(9),
      Q => tmp7_reg_1487(9),
      R => '0'
    );
\tmp8_reg_1512[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(11),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_13,
      O => \tmp8_reg_1512[11]_i_2_n_0\
    );
\tmp8_reg_1512[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(10),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_14,
      O => \tmp8_reg_1512[11]_i_3_n_0\
    );
\tmp8_reg_1512[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(9),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_15,
      O => \tmp8_reg_1512[11]_i_4_n_0\
    );
\tmp8_reg_1512[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(8),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_16,
      O => \tmp8_reg_1512[11]_i_5_n_0\
    );
\tmp8_reg_1512[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(15),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_9,
      O => \tmp8_reg_1512[15]_i_2_n_0\
    );
\tmp8_reg_1512[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(14),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_10,
      O => \tmp8_reg_1512[15]_i_3_n_0\
    );
\tmp8_reg_1512[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(13),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_11,
      O => \tmp8_reg_1512[15]_i_4_n_0\
    );
\tmp8_reg_1512[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(12),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_12,
      O => \tmp8_reg_1512[15]_i_5_n_0\
    );
\tmp8_reg_1512[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(3),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_21,
      O => \tmp8_reg_1512[3]_i_2_n_0\
    );
\tmp8_reg_1512[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(2),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_22,
      O => \tmp8_reg_1512[3]_i_3_n_0\
    );
\tmp8_reg_1512[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(1),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_23,
      O => \tmp8_reg_1512[3]_i_4_n_0\
    );
\tmp8_reg_1512[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(0),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_24,
      O => \tmp8_reg_1512[3]_i_5_n_0\
    );
\tmp8_reg_1512[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(7),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_17,
      O => \tmp8_reg_1512[7]_i_2_n_0\
    );
\tmp8_reg_1512[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(6),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_18,
      O => \tmp8_reg_1512[7]_i_3_n_0\
    );
\tmp8_reg_1512[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(5),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_19,
      O => \tmp8_reg_1512[7]_i_4_n_0\
    );
\tmp8_reg_1512[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp7_reg_1487(4),
      I1 => image_filter_mul_8s_8ns_16_3_U25_n_20,
      O => \tmp8_reg_1512[7]_i_5_n_0\
    );
\tmp8_reg_1512_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(0),
      Q => tmp8_reg_1512(0),
      R => '0'
    );
\tmp8_reg_1512_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(10),
      Q => tmp8_reg_1512(10),
      R => '0'
    );
\tmp8_reg_1512_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(11),
      Q => tmp8_reg_1512(11),
      R => '0'
    );
\tmp8_reg_1512_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1512_reg[7]_i_1_n_0\,
      CO(3) => \tmp8_reg_1512_reg[11]_i_1_n_0\,
      CO(2) => \tmp8_reg_1512_reg[11]_i_1_n_1\,
      CO(1) => \tmp8_reg_1512_reg[11]_i_1_n_2\,
      CO(0) => \tmp8_reg_1512_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp7_reg_1487(11 downto 8),
      O(3 downto 0) => tmp8_fu_946_p2(11 downto 8),
      S(3) => \tmp8_reg_1512[11]_i_2_n_0\,
      S(2) => \tmp8_reg_1512[11]_i_3_n_0\,
      S(1) => \tmp8_reg_1512[11]_i_4_n_0\,
      S(0) => \tmp8_reg_1512[11]_i_5_n_0\
    );
\tmp8_reg_1512_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(12),
      Q => tmp8_reg_1512(12),
      R => '0'
    );
\tmp8_reg_1512_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(13),
      Q => tmp8_reg_1512(13),
      R => '0'
    );
\tmp8_reg_1512_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(14),
      Q => tmp8_reg_1512(14),
      R => '0'
    );
\tmp8_reg_1512_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(15),
      Q => tmp8_reg_1512(15),
      R => '0'
    );
\tmp8_reg_1512_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1512_reg[11]_i_1_n_0\,
      CO(3) => \NLW_tmp8_reg_1512_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \tmp8_reg_1512_reg[15]_i_1_n_1\,
      CO(1) => \tmp8_reg_1512_reg[15]_i_1_n_2\,
      CO(0) => \tmp8_reg_1512_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp7_reg_1487(14 downto 12),
      O(3 downto 0) => tmp8_fu_946_p2(15 downto 12),
      S(3) => \tmp8_reg_1512[15]_i_2_n_0\,
      S(2) => \tmp8_reg_1512[15]_i_3_n_0\,
      S(1) => \tmp8_reg_1512[15]_i_4_n_0\,
      S(0) => \tmp8_reg_1512[15]_i_5_n_0\
    );
\tmp8_reg_1512_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(1),
      Q => tmp8_reg_1512(1),
      R => '0'
    );
\tmp8_reg_1512_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(2),
      Q => tmp8_reg_1512(2),
      R => '0'
    );
\tmp8_reg_1512_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(3),
      Q => tmp8_reg_1512(3),
      R => '0'
    );
\tmp8_reg_1512_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp8_reg_1512_reg[3]_i_1_n_0\,
      CO(2) => \tmp8_reg_1512_reg[3]_i_1_n_1\,
      CO(1) => \tmp8_reg_1512_reg[3]_i_1_n_2\,
      CO(0) => \tmp8_reg_1512_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp7_reg_1487(3 downto 0),
      O(3 downto 0) => tmp8_fu_946_p2(3 downto 0),
      S(3) => \tmp8_reg_1512[3]_i_2_n_0\,
      S(2) => \tmp8_reg_1512[3]_i_3_n_0\,
      S(1) => \tmp8_reg_1512[3]_i_4_n_0\,
      S(0) => \tmp8_reg_1512[3]_i_5_n_0\
    );
\tmp8_reg_1512_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(4),
      Q => tmp8_reg_1512(4),
      R => '0'
    );
\tmp8_reg_1512_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(5),
      Q => tmp8_reg_1512(5),
      R => '0'
    );
\tmp8_reg_1512_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(6),
      Q => tmp8_reg_1512(6),
      R => '0'
    );
\tmp8_reg_1512_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(7),
      Q => tmp8_reg_1512(7),
      R => '0'
    );
\tmp8_reg_1512_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp8_reg_1512_reg[3]_i_1_n_0\,
      CO(3) => \tmp8_reg_1512_reg[7]_i_1_n_0\,
      CO(2) => \tmp8_reg_1512_reg[7]_i_1_n_1\,
      CO(1) => \tmp8_reg_1512_reg[7]_i_1_n_2\,
      CO(0) => \tmp8_reg_1512_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp7_reg_1487(7 downto 4),
      O(3 downto 0) => tmp8_fu_946_p2(7 downto 4),
      S(3) => \tmp8_reg_1512[7]_i_2_n_0\,
      S(2) => \tmp8_reg_1512[7]_i_3_n_0\,
      S(1) => \tmp8_reg_1512[7]_i_4_n_0\,
      S(0) => \tmp8_reg_1512[7]_i_5_n_0\
    );
\tmp8_reg_1512_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(8),
      Q => tmp8_reg_1512(8),
      R => '0'
    );
\tmp8_reg_1512_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp10_reg_15170,
      D => tmp8_fu_946_p2(9),
      Q => tmp8_reg_1512(9),
      R => '0'
    );
\tmp_11_reg_1333[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_11_fu_656_p2,
      I1 => tmp_1_fu_645_p2,
      I2 => p_34_in,
      I3 => tmp_11_reg_1333,
      O => \tmp_11_reg_1333[0]_i_1_n_0\
    );
\tmp_11_reg_1333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_11_reg_1333[0]_i_1_n_0\,
      Q => tmp_11_reg_1333,
      R => '0'
    );
\tmp_12_reg_1337[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_11_fu_656_p2,
      I1 => p_34_in,
      I2 => tmp_1_fu_645_p2,
      O => buff_A_val_1_addr_reg_13420
    );
\tmp_12_reg_1337[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(3),
      I1 => buff_A_val_0_U_n_16,
      I2 => cols_cast2_cast_reg_1175(2),
      I3 => \col_assign_reg_403_reg_n_0_[2]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(2),
      O => \tmp_12_reg_1337[0]_i_10_n_0\
    );
\tmp_12_reg_1337[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(1),
      I1 => buff_A_val_0_U_n_18,
      I2 => cols_cast2_cast_reg_1175(0),
      I3 => \col_assign_reg_403_reg_n_0_[0]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(0),
      O => \tmp_12_reg_1337[0]_i_11_n_0\
    );
\tmp_12_reg_1337[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(7),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[7]\,
      I3 => cols_cast2_cast_reg_1175(7),
      I4 => buff_A_val_0_U_n_13,
      I5 => cols_cast2_cast_reg_1175(6),
      O => \tmp_12_reg_1337[0]_i_12_n_0\
    );
\tmp_12_reg_1337[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(5),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[5]\,
      I3 => cols_cast2_cast_reg_1175(5),
      I4 => buff_A_val_0_U_n_15,
      I5 => cols_cast2_cast_reg_1175(4),
      O => \tmp_12_reg_1337[0]_i_13_n_0\
    );
\tmp_12_reg_1337[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(3),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[3]\,
      I3 => cols_cast2_cast_reg_1175(3),
      I4 => buff_A_val_0_U_n_17,
      I5 => cols_cast2_cast_reg_1175(2),
      O => \tmp_12_reg_1337[0]_i_14_n_0\
    );
\tmp_12_reg_1337[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(1),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[1]\,
      I3 => cols_cast2_cast_reg_1175(1),
      I4 => buff_A_val_1_U_n_9,
      I5 => cols_cast2_cast_reg_1175(0),
      O => \tmp_12_reg_1337[0]_i_15_n_0\
    );
\tmp_12_reg_1337[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(10),
      I1 => col_reg_1328_reg(10),
      I2 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I3 => \col_assign_reg_403_reg_n_0_[10]\,
      I4 => col_reg_1328_reg(11),
      I5 => \col_assign_reg_403_reg_n_0_[11]\,
      O => \tmp_12_reg_1337[0]_i_4_n_0\
    );
\tmp_12_reg_1337[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(9),
      I1 => buff_A_val_0_U_n_10,
      I2 => cols_cast2_cast_reg_1175(8),
      I3 => \col_assign_reg_403_reg_n_0_[8]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(8),
      O => \tmp_12_reg_1337[0]_i_5_n_0\
    );
\tmp_12_reg_1337[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => \col_assign_reg_403_reg_n_0_[11]\,
      I1 => col_reg_1328_reg(11),
      I2 => col_reg_1328_reg(10),
      I3 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I4 => \col_assign_reg_403_reg_n_0_[10]\,
      I5 => cols_cast2_cast_reg_1175(10),
      O => \tmp_12_reg_1337[0]_i_6_n_0\
    );
\tmp_12_reg_1337[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(9),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[9]\,
      I3 => cols_cast2_cast_reg_1175(9),
      I4 => buff_A_val_0_U_n_11,
      I5 => cols_cast2_cast_reg_1175(8),
      O => \tmp_12_reg_1337[0]_i_7_n_0\
    );
\tmp_12_reg_1337[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(7),
      I1 => buff_A_val_0_U_n_12,
      I2 => cols_cast2_cast_reg_1175(6),
      I3 => \col_assign_reg_403_reg_n_0_[6]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(6),
      O => \tmp_12_reg_1337[0]_i_8_n_0\
    );
\tmp_12_reg_1337[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_cast2_cast_reg_1175(5),
      I1 => buff_A_val_0_U_n_14,
      I2 => cols_cast2_cast_reg_1175(4),
      I3 => \col_assign_reg_403_reg_n_0_[4]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(4),
      O => \tmp_12_reg_1337[0]_i_9_n_0\
    );
\tmp_12_reg_1337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_1_U_n_9,
      Q => tmp_12_reg_1337(0),
      R => '0'
    );
\tmp_12_reg_1337_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_12_reg_1337_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_tmp_12_reg_1337_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_11_fu_656_p2,
      CO(0) => \tmp_12_reg_1337_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_12_reg_1337[0]_i_4_n_0\,
      DI(0) => \tmp_12_reg_1337[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_1337_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_12_reg_1337[0]_i_6_n_0\,
      S(0) => \tmp_12_reg_1337[0]_i_7_n_0\
    );
\tmp_12_reg_1337_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_12_reg_1337_reg[0]_i_3_n_0\,
      CO(2) => \tmp_12_reg_1337_reg[0]_i_3_n_1\,
      CO(1) => \tmp_12_reg_1337_reg[0]_i_3_n_2\,
      CO(0) => \tmp_12_reg_1337_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_12_reg_1337[0]_i_8_n_0\,
      DI(2) => \tmp_12_reg_1337[0]_i_9_n_0\,
      DI(1) => \tmp_12_reg_1337[0]_i_10_n_0\,
      DI(0) => \tmp_12_reg_1337[0]_i_11_n_0\,
      O(3 downto 0) => \NLW_tmp_12_reg_1337_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_12_reg_1337[0]_i_12_n_0\,
      S(2) => \tmp_12_reg_1337[0]_i_13_n_0\,
      S(1) => \tmp_12_reg_1337[0]_i_14_n_0\,
      S(0) => \tmp_12_reg_1337[0]_i_15_n_0\
    );
\tmp_12_reg_1337_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_9,
      Q => tmp_12_reg_1337(10),
      R => '0'
    );
\tmp_12_reg_1337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_18,
      Q => tmp_12_reg_1337(1),
      R => '0'
    );
\tmp_12_reg_1337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_17,
      Q => tmp_12_reg_1337(2),
      R => '0'
    );
\tmp_12_reg_1337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_16,
      Q => tmp_12_reg_1337(3),
      R => '0'
    );
\tmp_12_reg_1337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_15,
      Q => tmp_12_reg_1337(4),
      R => '0'
    );
\tmp_12_reg_1337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_14,
      Q => tmp_12_reg_1337(5),
      R => '0'
    );
\tmp_12_reg_1337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_13,
      Q => tmp_12_reg_1337(6),
      R => '0'
    );
\tmp_12_reg_1337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_12,
      Q => tmp_12_reg_1337(7),
      R => '0'
    );
\tmp_12_reg_1337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_11,
      Q => tmp_12_reg_1337(8),
      R => '0'
    );
\tmp_12_reg_1337_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff_A_val_1_addr_reg_13420,
      D => buff_A_val_0_U_n_10,
      Q => tmp_12_reg_1337(9),
      R => '0'
    );
\tmp_1_reg_1324[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => tmp_s_reg_1190(3),
      I1 => buff_A_val_0_U_n_16,
      I2 => tmp_s_reg_1190(2),
      I3 => \col_assign_reg_403_reg_n_0_[2]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(2),
      O => \tmp_1_reg_1324[0]_i_10_n_0\
    );
\tmp_1_reg_1324[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => tmp_s_reg_1190(1),
      I1 => buff_A_val_0_U_n_18,
      I2 => tmp_s_reg_1190(0),
      I3 => \col_assign_reg_403_reg_n_0_[0]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(0),
      O => \tmp_1_reg_1324[0]_i_11_n_0\
    );
\tmp_1_reg_1324[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(7),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[7]\,
      I3 => tmp_s_reg_1190(7),
      I4 => buff_A_val_0_U_n_13,
      I5 => tmp_s_reg_1190(6),
      O => \tmp_1_reg_1324[0]_i_12_n_0\
    );
\tmp_1_reg_1324[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(5),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[5]\,
      I3 => tmp_s_reg_1190(5),
      I4 => buff_A_val_0_U_n_15,
      I5 => tmp_s_reg_1190(4),
      O => \tmp_1_reg_1324[0]_i_13_n_0\
    );
\tmp_1_reg_1324[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(3),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[3]\,
      I3 => tmp_s_reg_1190(3),
      I4 => buff_A_val_0_U_n_17,
      I5 => tmp_s_reg_1190(2),
      O => \tmp_1_reg_1324[0]_i_14_n_0\
    );
\tmp_1_reg_1324[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(1),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[1]\,
      I3 => tmp_s_reg_1190(1),
      I4 => buff_A_val_1_U_n_9,
      I5 => tmp_s_reg_1190(0),
      O => \tmp_1_reg_1324[0]_i_15_n_0\
    );
\tmp_1_reg_1324[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_1_reg_1324,
      I1 => ap_reg_ppiten_pp0_it1_reg_n_0,
      I2 => ap_sig_bdd_75,
      O => \tmp_1_reg_1324[0]_i_16_n_0\
    );
\tmp_1_reg_1324[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => tmp_s_reg_1190(11),
      I1 => \col_assign_reg_403_reg_n_0_[11]\,
      I2 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I3 => col_reg_1328_reg(11),
      I4 => tmp_s_reg_1190(10),
      I5 => buff_A_val_0_U_n_9,
      O => \tmp_1_reg_1324[0]_i_4_n_0\
    );
\tmp_1_reg_1324[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => tmp_s_reg_1190(9),
      I1 => buff_A_val_0_U_n_10,
      I2 => tmp_s_reg_1190(8),
      I3 => \col_assign_reg_403_reg_n_0_[8]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(8),
      O => \tmp_1_reg_1324[0]_i_5_n_0\
    );
\tmp_1_reg_1324[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(11),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[11]\,
      I3 => tmp_s_reg_1190(11),
      I4 => buff_A_val_0_U_n_9,
      I5 => tmp_s_reg_1190(10),
      O => \tmp_1_reg_1324[0]_i_6_n_0\
    );
\tmp_1_reg_1324[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => col_reg_1328_reg(9),
      I1 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I2 => \col_assign_reg_403_reg_n_0_[9]\,
      I3 => tmp_s_reg_1190(9),
      I4 => buff_A_val_0_U_n_11,
      I5 => tmp_s_reg_1190(8),
      O => \tmp_1_reg_1324[0]_i_7_n_0\
    );
\tmp_1_reg_1324[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => tmp_s_reg_1190(7),
      I1 => buff_A_val_0_U_n_12,
      I2 => tmp_s_reg_1190(6),
      I3 => \col_assign_reg_403_reg_n_0_[6]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(6),
      O => \tmp_1_reg_1324[0]_i_8_n_0\
    );
\tmp_1_reg_1324[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => tmp_s_reg_1190(5),
      I1 => buff_A_val_0_U_n_14,
      I2 => tmp_s_reg_1190(4),
      I3 => \col_assign_reg_403_reg_n_0_[4]\,
      I4 => \tmp_1_reg_1324[0]_i_16_n_0\,
      I5 => col_reg_1328_reg(4),
      O => \tmp_1_reg_1324[0]_i_9_n_0\
    );
\tmp_1_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_34_in,
      D => tmp_1_fu_645_p2,
      Q => tmp_1_reg_1324,
      R => '0'
    );
\tmp_1_reg_1324_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_1_reg_1324_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_tmp_1_reg_1324_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_1_fu_645_p2,
      CO(0) => \tmp_1_reg_1324_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_1_reg_1324[0]_i_4_n_0\,
      DI(0) => \tmp_1_reg_1324[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_1_reg_1324_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_1_reg_1324[0]_i_6_n_0\,
      S(0) => \tmp_1_reg_1324[0]_i_7_n_0\
    );
\tmp_1_reg_1324_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_1_reg_1324_reg[0]_i_3_n_0\,
      CO(2) => \tmp_1_reg_1324_reg[0]_i_3_n_1\,
      CO(1) => \tmp_1_reg_1324_reg[0]_i_3_n_2\,
      CO(0) => \tmp_1_reg_1324_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_1_reg_1324[0]_i_8_n_0\,
      DI(2) => \tmp_1_reg_1324[0]_i_9_n_0\,
      DI(1) => \tmp_1_reg_1324[0]_i_10_n_0\,
      DI(0) => \tmp_1_reg_1324[0]_i_11_n_0\,
      O(3 downto 0) => \NLW_tmp_1_reg_1324_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_1_reg_1324[0]_i_12_n_0\,
      S(2) => \tmp_1_reg_1324[0]_i_13_n_0\,
      S(1) => \tmp_1_reg_1324[0]_i_14_n_0\,
      S(0) => \tmp_1_reg_1324[0]_i_15_n_0\
    );
\tmp_33_i_reg_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_33_i_reg_1290_reg[0]_0\,
      Q => \^srl_sig_reg[0][0]\,
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(0),
      Q => tmp_36_0_1_i_reg_1215(0),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(1),
      Q => tmp_36_0_1_i_reg_1215(1),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(2),
      Q => tmp_36_0_1_i_reg_1215(2),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(3),
      Q => tmp_36_0_1_i_reg_1215(3),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(4),
      Q => tmp_36_0_1_i_reg_1215(4),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(5),
      Q => tmp_36_0_1_i_reg_1215(5),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(6),
      Q => tmp_36_0_1_i_reg_1215(6),
      R => '0'
    );
\tmp_36_0_1_i_reg_1215_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C1_reg[7]\(7),
      Q => tmp_36_0_1_i_reg_1215(7),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(0),
      Q => tmp_36_0_2_i_reg_1225(0),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(1),
      Q => tmp_36_0_2_i_reg_1225(1),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(2),
      Q => tmp_36_0_2_i_reg_1225(2),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(3),
      Q => tmp_36_0_2_i_reg_1225(3),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(4),
      Q => tmp_36_0_2_i_reg_1225(4),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(5),
      Q => tmp_36_0_2_i_reg_1225(5),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(6),
      Q => tmp_36_0_2_i_reg_1225(6),
      R => '0'
    );
\tmp_36_0_2_i_reg_1225_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C2_reg[7]\(7),
      Q => tmp_36_0_2_i_reg_1225(7),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(0),
      Q => tmp_36_0_i_reg_1205(0),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(1),
      Q => tmp_36_0_i_reg_1205(1),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(2),
      Q => tmp_36_0_i_reg_1205(2),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(3),
      Q => tmp_36_0_i_reg_1205(3),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(4),
      Q => tmp_36_0_i_reg_1205(4),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(5),
      Q => tmp_36_0_i_reg_1205(5),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(6),
      Q => tmp_36_0_i_reg_1205(6),
      R => '0'
    );
\tmp_36_0_i_reg_1205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR0C0_reg[7]\(7),
      Q => tmp_36_0_i_reg_1205(7),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(0),
      Q => tmp_36_1_1_i_reg_1245(0),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(1),
      Q => tmp_36_1_1_i_reg_1245(1),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(2),
      Q => tmp_36_1_1_i_reg_1245(2),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(3),
      Q => tmp_36_1_1_i_reg_1245(3),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(4),
      Q => tmp_36_1_1_i_reg_1245(4),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(5),
      Q => tmp_36_1_1_i_reg_1245(5),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(6),
      Q => tmp_36_1_1_i_reg_1245(6),
      R => '0'
    );
\tmp_36_1_1_i_reg_1245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C1_reg[7]\(7),
      Q => tmp_36_1_1_i_reg_1245(7),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(0),
      Q => tmp_36_1_2_i_reg_1255(0),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(1),
      Q => tmp_36_1_2_i_reg_1255(1),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(2),
      Q => tmp_36_1_2_i_reg_1255(2),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(3),
      Q => tmp_36_1_2_i_reg_1255(3),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(4),
      Q => tmp_36_1_2_i_reg_1255(4),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(5),
      Q => tmp_36_1_2_i_reg_1255(5),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(6),
      Q => tmp_36_1_2_i_reg_1255(6),
      R => '0'
    );
\tmp_36_1_2_i_reg_1255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C2_reg[7]\(7),
      Q => tmp_36_1_2_i_reg_1255(7),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(0),
      Q => tmp_36_1_i_reg_1235(0),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(1),
      Q => tmp_36_1_i_reg_1235(1),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(2),
      Q => tmp_36_1_i_reg_1235(2),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(3),
      Q => tmp_36_1_i_reg_1235(3),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(4),
      Q => tmp_36_1_i_reg_1235(4),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(5),
      Q => tmp_36_1_i_reg_1235(5),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(6),
      Q => tmp_36_1_i_reg_1235(6),
      R => '0'
    );
\tmp_36_1_i_reg_1235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR1C0_reg[7]\(7),
      Q => tmp_36_1_i_reg_1235(7),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(0),
      Q => tmp_36_2_1_i_reg_1275(0),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(1),
      Q => tmp_36_2_1_i_reg_1275(1),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(2),
      Q => tmp_36_2_1_i_reg_1275(2),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(3),
      Q => tmp_36_2_1_i_reg_1275(3),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(4),
      Q => tmp_36_2_1_i_reg_1275(4),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(5),
      Q => tmp_36_2_1_i_reg_1275(5),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(6),
      Q => tmp_36_2_1_i_reg_1275(6),
      R => '0'
    );
\tmp_36_2_1_i_reg_1275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C1_reg[7]\(7),
      Q => tmp_36_2_1_i_reg_1275(7),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(0),
      Q => tmp_36_2_2_i_reg_1285(0),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(1),
      Q => tmp_36_2_2_i_reg_1285(1),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(2),
      Q => tmp_36_2_2_i_reg_1285(2),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(3),
      Q => tmp_36_2_2_i_reg_1285(3),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(4),
      Q => tmp_36_2_2_i_reg_1285(4),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(5),
      Q => tmp_36_2_2_i_reg_1285(5),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(6),
      Q => tmp_36_2_2_i_reg_1285(6),
      R => '0'
    );
\tmp_36_2_2_i_reg_1285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C2_reg[7]\(7),
      Q => tmp_36_2_2_i_reg_1285(7),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(0),
      Q => tmp_36_2_i_reg_1265(0),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(1),
      Q => tmp_36_2_i_reg_1265(1),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(2),
      Q => tmp_36_2_i_reg_1265(2),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(3),
      Q => tmp_36_2_i_reg_1265(3),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(4),
      Q => tmp_36_2_i_reg_1265(4),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(5),
      Q => tmp_36_2_i_reg_1265(5),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(6),
      Q => tmp_36_2_i_reg_1265(6),
      R => '0'
    );
\tmp_36_2_i_reg_1265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_XR2C0_reg[7]\(7),
      Q => tmp_36_2_i_reg_1265(7),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_23,
      Q => tmp_37_0_i_reg_1457(0),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_13,
      Q => tmp_37_0_i_reg_1457(10),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_12,
      Q => tmp_37_0_i_reg_1457(11),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_11,
      Q => tmp_37_0_i_reg_1457(12),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_10,
      Q => tmp_37_0_i_reg_1457(13),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_9,
      Q => tmp_37_0_i_reg_1457(14),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_8,
      Q => tmp_37_0_i_reg_1457(15),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_22,
      Q => tmp_37_0_i_reg_1457(1),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_21,
      Q => tmp_37_0_i_reg_1457(2),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_20,
      Q => tmp_37_0_i_reg_1457(3),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_19,
      Q => tmp_37_0_i_reg_1457(4),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_18,
      Q => tmp_37_0_i_reg_1457(5),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_17,
      Q => tmp_37_0_i_reg_1457(6),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_16,
      Q => tmp_37_0_i_reg_1457(7),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_15,
      Q => tmp_37_0_i_reg_1457(8),
      R => '0'
    );
\tmp_37_0_i_reg_1457_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U15_n_14,
      Q => tmp_37_0_i_reg_1457(9),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_23,
      Q => tmp_37_1_2_i_reg_1467(0),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_13,
      Q => tmp_37_1_2_i_reg_1467(10),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_12,
      Q => tmp_37_1_2_i_reg_1467(11),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_11,
      Q => tmp_37_1_2_i_reg_1467(12),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_10,
      Q => tmp_37_1_2_i_reg_1467(13),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_9,
      Q => tmp_37_1_2_i_reg_1467(14),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_8,
      Q => tmp_37_1_2_i_reg_1467(15),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_22,
      Q => tmp_37_1_2_i_reg_1467(1),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_21,
      Q => tmp_37_1_2_i_reg_1467(2),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_20,
      Q => tmp_37_1_2_i_reg_1467(3),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_19,
      Q => tmp_37_1_2_i_reg_1467(4),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_18,
      Q => tmp_37_1_2_i_reg_1467(5),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_17,
      Q => tmp_37_1_2_i_reg_1467(6),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_16,
      Q => tmp_37_1_2_i_reg_1467(7),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_15,
      Q => tmp_37_1_2_i_reg_1467(8),
      R => '0'
    );
\tmp_37_1_2_i_reg_1467_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U19_n_14,
      Q => tmp_37_1_2_i_reg_1467(9),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it4_reg_n_0_[0]\,
      I1 => buff_A_val_2_U_n_11,
      O => tmp_37_2_2_i_reg_14510
    );
\tmp_37_2_2_i_reg_1451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(0),
      Q => tmp_37_2_2_i_reg_1451(0),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(10),
      Q => tmp_37_2_2_i_reg_1451(10),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(11),
      Q => tmp_37_2_2_i_reg_1451(11),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(12),
      Q => tmp_37_2_2_i_reg_1451(12),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(13),
      Q => tmp_37_2_2_i_reg_1451(13),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(14),
      Q => tmp_37_2_2_i_reg_1451(14),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(15),
      Q => tmp_37_2_2_i_reg_1451(15),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(1),
      Q => tmp_37_2_2_i_reg_1451(1),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(2),
      Q => tmp_37_2_2_i_reg_1451(2),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(3),
      Q => tmp_37_2_2_i_reg_1451(3),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(4),
      Q => tmp_37_2_2_i_reg_1451(4),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(5),
      Q => tmp_37_2_2_i_reg_1451(5),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(6),
      Q => tmp_37_2_2_i_reg_1451(6),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(7),
      Q => tmp_37_2_2_i_reg_1451(7),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(8),
      Q => tmp_37_2_2_i_reg_1451(8),
      R => '0'
    );
\tmp_37_2_2_i_reg_1451_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_37_2_2_i_reg_14510,
      D => buff0(9),
      Q => tmp_37_2_2_i_reg_1451(9),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_23,
      Q => tmp_37_2_i_reg_1477(0),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_13,
      Q => tmp_37_2_i_reg_1477(10),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_12,
      Q => tmp_37_2_i_reg_1477(11),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_11,
      Q => tmp_37_2_i_reg_1477(12),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_10,
      Q => tmp_37_2_i_reg_1477(13),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_9,
      Q => tmp_37_2_i_reg_1477(14),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_8,
      Q => tmp_37_2_i_reg_1477(15),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_22,
      Q => tmp_37_2_i_reg_1477(1),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_21,
      Q => tmp_37_2_i_reg_1477(2),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_20,
      Q => tmp_37_2_i_reg_1477(3),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_19,
      Q => tmp_37_2_i_reg_1477(4),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_18,
      Q => tmp_37_2_i_reg_1477(5),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_17,
      Q => tmp_37_2_i_reg_1477(6),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_16,
      Q => tmp_37_2_i_reg_1477(7),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_15,
      Q => tmp_37_2_i_reg_1477(8),
      R => '0'
    );
\tmp_37_2_i_reg_1477_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U21_n_14,
      Q => tmp_37_2_i_reg_1477(9),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(0),
      Q => tmp_38_0_1_i_reg_1220(0),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(1),
      Q => tmp_38_0_1_i_reg_1220(1),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(2),
      Q => tmp_38_0_1_i_reg_1220(2),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(3),
      Q => tmp_38_0_1_i_reg_1220(3),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(4),
      Q => tmp_38_0_1_i_reg_1220(4),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(5),
      Q => tmp_38_0_1_i_reg_1220(5),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(6),
      Q => tmp_38_0_1_i_reg_1220(6),
      R => '0'
    );
\tmp_38_0_1_i_reg_1220_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C1_reg[7]\(7),
      Q => tmp_38_0_1_i_reg_1220(7),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(0),
      Q => tmp_38_0_2_i_reg_1230(0),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(1),
      Q => tmp_38_0_2_i_reg_1230(1),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(2),
      Q => tmp_38_0_2_i_reg_1230(2),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(3),
      Q => tmp_38_0_2_i_reg_1230(3),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(4),
      Q => tmp_38_0_2_i_reg_1230(4),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(5),
      Q => tmp_38_0_2_i_reg_1230(5),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(6),
      Q => tmp_38_0_2_i_reg_1230(6),
      R => '0'
    );
\tmp_38_0_2_i_reg_1230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C2_reg[7]\(7),
      Q => tmp_38_0_2_i_reg_1230(7),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(0),
      Q => tmp_38_0_i_reg_1210(0),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(1),
      Q => tmp_38_0_i_reg_1210(1),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(2),
      Q => tmp_38_0_i_reg_1210(2),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(3),
      Q => tmp_38_0_i_reg_1210(3),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(4),
      Q => tmp_38_0_i_reg_1210(4),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(5),
      Q => tmp_38_0_i_reg_1210(5),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(6),
      Q => tmp_38_0_i_reg_1210(6),
      R => '0'
    );
\tmp_38_0_i_reg_1210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR0C0_reg[7]\(7),
      Q => tmp_38_0_i_reg_1210(7),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(0),
      Q => tmp_38_1_1_i_reg_1250(0),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(1),
      Q => tmp_38_1_1_i_reg_1250(1),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(2),
      Q => tmp_38_1_1_i_reg_1250(2),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(3),
      Q => tmp_38_1_1_i_reg_1250(3),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(4),
      Q => tmp_38_1_1_i_reg_1250(4),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(5),
      Q => tmp_38_1_1_i_reg_1250(5),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(6),
      Q => tmp_38_1_1_i_reg_1250(6),
      R => '0'
    );
\tmp_38_1_1_i_reg_1250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C1_reg[7]\(7),
      Q => tmp_38_1_1_i_reg_1250(7),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(0),
      Q => tmp_38_1_2_i_reg_1260(0),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(1),
      Q => tmp_38_1_2_i_reg_1260(1),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(2),
      Q => tmp_38_1_2_i_reg_1260(2),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(3),
      Q => tmp_38_1_2_i_reg_1260(3),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(4),
      Q => tmp_38_1_2_i_reg_1260(4),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(5),
      Q => tmp_38_1_2_i_reg_1260(5),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(6),
      Q => tmp_38_1_2_i_reg_1260(6),
      R => '0'
    );
\tmp_38_1_2_i_reg_1260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C2_reg[7]\(7),
      Q => tmp_38_1_2_i_reg_1260(7),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(0),
      Q => tmp_38_1_i_reg_1240(0),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(1),
      Q => tmp_38_1_i_reg_1240(1),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(2),
      Q => tmp_38_1_i_reg_1240(2),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(3),
      Q => tmp_38_1_i_reg_1240(3),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(4),
      Q => tmp_38_1_i_reg_1240(4),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(5),
      Q => tmp_38_1_i_reg_1240(5),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(6),
      Q => tmp_38_1_i_reg_1240(6),
      R => '0'
    );
\tmp_38_1_i_reg_1240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR1C0_reg[7]\(7),
      Q => tmp_38_1_i_reg_1240(7),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(0),
      Q => tmp_38_2_1_i_reg_1280(0),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(1),
      Q => tmp_38_2_1_i_reg_1280(1),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(2),
      Q => tmp_38_2_1_i_reg_1280(2),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(3),
      Q => tmp_38_2_1_i_reg_1280(3),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(4),
      Q => tmp_38_2_1_i_reg_1280(4),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(5),
      Q => tmp_38_2_1_i_reg_1280(5),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(6),
      Q => tmp_38_2_1_i_reg_1280(6),
      R => '0'
    );
\tmp_38_2_1_i_reg_1280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C1_reg[7]\(7),
      Q => tmp_38_2_1_i_reg_1280(7),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(0),
      Q => tmp_38_2_i_reg_1270(0),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(1),
      Q => tmp_38_2_i_reg_1270(1),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(2),
      Q => tmp_38_2_i_reg_1270(2),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(3),
      Q => tmp_38_2_i_reg_1270(3),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(4),
      Q => tmp_38_2_i_reg_1270(4),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(5),
      Q => tmp_38_2_i_reg_1270(5),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(6),
      Q => tmp_38_2_i_reg_1270(6),
      R => '0'
    );
\tmp_38_2_i_reg_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_C_YR2C0_reg[7]\(7),
      Q => tmp_38_2_i_reg_1270(7),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_23,
      Q => tmp_39_0_i_reg_1462(0),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_13,
      Q => tmp_39_0_i_reg_1462(10),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_12,
      Q => tmp_39_0_i_reg_1462(11),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_11,
      Q => tmp_39_0_i_reg_1462(12),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_10,
      Q => tmp_39_0_i_reg_1462(13),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_9,
      Q => tmp_39_0_i_reg_1462(14),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_8,
      Q => tmp_39_0_i_reg_1462(15),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_22,
      Q => tmp_39_0_i_reg_1462(1),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_21,
      Q => tmp_39_0_i_reg_1462(2),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_20,
      Q => tmp_39_0_i_reg_1462(3),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_19,
      Q => tmp_39_0_i_reg_1462(4),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_18,
      Q => tmp_39_0_i_reg_1462(5),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_17,
      Q => tmp_39_0_i_reg_1462(6),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_16,
      Q => tmp_39_0_i_reg_1462(7),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_15,
      Q => tmp_39_0_i_reg_1462(8),
      R => '0'
    );
\tmp_39_0_i_reg_1462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U16_n_14,
      Q => tmp_39_0_i_reg_1462(9),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_23,
      Q => tmp_39_1_2_i_reg_1472(0),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_13,
      Q => tmp_39_1_2_i_reg_1472(10),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_12,
      Q => tmp_39_1_2_i_reg_1472(11),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_11,
      Q => tmp_39_1_2_i_reg_1472(12),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_10,
      Q => tmp_39_1_2_i_reg_1472(13),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_9,
      Q => tmp_39_1_2_i_reg_1472(14),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_8,
      Q => tmp_39_1_2_i_reg_1472(15),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_22,
      Q => tmp_39_1_2_i_reg_1472(1),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_21,
      Q => tmp_39_1_2_i_reg_1472(2),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_20,
      Q => tmp_39_1_2_i_reg_1472(3),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_19,
      Q => tmp_39_1_2_i_reg_1472(4),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_18,
      Q => tmp_39_1_2_i_reg_1472(5),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_17,
      Q => tmp_39_1_2_i_reg_1472(6),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_16,
      Q => tmp_39_1_2_i_reg_1472(7),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_15,
      Q => tmp_39_1_2_i_reg_1472(8),
      R => '0'
    );
\tmp_39_1_2_i_reg_1472_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U20_n_14,
      Q => tmp_39_1_2_i_reg_1472(9),
      R => '0'
    );
\tmp_39_2_i_reg_1482[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_reg_ppstg_or_cond4_reg_1371_pp0_it5_reg_n_0_[0]\,
      I1 => buff_A_val_2_U_n_11,
      O => tmp14_reg_14920
    );
\tmp_39_2_i_reg_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_23,
      Q => tmp_39_2_i_reg_1482(0),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_13,
      Q => tmp_39_2_i_reg_1482(10),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_12,
      Q => tmp_39_2_i_reg_1482(11),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_11,
      Q => tmp_39_2_i_reg_1482(12),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_10,
      Q => tmp_39_2_i_reg_1482(13),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_9,
      Q => tmp_39_2_i_reg_1482(14),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_8,
      Q => tmp_39_2_i_reg_1482(15),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_22,
      Q => tmp_39_2_i_reg_1482(1),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_21,
      Q => tmp_39_2_i_reg_1482(2),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_20,
      Q => tmp_39_2_i_reg_1482(3),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_19,
      Q => tmp_39_2_i_reg_1482(4),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_18,
      Q => tmp_39_2_i_reg_1482(5),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_17,
      Q => tmp_39_2_i_reg_1482(6),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_16,
      Q => tmp_39_2_i_reg_1482(7),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_15,
      Q => tmp_39_2_i_reg_1482(8),
      R => '0'
    );
\tmp_39_2_i_reg_1482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp14_reg_14920,
      D => image_filter_mul_8s_8ns_16_3_U22_n_14,
      Q => tmp_39_2_i_reg_1482(9),
      R => '0'
    );
\tmp_3_reg_1314[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAEA00"
    )
        port map (
      I0 => \tmp_3_reg_1314_reg_n_0_[0]\,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I2 => ap_sig_bdd_199,
      I3 => \tmp_3_reg_1314[0]_i_2_n_0\,
      I4 => \row_reg_392_reg_n_0_[0]\,
      O => \tmp_3_reg_1314[0]_i_1_n_0\
    );
\tmp_3_reg_1314[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \tmp_3_reg_1314[0]_i_3_n_0\,
      I1 => \tmp_3_reg_1314[0]_i_4_n_0\,
      I2 => sel0(2),
      I3 => sel0(7),
      I4 => sel0(4),
      O => \tmp_3_reg_1314[0]_i_2_n_0\
    );
\tmp_3_reg_1314[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(10),
      I2 => sel0(5),
      I3 => sel0(8),
      I4 => ap_sig_bdd_199,
      I5 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      O => \tmp_3_reg_1314[0]_i_3_n_0\
    );
\tmp_3_reg_1314[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(3),
      I2 => sel0(9),
      I3 => sel0(1),
      O => \tmp_3_reg_1314[0]_i_4_n_0\
    );
\tmp_3_reg_1314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_3_reg_1314[0]_i_1_n_0\,
      Q => \tmp_3_reg_1314_reg_n_0_[0]\,
      R => '0'
    );
\tmp_4_reg_1319[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_fu_640_p2,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I2 => ap_sig_bdd_199,
      I3 => tmp_4_reg_1319,
      O => \tmp_4_reg_1319[0]_i_1_n_0\
    );
\tmp_4_reg_1319[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sel0(4),
      I1 => tmp_5_cast_reg_1195(5),
      I2 => sel0(3),
      I3 => tmp_5_cast_reg_1195(4),
      O => \tmp_4_reg_1319[0]_i_10_n_0\
    );
\tmp_4_reg_1319[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sel0(2),
      I1 => tmp_5_cast_reg_1195(3),
      I2 => sel0(1),
      I3 => tmp_5_cast_reg_1195(2),
      O => \tmp_4_reg_1319[0]_i_11_n_0\
    );
\tmp_4_reg_1319[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => sel0(0),
      I1 => tmp_5_cast_reg_1195(1),
      I2 => tmp_reg_1185(0),
      I3 => \row_reg_392_reg_n_0_[0]\,
      O => \tmp_4_reg_1319[0]_i_12_n_0\
    );
\tmp_4_reg_1319[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(7),
      I1 => sel0(6),
      I2 => tmp_5_cast_reg_1195(6),
      I3 => sel0(5),
      O => \tmp_4_reg_1319[0]_i_13_n_0\
    );
\tmp_4_reg_1319[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(5),
      I1 => sel0(4),
      I2 => tmp_5_cast_reg_1195(4),
      I3 => sel0(3),
      O => \tmp_4_reg_1319[0]_i_14_n_0\
    );
\tmp_4_reg_1319[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(3),
      I1 => sel0(2),
      I2 => tmp_5_cast_reg_1195(2),
      I3 => sel0(1),
      O => \tmp_4_reg_1319[0]_i_15_n_0\
    );
\tmp_4_reg_1319[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \row_reg_392_reg_n_0_[0]\,
      I1 => tmp_reg_1185(0),
      I2 => tmp_5_cast_reg_1195(1),
      I3 => sel0(0),
      O => \tmp_4_reg_1319[0]_i_16_n_0\
    );
\tmp_4_reg_1319[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sel0(10),
      I1 => tmp_5_cast_reg_1195(11),
      I2 => sel0(9),
      I3 => tmp_5_cast_reg_1195(10),
      O => \tmp_4_reg_1319[0]_i_4_n_0\
    );
\tmp_4_reg_1319[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sel0(8),
      I1 => tmp_5_cast_reg_1195(9),
      I2 => sel0(7),
      I3 => tmp_5_cast_reg_1195(8),
      O => \tmp_4_reg_1319[0]_i_5_n_0\
    );
\tmp_4_reg_1319[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(11),
      O => \tmp_4_reg_1319[0]_i_6_n_0\
    );
\tmp_4_reg_1319[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(11),
      I1 => sel0(10),
      I2 => tmp_5_cast_reg_1195(10),
      I3 => sel0(9),
      O => \tmp_4_reg_1319[0]_i_7_n_0\
    );
\tmp_4_reg_1319[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_5_cast_reg_1195(9),
      I1 => sel0(8),
      I2 => tmp_5_cast_reg_1195(8),
      I3 => sel0(7),
      O => \tmp_4_reg_1319[0]_i_8_n_0\
    );
\tmp_4_reg_1319[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => sel0(6),
      I1 => tmp_5_cast_reg_1195(7),
      I2 => sel0(5),
      I3 => tmp_5_cast_reg_1195(6),
      O => \tmp_4_reg_1319[0]_i_9_n_0\
    );
\tmp_4_reg_1319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_4_reg_1319[0]_i_1_n_0\,
      Q => tmp_4_reg_1319,
      R => '0'
    );
\tmp_4_reg_1319_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_4_reg_1319_reg[0]_i_3_n_0\,
      CO(3) => \NLW_tmp_4_reg_1319_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => tmp_4_fu_640_p2,
      CO(1) => \tmp_4_reg_1319_reg[0]_i_2_n_2\,
      CO(0) => \tmp_4_reg_1319_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => tmp_5_cast_reg_1195(11),
      DI(1) => \tmp_4_reg_1319[0]_i_4_n_0\,
      DI(0) => \tmp_4_reg_1319[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_4_reg_1319_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \tmp_4_reg_1319[0]_i_6_n_0\,
      S(1) => \tmp_4_reg_1319[0]_i_7_n_0\,
      S(0) => \tmp_4_reg_1319[0]_i_8_n_0\
    );
\tmp_4_reg_1319_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_4_reg_1319_reg[0]_i_3_n_0\,
      CO(2) => \tmp_4_reg_1319_reg[0]_i_3_n_1\,
      CO(1) => \tmp_4_reg_1319_reg[0]_i_3_n_2\,
      CO(0) => \tmp_4_reg_1319_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_4_reg_1319[0]_i_9_n_0\,
      DI(2) => \tmp_4_reg_1319[0]_i_10_n_0\,
      DI(1) => \tmp_4_reg_1319[0]_i_11_n_0\,
      DI(0) => \tmp_4_reg_1319[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_tmp_4_reg_1319_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_4_reg_1319[0]_i_13_n_0\,
      S(2) => \tmp_4_reg_1319[0]_i_14_n_0\,
      S(1) => \tmp_4_reg_1319[0]_i_15_n_0\,
      S(0) => \tmp_4_reg_1319[0]_i_16_n_0\
    );
\tmp_5_cast_reg_1195_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(9),
      Q => tmp_5_cast_reg_1195(10),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(10),
      Q => tmp_5_cast_reg_1195(11),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(0),
      Q => tmp_5_cast_reg_1195(1),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(1),
      Q => tmp_5_cast_reg_1195(2),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(2),
      Q => tmp_5_cast_reg_1195(3),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(3),
      Q => tmp_5_cast_reg_1195(4),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(4),
      Q => tmp_5_cast_reg_1195(5),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(5),
      Q => tmp_5_cast_reg_1195(6),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(6),
      Q => tmp_5_cast_reg_1195(7),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(7),
      Q => tmp_5_cast_reg_1195(8),
      R => '0'
    );
\tmp_5_cast_reg_1195_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_rows_reg[9]\(8),
      Q => tmp_5_cast_reg_1195(9),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(9),
      Q => tmp_6_cast_reg_1200(10),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(10),
      Q => tmp_6_cast_reg_1200(11),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(0),
      Q => tmp_6_cast_reg_1200(1),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(1),
      Q => tmp_6_cast_reg_1200(2),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(2),
      Q => tmp_6_cast_reg_1200(3),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(3),
      Q => tmp_6_cast_reg_1200(4),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(4),
      Q => tmp_6_cast_reg_1200(5),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(5),
      Q => tmp_6_cast_reg_1200(6),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(6),
      Q => tmp_6_cast_reg_1200(7),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(7),
      Q => tmp_6_cast_reg_1200(8),
      R => '0'
    );
\tmp_6_cast_reg_1200_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \int_cols_reg[9]\(8),
      Q => tmp_6_cast_reg_1200(9),
      R => '0'
    );
\tmp_8_reg_1304[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_8_fu_613_p2,
      I1 => \col_assign_reg_403_reg[11]_i_3_n_2\,
      I2 => ap_sig_bdd_199,
      I3 => tmp_8_reg_1304,
      O => \tmp_8_reg_1304[0]_i_1_n_0\
    );
\tmp_8_reg_1304[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(2),
      I1 => rows_cast1_cast_reg_1180(3),
      I2 => rows_cast1_cast_reg_1180(2),
      I3 => sel0(1),
      O => \tmp_8_reg_1304[0]_i_10_n_0\
    );
\tmp_8_reg_1304[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(0),
      I1 => rows_cast1_cast_reg_1180(1),
      I2 => rows_cast1_cast_reg_1180(0),
      I3 => \row_reg_392_reg_n_0_[0]\,
      O => \tmp_8_reg_1304[0]_i_11_n_0\
    );
\tmp_8_reg_1304[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_cast1_cast_reg_1180(7),
      I1 => sel0(6),
      I2 => rows_cast1_cast_reg_1180(6),
      I3 => sel0(5),
      O => \tmp_8_reg_1304[0]_i_12_n_0\
    );
\tmp_8_reg_1304[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_cast1_cast_reg_1180(5),
      I1 => sel0(4),
      I2 => rows_cast1_cast_reg_1180(4),
      I3 => sel0(3),
      O => \tmp_8_reg_1304[0]_i_13_n_0\
    );
\tmp_8_reg_1304[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_cast1_cast_reg_1180(3),
      I1 => sel0(2),
      I2 => rows_cast1_cast_reg_1180(2),
      I3 => sel0(1),
      O => \tmp_8_reg_1304[0]_i_14_n_0\
    );
\tmp_8_reg_1304[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_cast1_cast_reg_1180(1),
      I1 => sel0(0),
      I2 => rows_cast1_cast_reg_1180(0),
      I3 => \row_reg_392_reg_n_0_[0]\,
      O => \tmp_8_reg_1304[0]_i_15_n_0\
    );
\tmp_8_reg_1304[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(10),
      I1 => rows_cast1_cast_reg_1180(10),
      I2 => sel0(9),
      O => \tmp_8_reg_1304[0]_i_4_n_0\
    );
\tmp_8_reg_1304[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(8),
      I1 => rows_cast1_cast_reg_1180(9),
      I2 => rows_cast1_cast_reg_1180(8),
      I3 => sel0(7),
      O => \tmp_8_reg_1304[0]_i_5_n_0\
    );
\tmp_8_reg_1304[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sel0(10),
      I1 => rows_cast1_cast_reg_1180(10),
      I2 => sel0(9),
      O => \tmp_8_reg_1304[0]_i_6_n_0\
    );
\tmp_8_reg_1304[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rows_cast1_cast_reg_1180(9),
      I1 => sel0(8),
      I2 => rows_cast1_cast_reg_1180(8),
      I3 => sel0(7),
      O => \tmp_8_reg_1304[0]_i_7_n_0\
    );
\tmp_8_reg_1304[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(6),
      I1 => rows_cast1_cast_reg_1180(7),
      I2 => rows_cast1_cast_reg_1180(6),
      I3 => sel0(5),
      O => \tmp_8_reg_1304[0]_i_8_n_0\
    );
\tmp_8_reg_1304[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => sel0(4),
      I1 => rows_cast1_cast_reg_1180(5),
      I2 => rows_cast1_cast_reg_1180(4),
      I3 => sel0(3),
      O => \tmp_8_reg_1304[0]_i_9_n_0\
    );
\tmp_8_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_8_reg_1304[0]_i_1_n_0\,
      Q => tmp_8_reg_1304,
      R => '0'
    );
\tmp_8_reg_1304_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_8_reg_1304_reg[0]_i_3_n_0\,
      CO(3 downto 2) => \NLW_tmp_8_reg_1304_reg[0]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_8_fu_613_p2,
      CO(0) => \tmp_8_reg_1304_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_8_reg_1304[0]_i_4_n_0\,
      DI(0) => \tmp_8_reg_1304[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_8_reg_1304_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_8_reg_1304[0]_i_6_n_0\,
      S(0) => \tmp_8_reg_1304[0]_i_7_n_0\
    );
\tmp_8_reg_1304_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_8_reg_1304_reg[0]_i_3_n_0\,
      CO(2) => \tmp_8_reg_1304_reg[0]_i_3_n_1\,
      CO(1) => \tmp_8_reg_1304_reg[0]_i_3_n_2\,
      CO(0) => \tmp_8_reg_1304_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_8_reg_1304[0]_i_8_n_0\,
      DI(2) => \tmp_8_reg_1304[0]_i_9_n_0\,
      DI(1) => \tmp_8_reg_1304[0]_i_10_n_0\,
      DI(0) => \tmp_8_reg_1304[0]_i_11_n_0\,
      O(3 downto 0) => \NLW_tmp_8_reg_1304_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_8_reg_1304[0]_i_12_n_0\,
      S(2) => \tmp_8_reg_1304[0]_i_13_n_0\,
      S(1) => \tmp_8_reg_1304[0]_i_14_n_0\,
      S(0) => \tmp_8_reg_1304[0]_i_15_n_0\
    );
\tmp_reg_1185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(0),
      Q => tmp_reg_1185(0),
      R => '0'
    );
\tmp_reg_1185_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(10),
      Q => tmp_reg_1185(10),
      R => '0'
    );
\tmp_reg_1185_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(11),
      Q => tmp_reg_1185(11),
      R => '0'
    );
\tmp_reg_1185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(1),
      Q => tmp_reg_1185(1),
      R => '0'
    );
\tmp_reg_1185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(2),
      Q => tmp_reg_1185(2),
      R => '0'
    );
\tmp_reg_1185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(3),
      Q => tmp_reg_1185(3),
      R => '0'
    );
\tmp_reg_1185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(4),
      Q => tmp_reg_1185(4),
      R => '0'
    );
\tmp_reg_1185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(5),
      Q => tmp_reg_1185(5),
      R => '0'
    );
\tmp_reg_1185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(6),
      Q => tmp_reg_1185(6),
      R => '0'
    );
\tmp_reg_1185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(7),
      Q => tmp_reg_1185(7),
      R => '0'
    );
\tmp_reg_1185_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(8),
      Q => tmp_reg_1185(8),
      R => '0'
    );
\tmp_reg_1185_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_fu_424_p2(9),
      Q => tmp_reg_1185(9),
      R => '0'
    );
\tmp_s_reg_1190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(0),
      Q => tmp_s_reg_1190(0),
      R => '0'
    );
\tmp_s_reg_1190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(10),
      Q => tmp_s_reg_1190(10),
      R => '0'
    );
\tmp_s_reg_1190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(11),
      Q => tmp_s_reg_1190(11),
      R => '0'
    );
\tmp_s_reg_1190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(1),
      Q => tmp_s_reg_1190(1),
      R => '0'
    );
\tmp_s_reg_1190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(2),
      Q => tmp_s_reg_1190(2),
      R => '0'
    );
\tmp_s_reg_1190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(3),
      Q => tmp_s_reg_1190(3),
      R => '0'
    );
\tmp_s_reg_1190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(4),
      Q => tmp_s_reg_1190(4),
      R => '0'
    );
\tmp_s_reg_1190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(5),
      Q => tmp_s_reg_1190(5),
      R => '0'
    );
\tmp_s_reg_1190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(6),
      Q => tmp_s_reg_1190(6),
      R => '0'
    );
\tmp_s_reg_1190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(7),
      Q => tmp_s_reg_1190(7),
      R => '0'
    );
\tmp_s_reg_1190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(8),
      Q => tmp_s_reg_1190(8),
      R => '0'
    );
\tmp_s_reg_1190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => tmp_s_fu_430_p2(9),
      Q => tmp_s_reg_1190(9),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(8),
      I1 => tmp6_reg_1507(8),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(11),
      I1 => tmp3_reg_1497(11),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_12_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(10),
      I1 => tmp3_reg_1497(10),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_13_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(9),
      I1 => tmp3_reg_1497(9),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_14_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(8),
      I1 => tmp3_reg_1497(8),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_4\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_4\,
      O => \x_weight_2_2_2_i_reg_1537[11]_i_3_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_5\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_5\,
      O => \x_weight_2_2_2_i_reg_1537[11]_i_4_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_6\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_6\,
      O => \x_weight_2_2_2_i_reg_1537[11]_i_5_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_7\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_7\,
      O => \x_weight_2_2_2_i_reg_1537[11]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(11),
      I1 => tmp6_reg_1507(11),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_7_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(10),
      I1 => tmp6_reg_1507(10),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_8_n_0\
    );
\x_weight_2_2_2_i_reg_1537[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(9),
      I1 => tmp6_reg_1507(9),
      O => \x_weight_2_2_2_i_reg_1537[11]_i_9_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(12),
      I1 => tmp6_reg_1507(12),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(15),
      I1 => tmp3_reg_1497(15),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_12_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(14),
      I1 => tmp3_reg_1497(14),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_13_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(13),
      I1 => tmp3_reg_1497(13),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_14_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(12),
      I1 => tmp3_reg_1497(12),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_4\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_4\,
      O => \x_weight_2_2_2_i_reg_1537[15]_i_3_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_5\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_5\,
      O => \x_weight_2_2_2_i_reg_1537[15]_i_4_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_6\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_6\,
      O => \x_weight_2_2_2_i_reg_1537[15]_i_5_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_7\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_7\,
      O => \x_weight_2_2_2_i_reg_1537[15]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(15),
      I1 => tmp6_reg_1507(15),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_7_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(14),
      I1 => tmp6_reg_1507(14),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_8_n_0\
    );
\x_weight_2_2_2_i_reg_1537[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(13),
      I1 => tmp6_reg_1507(13),
      O => \x_weight_2_2_2_i_reg_1537[15]_i_9_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(0),
      I1 => tmp6_reg_1507(0),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(3),
      I1 => tmp3_reg_1497(3),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_12_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(2),
      I1 => tmp3_reg_1497(2),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_13_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(1),
      I1 => tmp3_reg_1497(1),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_14_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(0),
      I1 => tmp3_reg_1497(0),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_4\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_4\,
      O => \x_weight_2_2_2_i_reg_1537[3]_i_3_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_5\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_5\,
      O => \x_weight_2_2_2_i_reg_1537[3]_i_4_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_6\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_6\,
      O => \x_weight_2_2_2_i_reg_1537[3]_i_5_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_7\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_7\,
      O => \x_weight_2_2_2_i_reg_1537[3]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(3),
      I1 => tmp6_reg_1507(3),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_7_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(2),
      I1 => tmp6_reg_1507(2),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_8_n_0\
    );
\x_weight_2_2_2_i_reg_1537[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(1),
      I1 => tmp6_reg_1507(1),
      O => \x_weight_2_2_2_i_reg_1537[3]_i_9_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(4),
      I1 => tmp6_reg_1507(4),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(7),
      I1 => tmp3_reg_1497(7),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_12_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(6),
      I1 => tmp3_reg_1497(6),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_13_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(5),
      I1 => tmp3_reg_1497(5),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_14_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp4_reg_1502(4),
      I1 => tmp3_reg_1497(4),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_4\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_4\,
      O => \x_weight_2_2_2_i_reg_1537[7]_i_3_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_5\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_5\,
      O => \x_weight_2_2_2_i_reg_1537[7]_i_4_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_6\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_6\,
      O => \x_weight_2_2_2_i_reg_1537[7]_i_5_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_7\,
      I1 => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_7\,
      O => \x_weight_2_2_2_i_reg_1537[7]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(7),
      I1 => tmp6_reg_1507(7),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_7_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(6),
      I1 => tmp6_reg_1507(6),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_8_n_0\
    );
\x_weight_2_2_2_i_reg_1537[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp8_reg_1512(5),
      I1 => tmp6_reg_1507(5),
      O => \x_weight_2_2_2_i_reg_1537[7]_i_9_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(0),
      Q => x_weight_2_2_2_i_reg_1537(0),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(10),
      Q => x_weight_2_2_2_i_reg_1537(10),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(11),
      Q => x_weight_2_2_2_i_reg_1537(11),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_4\,
      DI(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_5\,
      DI(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_6\,
      DI(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_7\,
      O(3 downto 0) => x_weight_2_2_2_i_fu_979_p2(11 downto 8),
      S(3) => \x_weight_2_2_2_i_reg_1537[11]_i_3_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[11]_i_4_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[11]_i_5_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[11]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_reg_1502(11 downto 8),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[11]_i_12_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[11]_i_13_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[11]_i_14_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[11]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_1512(11 downto 8),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[11]_i_7_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[11]_i_8_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[11]_i_9_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[11]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(12),
      Q => x_weight_2_2_2_i_reg_1537(12),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(13),
      Q => x_weight_2_2_2_i_reg_1537(13),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(14),
      Q => x_weight_2_2_2_i_reg_1537(14),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(15),
      Q => x_weight_2_2_2_i_reg_1537(15),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[11]_i_1_n_0\,
      CO(3) => \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_5\,
      DI(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_6\,
      DI(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_7\,
      O(3 downto 0) => x_weight_2_2_2_i_fu_979_p2(15 downto 12),
      S(3) => \x_weight_2_2_2_i_reg_1537[15]_i_3_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[15]_i_4_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[15]_i_5_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[15]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[15]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[11]_i_11_n_0\,
      CO(3) => \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp4_reg_1502(14 downto 12),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_11_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[15]_i_12_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[15]_i_13_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[15]_i_14_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[15]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[11]_i_2_n_0\,
      CO(3) => \NLW_x_weight_2_2_2_i_reg_1537_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp8_reg_1512(14 downto 12),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[15]_i_2_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[15]_i_7_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[15]_i_8_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[15]_i_9_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[15]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(1),
      Q => x_weight_2_2_2_i_reg_1537(1),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(2),
      Q => x_weight_2_2_2_i_reg_1537(2),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(3),
      Q => x_weight_2_2_2_i_reg_1537(3),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_4\,
      DI(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_5\,
      DI(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_6\,
      DI(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_7\,
      O(3 downto 0) => x_weight_2_2_2_i_fu_979_p2(3 downto 0),
      S(3) => \x_weight_2_2_2_i_reg_1537[3]_i_3_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[3]_i_4_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[3]_i_5_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[3]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_reg_1502(3 downto 0),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[3]_i_12_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[3]_i_13_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[3]_i_14_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[3]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_1512(3 downto 0),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[3]_i_7_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[3]_i_8_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[3]_i_9_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[3]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(4),
      Q => x_weight_2_2_2_i_reg_1537(4),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(5),
      Q => x_weight_2_2_2_i_reg_1537(5),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(6),
      Q => x_weight_2_2_2_i_reg_1537(6),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(7),
      Q => x_weight_2_2_2_i_reg_1537(7),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[3]_i_1_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_4\,
      DI(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_5\,
      DI(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_6\,
      DI(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_7\,
      O(3 downto 0) => x_weight_2_2_2_i_fu_979_p2(7 downto 4),
      S(3) => \x_weight_2_2_2_i_reg_1537[7]_i_3_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[7]_i_4_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[7]_i_5_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[7]_i_6_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[3]_i_11_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp4_reg_1502(7 downto 4),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_11_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[7]_i_12_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[7]_i_13_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[7]_i_14_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[7]_i_15_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \x_weight_2_2_2_i_reg_1537_reg[3]_i_2_n_0\,
      CO(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_0\,
      CO(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_1\,
      CO(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_2\,
      CO(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp8_reg_1512(7 downto 4),
      O(3) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_4\,
      O(2) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_5\,
      O(1) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_6\,
      O(0) => \x_weight_2_2_2_i_reg_1537_reg[7]_i_2_n_7\,
      S(3) => \x_weight_2_2_2_i_reg_1537[7]_i_7_n_0\,
      S(2) => \x_weight_2_2_2_i_reg_1537[7]_i_8_n_0\,
      S(1) => \x_weight_2_2_2_i_reg_1537[7]_i_9_n_0\,
      S(0) => \x_weight_2_2_2_i_reg_1537[7]_i_10_n_0\
    );
\x_weight_2_2_2_i_reg_1537_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(8),
      Q => x_weight_2_2_2_i_reg_1537(8),
      R => '0'
    );
\x_weight_2_2_2_i_reg_1537_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => x_weight_2_2_2_i_fu_979_p2(9),
      Q => x_weight_2_2_2_i_reg_1537(9),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(8),
      I1 => tmp13_reg_1527(8),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(11),
      I1 => tmp10_reg_1517(11),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_12_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(10),
      I1 => tmp10_reg_1517(10),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_13_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(9),
      I1 => tmp10_reg_1517(9),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_14_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(8),
      I1 => tmp10_reg_1517(8),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_4\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_4\,
      O => \y_weight_2_2_2_i_reg_1544[11]_i_3_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_5\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_5\,
      O => \y_weight_2_2_2_i_reg_1544[11]_i_4_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_6\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_6\,
      O => \y_weight_2_2_2_i_reg_1544[11]_i_5_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_7\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_7\,
      O => \y_weight_2_2_2_i_reg_1544[11]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(11),
      I1 => tmp13_reg_1527(11),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_7_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(10),
      I1 => tmp13_reg_1527(10),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_8_n_0\
    );
\y_weight_2_2_2_i_reg_1544[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(9),
      I1 => tmp13_reg_1527(9),
      O => \y_weight_2_2_2_i_reg_1544[11]_i_9_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_ppstg_or_cond4_reg_1371_pp0_it7,
      I1 => buff_A_val_2_U_n_11,
      O => x_weight_2_2_2_i_reg_15370
    );
\y_weight_2_2_2_i_reg_1544[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(13),
      I1 => tmp13_reg_1527(13),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(12),
      I1 => tmp13_reg_1527(12),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_11_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(15),
      I1 => tmp10_reg_1517(15),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_13_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(14),
      I1 => tmp10_reg_1517(14),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_14_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(13),
      I1 => tmp10_reg_1517(13),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(12),
      I1 => tmp10_reg_1517(12),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_16_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_4\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_4\,
      O => \y_weight_2_2_2_i_reg_1544[15]_i_4_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_5\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_5\,
      O => \y_weight_2_2_2_i_reg_1544[15]_i_5_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_6\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_6\,
      O => \y_weight_2_2_2_i_reg_1544[15]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_7\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_7\,
      O => \y_weight_2_2_2_i_reg_1544[15]_i_7_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(15),
      I1 => tmp13_reg_1527(15),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_8_n_0\
    );
\y_weight_2_2_2_i_reg_1544[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(14),
      I1 => tmp13_reg_1527(14),
      O => \y_weight_2_2_2_i_reg_1544[15]_i_9_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(0),
      I1 => tmp13_reg_1527(0),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(3),
      I1 => tmp10_reg_1517(3),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_12_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(2),
      I1 => tmp10_reg_1517(2),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_13_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(1),
      I1 => tmp10_reg_1517(1),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_14_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(0),
      I1 => tmp10_reg_1517(0),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_4\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_4\,
      O => \y_weight_2_2_2_i_reg_1544[3]_i_3_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_5\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_5\,
      O => \y_weight_2_2_2_i_reg_1544[3]_i_4_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_6\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_6\,
      O => \y_weight_2_2_2_i_reg_1544[3]_i_5_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_7\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_7\,
      O => \y_weight_2_2_2_i_reg_1544[3]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(3),
      I1 => tmp13_reg_1527(3),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_7_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(2),
      I1 => tmp13_reg_1527(2),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_8_n_0\
    );
\y_weight_2_2_2_i_reg_1544[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(1),
      I1 => tmp13_reg_1527(1),
      O => \y_weight_2_2_2_i_reg_1544[3]_i_9_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(4),
      I1 => tmp13_reg_1527(4),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(7),
      I1 => tmp10_reg_1517(7),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_12_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(6),
      I1 => tmp10_reg_1517(6),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_13_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(5),
      I1 => tmp10_reg_1517(5),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_14_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp11_reg_1522(4),
      I1 => tmp10_reg_1517(4),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_4\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_4\,
      O => \y_weight_2_2_2_i_reg_1544[7]_i_3_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_5\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_5\,
      O => \y_weight_2_2_2_i_reg_1544[7]_i_4_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_6\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_6\,
      O => \y_weight_2_2_2_i_reg_1544[7]_i_5_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_7\,
      I1 => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_7\,
      O => \y_weight_2_2_2_i_reg_1544[7]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(7),
      I1 => tmp13_reg_1527(7),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_7_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(6),
      I1 => tmp13_reg_1527(6),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_8_n_0\
    );
\y_weight_2_2_2_i_reg_1544[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp15_reg_1532(5),
      I1 => tmp13_reg_1527(5),
      O => \y_weight_2_2_2_i_reg_1544[7]_i_9_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(0),
      Q => y_weight_2_2_2_i_reg_1544(0),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(10),
      Q => y_weight_2_2_2_i_reg_1544(10),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(11),
      Q => y_weight_2_2_2_i_reg_1544(11),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_4\,
      DI(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_5\,
      DI(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_6\,
      DI(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_7\,
      O(3 downto 0) => y_weight_2_2_2_i_fu_993_p2(11 downto 8),
      S(3) => \y_weight_2_2_2_i_reg_1544[11]_i_3_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[11]_i_4_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[11]_i_5_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[11]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[11]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_reg_1522(11 downto 8),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[11]_i_12_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[11]_i_13_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[11]_i_14_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[11]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp15_reg_1532(11 downto 8),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[11]_i_7_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[11]_i_8_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[11]_i_9_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[11]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(12),
      Q => y_weight_2_2_2_i_reg_1544(12),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(13),
      Q => y_weight_2_2_2_i_reg_1544(13),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(14),
      Q => y_weight_2_2_2_i_reg_1544(14),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(15),
      Q => y_weight_2_2_2_i_reg_1544(15),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[15]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[11]_i_11_n_0\,
      CO(3) => \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp11_reg_1522(14 downto 12),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_12_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[15]_i_13_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[15]_i_14_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[15]_i_15_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[15]_i_16_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[11]_i_1_n_0\,
      CO(3) => \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_5\,
      DI(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_6\,
      DI(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_7\,
      O(3 downto 0) => y_weight_2_2_2_i_fu_993_p2(15 downto 12),
      S(3) => \y_weight_2_2_2_i_reg_1544[15]_i_4_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[15]_i_5_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[15]_i_6_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[15]_i_7_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[11]_i_2_n_0\,
      CO(3) => \NLW_y_weight_2_2_2_i_reg_1544_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => tmp15_reg_1532(14 downto 12),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[15]_i_3_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[15]_i_8_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[15]_i_9_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[15]_i_10_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[15]_i_11_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(1),
      Q => y_weight_2_2_2_i_reg_1544(1),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(2),
      Q => y_weight_2_2_2_i_reg_1544(2),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(3),
      Q => y_weight_2_2_2_i_reg_1544(3),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_4\,
      DI(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_5\,
      DI(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_6\,
      DI(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_7\,
      O(3 downto 0) => y_weight_2_2_2_i_fu_993_p2(3 downto 0),
      S(3) => \y_weight_2_2_2_i_reg_1544[3]_i_3_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[3]_i_4_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[3]_i_5_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[3]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_reg_1522(3 downto 0),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[3]_i_12_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[3]_i_13_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[3]_i_14_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[3]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp15_reg_1532(3 downto 0),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[3]_i_7_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[3]_i_8_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[3]_i_9_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[3]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(4),
      Q => y_weight_2_2_2_i_reg_1544(4),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(5),
      Q => y_weight_2_2_2_i_reg_1544(5),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(6),
      Q => y_weight_2_2_2_i_reg_1544(6),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(7),
      Q => y_weight_2_2_2_i_reg_1544(7),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[3]_i_1_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_4\,
      DI(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_5\,
      DI(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_6\,
      DI(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_7\,
      O(3 downto 0) => y_weight_2_2_2_i_fu_993_p2(7 downto 4),
      S(3) => \y_weight_2_2_2_i_reg_1544[7]_i_3_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[7]_i_4_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[7]_i_5_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[7]_i_6_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[7]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[3]_i_11_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp11_reg_1522(7 downto 4),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_11_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[7]_i_12_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[7]_i_13_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[7]_i_14_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[7]_i_15_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \y_weight_2_2_2_i_reg_1544_reg[3]_i_2_n_0\,
      CO(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_0\,
      CO(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_1\,
      CO(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_2\,
      CO(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp15_reg_1532(7 downto 4),
      O(3) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_4\,
      O(2) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_5\,
      O(1) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_6\,
      O(0) => \y_weight_2_2_2_i_reg_1544_reg[7]_i_2_n_7\,
      S(3) => \y_weight_2_2_2_i_reg_1544[7]_i_7_n_0\,
      S(2) => \y_weight_2_2_2_i_reg_1544[7]_i_8_n_0\,
      S(1) => \y_weight_2_2_2_i_reg_1544[7]_i_9_n_0\,
      S(0) => \y_weight_2_2_2_i_reg_1544[7]_i_10_n_0\
    );
\y_weight_2_2_2_i_reg_1544_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(8),
      Q => y_weight_2_2_2_i_reg_1544(8),
      R => '0'
    );
\y_weight_2_2_2_i_reg_1544_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_weight_2_2_2_i_reg_15370,
      D => y_weight_2_2_2_i_fu_993_p2(9),
      Q => y_weight_2_2_2_i_reg_1544(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1_image_filter is
  port (
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of system_top_image_filter_1_1_image_filter : entity is 8;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of system_top_image_filter_1_1_image_filter : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_top_image_filter_1_1_image_filter : entity is "image_filter";
end system_top_image_filter_1_1_image_filter;

architecture STRUCTURE of system_top_image_filter_1_1_image_filter is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ARESET : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal ap_reg_ready_image_filter_Block_proc_U0_ap_ready : STD_LOGIC;
  signal ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal ap_reg_ready_img_0_cols_V_channel_full_n : STD_LOGIC;
  signal ap_reg_ready_img_0_rows_V_channel_full_n : STD_LOGIC;
  signal ap_reg_ready_img_1_cols_V_full_n : STD_LOGIC;
  signal ap_reg_ready_img_1_rows_V_full_n : STD_LOGIC;
  signal ap_reg_ready_img_1_rows_V_full_n_reg_n_0 : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_sig_bdd_70 : STD_LOGIC;
  signal ap_sig_bdd_97 : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_start8_out : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal ce : STD_LOGIC;
  signal ce_2 : STD_LOGIC;
  signal ce_7 : STD_LOGIC;
  signal image_filter_AXIvideo2Mat_U0_ap_idle : STD_LOGIC;
  signal image_filter_AXIvideo2Mat_U0_ap_ready : STD_LOGIC;
  signal image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write : STD_LOGIC;
  signal image_filter_AXIvideo2Mat_U0_n_1 : STD_LOGIC;
  signal image_filter_AXIvideo2Mat_U0_n_6 : STD_LOGIC;
  signal image_filter_Block_proc_U0_ap_done : STD_LOGIC;
  signal image_filter_Block_proc_U0_ap_return_0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal image_filter_Block_proc_U0_ap_return_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal image_filter_Block_proc_U0_cols : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal image_filter_Block_proc_U0_n_29 : STD_LOGIC;
  signal image_filter_Block_proc_U0_n_30 : STD_LOGIC;
  signal image_filter_Block_proc_U0_n_32 : STD_LOGIC;
  signal image_filter_Block_proc_U0_n_33 : STD_LOGIC;
  signal image_filter_Block_proc_U0_n_34 : STD_LOGIC;
  signal image_filter_Block_proc_U0_n_35 : STD_LOGIC;
  signal image_filter_Block_proc_U0_rows : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal image_filter_CONTROL_BUS_s_axi_U_n_260 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_50 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_62 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_63 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_64 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_65 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_66 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_67 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_68 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_69 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_70 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_71 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_72 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_73 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_74 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_76 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_77 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_78 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_79 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_80 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_81 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_82 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_83 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_84 : STD_LOGIC;
  signal image_filter_CONTROL_BUS_s_axi_U_n_85 : STD_LOGIC;
  signal image_filter_Mat2AXIvideo_U0_ap_done : STD_LOGIC;
  signal image_filter_Mat2AXIvideo_U0_n_1 : STD_LOGIC;
  signal image_filter_Mat2AXIvideo_U0_n_3 : STD_LOGIC;
  signal image_filter_Mat2AXIvideo_U0_n_4 : STD_LOGIC;
  signal image_filter_Mat2AXIvideo_U0_n_9 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_C_XR0C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR0C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR0C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR1C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR1C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR1C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR2C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR2C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_XR2C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR0C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR0C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR0C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR1C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR1C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR1C2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR2C0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_C_YR2C1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_ap_ready : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_c_high_thresh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal image_filter_sobel_filter_core_U0_n_1 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_10 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_11 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_12 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_15 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_16 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_17 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_18 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_19 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_2 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_20 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_21 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_22 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_23 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_24 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_25 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_26 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_4 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_5 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_6 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_7 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_8 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_n_9 : STD_LOGIC;
  signal image_filter_sobel_filter_core_U0_src_data_stream_1_V_read : STD_LOGIC;
  signal img_0_cols_V_channel_U_n_0 : STD_LOGIC;
  signal img_0_cols_V_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal img_0_cols_V_channel_empty_n : STD_LOGIC;
  signal img_0_cols_V_channel_full_n : STD_LOGIC;
  signal img_0_data_stream_0_V_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_0_data_stream_0_V_empty_n : STD_LOGIC;
  signal img_0_data_stream_0_V_full_n : STD_LOGIC;
  signal img_0_data_stream_1_V_empty_n : STD_LOGIC;
  signal img_0_data_stream_1_V_full_n : STD_LOGIC;
  signal img_0_rows_V_channel_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal img_0_rows_V_channel_empty_n : STD_LOGIC;
  signal img_0_rows_V_channel_full_n : STD_LOGIC;
  signal img_1_cols_V_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal img_1_cols_V_empty_n : STD_LOGIC;
  signal img_1_cols_V_full_n : STD_LOGIC;
  signal img_1_data_stream_0_V_empty_n : STD_LOGIC;
  signal img_1_data_stream_0_V_full_n : STD_LOGIC;
  signal img_1_data_stream_1_V_empty_n : STD_LOGIC;
  signal img_1_data_stream_1_V_full_n : STD_LOGIC;
  signal img_1_rows_V_U_n_1 : STD_LOGIC;
  signal img_1_rows_V_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal img_1_rows_V_empty_n : STD_LOGIC;
  signal img_1_rows_V_full_n : STD_LOGIC;
  signal int_ap_done : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr0_0 : STD_LOGIC;
  signal mOutPtr0_8 : STD_LOGIC;
  signal mOutPtr19_out : STD_LOGIC;
  signal mOutPtr19_out_1 : STD_LOGIC;
  signal mOutPtr19_out_3 : STD_LOGIC;
  signal mOutPtr19_out_4 : STD_LOGIC;
  signal mOutPtr19_out_5 : STD_LOGIC;
  signal mOutPtr19_out_6 : STD_LOGIC;
  signal op2_assign_fu_174_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_s_reg_1470 : STD_LOGIC;
  signal row_reg_3920 : STD_LOGIC;
  signal tmp_27_i_fu_1064_p2 : STD_LOGIC;
  signal tmp_28_i_fu_1069_p2 : STD_LOGIC;
  signal tmp_5_fu_436_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_6_fu_446_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_fu_424_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal tmp_s_fu_430_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^video_out_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
  video_out_TDATA(15) <= \<const1>\;
  video_out_TDATA(14) <= \<const0>\;
  video_out_TDATA(13) <= \<const0>\;
  video_out_TDATA(12) <= \<const0>\;
  video_out_TDATA(11) <= \<const0>\;
  video_out_TDATA(10) <= \<const0>\;
  video_out_TDATA(9) <= \<const0>\;
  video_out_TDATA(8) <= \<const0>\;
  video_out_TDATA(7 downto 0) <= \^video_out_tdata\(7 downto 0);
  video_out_TDEST(0) <= \<const0>\;
  video_out_TID(0) <= \<const0>\;
  video_out_TKEEP(1) <= \<const1>\;
  video_out_TKEEP(0) <= \<const1>\;
  video_out_TSTRB(1) <= \<const0>\;
  video_out_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_AXIvideo2Mat_U0_n_6,
      Q => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      R => '0'
    );
ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_CONTROL_BUS_s_axi_U_n_64,
      Q => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      R => '0'
    );
ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_sobel_filter_core_U0_n_16,
      Q => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_n_0,
      R => '0'
    );
ap_reg_ready_img_0_cols_V_channel_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_Block_proc_U0_n_32,
      Q => ap_reg_ready_img_0_cols_V_channel_full_n,
      R => ap_reg_ready_img_1_rows_V_full_n
    );
ap_reg_ready_img_0_rows_V_channel_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_Block_proc_U0_n_35,
      Q => ap_reg_ready_img_0_rows_V_channel_full_n,
      R => ap_reg_ready_img_1_rows_V_full_n
    );
ap_reg_ready_img_1_cols_V_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_Block_proc_U0_n_34,
      Q => ap_reg_ready_img_1_cols_V_full_n,
      R => ap_reg_ready_img_1_rows_V_full_n
    );
ap_reg_ready_img_1_rows_V_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => image_filter_Block_proc_U0_n_33,
      Q => ap_reg_ready_img_1_rows_V_full_n_reg_n_0,
      R => ap_reg_ready_img_1_rows_V_full_n
    );
image_filter_AXIvideo2Mat_U0: entity work.system_top_image_filter_1_1_image_filter_AXIvideo2Mat
     port map (
      ARESET => ARESET,
      CO(0) => image_filter_AXIvideo2Mat_U0_n_1,
      Q(0) => ap_sig_bdd_97,
      ap_clk => ap_clk,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg => image_filter_AXIvideo2Mat_U0_n_6,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg_0 => image_filter_CONTROL_BUS_s_axi_U_n_62,
      ap_reg_ready_img_0_rows_V_channel_full_n_reg(11 downto 0) => img_0_rows_V_channel_dout(11 downto 0),
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_start8_out => ap_start8_out,
      ce => ce_2,
      ce_2 => ce,
      image_filter_AXIvideo2Mat_U0_ap_idle => image_filter_AXIvideo2Mat_U0_ap_idle,
      image_filter_AXIvideo2Mat_U0_ap_ready => image_filter_AXIvideo2Mat_U0_ap_ready,
      image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_data_stream_0_V_full_n => img_0_data_stream_0_V_full_n,
      img_0_data_stream_1_V_full_n => img_0_data_stream_1_V_full_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      img_data_stream_0_V_din(7 downto 0) => image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      mOutPtr0 => mOutPtr0_0,
      mOutPtr0_1 => mOutPtr0,
      mOutPtr19_out => mOutPtr19_out_1,
      mOutPtr19_out_0 => mOutPtr19_out,
      \out\(11 downto 0) => img_0_cols_V_channel_dout(11 downto 0),
      video_in_TDATA(7 downto 0) => video_in_TDATA(7 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID
    );
image_filter_Block_proc_U0: entity work.system_top_image_filter_1_1_image_filter_Block_proc
     port map (
      ARESET => ARESET,
      Q(11 downto 0) => image_filter_Block_proc_U0_cols(11 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg => image_filter_CONTROL_BUS_s_axi_U_n_63,
      ap_reg_ready_img_0_cols_V_channel_full_n => ap_reg_ready_img_0_cols_V_channel_full_n,
      ap_reg_ready_img_0_cols_V_channel_full_n_reg => image_filter_Block_proc_U0_n_32,
      ap_reg_ready_img_0_rows_V_channel_full_n => ap_reg_ready_img_0_rows_V_channel_full_n,
      ap_reg_ready_img_0_rows_V_channel_full_n_reg => image_filter_Block_proc_U0_n_35,
      ap_reg_ready_img_1_cols_V_full_n => ap_reg_ready_img_1_cols_V_full_n,
      ap_reg_ready_img_1_cols_V_full_n_reg => image_filter_Block_proc_U0_n_34,
      ap_reg_ready_img_1_rows_V_full_n => ap_reg_ready_img_1_rows_V_full_n,
      ap_reg_ready_img_1_rows_V_full_n_reg => image_filter_Block_proc_U0_n_33,
      ap_reg_ready_img_1_rows_V_full_n_reg_0 => ap_reg_ready_img_1_rows_V_full_n_reg_n_0,
      ap_return_0_preg(11 downto 0) => ap_return_0_preg(11 downto 0),
      ap_return_1_preg(11 downto 0) => ap_return_1_preg(11 downto 0),
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce => ce_2,
      ce_0 => ce,
      image_filter_Block_proc_U0_ap_done => image_filter_Block_proc_U0_ap_done,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_full_n => img_1_cols_V_full_n,
      img_1_rows_V_full_n => img_1_rows_V_full_n,
      \int_rows_reg[11]\(11 downto 0) => image_filter_Block_proc_U0_rows(11 downto 0),
      internal_empty_n_reg => image_filter_Block_proc_U0_n_29,
      internal_empty_n_reg_0 => image_filter_Block_proc_U0_n_30,
      internal_full_n_reg => img_1_rows_V_U_n_1
    );
image_filter_CONTROL_BUS_s_axi_U: entity work.system_top_image_filter_1_1_image_filter_CONTROL_BUS_s_axi
     port map (
      ARESET => ARESET,
      CO(0) => image_filter_sobel_filter_core_U0_n_4,
      D(10) => image_filter_CONTROL_BUS_s_axi_U_n_65,
      D(9) => image_filter_CONTROL_BUS_s_axi_U_n_66,
      D(8) => image_filter_CONTROL_BUS_s_axi_U_n_67,
      D(7) => image_filter_CONTROL_BUS_s_axi_U_n_68,
      D(6) => image_filter_CONTROL_BUS_s_axi_U_n_69,
      D(5) => image_filter_CONTROL_BUS_s_axi_U_n_70,
      D(4) => image_filter_CONTROL_BUS_s_axi_U_n_71,
      D(3) => image_filter_CONTROL_BUS_s_axi_U_n_72,
      D(2) => image_filter_CONTROL_BUS_s_axi_U_n_73,
      D(1) => image_filter_CONTROL_BUS_s_axi_U_n_74,
      D(0) => tmp_6_fu_446_p2(1),
      E(0) => row_reg_3920,
      Q(11 downto 0) => image_filter_Block_proc_U0_cols(11 downto 0),
      \ap_CS_fsm_reg[0]\(0) => image_filter_sobel_filter_core_U0_n_2,
      \ap_CS_fsm_reg[1]\ => image_filter_Mat2AXIvideo_U0_n_1,
      \ap_CS_fsm_reg[1]_0\(0) => ap_sig_bdd_70,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready_reg => image_filter_CONTROL_BUS_s_axi_U_n_64,
      ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_n_0,
      ap_return_0_preg(11 downto 0) => ap_return_0_preg(11 downto 0),
      \ap_return_0_preg_reg[11]\(11 downto 0) => image_filter_Block_proc_U0_rows(11 downto 0),
      ap_return_1_preg(11 downto 0) => ap_return_1_preg(11 downto 0),
      \ap_return_1_preg_reg[0]\ => image_filter_CONTROL_BUS_s_axi_U_n_63,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ar_hs => ar_hs,
      \edge_val1_i_reg_1561_reg[7]\(7) => image_filter_sobel_filter_core_U0_n_5,
      \edge_val1_i_reg_1561_reg[7]\(6) => image_filter_sobel_filter_core_U0_n_6,
      \edge_val1_i_reg_1561_reg[7]\(5) => image_filter_sobel_filter_core_U0_n_7,
      \edge_val1_i_reg_1561_reg[7]\(4) => image_filter_sobel_filter_core_U0_n_8,
      \edge_val1_i_reg_1561_reg[7]\(3) => image_filter_sobel_filter_core_U0_n_9,
      \edge_val1_i_reg_1561_reg[7]\(2) => image_filter_sobel_filter_core_U0_n_10,
      \edge_val1_i_reg_1561_reg[7]\(1) => image_filter_sobel_filter_core_U0_n_11,
      \edge_val1_i_reg_1561_reg[7]\(0) => image_filter_sobel_filter_core_U0_n_12,
      \edge_val_2_i_reg_1567_reg[0]\(0) => tmp_27_i_fu_1064_p2,
      \edge_val_2_i_reg_1567_reg[7]\(0) => tmp_28_i_fu_1069_p2,
      image_filter_AXIvideo2Mat_U0_ap_idle => image_filter_AXIvideo2Mat_U0_ap_idle,
      image_filter_AXIvideo2Mat_U0_ap_ready => image_filter_AXIvideo2Mat_U0_ap_ready,
      image_filter_sobel_filter_core_U0_ap_ready => image_filter_sobel_filter_core_U0_ap_ready,
      \in\(11 downto 0) => image_filter_Block_proc_U0_ap_return_1(11 downto 0),
      int_ap_done => int_ap_done,
      int_ap_done_reg_0(11 downto 0) => image_filter_Block_proc_U0_ap_return_0(11 downto 0),
      int_ap_start_reg_0 => image_filter_CONTROL_BUS_s_axi_U_n_62,
      \int_c_high_thresh_reg[7]_0\(7 downto 0) => image_filter_sobel_filter_core_U0_c_high_thresh(7 downto 0),
      internal_empty_n_reg => img_0_cols_V_channel_U_n_0,
      interrupt => interrupt,
      \p_s_reg_147_reg[9]\(0) => image_filter_Mat2AXIvideo_U0_n_4,
      \rdata_data_reg[0]_0\ => image_filter_CONTROL_BUS_s_axi_U_n_260,
      s_axi_CONTROL_BUS_ARADDR(7 downto 0) => s_axi_CONTROL_BUS_ARADDR(7 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(7 downto 0) => s_axi_CONTROL_BUS_AWADDR(7 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      \tmp_33_i_reg_1290_reg[0]\ => image_filter_CONTROL_BUS_s_axi_U_n_50,
      \tmp_33_i_reg_1290_reg[0]_0\ => image_filter_sobel_filter_core_U0_n_1,
      \tmp_36_0_1_i_reg_1215_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C1(7 downto 0),
      \tmp_36_0_2_i_reg_1225_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C2(7 downto 0),
      \tmp_36_0_i_reg_1205_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C0(7 downto 0),
      \tmp_36_1_1_i_reg_1245_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C1(7 downto 0),
      \tmp_36_1_2_i_reg_1255_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C2(7 downto 0),
      \tmp_36_1_i_reg_1235_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C0(7 downto 0),
      \tmp_36_2_1_i_reg_1275_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C1(7 downto 0),
      \tmp_36_2_2_i_reg_1285_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C2(7 downto 0),
      \tmp_36_2_i_reg_1265_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C0(7 downto 0),
      \tmp_38_0_1_i_reg_1220_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C1(7 downto 0),
      \tmp_38_0_2_i_reg_1230_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C2(7 downto 0),
      \tmp_38_0_i_reg_1210_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C0(7 downto 0),
      \tmp_38_1_1_i_reg_1250_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C1(7 downto 0),
      \tmp_38_1_2_i_reg_1260_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C2(7 downto 0),
      \tmp_38_1_i_reg_1240_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C0(7 downto 0),
      \tmp_38_2_1_i_reg_1280_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR2C1(7 downto 0),
      \tmp_38_2_i_reg_1270_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR2C0(7 downto 0),
      \tmp_5_cast_reg_1195_reg[11]\(10) => image_filter_CONTROL_BUS_s_axi_U_n_76,
      \tmp_5_cast_reg_1195_reg[11]\(9) => image_filter_CONTROL_BUS_s_axi_U_n_77,
      \tmp_5_cast_reg_1195_reg[11]\(8) => image_filter_CONTROL_BUS_s_axi_U_n_78,
      \tmp_5_cast_reg_1195_reg[11]\(7) => image_filter_CONTROL_BUS_s_axi_U_n_79,
      \tmp_5_cast_reg_1195_reg[11]\(6) => image_filter_CONTROL_BUS_s_axi_U_n_80,
      \tmp_5_cast_reg_1195_reg[11]\(5) => image_filter_CONTROL_BUS_s_axi_U_n_81,
      \tmp_5_cast_reg_1195_reg[11]\(4) => image_filter_CONTROL_BUS_s_axi_U_n_82,
      \tmp_5_cast_reg_1195_reg[11]\(3) => image_filter_CONTROL_BUS_s_axi_U_n_83,
      \tmp_5_cast_reg_1195_reg[11]\(2) => image_filter_CONTROL_BUS_s_axi_U_n_84,
      \tmp_5_cast_reg_1195_reg[11]\(1) => image_filter_CONTROL_BUS_s_axi_U_n_85,
      \tmp_5_cast_reg_1195_reg[11]\(0) => tmp_5_fu_436_p2(1),
      tmp_fu_424_p2(11 downto 0) => tmp_fu_424_p2(11 downto 0),
      tmp_s_fu_430_p2(11 downto 0) => tmp_s_fu_430_p2(11 downto 0)
    );
image_filter_Mat2AXIvideo_U0: entity work.system_top_image_filter_1_1_image_filter_Mat2AXIvideo
     port map (
      ARESET => ARESET,
      D(12 downto 0) => op2_assign_fu_174_p2(12 downto 0),
      E(0) => p_s_reg_1470,
      Q(1) => ap_sig_bdd_70,
      Q(0) => image_filter_Mat2AXIvideo_U0_n_3,
      ap_clk => ap_clk,
      ap_reg_ioackin_video_out_TREADY_reg_0 => image_filter_Mat2AXIvideo_U0_n_9,
      ap_reg_ready_img_1_cols_V_full_n => ap_reg_ready_img_1_cols_V_full_n,
      ap_reg_ready_img_1_rows_V_full_n_reg => ap_reg_ready_img_1_rows_V_full_n_reg_n_0,
      ap_rst_n => ap_rst_n,
      ar_hs => ar_hs,
      ce => ce_7,
      image_filter_Block_proc_U0_ap_done => image_filter_Block_proc_U0_ap_done,
      image_filter_Mat2AXIvideo_U0_ap_done => image_filter_Mat2AXIvideo_U0_ap_done,
      img_1_cols_V_empty_n => img_1_cols_V_empty_n,
      img_1_cols_V_full_n => img_1_cols_V_full_n,
      img_1_data_stream_0_V_empty_n => img_1_data_stream_0_V_empty_n,
      img_1_data_stream_1_V_empty_n => img_1_data_stream_1_V_empty_n,
      img_1_rows_V_empty_n => img_1_rows_V_empty_n,
      img_1_rows_V_full_n => img_1_rows_V_full_n,
      int_ap_done => int_ap_done,
      int_ap_done_reg => image_filter_Mat2AXIvideo_U0_n_1,
      int_ap_done_reg_0(0) => image_filter_Mat2AXIvideo_U0_n_4,
      internal_full_n_reg(11 downto 0) => img_1_rows_V_dout(11 downto 0),
      mOutPtr19_out => mOutPtr19_out_5,
      mOutPtr19_out_0 => mOutPtr19_out_4,
      mOutPtr19_out_1 => mOutPtr19_out_3,
      \out\(11 downto 0) => img_1_cols_V_dout(11 downto 0),
      \s_axi_CONTROL_BUS_ARADDR[1]\ => image_filter_CONTROL_BUS_s_axi_U_n_260,
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
image_filter_sobel_filter_core_U0: entity work.system_top_image_filter_1_1_image_filter_sobel_filter_core
     port map (
      ARESET => ARESET,
      CO(0) => image_filter_sobel_filter_core_U0_n_4,
      D(7 downto 0) => img_0_data_stream_0_V_dout(7 downto 0),
      E(0) => row_reg_3920,
      Q(0) => image_filter_sobel_filter_core_U0_n_2,
      \SRL_SIG_reg[0][0]\ => image_filter_sobel_filter_core_U0_n_1,
      \SRL_SIG_reg[0][0]_0\ => image_filter_sobel_filter_core_U0_n_18,
      \SRL_SIG_reg[0][0]_1\ => image_filter_sobel_filter_core_U0_n_19,
      \SRL_SIG_reg[0][1]\ => image_filter_sobel_filter_core_U0_n_20,
      \SRL_SIG_reg[0][2]\ => image_filter_sobel_filter_core_U0_n_21,
      \SRL_SIG_reg[0][3]\ => image_filter_sobel_filter_core_U0_n_22,
      \SRL_SIG_reg[0][4]\ => image_filter_sobel_filter_core_U0_n_23,
      \SRL_SIG_reg[0][5]\ => image_filter_sobel_filter_core_U0_n_24,
      \SRL_SIG_reg[0][6]\ => image_filter_sobel_filter_core_U0_n_25,
      \SRL_SIG_reg[0][7]\ => image_filter_sobel_filter_core_U0_n_26,
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it1_reg_0 => image_filter_Mat2AXIvideo_U0_n_9,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready_reg => image_filter_CONTROL_BUS_s_axi_U_n_62,
      ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg => image_filter_sobel_filter_core_U0_n_16,
      ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_0 => ap_reg_ready_image_filter_sobel_filter_core_U0_ap_ready_reg_n_0,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ce => ce_7,
      \edge_val_2_i_reg_1567_reg[7]_0\(7) => image_filter_sobel_filter_core_U0_n_5,
      \edge_val_2_i_reg_1567_reg[7]_0\(6) => image_filter_sobel_filter_core_U0_n_6,
      \edge_val_2_i_reg_1567_reg[7]_0\(5) => image_filter_sobel_filter_core_U0_n_7,
      \edge_val_2_i_reg_1567_reg[7]_0\(4) => image_filter_sobel_filter_core_U0_n_8,
      \edge_val_2_i_reg_1567_reg[7]_0\(3) => image_filter_sobel_filter_core_U0_n_9,
      \edge_val_2_i_reg_1567_reg[7]_0\(2) => image_filter_sobel_filter_core_U0_n_10,
      \edge_val_2_i_reg_1567_reg[7]_0\(1) => image_filter_sobel_filter_core_U0_n_11,
      \edge_val_2_i_reg_1567_reg[7]_0\(0) => image_filter_sobel_filter_core_U0_n_12,
      image_filter_sobel_filter_core_U0_ap_ready => image_filter_sobel_filter_core_U0_ap_ready,
      image_filter_sobel_filter_core_U0_src_data_stream_1_V_read => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      img_0_data_stream_0_V_empty_n => img_0_data_stream_0_V_empty_n,
      img_0_data_stream_1_V_empty_n => img_0_data_stream_1_V_empty_n,
      img_1_data_stream_0_V_empty_n => img_1_data_stream_0_V_empty_n,
      img_1_data_stream_0_V_full_n => img_1_data_stream_0_V_full_n,
      img_1_data_stream_1_V_empty_n => img_1_data_stream_1_V_empty_n,
      img_1_data_stream_1_V_full_n => img_1_data_stream_1_V_full_n,
      \int_C_XR0C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C0(7 downto 0),
      \int_C_XR0C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C1(7 downto 0),
      \int_C_XR0C2_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR0C2(7 downto 0),
      \int_C_XR1C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C0(7 downto 0),
      \int_C_XR1C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C1(7 downto 0),
      \int_C_XR1C2_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR1C2(7 downto 0),
      \int_C_XR2C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C0(7 downto 0),
      \int_C_XR2C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C1(7 downto 0),
      \int_C_XR2C2_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_XR2C2(7 downto 0),
      \int_C_YR0C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C0(7 downto 0),
      \int_C_YR0C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C1(7 downto 0),
      \int_C_YR0C2_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR0C2(7 downto 0),
      \int_C_YR1C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C0(7 downto 0),
      \int_C_YR1C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C1(7 downto 0),
      \int_C_YR1C2_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR1C2(7 downto 0),
      \int_C_YR2C0_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR2C0(7 downto 0),
      \int_C_YR2C1_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_C_YR2C1(7 downto 0),
      \int_c_high_thresh_reg[31]\(0) => tmp_27_i_fu_1064_p2,
      \int_c_high_thresh_reg[7]\(7 downto 0) => image_filter_sobel_filter_core_U0_c_high_thresh(7 downto 0),
      \int_c_low_thresh_reg[30]\(0) => tmp_28_i_fu_1069_p2,
      \int_cols_reg[10]\(10 downto 0) => image_filter_Block_proc_U0_cols(10 downto 0),
      \int_cols_reg[9]\(10) => image_filter_CONTROL_BUS_s_axi_U_n_65,
      \int_cols_reg[9]\(9) => image_filter_CONTROL_BUS_s_axi_U_n_66,
      \int_cols_reg[9]\(8) => image_filter_CONTROL_BUS_s_axi_U_n_67,
      \int_cols_reg[9]\(7) => image_filter_CONTROL_BUS_s_axi_U_n_68,
      \int_cols_reg[9]\(6) => image_filter_CONTROL_BUS_s_axi_U_n_69,
      \int_cols_reg[9]\(5) => image_filter_CONTROL_BUS_s_axi_U_n_70,
      \int_cols_reg[9]\(4) => image_filter_CONTROL_BUS_s_axi_U_n_71,
      \int_cols_reg[9]\(3) => image_filter_CONTROL_BUS_s_axi_U_n_72,
      \int_cols_reg[9]\(2) => image_filter_CONTROL_BUS_s_axi_U_n_73,
      \int_cols_reg[9]\(1) => image_filter_CONTROL_BUS_s_axi_U_n_74,
      \int_cols_reg[9]\(0) => tmp_6_fu_446_p2(1),
      \int_rows_reg[10]\(10 downto 0) => image_filter_Block_proc_U0_rows(10 downto 0),
      \int_rows_reg[9]\(10) => image_filter_CONTROL_BUS_s_axi_U_n_76,
      \int_rows_reg[9]\(9) => image_filter_CONTROL_BUS_s_axi_U_n_77,
      \int_rows_reg[9]\(8) => image_filter_CONTROL_BUS_s_axi_U_n_78,
      \int_rows_reg[9]\(7) => image_filter_CONTROL_BUS_s_axi_U_n_79,
      \int_rows_reg[9]\(6) => image_filter_CONTROL_BUS_s_axi_U_n_80,
      \int_rows_reg[9]\(5) => image_filter_CONTROL_BUS_s_axi_U_n_81,
      \int_rows_reg[9]\(4) => image_filter_CONTROL_BUS_s_axi_U_n_82,
      \int_rows_reg[9]\(3) => image_filter_CONTROL_BUS_s_axi_U_n_83,
      \int_rows_reg[9]\(2) => image_filter_CONTROL_BUS_s_axi_U_n_84,
      \int_rows_reg[9]\(1) => image_filter_CONTROL_BUS_s_axi_U_n_85,
      \int_rows_reg[9]\(0) => tmp_5_fu_436_p2(1),
      internal_empty_n_reg => image_filter_sobel_filter_core_U0_n_17,
      mOutPtr(0) => mOutPtr(0),
      mOutPtr0 => mOutPtr0_8,
      mOutPtr19_out => mOutPtr19_out_6,
      \mOutPtr_reg[0]\ => image_filter_sobel_filter_core_U0_n_15,
      \tmp_33_i_reg_1290_reg[0]_0\ => image_filter_CONTROL_BUS_s_axi_U_n_50,
      tmp_fu_424_p2(11 downto 0) => tmp_fu_424_p2(11 downto 0),
      tmp_s_fu_430_p2(11 downto 0) => tmp_s_fu_430_p2(11 downto 0)
    );
img_0_cols_V_channel_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_cols_V_channel
     port map (
      ARESET => ARESET,
      CO(0) => image_filter_AXIvideo2Mat_U0_n_1,
      Q(0) => image_filter_Mat2AXIvideo_U0_n_3,
      \ap_CS_fsm_reg[3]\(0) => ap_sig_bdd_97,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ce => ce,
      image_filter_AXIvideo2Mat_U0_ap_ready => image_filter_AXIvideo2Mat_U0_ap_ready,
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_cols_V_channel_full_n => img_0_cols_V_channel_full_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      img_1_cols_V_empty_n => img_1_cols_V_empty_n,
      img_1_rows_V_empty_n => img_1_rows_V_empty_n,
      \in\(11 downto 0) => image_filter_Block_proc_U0_ap_return_1(11 downto 0),
      mOutPtr0 => mOutPtr0,
      mOutPtr19_out => mOutPtr19_out,
      \out\(11 downto 0) => img_0_cols_V_channel_dout(11 downto 0),
      \rdata_data_reg[2]\ => img_0_cols_V_channel_U_n_0
    );
img_0_data_stream_0_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_0_V
     port map (
      ARESET => ARESET,
      D(7 downto 0) => img_0_data_stream_0_V_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(7 downto 0) => image_filter_AXIvideo2Mat_U0_img_data_stream_0_V_din(7 downto 0),
      image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      image_filter_sobel_filter_core_U0_src_data_stream_1_V_read => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      img_0_data_stream_0_V_empty_n => img_0_data_stream_0_V_empty_n,
      img_0_data_stream_0_V_full_n => img_0_data_stream_0_V_full_n
    );
img_0_data_stream_1_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_data_stream_1_V
     port map (
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write => image_filter_AXIvideo2Mat_U0_img_data_stream_1_V_write,
      image_filter_sobel_filter_core_U0_src_data_stream_1_V_read => image_filter_sobel_filter_core_U0_src_data_stream_1_V_read,
      img_0_data_stream_1_V_empty_n => img_0_data_stream_1_V_empty_n,
      img_0_data_stream_1_V_full_n => img_0_data_stream_1_V_full_n
    );
img_0_rows_V_channel_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_0_rows_V_channel
     port map (
      ARESET => ARESET,
      CO(0) => image_filter_AXIvideo2Mat_U0_n_1,
      Q(0) => ap_sig_bdd_97,
      ap_clk => ap_clk,
      ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready => ap_reg_ready_image_filter_AXIvideo2Mat_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_start8_out => ap_start8_out,
      ce => ce_2,
      image_filter_AXIvideo2Mat_U0_ap_ready => image_filter_AXIvideo2Mat_U0_ap_ready,
      img_0_cols_V_channel_empty_n => img_0_cols_V_channel_empty_n,
      img_0_rows_V_channel_empty_n => img_0_rows_V_channel_empty_n,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      \in\(11 downto 0) => image_filter_Block_proc_U0_ap_return_0(11 downto 0),
      mOutPtr0 => mOutPtr0_0,
      mOutPtr19_out => mOutPtr19_out_1,
      \out\(11 downto 0) => img_0_rows_V_channel_dout(11 downto 0)
    );
img_1_cols_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_cols_V
     port map (
      ARESET => ARESET,
      D(12 downto 0) => op2_assign_fu_174_p2(12 downto 0),
      E(0) => p_s_reg_1470,
      Q(1) => ap_sig_bdd_70,
      Q(0) => image_filter_Mat2AXIvideo_U0_n_3,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_img_1_cols_V_full_n => ap_reg_ready_img_1_cols_V_full_n,
      ap_reg_ready_img_1_cols_V_full_n_reg => image_filter_Block_proc_U0_n_30,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      image_filter_Block_proc_U0_ap_done => image_filter_Block_proc_U0_ap_done,
      image_filter_Mat2AXIvideo_U0_ap_done => image_filter_Mat2AXIvideo_U0_ap_done,
      img_1_cols_V_empty_n => img_1_cols_V_empty_n,
      img_1_cols_V_full_n => img_1_cols_V_full_n,
      img_1_rows_V_empty_n => img_1_rows_V_empty_n,
      \in\(11 downto 0) => image_filter_Block_proc_U0_ap_return_1(11 downto 0),
      mOutPtr19_out => mOutPtr19_out_4,
      \out\(11 downto 0) => img_1_cols_V_dout(11 downto 0),
      \p_s_reg_147_reg[9]\(0) => image_filter_Mat2AXIvideo_U0_n_4
    );
img_1_data_stream_0_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_0_V
     port map (
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_reg_ppiten_pp0_it1_reg => image_filter_Mat2AXIvideo_U0_n_9,
      \ap_reg_ppstg_or_cond4_reg_1371_pp0_it11_reg[0]\ => image_filter_sobel_filter_core_U0_n_18,
      ap_rst_n => ap_rst_n,
      ce => ce_7,
      \edge_val_2_i_reg_1567_reg[0]\ => image_filter_sobel_filter_core_U0_n_19,
      \edge_val_2_i_reg_1567_reg[1]\ => image_filter_sobel_filter_core_U0_n_20,
      \edge_val_2_i_reg_1567_reg[2]\ => image_filter_sobel_filter_core_U0_n_21,
      \edge_val_2_i_reg_1567_reg[3]\ => image_filter_sobel_filter_core_U0_n_22,
      \edge_val_2_i_reg_1567_reg[4]\ => image_filter_sobel_filter_core_U0_n_23,
      \edge_val_2_i_reg_1567_reg[5]\ => image_filter_sobel_filter_core_U0_n_24,
      \edge_val_2_i_reg_1567_reg[6]\ => image_filter_sobel_filter_core_U0_n_25,
      \edge_val_2_i_reg_1567_reg[7]\ => image_filter_sobel_filter_core_U0_n_26,
      img_1_data_stream_0_V_empty_n => img_1_data_stream_0_V_empty_n,
      img_1_data_stream_0_V_full_n => img_1_data_stream_0_V_full_n,
      mOutPtr0 => mOutPtr0_8,
      mOutPtr19_out => mOutPtr19_out_3,
      video_out_TDATA(7 downto 0) => \^video_out_tdata\(7 downto 0)
    );
img_1_data_stream_1_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_data_stream_1_V
     port map (
      ARESET => ARESET,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_1_data_stream_1_V_empty_n => img_1_data_stream_1_V_empty_n,
      img_1_data_stream_1_V_full_n => img_1_data_stream_1_V_full_n,
      internal_empty_n_reg_0(0) => mOutPtr(0),
      internal_empty_n_reg_1 => image_filter_sobel_filter_core_U0_n_17,
      mOutPtr19_out => mOutPtr19_out_6,
      \mOutPtr_reg[0]_0\ => image_filter_sobel_filter_core_U0_n_15
    );
img_1_rows_V_U: entity work.system_top_image_filter_1_1_FIFO_image_filter_img_1_rows_V
     port map (
      ARESET => ARESET,
      Q(0) => ap_sig_bdd_70,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => img_1_rows_V_U_n_1,
      ap_reg_ready_image_filter_Block_proc_U0_ap_ready => ap_reg_ready_image_filter_Block_proc_U0_ap_ready,
      ap_reg_ready_img_0_rows_V_channel_full_n => ap_reg_ready_img_0_rows_V_channel_full_n,
      ap_reg_ready_img_1_cols_V_full_n => ap_reg_ready_img_1_cols_V_full_n,
      ap_reg_ready_img_1_rows_V_full_n_reg => ap_reg_ready_img_1_rows_V_full_n_reg_n_0,
      ap_reg_ready_img_1_rows_V_full_n_reg_0 => image_filter_Block_proc_U0_n_29,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      image_filter_Block_proc_U0_ap_done => image_filter_Block_proc_U0_ap_done,
      image_filter_Mat2AXIvideo_U0_ap_done => image_filter_Mat2AXIvideo_U0_ap_done,
      img_0_rows_V_channel_full_n => img_0_rows_V_channel_full_n,
      img_1_cols_V_full_n => img_1_cols_V_full_n,
      img_1_rows_V_empty_n => img_1_rows_V_empty_n,
      img_1_rows_V_full_n => img_1_rows_V_full_n,
      \in\(11 downto 0) => image_filter_Block_proc_U0_ap_return_0(11 downto 0),
      mOutPtr19_out => mOutPtr19_out_5,
      \out\(11 downto 0) => img_1_rows_V_dout(11 downto 0),
      \p_s_reg_147_reg[9]\(0) => image_filter_Mat2AXIvideo_U0_n_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_top_image_filter_1_1 is
  port (
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    video_in_TVALID : in STD_LOGIC;
    video_in_TREADY : out STD_LOGIC;
    video_in_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    video_in_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    video_in_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_in_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TVALID : out STD_LOGIC;
    video_out_TREADY : in STD_LOGIC;
    video_out_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    video_out_TKEEP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TSTRB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    video_out_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    video_out_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_top_image_filter_1_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_top_image_filter_1_1 : entity is "system_top_image_filter_1_1,image_filter,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_top_image_filter_1_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_top_image_filter_1_1 : entity is "image_filter,Vivado 2016.3";
end system_top_image_filter_1_1;

architecture STRUCTURE of system_top_image_filter_1_1 is
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of U0 : label is 8;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of U0 : label is 32;
begin
U0: entity work.system_top_image_filter_1_1_image_filter
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_CONTROL_BUS_ARADDR(7 downto 0) => s_axi_CONTROL_BUS_ARADDR(7 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(7 downto 0) => s_axi_CONTROL_BUS_AWADDR(7 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => s_axi_CONTROL_BUS_BRESP(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => s_axi_CONTROL_BUS_RRESP(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      video_in_TDATA(15 downto 0) => video_in_TDATA(15 downto 0),
      video_in_TDEST(0) => video_in_TDEST(0),
      video_in_TID(0) => video_in_TID(0),
      video_in_TKEEP(1 downto 0) => video_in_TKEEP(1 downto 0),
      video_in_TLAST(0) => video_in_TLAST(0),
      video_in_TREADY => video_in_TREADY,
      video_in_TSTRB(1 downto 0) => video_in_TSTRB(1 downto 0),
      video_in_TUSER(0) => video_in_TUSER(0),
      video_in_TVALID => video_in_TVALID,
      video_out_TDATA(15 downto 0) => video_out_TDATA(15 downto 0),
      video_out_TDEST(0) => video_out_TDEST(0),
      video_out_TID(0) => video_out_TID(0),
      video_out_TKEEP(1 downto 0) => video_out_TKEEP(1 downto 0),
      video_out_TLAST(0) => video_out_TLAST(0),
      video_out_TREADY => video_out_TREADY,
      video_out_TSTRB(1 downto 0) => video_out_TSTRB(1 downto 0),
      video_out_TUSER(0) => video_out_TUSER(0),
      video_out_TVALID => video_out_TVALID
    );
end STRUCTURE;
