$date
	Thu Oct 21 17:44:43 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module banco_paralelo_serial $end
$var wire 1 ! valid_0 $end
$var wire 1 " data_out $end
$var wire 8 # data_in [7:0] $end
$var wire 1 $ clk_4f $end
$var wire 1 % clk_32f $end
$scope module conductual $end
$var wire 1 ! valid_0 $end
$var wire 8 & data_in [7:0] $end
$var wire 1 $ clk_4f $end
$var wire 1 % clk_32f $end
$var reg 3 ' contador [2:0] $end
$var reg 8 ( data2send [7:0] $end
$var reg 1 " data_out $end
$upscope $end
$scope module prob $end
$var wire 1 " data_out $end
$var reg 1 % clk_32f $end
$var reg 1 $ clk_4f $end
$var reg 8 ) data_in [7:0] $end
$var reg 1 ! valid_0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b1 '
bx &
1%
0$
bx #
x"
0!
$end
#1
0%
#2
b10 '
1%
#3
0%
#4
b11 '
1%
#5
0%
#6
b100 '
1%
#7
0%
#8
b10111100 (
b101 '
1%
1$
#9
0%
#10
1!
b110 '
0"
1%
#11
0%
#12
b111 '
1"
1%
#13
0%
#14
b0 '
1%
#15
0%
#16
b1 '
1%
0$
#17
0%
#18
b10 '
1%
#19
0%
#20
b11 '
0"
1%
#21
0%
#22
b100 '
1%
#23
0%
#24
b11111111 (
b101 '
1"
b11111111 #
b11111111 &
b11111111 )
1%
1$
#25
0%
#26
b110 '
1%
#27
0%
#28
b111 '
1%
#29
0%
#30
b0 '
1%
#31
0%
#32
b1 '
1%
0$
#33
0%
#34
b10 '
1%
#35
0%
#36
b11 '
1%
#37
0%
#38
b100 '
1%
#39
0%
#40
b11101110 (
b101 '
b11101110 #
b11101110 &
b11101110 )
1%
1$
#41
0%
#42
b110 '
1%
#43
0%
#44
b111 '
1%
#45
0%
#46
b0 '
0"
1%
#47
0%
#48
b1 '
1"
1%
0$
#49
0%
#50
b10 '
1%
#51
0%
#52
b11 '
1%
#53
0%
#54
b100 '
0"
1%
#55
0%
#56
b101 '
1"
1%
1$
#57
0%
#58
b110 '
1%
#59
0%
#60
b111 '
1%
#61
0%
#62
b0 '
0"
1%
#63
0%
#64
b1 '
1"
1%
0$
#65
0%
#66
b10 '
1%
#67
0%
#68
b11 '
1%
#69
0%
#70
b100 '
0"
1%
#71
0%
