#! /opt/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7fc96e204d40 .scope module, "tb_instruction_memory" "tb_instruction_memory" 2 4;
 .timescale -9 -12;
v0x7fc96d70b210_0 .var "clk", 0 0;
v0x7fc96d70b2d0_0 .net "instruction", 127 0, v0x7fc96d70afa0_0;  1 drivers
v0x7fc96d70b380_0 .var "pc", 127 0;
v0x7fc96d70b450_0 .var "read_enable", 3 0;
S_0x7fc96e204eb0 .scope module, "uut" "instruction_memory" 2 12, 3 1 0, S_0x7fc96e204d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_enable";
    .port_info 2 /INPUT 128 "PC";
    .port_info 3 /OUTPUT 128 "instruction";
v0x7fc96e205130_0 .net "PC", 127 0, v0x7fc96d70b380_0;  1 drivers
v0x7fc96d70aef0_0 .net "clk", 0 0, v0x7fc96d70b210_0;  1 drivers
v0x7fc96d70afa0_0 .var "instruction", 127 0;
v0x7fc96d70b040 .array "memory_array", 255 0, 31 0;
v0x7fc96d70b0e0_0 .net "read_enable", 3 0, v0x7fc96d70b450_0;  1 drivers
E_0x7fc96e306d20 .event posedge, v0x7fc96d70aef0_0;
    .scope S_0x7fc96e204eb0;
T_0 ;
    %vpi_call 3 12 "$readmemh", "instructions.hex", v0x7fc96d70b040 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc96e204eb0;
T_1 ;
    %wait E_0x7fc96e306d20;
    %load/vec4 v0x7fc96d70b0e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc96e205130_0;
    %parti/s 32, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x7fc96d70b040, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
T_1.1 ;
    %load/vec4 v0x7fc96d70b0e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc96e205130_0;
    %parti/s 32, 32, 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc96d70b040, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
T_1.3 ;
    %load/vec4 v0x7fc96d70b0e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fc96e205130_0;
    %parti/s 32, 64, 8;
    %ix/vec4 4;
    %load/vec4a v0x7fc96d70b040, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
T_1.5 ;
    %load/vec4 v0x7fc96d70b0e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x7fc96e205130_0;
    %parti/s 32, 96, 8;
    %ix/vec4 4;
    %load/vec4a v0x7fc96d70b040, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fc96d70afa0_0, 4, 5;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc96e204d40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc96d70b210_0, 0, 1;
T_2.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fc96d70b210_0;
    %inv;
    %store/vec4 v0x7fc96d70b210_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x7fc96e204d40;
T_3 ;
    %vpi_call 2 28 "$monitor", "Time: %0dns | Instruction 1: %h | Instruction 2: %h | Instruction 3: %h | Instruction 4: %h", $time, &PV<v0x7fc96d70b2d0_0, 0, 32>, &PV<v0x7fc96d70b2d0_0, 32, 32>, &PV<v0x7fc96d70b2d0_0, 64, 32>, &PV<v0x7fc96d70b2d0_0, 96, 32> {0 0 0};
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x7fc96d70b380_0, 0, 128;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc96d70b450_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7fc96d70b450_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc96d70b450_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fc96d70b380_0, 4, 32;
    %delay 10000, 0;
    %delay 20000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "InstructionMemTB.v";
    "./InstructionMem.v";
