set_min_delay 10 -fall -rise_from [get_clocks {core_clk}] -through and1 -rise_through xor* -fall_through adder1 -to [get_ports {clk0}] -rise_to ff* -fall_to [get_ports {clk0}] -ignore_clock_latency -reset_path
