{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702256587579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702256587580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 22:03:07 2023 " "Processing started: Sun Dec 10 22:03:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702256587580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256587580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256587580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702256588291 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702256588291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH7 ch7 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH7\" differs only in case from object \"ch7\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH6 ch6 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH6\" differs only in case from object \"ch6\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH5 ch5 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH5\" differs only in case from object \"ch5\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4 ch4 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH4\" differs only in case from object \"ch4\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3 ch3 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH3\" differs only in case from object \"ch3\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2 ch2 PBL2.v(9) " "Verilog HDL Declaration information at PBL2.v(9): object \"CH2\" differs only in case from object \"ch2\" in the same scope" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702256603111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 0 0 " "Found 0 design units, including 0 entities, in source file decod_7seg.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_ataque.v 0 0 " "Found 0 design units, including 0 entities, in source file verf_ataque.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_modo_de_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_chave.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_chave.v" { { "Info" "ISGN_ENTITY_NAME" "1 conf_chave " "Found entity 1: conf_chave" {  } { { "conf_chave.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/conf_chave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4_not_invert.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4_not_invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4_not_invert " "Found entity 1: decod_2_pra_4_not_invert" {  } { { "decod_2_pra_4_not_invert.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_2_pra_4_not_invert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acender_led.v 0 0 " "Found 0 design units, including 0 entities, in source file acender_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_acerto_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_acerto_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_acerto_ataque " "Found entity 1: verf_acerto_ataque" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/verf_acerto_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mapa " "Found entity 1: decod_mapa" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_num_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_num_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_num_7seg " "Found entity 1: decod_num_7seg" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/decod_num_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702256603237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256603237 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702256603343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/divisor_clk.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_3bit contador_sin_3bit:contador_3bit " "Elaborating entity \"contador_sin_3bit\" for hierarchy \"contador_sin_3bit:contador_3bit\"" {  } { { "PBL2.v" "contador_3bit" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_2bit contador_sin_2bit:contador_2bit " "Elaborating entity \"contador_sin_2bit\" for hierarchy \"contador_sin_2bit:contador_2bit\"" {  } { { "PBL2.v" "contador_2bit" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_pra_4 decod_2_pra_4:verf_modo_jogo " "Elaborating entity \"decod_2_pra_4\" for hierarchy \"decod_2_pra_4:verf_modo_jogo\"" {  } { { "PBL2.v" "verf_modo_jogo" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_mapa decod_mapa:decod_mapas " "Elaborating entity \"decod_mapa\" for hierarchy \"decod_mapa:decod_mapas\"" {  } { { "PBL2.v" "decod_mapas" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modo_de_jogo decod_modo_de_jogo:d_modo_jogo " "Elaborating entity \"decod_modo_de_jogo\" for hierarchy \"decod_modo_de_jogo:d_modo_jogo\"" {  } { { "PBL2.v" "d_modo_jogo" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_num_7seg decod_num_7seg:d_linha_numero " "Elaborating entity \"decod_num_7seg\" for hierarchy \"decod_num_7seg:d_linha_numero\"" {  } { { "PBL2.v" "d_linha_numero" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_coluna_letra decod_coluna_letra:d_coluna_letra " "Elaborating entity \"decod_coluna_letra\" for hierarchy \"decod_coluna_letra:d_coluna_letra\"" {  } { { "PBL2.v" "d_coluna_letra" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux_7segmentos " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux_7segmentos\"" {  } { { "PBL2.v" "mux_7segmentos" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conf_chave conf_chave:ch7 " "Elaborating entity \"conf_chave\" for hierarchy \"conf_chave:ch7\"" {  } { { "PBL2.v" "ch7" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_cordenadas decod_cordenadas:decod_cordenadas " "Elaborating entity \"decod_cordenadas\" for hierarchy \"decod_cordenadas:decod_cordenadas\"" {  } { { "PBL2.v" "decod_cordenadas" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verf_acerto_ataque verf_acerto_ataque:verf_unidade0 " "Elaborating entity \"verf_acerto_ataque\" for hierarchy \"verf_acerto_ataque:verf_unidade0\"" {  } { { "PBL2.v" "verf_unidade0" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_3_pra_8 decod_3_pra_8:decod_linhas_matriz " "Elaborating entity \"decod_3_pra_8\" for hierarchy \"decod_3_pra_8:decod_linhas_matriz\"" {  } { { "PBL2.v" "decod_linhas_matriz" { Text "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/PBL2.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702256603565 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702256604150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702256604961 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702256604961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702256604961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702256604961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.map.smsg " "Generated suppressed messages file C:/Users/peedr/Downloads/Circuitos-Digitais-D3/PROJETO 2/output_files/PBL2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256606140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702256606244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 22:03:26 2023 " "Processing ended: Sun Dec 10 22:03:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702256606244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702256606244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702256606244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702256606244 ""}
