Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 45236734296b43559f6f2caa8240711e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_stopwatch_behav xil_defaultlib.tb_stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 5 for port 'hour' [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sim_1/new/tb_stopwatch.v:16]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 7 for port 'o_time' [C:/FPGA_Harman/20250310_stopwatch_fsm/20250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.time_counter(TICK_COUNT=60)
Compiling module xil_defaultlib.time_counter(TICK_COUNT=24)
Compiling module xil_defaultlib.clk_div_100
Compiling module xil_defaultlib.stopwatch_dp
Compiling module xil_defaultlib.tb_stopwatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_stopwatch_behav
