// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp_31,
        att_0_address0,
        att_0_ce0,
        att_0_q0,
        att_1_address0,
        att_1_ce0,
        att_1_q0,
        att_2_address0,
        att_2_ce0,
        att_2_q0,
        att_3_address0,
        att_3_ce0,
        att_3_q0,
        att_4_address0,
        att_4_ce0,
        att_4_q0,
        att_5_address0,
        att_5_ce0,
        att_5_q0,
        att_6_address0,
        att_6_ce0,
        att_6_q0,
        att_7_address0,
        att_7_ce0,
        att_7_q0,
        att_8_address0,
        att_8_ce0,
        att_8_q0,
        att_9_address0,
        att_9_ce0,
        att_9_q0,
        att_10_address0,
        att_10_ce0,
        att_10_q0,
        att_11_address0,
        att_11_ce0,
        att_11_q0,
        h_3,
        v_cache_local_0_i_i_i_address0,
        v_cache_local_0_i_i_i_ce0,
        v_cache_local_0_i_i_i_q0,
        v_cache_local_4_i_i_i_address0,
        v_cache_local_4_i_i_i_ce0,
        v_cache_local_4_i_i_i_q0,
        v_cache_local_1_i_i_i_address0,
        v_cache_local_1_i_i_i_ce0,
        v_cache_local_1_i_i_i_q0,
        v_cache_local_5_i_i_i_address0,
        v_cache_local_5_i_i_i_ce0,
        v_cache_local_5_i_i_i_q0,
        v_cache_local_2_i_i_i_address0,
        v_cache_local_2_i_i_i_ce0,
        v_cache_local_2_i_i_i_q0,
        v_cache_local_6_i_i_i_address0,
        v_cache_local_6_i_i_i_ce0,
        v_cache_local_6_i_i_i_q0,
        v_cache_local_3_i_i_i_address0,
        v_cache_local_3_i_i_i_ce0,
        v_cache_local_3_i_i_i_q0,
        v_cache_local_7_i_i_i_address0,
        v_cache_local_7_i_i_i_ce0,
        v_cache_local_7_i_i_i_q0,
        mux_case_63593_i_i_i_i_out,
        mux_case_63593_i_i_i_i_out_ap_vld,
        mux_case_59591_i_i_i_i_out,
        mux_case_59591_i_i_i_i_out_ap_vld,
        mux_case_55589_i_i_i_i_out,
        mux_case_55589_i_i_i_i_out_ap_vld,
        mux_case_51587_i_i_i_i_out,
        mux_case_51587_i_i_i_i_out_ap_vld,
        mux_case_47585_i_i_i_i_out,
        mux_case_47585_i_i_i_i_out_ap_vld,
        mux_case_43583_i_i_i_i_out,
        mux_case_43583_i_i_i_i_out_ap_vld,
        mux_case_39581_i_i_i_i_out,
        mux_case_39581_i_i_i_i_out_ap_vld,
        mux_case_35579_i_i_i_i_out,
        mux_case_35579_i_i_i_i_out_ap_vld,
        mux_case_31577_i_i_i_i_out,
        mux_case_31577_i_i_i_i_out_ap_vld,
        mux_case_27575_i_i_i_i_out,
        mux_case_27575_i_i_i_i_out_ap_vld,
        mux_case_23573_i_i_i_i_out,
        mux_case_23573_i_i_i_i_out_ap_vld,
        mux_case_19571_i_i_i_i_out,
        mux_case_19571_i_i_i_i_out_ap_vld,
        mux_case_15569_i_i_i_i_out,
        mux_case_15569_i_i_i_i_out_ap_vld,
        mux_case_11567_i_i_i_i_out,
        mux_case_11567_i_i_i_i_out_ap_vld,
        mux_case_7565_i_i_i_i_out,
        mux_case_7565_i_i_i_i_out_ap_vld,
        mux_case_3563_i_i_i_i_out,
        mux_case_3563_i_i_i_i_out_ap_vld,
        mux_case_62561_i_i_i_i_out,
        mux_case_62561_i_i_i_i_out_ap_vld,
        mux_case_58559_i_i_i_i_out,
        mux_case_58559_i_i_i_i_out_ap_vld,
        mux_case_54557_i_i_i_i_out,
        mux_case_54557_i_i_i_i_out_ap_vld,
        mux_case_50555_i_i_i_i_out,
        mux_case_50555_i_i_i_i_out_ap_vld,
        mux_case_46553_i_i_i_i_out,
        mux_case_46553_i_i_i_i_out_ap_vld,
        mux_case_42551_i_i_i_i_out,
        mux_case_42551_i_i_i_i_out_ap_vld,
        mux_case_38549_i_i_i_i_out,
        mux_case_38549_i_i_i_i_out_ap_vld,
        mux_case_34547_i_i_i_i_out,
        mux_case_34547_i_i_i_i_out_ap_vld,
        mux_case_30545_i_i_i_i_out,
        mux_case_30545_i_i_i_i_out_ap_vld,
        mux_case_26543_i_i_i_i_out,
        mux_case_26543_i_i_i_i_out_ap_vld,
        mux_case_22541_i_i_i_i_out,
        mux_case_22541_i_i_i_i_out_ap_vld,
        mux_case_18539_i_i_i_i_out,
        mux_case_18539_i_i_i_i_out_ap_vld,
        mux_case_14537_i_i_i_i_out,
        mux_case_14537_i_i_i_i_out_ap_vld,
        mux_case_10535_i_i_i_i_out,
        mux_case_10535_i_i_i_i_out_ap_vld,
        mux_case_6533_i_i_i_i_out,
        mux_case_6533_i_i_i_i_out_ap_vld,
        mux_case_2531_i_i_i_i_out,
        mux_case_2531_i_i_i_i_out_ap_vld,
        mux_case_61529_i_i_i_i_out,
        mux_case_61529_i_i_i_i_out_ap_vld,
        mux_case_57527_i_i_i_i_out,
        mux_case_57527_i_i_i_i_out_ap_vld,
        mux_case_53525_i_i_i_i_out,
        mux_case_53525_i_i_i_i_out_ap_vld,
        mux_case_49523_i_i_i_i_out,
        mux_case_49523_i_i_i_i_out_ap_vld,
        mux_case_45521_i_i_i_i_out,
        mux_case_45521_i_i_i_i_out_ap_vld,
        mux_case_41519_i_i_i_i_out,
        mux_case_41519_i_i_i_i_out_ap_vld,
        mux_case_37517_i_i_i_i_out,
        mux_case_37517_i_i_i_i_out_ap_vld,
        mux_case_33515_i_i_i_i_out,
        mux_case_33515_i_i_i_i_out_ap_vld,
        mux_case_29513_i_i_i_i_out,
        mux_case_29513_i_i_i_i_out_ap_vld,
        mux_case_25511_i_i_i_i_out,
        mux_case_25511_i_i_i_i_out_ap_vld,
        mux_case_21509_i_i_i_i_out,
        mux_case_21509_i_i_i_i_out_ap_vld,
        mux_case_17507_i_i_i_i_out,
        mux_case_17507_i_i_i_i_out_ap_vld,
        mux_case_13505_i_i_i_i_out,
        mux_case_13505_i_i_i_i_out_ap_vld,
        mux_case_9503_i_i_i_i_out,
        mux_case_9503_i_i_i_i_out_ap_vld,
        mux_case_5501_i_i_i_i_out,
        mux_case_5501_i_i_i_i_out_ap_vld,
        mux_case_1499_i_i_i_i_out,
        mux_case_1499_i_i_i_i_out_ap_vld,
        mux_case_60485_i_i_i_i_out,
        mux_case_60485_i_i_i_i_out_ap_vld,
        mux_case_56483_i_i_i_i_out,
        mux_case_56483_i_i_i_i_out_ap_vld,
        mux_case_52481_i_i_i_i_out,
        mux_case_52481_i_i_i_i_out_ap_vld,
        mux_case_48479_i_i_i_i_out,
        mux_case_48479_i_i_i_i_out_ap_vld,
        mux_case_44477_i_i_i_i_out,
        mux_case_44477_i_i_i_i_out_ap_vld,
        mux_case_40475_i_i_i_i_out,
        mux_case_40475_i_i_i_i_out_ap_vld,
        mux_case_36473_i_i_i_i_out,
        mux_case_36473_i_i_i_i_out_ap_vld,
        mux_case_32471_i_i_i_i_out,
        mux_case_32471_i_i_i_i_out_ap_vld,
        mux_case_28469_i_i_i_i_out,
        mux_case_28469_i_i_i_i_out_ap_vld,
        mux_case_24467_i_i_i_i_out,
        mux_case_24467_i_i_i_i_out_ap_vld,
        mux_case_20465_i_i_i_i_out,
        mux_case_20465_i_i_i_i_out_ap_vld,
        mux_case_16463_i_i_i_i_out,
        mux_case_16463_i_i_i_i_out_ap_vld,
        mux_case_12461_i_i_i_i_out,
        mux_case_12461_i_i_i_i_out_ap_vld,
        mux_case_8459_i_i_i_i_out,
        mux_case_8459_i_i_i_i_out_ap_vld,
        mux_case_4457_i_i_i_i_out,
        mux_case_4457_i_i_i_i_out_ap_vld,
        mux_case_0455_i_i_i_i_out,
        mux_case_0455_i_i_i_i_out_ap_vld,
        grp_fu_3602_p_din0,
        grp_fu_3602_p_din1,
        grp_fu_3602_p_opcode,
        grp_fu_3602_p_dout0,
        grp_fu_3606_p_din0,
        grp_fu_3606_p_din1,
        grp_fu_3606_p_opcode,
        grp_fu_3606_p_dout0,
        grp_fu_3610_p_din0,
        grp_fu_3610_p_din1,
        grp_fu_3610_p_dout0,
        grp_fu_3610_p_ce,
        grp_fu_3614_p_din0,
        grp_fu_3614_p_din1,
        grp_fu_3614_p_dout0,
        grp_fu_3614_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [36:0] tmp_31;
output  [8:0] att_0_address0;
output   att_0_ce0;
input  [31:0] att_0_q0;
output  [8:0] att_1_address0;
output   att_1_ce0;
input  [31:0] att_1_q0;
output  [8:0] att_2_address0;
output   att_2_ce0;
input  [31:0] att_2_q0;
output  [8:0] att_3_address0;
output   att_3_ce0;
input  [31:0] att_3_q0;
output  [8:0] att_4_address0;
output   att_4_ce0;
input  [31:0] att_4_q0;
output  [8:0] att_5_address0;
output   att_5_ce0;
input  [31:0] att_5_q0;
output  [8:0] att_6_address0;
output   att_6_ce0;
input  [31:0] att_6_q0;
output  [8:0] att_7_address0;
output   att_7_ce0;
input  [31:0] att_7_q0;
output  [8:0] att_8_address0;
output   att_8_ce0;
input  [31:0] att_8_q0;
output  [8:0] att_9_address0;
output   att_9_ce0;
input  [31:0] att_9_q0;
output  [8:0] att_10_address0;
output   att_10_ce0;
input  [31:0] att_10_q0;
output  [8:0] att_11_address0;
output   att_11_ce0;
input  [31:0] att_11_q0;
input  [3:0] h_3;
output  [11:0] v_cache_local_0_i_i_i_address0;
output   v_cache_local_0_i_i_i_ce0;
input  [31:0] v_cache_local_0_i_i_i_q0;
output  [11:0] v_cache_local_4_i_i_i_address0;
output   v_cache_local_4_i_i_i_ce0;
input  [31:0] v_cache_local_4_i_i_i_q0;
output  [11:0] v_cache_local_1_i_i_i_address0;
output   v_cache_local_1_i_i_i_ce0;
input  [31:0] v_cache_local_1_i_i_i_q0;
output  [11:0] v_cache_local_5_i_i_i_address0;
output   v_cache_local_5_i_i_i_ce0;
input  [31:0] v_cache_local_5_i_i_i_q0;
output  [11:0] v_cache_local_2_i_i_i_address0;
output   v_cache_local_2_i_i_i_ce0;
input  [31:0] v_cache_local_2_i_i_i_q0;
output  [11:0] v_cache_local_6_i_i_i_address0;
output   v_cache_local_6_i_i_i_ce0;
input  [31:0] v_cache_local_6_i_i_i_q0;
output  [11:0] v_cache_local_3_i_i_i_address0;
output   v_cache_local_3_i_i_i_ce0;
input  [31:0] v_cache_local_3_i_i_i_q0;
output  [11:0] v_cache_local_7_i_i_i_address0;
output   v_cache_local_7_i_i_i_ce0;
input  [31:0] v_cache_local_7_i_i_i_q0;
output  [31:0] mux_case_63593_i_i_i_i_out;
output   mux_case_63593_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_59591_i_i_i_i_out;
output   mux_case_59591_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_55589_i_i_i_i_out;
output   mux_case_55589_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_51587_i_i_i_i_out;
output   mux_case_51587_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_47585_i_i_i_i_out;
output   mux_case_47585_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_43583_i_i_i_i_out;
output   mux_case_43583_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_39581_i_i_i_i_out;
output   mux_case_39581_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_35579_i_i_i_i_out;
output   mux_case_35579_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_31577_i_i_i_i_out;
output   mux_case_31577_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_27575_i_i_i_i_out;
output   mux_case_27575_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_23573_i_i_i_i_out;
output   mux_case_23573_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_19571_i_i_i_i_out;
output   mux_case_19571_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_15569_i_i_i_i_out;
output   mux_case_15569_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_11567_i_i_i_i_out;
output   mux_case_11567_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_7565_i_i_i_i_out;
output   mux_case_7565_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_3563_i_i_i_i_out;
output   mux_case_3563_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_62561_i_i_i_i_out;
output   mux_case_62561_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_58559_i_i_i_i_out;
output   mux_case_58559_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_54557_i_i_i_i_out;
output   mux_case_54557_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_50555_i_i_i_i_out;
output   mux_case_50555_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_46553_i_i_i_i_out;
output   mux_case_46553_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_42551_i_i_i_i_out;
output   mux_case_42551_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_38549_i_i_i_i_out;
output   mux_case_38549_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_34547_i_i_i_i_out;
output   mux_case_34547_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_30545_i_i_i_i_out;
output   mux_case_30545_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_26543_i_i_i_i_out;
output   mux_case_26543_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_22541_i_i_i_i_out;
output   mux_case_22541_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_18539_i_i_i_i_out;
output   mux_case_18539_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_14537_i_i_i_i_out;
output   mux_case_14537_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_10535_i_i_i_i_out;
output   mux_case_10535_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_6533_i_i_i_i_out;
output   mux_case_6533_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_2531_i_i_i_i_out;
output   mux_case_2531_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_61529_i_i_i_i_out;
output   mux_case_61529_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_57527_i_i_i_i_out;
output   mux_case_57527_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_53525_i_i_i_i_out;
output   mux_case_53525_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_49523_i_i_i_i_out;
output   mux_case_49523_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_45521_i_i_i_i_out;
output   mux_case_45521_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_41519_i_i_i_i_out;
output   mux_case_41519_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_37517_i_i_i_i_out;
output   mux_case_37517_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_33515_i_i_i_i_out;
output   mux_case_33515_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_29513_i_i_i_i_out;
output   mux_case_29513_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_25511_i_i_i_i_out;
output   mux_case_25511_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_21509_i_i_i_i_out;
output   mux_case_21509_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_17507_i_i_i_i_out;
output   mux_case_17507_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_13505_i_i_i_i_out;
output   mux_case_13505_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_9503_i_i_i_i_out;
output   mux_case_9503_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_5501_i_i_i_i_out;
output   mux_case_5501_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_1499_i_i_i_i_out;
output   mux_case_1499_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_60485_i_i_i_i_out;
output   mux_case_60485_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_56483_i_i_i_i_out;
output   mux_case_56483_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_52481_i_i_i_i_out;
output   mux_case_52481_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_48479_i_i_i_i_out;
output   mux_case_48479_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_44477_i_i_i_i_out;
output   mux_case_44477_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_40475_i_i_i_i_out;
output   mux_case_40475_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_36473_i_i_i_i_out;
output   mux_case_36473_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_32471_i_i_i_i_out;
output   mux_case_32471_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_28469_i_i_i_i_out;
output   mux_case_28469_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_24467_i_i_i_i_out;
output   mux_case_24467_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_20465_i_i_i_i_out;
output   mux_case_20465_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_16463_i_i_i_i_out;
output   mux_case_16463_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_12461_i_i_i_i_out;
output   mux_case_12461_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_8459_i_i_i_i_out;
output   mux_case_8459_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_4457_i_i_i_i_out;
output   mux_case_4457_i_i_i_i_out_ap_vld;
output  [31:0] mux_case_0455_i_i_i_i_out;
output   mux_case_0455_i_i_i_i_out_ap_vld;
output  [31:0] grp_fu_3602_p_din0;
output  [31:0] grp_fu_3602_p_din1;
output  [1:0] grp_fu_3602_p_opcode;
input  [31:0] grp_fu_3602_p_dout0;
output  [31:0] grp_fu_3606_p_din0;
output  [31:0] grp_fu_3606_p_din1;
output  [1:0] grp_fu_3606_p_opcode;
input  [31:0] grp_fu_3606_p_dout0;
output  [31:0] grp_fu_3610_p_din0;
output  [31:0] grp_fu_3610_p_din1;
input  [31:0] grp_fu_3610_p_dout0;
output   grp_fu_3610_p_ce;
output  [31:0] grp_fu_3614_p_din0;
output  [31:0] grp_fu_3614_p_din1;
input  [31:0] grp_fu_3614_p_dout0;
output   grp_fu_3614_p_ce;

reg ap_idle;
reg mux_case_63593_i_i_i_i_out_ap_vld;
reg mux_case_59591_i_i_i_i_out_ap_vld;
reg mux_case_55589_i_i_i_i_out_ap_vld;
reg mux_case_51587_i_i_i_i_out_ap_vld;
reg mux_case_47585_i_i_i_i_out_ap_vld;
reg mux_case_43583_i_i_i_i_out_ap_vld;
reg mux_case_39581_i_i_i_i_out_ap_vld;
reg mux_case_35579_i_i_i_i_out_ap_vld;
reg mux_case_31577_i_i_i_i_out_ap_vld;
reg mux_case_27575_i_i_i_i_out_ap_vld;
reg mux_case_23573_i_i_i_i_out_ap_vld;
reg mux_case_19571_i_i_i_i_out_ap_vld;
reg mux_case_15569_i_i_i_i_out_ap_vld;
reg mux_case_11567_i_i_i_i_out_ap_vld;
reg mux_case_7565_i_i_i_i_out_ap_vld;
reg mux_case_3563_i_i_i_i_out_ap_vld;
reg mux_case_62561_i_i_i_i_out_ap_vld;
reg mux_case_58559_i_i_i_i_out_ap_vld;
reg mux_case_54557_i_i_i_i_out_ap_vld;
reg mux_case_50555_i_i_i_i_out_ap_vld;
reg mux_case_46553_i_i_i_i_out_ap_vld;
reg mux_case_42551_i_i_i_i_out_ap_vld;
reg mux_case_38549_i_i_i_i_out_ap_vld;
reg mux_case_34547_i_i_i_i_out_ap_vld;
reg mux_case_30545_i_i_i_i_out_ap_vld;
reg mux_case_26543_i_i_i_i_out_ap_vld;
reg mux_case_22541_i_i_i_i_out_ap_vld;
reg mux_case_18539_i_i_i_i_out_ap_vld;
reg mux_case_14537_i_i_i_i_out_ap_vld;
reg mux_case_10535_i_i_i_i_out_ap_vld;
reg mux_case_6533_i_i_i_i_out_ap_vld;
reg mux_case_2531_i_i_i_i_out_ap_vld;
reg mux_case_61529_i_i_i_i_out_ap_vld;
reg mux_case_57527_i_i_i_i_out_ap_vld;
reg mux_case_53525_i_i_i_i_out_ap_vld;
reg mux_case_49523_i_i_i_i_out_ap_vld;
reg mux_case_45521_i_i_i_i_out_ap_vld;
reg mux_case_41519_i_i_i_i_out_ap_vld;
reg mux_case_37517_i_i_i_i_out_ap_vld;
reg mux_case_33515_i_i_i_i_out_ap_vld;
reg mux_case_29513_i_i_i_i_out_ap_vld;
reg mux_case_25511_i_i_i_i_out_ap_vld;
reg mux_case_21509_i_i_i_i_out_ap_vld;
reg mux_case_17507_i_i_i_i_out_ap_vld;
reg mux_case_13505_i_i_i_i_out_ap_vld;
reg mux_case_9503_i_i_i_i_out_ap_vld;
reg mux_case_5501_i_i_i_i_out_ap_vld;
reg mux_case_1499_i_i_i_i_out_ap_vld;
reg mux_case_60485_i_i_i_i_out_ap_vld;
reg mux_case_56483_i_i_i_i_out_ap_vld;
reg mux_case_52481_i_i_i_i_out_ap_vld;
reg mux_case_48479_i_i_i_i_out_ap_vld;
reg mux_case_44477_i_i_i_i_out_ap_vld;
reg mux_case_40475_i_i_i_i_out_ap_vld;
reg mux_case_36473_i_i_i_i_out_ap_vld;
reg mux_case_32471_i_i_i_i_out_ap_vld;
reg mux_case_28469_i_i_i_i_out_ap_vld;
reg mux_case_24467_i_i_i_i_out_ap_vld;
reg mux_case_20465_i_i_i_i_out_ap_vld;
reg mux_case_16463_i_i_i_i_out_ap_vld;
reg mux_case_12461_i_i_i_i_out_ap_vld;
reg mux_case_8459_i_i_i_i_out_ap_vld;
reg mux_case_4457_i_i_i_i_out_ap_vld;
reg mux_case_0455_i_i_i_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [0:0] icmp_ln141_fu_1680_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] h_3_read_reg_3613;
wire  signed [67:0] bound13_fu_1332_p1;
reg  signed [67:0] bound13_reg_3618;
wire   [67:0] add_ln141_fu_1674_p2;
reg   [67:0] add_ln141_reg_3623;
reg   [0:0] icmp_ln141_reg_3628;
reg   [0:0] icmp_ln141_reg_3628_pp0_iter1_reg;
reg   [0:0] icmp_ln141_reg_3628_pp0_iter2_reg;
wire   [0:0] tmp_fu_1692_p3;
reg   [0:0] tmp_reg_3632;
wire   [5:0] select_ln144_fu_1700_p3;
reg   [5:0] select_ln144_reg_3637;
reg   [5:0] select_ln144_reg_3637_pp0_iter1_reg;
reg   [5:0] select_ln144_reg_3637_pp0_iter2_reg;
reg   [5:0] select_ln144_reg_3637_pp0_iter3_reg;
reg   [2:0] lshr_ln_reg_3646;
wire   [0:0] icmp_ln147_fu_1722_p2;
reg   [0:0] icmp_ln147_reg_3651;
reg   [0:0] icmp_ln147_reg_3651_pp0_iter1_reg;
wire   [8:0] trunc_ln147_fu_1841_p1;
reg   [8:0] trunc_ln147_reg_3719;
wire   [31:0] att_weight_fu_1865_p27;
reg   [31:0] att_weight_reg_3724;
wire   [31:0] v_val_fu_1970_p3;
wire   [31:0] select_ln147_fu_1981_p3;
wire   [31:0] select_ln147_1_fu_1992_p3;
reg   [31:0] select_ln147_1_reg_3782;
wire   [31:0] v_val_1_fu_1999_p3;
reg   [31:0] v_val_1_reg_3788;
wire   [31:0] tmp_3_fu_2108_p35;
wire   [31:0] tmp_4_fu_2183_p35;
wire   [31:0] tmp_5_fu_2354_p35;
wire   [31:0] tmp_6_fu_2429_p35;
wire   [63:0] select_ln141_fu_1774_p3;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln147_fu_1926_p1;
wire    ap_block_pp0_stage1;
reg   [6:0] i_fu_304;
wire   [6:0] add_ln144_fu_1845_p2;
wire    ap_loop_init;
reg   [63:0] t_fu_308;
reg   [67:0] indvar_flatten15_fu_312;
reg   [31:0] mux_case_0455_i_i_i_i_fu_316;
reg    ap_predicate_pred873_state9;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [31:0] mux_case_4457_i_i_i_i_fu_320;
reg    ap_predicate_pred895_state9;
reg   [31:0] mux_case_8459_i_i_i_i_fu_324;
reg    ap_predicate_pred908_state9;
reg   [31:0] mux_case_12461_i_i_i_i_fu_328;
reg    ap_predicate_pred921_state9;
reg   [31:0] mux_case_16463_i_i_i_i_fu_332;
reg    ap_predicate_pred934_state9;
reg   [31:0] mux_case_20465_i_i_i_i_fu_336;
reg    ap_predicate_pred947_state9;
reg   [31:0] mux_case_24467_i_i_i_i_fu_340;
reg    ap_predicate_pred960_state9;
reg   [31:0] mux_case_28469_i_i_i_i_fu_344;
reg    ap_predicate_pred973_state9;
reg   [31:0] mux_case_32471_i_i_i_i_fu_348;
reg    ap_predicate_pred986_state9;
reg   [31:0] mux_case_36473_i_i_i_i_fu_352;
reg    ap_predicate_pred999_state9;
reg   [31:0] mux_case_40475_i_i_i_i_fu_356;
reg    ap_predicate_pred1012_state9;
reg   [31:0] mux_case_44477_i_i_i_i_fu_360;
reg    ap_predicate_pred1025_state9;
reg   [31:0] mux_case_48479_i_i_i_i_fu_364;
reg    ap_predicate_pred1038_state9;
reg   [31:0] mux_case_52481_i_i_i_i_fu_368;
reg    ap_predicate_pred1051_state9;
reg   [31:0] mux_case_56483_i_i_i_i_fu_372;
reg    ap_predicate_pred1064_state9;
reg   [31:0] mux_case_60485_i_i_i_i_fu_376;
reg    ap_predicate_pred1104_state9;
reg   [31:0] mux_case_1499_i_i_i_i_fu_380;
reg   [31:0] mux_case_5501_i_i_i_i_fu_384;
reg   [31:0] mux_case_9503_i_i_i_i_fu_388;
reg   [31:0] mux_case_13505_i_i_i_i_fu_392;
reg   [31:0] mux_case_17507_i_i_i_i_fu_396;
reg   [31:0] mux_case_21509_i_i_i_i_fu_400;
reg   [31:0] mux_case_25511_i_i_i_i_fu_404;
reg   [31:0] mux_case_29513_i_i_i_i_fu_408;
reg   [31:0] mux_case_33515_i_i_i_i_fu_412;
reg   [31:0] mux_case_37517_i_i_i_i_fu_416;
reg   [31:0] mux_case_41519_i_i_i_i_fu_420;
reg   [31:0] mux_case_45521_i_i_i_i_fu_424;
reg   [31:0] mux_case_49523_i_i_i_i_fu_428;
reg   [31:0] mux_case_53525_i_i_i_i_fu_432;
reg   [31:0] mux_case_57527_i_i_i_i_fu_436;
reg   [31:0] mux_case_61529_i_i_i_i_fu_440;
reg   [31:0] mux_case_2531_i_i_i_i_fu_444;
reg    ap_predicate_pred1201_state10;
reg   [31:0] mux_case_6533_i_i_i_i_fu_448;
reg    ap_predicate_pred1214_state10;
reg   [31:0] mux_case_10535_i_i_i_i_fu_452;
reg    ap_predicate_pred1225_state10;
reg   [31:0] mux_case_14537_i_i_i_i_fu_456;
reg    ap_predicate_pred1236_state10;
reg   [31:0] mux_case_18539_i_i_i_i_fu_460;
reg    ap_predicate_pred1247_state10;
reg   [31:0] mux_case_22541_i_i_i_i_fu_464;
reg    ap_predicate_pred1258_state10;
reg   [31:0] mux_case_26543_i_i_i_i_fu_468;
reg    ap_predicate_pred1269_state10;
reg   [31:0] mux_case_30545_i_i_i_i_fu_472;
reg    ap_predicate_pred1280_state10;
reg   [31:0] mux_case_34547_i_i_i_i_fu_476;
reg    ap_predicate_pred1291_state10;
reg   [31:0] mux_case_38549_i_i_i_i_fu_480;
reg    ap_predicate_pred1302_state10;
reg   [31:0] mux_case_42551_i_i_i_i_fu_484;
reg    ap_predicate_pred1313_state10;
reg   [31:0] mux_case_46553_i_i_i_i_fu_488;
reg    ap_predicate_pred1324_state10;
reg   [31:0] mux_case_50555_i_i_i_i_fu_492;
reg    ap_predicate_pred1335_state10;
reg   [31:0] mux_case_54557_i_i_i_i_fu_496;
reg    ap_predicate_pred1346_state10;
reg   [31:0] mux_case_58559_i_i_i_i_fu_500;
reg    ap_predicate_pred1357_state10;
reg   [31:0] mux_case_62561_i_i_i_i_fu_504;
reg    ap_predicate_pred1396_state10;
reg   [31:0] mux_case_3563_i_i_i_i_fu_508;
reg   [31:0] mux_case_7565_i_i_i_i_fu_512;
reg   [31:0] mux_case_11567_i_i_i_i_fu_516;
reg   [31:0] mux_case_15569_i_i_i_i_fu_520;
reg   [31:0] mux_case_19571_i_i_i_i_fu_524;
reg   [31:0] mux_case_23573_i_i_i_i_fu_528;
reg   [31:0] mux_case_27575_i_i_i_i_fu_532;
reg   [31:0] mux_case_31577_i_i_i_i_fu_536;
reg   [31:0] mux_case_35579_i_i_i_i_fu_540;
reg   [31:0] mux_case_39581_i_i_i_i_fu_544;
reg   [31:0] mux_case_43583_i_i_i_i_fu_548;
reg   [31:0] mux_case_47585_i_i_i_i_fu_552;
reg   [31:0] mux_case_51587_i_i_i_i_fu_556;
reg   [31:0] mux_case_55589_i_i_i_i_fu_560;
reg   [31:0] mux_case_59591_i_i_i_i_fu_564;
reg   [31:0] mux_case_63593_i_i_i_i_fu_568;
wire    ap_block_pp0_stage1_01001;
reg    att_0_ce0_local;
reg    att_1_ce0_local;
reg    att_2_ce0_local;
reg    att_3_ce0_local;
reg    att_4_ce0_local;
reg    att_5_ce0_local;
reg    att_6_ce0_local;
reg    att_7_ce0_local;
reg    att_8_ce0_local;
reg    att_9_ce0_local;
reg    att_10_ce0_local;
reg    att_11_ce0_local;
reg    v_cache_local_0_i_i_i_ce0_local;
reg    v_cache_local_4_i_i_i_ce0_local;
reg    v_cache_local_1_i_i_i_ce0_local;
reg    v_cache_local_5_i_i_i_ce0_local;
reg    v_cache_local_2_i_i_i_ce0_local;
reg    v_cache_local_6_i_i_i_ce0_local;
reg    v_cache_local_3_i_i_i_ce0_local;
reg    v_cache_local_7_i_i_i_ce0_local;
reg   [31:0] grp_fu_1292_p0;
reg   [31:0] grp_fu_1292_p0_keep;
reg   [31:0] grp_fu_1292_p1;
reg   [31:0] grp_fu_1292_p1_keep;
reg   [31:0] grp_fu_1296_p0;
reg   [31:0] grp_fu_1296_p0_keep;
reg   [31:0] grp_fu_1296_p1;
reg   [31:0] grp_fu_1296_p1_keep;
reg   [31:0] grp_fu_1300_p1;
reg   [31:0] grp_fu_1304_p1;
wire   [5:0] trunc_ln141_fu_1688_p1;
wire   [2:0] trunc_ln144_fu_1708_p1;
wire   [63:0] add_ln141_1_fu_1768_p2;
wire   [6:0] zext_ln141_fu_1765_p1;
wire   [31:0] att_weight_fu_1865_p25;
wire   [11:0] or_ln2_fu_1920_p3;
wire   [31:0] tmp_3_fu_2108_p33;
wire   [31:0] tmp_4_fu_2183_p33;
wire   [31:0] tmp_5_fu_2354_p33;
wire   [31:0] tmp_6_fu_2429_p33;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to4;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire   [3:0] att_weight_fu_1865_p1;
wire   [3:0] att_weight_fu_1865_p3;
wire   [3:0] att_weight_fu_1865_p5;
wire   [3:0] att_weight_fu_1865_p7;
wire   [3:0] att_weight_fu_1865_p9;
wire   [3:0] att_weight_fu_1865_p11;
wire   [3:0] att_weight_fu_1865_p13;
wire   [3:0] att_weight_fu_1865_p15;
wire  signed [3:0] att_weight_fu_1865_p17;
wire  signed [3:0] att_weight_fu_1865_p19;
wire  signed [3:0] att_weight_fu_1865_p21;
wire  signed [3:0] att_weight_fu_1865_p23;
wire   [5:0] tmp_3_fu_2108_p1;
wire   [5:0] tmp_3_fu_2108_p3;
wire   [5:0] tmp_3_fu_2108_p5;
wire   [5:0] tmp_3_fu_2108_p7;
wire   [5:0] tmp_3_fu_2108_p9;
wire   [5:0] tmp_3_fu_2108_p11;
wire   [5:0] tmp_3_fu_2108_p13;
wire   [5:0] tmp_3_fu_2108_p15;
wire  signed [5:0] tmp_3_fu_2108_p17;
wire  signed [5:0] tmp_3_fu_2108_p19;
wire  signed [5:0] tmp_3_fu_2108_p21;
wire  signed [5:0] tmp_3_fu_2108_p23;
wire  signed [5:0] tmp_3_fu_2108_p25;
wire  signed [5:0] tmp_3_fu_2108_p27;
wire  signed [5:0] tmp_3_fu_2108_p29;
wire  signed [5:0] tmp_3_fu_2108_p31;
wire   [5:0] tmp_4_fu_2183_p1;
wire   [5:0] tmp_4_fu_2183_p3;
wire   [5:0] tmp_4_fu_2183_p5;
wire   [5:0] tmp_4_fu_2183_p7;
wire   [5:0] tmp_4_fu_2183_p9;
wire   [5:0] tmp_4_fu_2183_p11;
wire   [5:0] tmp_4_fu_2183_p13;
wire   [5:0] tmp_4_fu_2183_p15;
wire  signed [5:0] tmp_4_fu_2183_p17;
wire  signed [5:0] tmp_4_fu_2183_p19;
wire  signed [5:0] tmp_4_fu_2183_p21;
wire  signed [5:0] tmp_4_fu_2183_p23;
wire  signed [5:0] tmp_4_fu_2183_p25;
wire  signed [5:0] tmp_4_fu_2183_p27;
wire  signed [5:0] tmp_4_fu_2183_p29;
wire  signed [5:0] tmp_4_fu_2183_p31;
wire   [5:0] tmp_5_fu_2354_p1;
wire   [5:0] tmp_5_fu_2354_p3;
wire   [5:0] tmp_5_fu_2354_p5;
wire   [5:0] tmp_5_fu_2354_p7;
wire   [5:0] tmp_5_fu_2354_p9;
wire   [5:0] tmp_5_fu_2354_p11;
wire   [5:0] tmp_5_fu_2354_p13;
wire   [5:0] tmp_5_fu_2354_p15;
wire  signed [5:0] tmp_5_fu_2354_p17;
wire  signed [5:0] tmp_5_fu_2354_p19;
wire  signed [5:0] tmp_5_fu_2354_p21;
wire  signed [5:0] tmp_5_fu_2354_p23;
wire  signed [5:0] tmp_5_fu_2354_p25;
wire  signed [5:0] tmp_5_fu_2354_p27;
wire  signed [5:0] tmp_5_fu_2354_p29;
wire  signed [5:0] tmp_5_fu_2354_p31;
wire   [5:0] tmp_6_fu_2429_p1;
wire   [5:0] tmp_6_fu_2429_p3;
wire   [5:0] tmp_6_fu_2429_p5;
wire   [5:0] tmp_6_fu_2429_p7;
wire   [5:0] tmp_6_fu_2429_p9;
wire   [5:0] tmp_6_fu_2429_p11;
wire   [5:0] tmp_6_fu_2429_p13;
wire   [5:0] tmp_6_fu_2429_p15;
wire  signed [5:0] tmp_6_fu_2429_p17;
wire  signed [5:0] tmp_6_fu_2429_p19;
wire  signed [5:0] tmp_6_fu_2429_p21;
wire  signed [5:0] tmp_6_fu_2429_p23;
wire  signed [5:0] tmp_6_fu_2429_p25;
wire  signed [5:0] tmp_6_fu_2429_p27;
wire  signed [5:0] tmp_6_fu_2429_p29;
wire  signed [5:0] tmp_6_fu_2429_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 i_fu_304 = 7'd0;
#0 t_fu_308 = 64'd0;
#0 indvar_flatten15_fu_312 = 68'd0;
#0 mux_case_0455_i_i_i_i_fu_316 = 32'd0;
#0 mux_case_4457_i_i_i_i_fu_320 = 32'd0;
#0 mux_case_8459_i_i_i_i_fu_324 = 32'd0;
#0 mux_case_12461_i_i_i_i_fu_328 = 32'd0;
#0 mux_case_16463_i_i_i_i_fu_332 = 32'd0;
#0 mux_case_20465_i_i_i_i_fu_336 = 32'd0;
#0 mux_case_24467_i_i_i_i_fu_340 = 32'd0;
#0 mux_case_28469_i_i_i_i_fu_344 = 32'd0;
#0 mux_case_32471_i_i_i_i_fu_348 = 32'd0;
#0 mux_case_36473_i_i_i_i_fu_352 = 32'd0;
#0 mux_case_40475_i_i_i_i_fu_356 = 32'd0;
#0 mux_case_44477_i_i_i_i_fu_360 = 32'd0;
#0 mux_case_48479_i_i_i_i_fu_364 = 32'd0;
#0 mux_case_52481_i_i_i_i_fu_368 = 32'd0;
#0 mux_case_56483_i_i_i_i_fu_372 = 32'd0;
#0 mux_case_60485_i_i_i_i_fu_376 = 32'd0;
#0 mux_case_1499_i_i_i_i_fu_380 = 32'd0;
#0 mux_case_5501_i_i_i_i_fu_384 = 32'd0;
#0 mux_case_9503_i_i_i_i_fu_388 = 32'd0;
#0 mux_case_13505_i_i_i_i_fu_392 = 32'd0;
#0 mux_case_17507_i_i_i_i_fu_396 = 32'd0;
#0 mux_case_21509_i_i_i_i_fu_400 = 32'd0;
#0 mux_case_25511_i_i_i_i_fu_404 = 32'd0;
#0 mux_case_29513_i_i_i_i_fu_408 = 32'd0;
#0 mux_case_33515_i_i_i_i_fu_412 = 32'd0;
#0 mux_case_37517_i_i_i_i_fu_416 = 32'd0;
#0 mux_case_41519_i_i_i_i_fu_420 = 32'd0;
#0 mux_case_45521_i_i_i_i_fu_424 = 32'd0;
#0 mux_case_49523_i_i_i_i_fu_428 = 32'd0;
#0 mux_case_53525_i_i_i_i_fu_432 = 32'd0;
#0 mux_case_57527_i_i_i_i_fu_436 = 32'd0;
#0 mux_case_61529_i_i_i_i_fu_440 = 32'd0;
#0 mux_case_2531_i_i_i_i_fu_444 = 32'd0;
#0 mux_case_6533_i_i_i_i_fu_448 = 32'd0;
#0 mux_case_10535_i_i_i_i_fu_452 = 32'd0;
#0 mux_case_14537_i_i_i_i_fu_456 = 32'd0;
#0 mux_case_18539_i_i_i_i_fu_460 = 32'd0;
#0 mux_case_22541_i_i_i_i_fu_464 = 32'd0;
#0 mux_case_26543_i_i_i_i_fu_468 = 32'd0;
#0 mux_case_30545_i_i_i_i_fu_472 = 32'd0;
#0 mux_case_34547_i_i_i_i_fu_476 = 32'd0;
#0 mux_case_38549_i_i_i_i_fu_480 = 32'd0;
#0 mux_case_42551_i_i_i_i_fu_484 = 32'd0;
#0 mux_case_46553_i_i_i_i_fu_488 = 32'd0;
#0 mux_case_50555_i_i_i_i_fu_492 = 32'd0;
#0 mux_case_54557_i_i_i_i_fu_496 = 32'd0;
#0 mux_case_58559_i_i_i_i_fu_500 = 32'd0;
#0 mux_case_62561_i_i_i_i_fu_504 = 32'd0;
#0 mux_case_3563_i_i_i_i_fu_508 = 32'd0;
#0 mux_case_7565_i_i_i_i_fu_512 = 32'd0;
#0 mux_case_11567_i_i_i_i_fu_516 = 32'd0;
#0 mux_case_15569_i_i_i_i_fu_520 = 32'd0;
#0 mux_case_19571_i_i_i_i_fu_524 = 32'd0;
#0 mux_case_23573_i_i_i_i_fu_528 = 32'd0;
#0 mux_case_27575_i_i_i_i_fu_532 = 32'd0;
#0 mux_case_31577_i_i_i_i_fu_536 = 32'd0;
#0 mux_case_35579_i_i_i_i_fu_540 = 32'd0;
#0 mux_case_39581_i_i_i_i_fu_544 = 32'd0;
#0 mux_case_43583_i_i_i_i_fu_548 = 32'd0;
#0 mux_case_47585_i_i_i_i_fu_552 = 32'd0;
#0 mux_case_51587_i_i_i_i_fu_556 = 32'd0;
#0 mux_case_55589_i_i_i_i_fu_560 = 32'd0;
#0 mux_case_59591_i_i_i_i_fu_564 = 32'd0;
#0 mux_case_63593_i_i_i_i_fu_568 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_25_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_25_4_32_1_1_U941(
    .din0(att_0_q0),
    .din1(att_1_q0),
    .din2(att_2_q0),
    .din3(att_3_q0),
    .din4(att_4_q0),
    .din5(att_5_q0),
    .din6(att_6_q0),
    .din7(att_7_q0),
    .din8(att_8_q0),
    .din9(att_9_q0),
    .din10(att_10_q0),
    .din11(att_11_q0),
    .def(att_weight_fu_1865_p25),
    .sel(h_3),
    .dout(att_weight_fu_1865_p27)
);

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_33_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_33_6_32_1_1_U942(
    .din0(mux_case_0455_i_i_i_i_fu_316),
    .din1(mux_case_4457_i_i_i_i_fu_320),
    .din2(mux_case_8459_i_i_i_i_fu_324),
    .din3(mux_case_12461_i_i_i_i_fu_328),
    .din4(mux_case_16463_i_i_i_i_fu_332),
    .din5(mux_case_20465_i_i_i_i_fu_336),
    .din6(mux_case_24467_i_i_i_i_fu_340),
    .din7(mux_case_28469_i_i_i_i_fu_344),
    .din8(mux_case_32471_i_i_i_i_fu_348),
    .din9(mux_case_36473_i_i_i_i_fu_352),
    .din10(mux_case_40475_i_i_i_i_fu_356),
    .din11(mux_case_44477_i_i_i_i_fu_360),
    .din12(mux_case_48479_i_i_i_i_fu_364),
    .din13(mux_case_52481_i_i_i_i_fu_368),
    .din14(mux_case_56483_i_i_i_i_fu_372),
    .din15(mux_case_60485_i_i_i_i_fu_376),
    .def(tmp_3_fu_2108_p33),
    .sel(select_ln144_reg_3637_pp0_iter2_reg),
    .dout(tmp_3_fu_2108_p35)
);

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_33_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_33_6_32_1_1_U943(
    .din0(mux_case_1499_i_i_i_i_fu_380),
    .din1(mux_case_5501_i_i_i_i_fu_384),
    .din2(mux_case_9503_i_i_i_i_fu_388),
    .din3(mux_case_13505_i_i_i_i_fu_392),
    .din4(mux_case_17507_i_i_i_i_fu_396),
    .din5(mux_case_21509_i_i_i_i_fu_400),
    .din6(mux_case_25511_i_i_i_i_fu_404),
    .din7(mux_case_29513_i_i_i_i_fu_408),
    .din8(mux_case_33515_i_i_i_i_fu_412),
    .din9(mux_case_37517_i_i_i_i_fu_416),
    .din10(mux_case_41519_i_i_i_i_fu_420),
    .din11(mux_case_45521_i_i_i_i_fu_424),
    .din12(mux_case_49523_i_i_i_i_fu_428),
    .din13(mux_case_53525_i_i_i_i_fu_432),
    .din14(mux_case_57527_i_i_i_i_fu_436),
    .din15(mux_case_61529_i_i_i_i_fu_440),
    .def(tmp_4_fu_2183_p33),
    .sel(select_ln144_reg_3637_pp0_iter2_reg),
    .dout(tmp_4_fu_2183_p35)
);

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_33_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_33_6_32_1_1_U944(
    .din0(mux_case_2531_i_i_i_i_fu_444),
    .din1(mux_case_6533_i_i_i_i_fu_448),
    .din2(mux_case_10535_i_i_i_i_fu_452),
    .din3(mux_case_14537_i_i_i_i_fu_456),
    .din4(mux_case_18539_i_i_i_i_fu_460),
    .din5(mux_case_22541_i_i_i_i_fu_464),
    .din6(mux_case_26543_i_i_i_i_fu_468),
    .din7(mux_case_30545_i_i_i_i_fu_472),
    .din8(mux_case_34547_i_i_i_i_fu_476),
    .din9(mux_case_38549_i_i_i_i_fu_480),
    .din10(mux_case_42551_i_i_i_i_fu_484),
    .din11(mux_case_46553_i_i_i_i_fu_488),
    .din12(mux_case_50555_i_i_i_i_fu_492),
    .din13(mux_case_54557_i_i_i_i_fu_496),
    .din14(mux_case_58559_i_i_i_i_fu_500),
    .din15(mux_case_62561_i_i_i_i_fu_504),
    .def(tmp_5_fu_2354_p33),
    .sel(select_ln144_reg_3637_pp0_iter3_reg),
    .dout(tmp_5_fu_2354_p35)
);

(* dissolve_hierarchy = "yes" *) llama_layer_sparsemux_33_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h4 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h8 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'hC ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h10 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h14 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h18 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h1C ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h20 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h24 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'h28 ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'h2C ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'h30 ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'h34 ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'h38 ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'h3C ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_33_6_32_1_1_U945(
    .din0(mux_case_3563_i_i_i_i_fu_508),
    .din1(mux_case_7565_i_i_i_i_fu_512),
    .din2(mux_case_11567_i_i_i_i_fu_516),
    .din3(mux_case_15569_i_i_i_i_fu_520),
    .din4(mux_case_19571_i_i_i_i_fu_524),
    .din5(mux_case_23573_i_i_i_i_fu_528),
    .din6(mux_case_27575_i_i_i_i_fu_532),
    .din7(mux_case_31577_i_i_i_i_fu_536),
    .din8(mux_case_35579_i_i_i_i_fu_540),
    .din9(mux_case_39581_i_i_i_i_fu_544),
    .din10(mux_case_43583_i_i_i_i_fu_548),
    .din11(mux_case_47585_i_i_i_i_fu_552),
    .din12(mux_case_51587_i_i_i_i_fu_556),
    .din13(mux_case_55589_i_i_i_i_fu_560),
    .din14(mux_case_59591_i_i_i_i_fu_564),
    .din15(mux_case_63593_i_i_i_i_fu_568),
    .def(tmp_6_fu_2429_p33),
    .sel(select_ln144_reg_3637_pp0_iter3_reg),
    .dout(tmp_6_fu_2429_p35)
);

llama_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1292_p0_keep <= tmp_5_fu_2354_p35;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1292_p0_keep <= tmp_3_fu_2108_p35;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1296_p0_keep <= tmp_6_fu_2429_p35;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1296_p0_keep <= tmp_4_fu_2183_p35;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            i_fu_304 <= 7'd0;
        end else if (((icmp_ln141_reg_3628 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            i_fu_304 <= add_ln144_fu_1845_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten15_fu_312 <= 68'd0;
        end else if (((icmp_ln141_reg_3628 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten15_fu_312 <= add_ln141_reg_3623;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_0455_i_i_i_i_fu_316 <= 32'd0;
        end else if (((ap_predicate_pred873_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_0455_i_i_i_i_fu_316 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_10535_i_i_i_i_fu_452 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1225_state10 == 1'b1))) begin
        mux_case_10535_i_i_i_i_fu_452 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_11567_i_i_i_i_fu_516 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1225_state10 == 1'b1))) begin
        mux_case_11567_i_i_i_i_fu_516 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_12461_i_i_i_i_fu_328 <= 32'd0;
        end else if (((ap_predicate_pred921_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_12461_i_i_i_i_fu_328 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_13505_i_i_i_i_fu_392 <= 32'd0;
        end else if (((ap_predicate_pred921_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_13505_i_i_i_i_fu_392 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_14537_i_i_i_i_fu_456 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1236_state10 == 1'b1))) begin
        mux_case_14537_i_i_i_i_fu_456 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_1499_i_i_i_i_fu_380 <= 32'd0;
        end else if (((ap_predicate_pred873_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_1499_i_i_i_i_fu_380 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_15569_i_i_i_i_fu_520 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1236_state10 == 1'b1))) begin
        mux_case_15569_i_i_i_i_fu_520 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_16463_i_i_i_i_fu_332 <= 32'd0;
        end else if (((ap_predicate_pred934_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_16463_i_i_i_i_fu_332 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_17507_i_i_i_i_fu_396 <= 32'd0;
        end else if (((ap_predicate_pred934_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_17507_i_i_i_i_fu_396 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_18539_i_i_i_i_fu_460 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1247_state10 == 1'b1))) begin
        mux_case_18539_i_i_i_i_fu_460 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_19571_i_i_i_i_fu_524 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1247_state10 == 1'b1))) begin
        mux_case_19571_i_i_i_i_fu_524 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_20465_i_i_i_i_fu_336 <= 32'd0;
        end else if (((ap_predicate_pred947_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_20465_i_i_i_i_fu_336 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_21509_i_i_i_i_fu_400 <= 32'd0;
        end else if (((ap_predicate_pred947_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_21509_i_i_i_i_fu_400 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_22541_i_i_i_i_fu_464 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1258_state10 == 1'b1))) begin
        mux_case_22541_i_i_i_i_fu_464 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_23573_i_i_i_i_fu_528 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1258_state10 == 1'b1))) begin
        mux_case_23573_i_i_i_i_fu_528 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_24467_i_i_i_i_fu_340 <= 32'd0;
        end else if (((ap_predicate_pred960_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_24467_i_i_i_i_fu_340 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_2531_i_i_i_i_fu_444 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1201_state10 == 1'b1))) begin
        mux_case_2531_i_i_i_i_fu_444 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_25511_i_i_i_i_fu_404 <= 32'd0;
        end else if (((ap_predicate_pred960_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_25511_i_i_i_i_fu_404 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_26543_i_i_i_i_fu_468 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1269_state10 == 1'b1))) begin
        mux_case_26543_i_i_i_i_fu_468 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_27575_i_i_i_i_fu_532 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1269_state10 == 1'b1))) begin
        mux_case_27575_i_i_i_i_fu_532 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_28469_i_i_i_i_fu_344 <= 32'd0;
        end else if (((ap_predicate_pred973_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_28469_i_i_i_i_fu_344 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_29513_i_i_i_i_fu_408 <= 32'd0;
        end else if (((ap_predicate_pred973_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_29513_i_i_i_i_fu_408 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_30545_i_i_i_i_fu_472 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1280_state10 == 1'b1))) begin
        mux_case_30545_i_i_i_i_fu_472 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_31577_i_i_i_i_fu_536 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1280_state10 == 1'b1))) begin
        mux_case_31577_i_i_i_i_fu_536 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_32471_i_i_i_i_fu_348 <= 32'd0;
        end else if (((ap_predicate_pred986_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_32471_i_i_i_i_fu_348 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_33515_i_i_i_i_fu_412 <= 32'd0;
        end else if (((ap_predicate_pred986_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_33515_i_i_i_i_fu_412 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_34547_i_i_i_i_fu_476 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1291_state10 == 1'b1))) begin
        mux_case_34547_i_i_i_i_fu_476 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_35579_i_i_i_i_fu_540 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1291_state10 == 1'b1))) begin
        mux_case_35579_i_i_i_i_fu_540 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_3563_i_i_i_i_fu_508 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1201_state10 == 1'b1))) begin
        mux_case_3563_i_i_i_i_fu_508 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_36473_i_i_i_i_fu_352 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred999_state9 == 1'b1))) begin
            mux_case_36473_i_i_i_i_fu_352 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_37517_i_i_i_i_fu_416 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred999_state9 == 1'b1))) begin
            mux_case_37517_i_i_i_i_fu_416 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_38549_i_i_i_i_fu_480 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1302_state10 == 1'b1))) begin
        mux_case_38549_i_i_i_i_fu_480 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_39581_i_i_i_i_fu_544 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1302_state10 == 1'b1))) begin
        mux_case_39581_i_i_i_i_fu_544 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_40475_i_i_i_i_fu_356 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1012_state9 == 1'b1))) begin
            mux_case_40475_i_i_i_i_fu_356 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_41519_i_i_i_i_fu_420 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1012_state9 == 1'b1))) begin
            mux_case_41519_i_i_i_i_fu_420 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_42551_i_i_i_i_fu_484 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1313_state10 == 1'b1))) begin
        mux_case_42551_i_i_i_i_fu_484 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_43583_i_i_i_i_fu_548 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1313_state10 == 1'b1))) begin
        mux_case_43583_i_i_i_i_fu_548 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_44477_i_i_i_i_fu_360 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1025_state9 == 1'b1))) begin
            mux_case_44477_i_i_i_i_fu_360 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_4457_i_i_i_i_fu_320 <= 32'd0;
        end else if (((ap_predicate_pred895_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_4457_i_i_i_i_fu_320 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_45521_i_i_i_i_fu_424 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1025_state9 == 1'b1))) begin
            mux_case_45521_i_i_i_i_fu_424 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_46553_i_i_i_i_fu_488 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1324_state10 == 1'b1))) begin
        mux_case_46553_i_i_i_i_fu_488 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_47585_i_i_i_i_fu_552 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1324_state10 == 1'b1))) begin
        mux_case_47585_i_i_i_i_fu_552 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_48479_i_i_i_i_fu_364 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1038_state9 == 1'b1))) begin
            mux_case_48479_i_i_i_i_fu_364 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_49523_i_i_i_i_fu_428 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1038_state9 == 1'b1))) begin
            mux_case_49523_i_i_i_i_fu_428 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_50555_i_i_i_i_fu_492 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1335_state10 == 1'b1))) begin
        mux_case_50555_i_i_i_i_fu_492 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_51587_i_i_i_i_fu_556 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1335_state10 == 1'b1))) begin
        mux_case_51587_i_i_i_i_fu_556 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_52481_i_i_i_i_fu_368 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1051_state9 == 1'b1))) begin
            mux_case_52481_i_i_i_i_fu_368 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_53525_i_i_i_i_fu_432 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1051_state9 == 1'b1))) begin
            mux_case_53525_i_i_i_i_fu_432 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_54557_i_i_i_i_fu_496 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1346_state10 == 1'b1))) begin
        mux_case_54557_i_i_i_i_fu_496 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_5501_i_i_i_i_fu_384 <= 32'd0;
        end else if (((ap_predicate_pred895_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_5501_i_i_i_i_fu_384 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_55589_i_i_i_i_fu_560 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1346_state10 == 1'b1))) begin
        mux_case_55589_i_i_i_i_fu_560 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_56483_i_i_i_i_fu_372 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1064_state9 == 1'b1))) begin
            mux_case_56483_i_i_i_i_fu_372 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_57527_i_i_i_i_fu_436 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1064_state9 == 1'b1))) begin
            mux_case_57527_i_i_i_i_fu_436 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_58559_i_i_i_i_fu_500 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1357_state10 == 1'b1))) begin
        mux_case_58559_i_i_i_i_fu_500 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_59591_i_i_i_i_fu_564 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1357_state10 == 1'b1))) begin
        mux_case_59591_i_i_i_i_fu_564 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_60485_i_i_i_i_fu_376 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1104_state9 == 1'b1))) begin
            mux_case_60485_i_i_i_i_fu_376 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_61529_i_i_i_i_fu_440 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (ap_predicate_pred1104_state9 == 1'b1))) begin
            mux_case_61529_i_i_i_i_fu_440 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_62561_i_i_i_i_fu_504 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1396_state10 == 1'b1))) begin
        mux_case_62561_i_i_i_i_fu_504 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_63593_i_i_i_i_fu_568 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1396_state10 == 1'b1))) begin
        mux_case_63593_i_i_i_i_fu_568 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_6533_i_i_i_i_fu_448 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1214_state10 == 1'b1))) begin
        mux_case_6533_i_i_i_i_fu_448 <= grp_fu_3602_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mux_case_7565_i_i_i_i_fu_512 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_predicate_pred1214_state10 == 1'b1))) begin
        mux_case_7565_i_i_i_i_fu_512 <= grp_fu_3606_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_8459_i_i_i_i_fu_324 <= 32'd0;
        end else if (((ap_predicate_pred908_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_8459_i_i_i_i_fu_324 <= grp_fu_3602_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            mux_case_9503_i_i_i_i_fu_388 <= 32'd0;
        end else if (((ap_predicate_pred908_state9 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            mux_case_9503_i_i_i_i_fu_388 <= grp_fu_3606_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            t_fu_308 <= 64'd0;
        end else if (((icmp_ln141_reg_3628 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            t_fu_308 <= select_ln141_fu_1774_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln141_reg_3623 <= add_ln141_fu_1674_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_predicate_pred1012_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd40);
        ap_predicate_pred1025_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd44);
        ap_predicate_pred1038_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd48);
        ap_predicate_pred1051_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd52);
        ap_predicate_pred1064_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd56);
        ap_predicate_pred1104_state9 <= (~(select_ln144_reg_3637_pp0_iter2_reg == 6'd36) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd32) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd28) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd24) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd20) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd16) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd12) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd8) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd4) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd0) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd56) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd52) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd48) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd44) & ~(select_ln144_reg_3637_pp0_iter2_reg == 6'd40));
        ap_predicate_pred873_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd0);
        ap_predicate_pred895_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd4);
        ap_predicate_pred908_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd8);
        ap_predicate_pred921_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd12);
        ap_predicate_pred934_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd16);
        ap_predicate_pred947_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd20);
        ap_predicate_pred960_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd24);
        ap_predicate_pred973_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd28);
        ap_predicate_pred986_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd32);
        ap_predicate_pred999_state9 <= (select_ln144_reg_3637_pp0_iter2_reg == 6'd36);
        att_weight_reg_3724 <= att_weight_fu_1865_p27;
        icmp_ln141_reg_3628 <= icmp_ln141_fu_1680_p2;
        icmp_ln141_reg_3628_pp0_iter1_reg <= icmp_ln141_reg_3628;
        icmp_ln141_reg_3628_pp0_iter2_reg <= icmp_ln141_reg_3628_pp0_iter1_reg;
        icmp_ln147_reg_3651 <= icmp_ln147_fu_1722_p2;
        icmp_ln147_reg_3651_pp0_iter1_reg <= icmp_ln147_reg_3651;
        lshr_ln_reg_3646 <= {{select_ln144_fu_1700_p3[5:3]}};
        select_ln144_reg_3637 <= select_ln144_fu_1700_p3;
        select_ln144_reg_3637_pp0_iter1_reg <= select_ln144_reg_3637;
        select_ln144_reg_3637_pp0_iter2_reg <= select_ln144_reg_3637_pp0_iter1_reg;
        select_ln144_reg_3637_pp0_iter3_reg <= select_ln144_reg_3637_pp0_iter2_reg;
        tmp_reg_3632 <= i_fu_304[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_predicate_pred1201_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd0);
        ap_predicate_pred1214_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd4);
        ap_predicate_pred1225_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd8);
        ap_predicate_pred1236_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd12);
        ap_predicate_pred1247_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd16);
        ap_predicate_pred1258_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd20);
        ap_predicate_pred1269_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd24);
        ap_predicate_pred1280_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd28);
        ap_predicate_pred1291_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd32);
        ap_predicate_pred1302_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd36);
        ap_predicate_pred1313_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd40);
        ap_predicate_pred1324_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd44);
        ap_predicate_pred1335_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd48);
        ap_predicate_pred1346_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd52);
        ap_predicate_pred1357_state10 <= (select_ln144_reg_3637_pp0_iter3_reg == 6'd56);
        ap_predicate_pred1396_state10 <= (~(select_ln144_reg_3637_pp0_iter3_reg == 6'd56) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd52) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd48) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd44) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd40) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd36) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd32) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd28) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd24) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd20) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd16) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd12) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd8) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd4) & ~(select_ln144_reg_3637_pp0_iter3_reg == 6'd0));
        bound13_reg_3618 <= bound13_fu_1332_p1;
        select_ln147_1_reg_3782 <= select_ln147_1_fu_1992_p3;
        trunc_ln147_reg_3719 <= trunc_ln147_fu_1841_p1;
        v_val_1_reg_3788 <= v_val_1_fu_1999_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1292_p1_keep <= grp_fu_3610_p_dout0;
        grp_fu_1296_p1_keep <= grp_fu_3614_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln141_fu_1680_p2 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_0_ce0_local = 1'b1;
    end else begin
        att_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_10_ce0_local = 1'b1;
    end else begin
        att_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_11_ce0_local = 1'b1;
    end else begin
        att_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_1_ce0_local = 1'b1;
    end else begin
        att_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_2_ce0_local = 1'b1;
    end else begin
        att_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_3_ce0_local = 1'b1;
    end else begin
        att_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_4_ce0_local = 1'b1;
    end else begin
        att_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_5_ce0_local = 1'b1;
    end else begin
        att_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_6_ce0_local = 1'b1;
    end else begin
        att_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_7_ce0_local = 1'b1;
    end else begin
        att_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_8_ce0_local = 1'b1;
    end else begin
        att_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln141_reg_3628 == 1'd0) & (h_3_read_reg_3613 == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        att_9_ce0_local = 1'b1;
    end else begin
        att_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1292_p0 = tmp_5_fu_2354_p35;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1292_p0 = tmp_3_fu_2108_p35;
    end else begin
        grp_fu_1292_p0 = grp_fu_1292_p0_keep;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1292_p1 = grp_fu_3610_p_dout0;
    end else begin
        grp_fu_1292_p1 = grp_fu_1292_p1_keep;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1296_p0 = tmp_6_fu_2429_p35;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1296_p0 = tmp_4_fu_2183_p35;
    end else begin
        grp_fu_1296_p0 = grp_fu_1296_p0_keep;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1296_p1 = grp_fu_3614_p_dout0;
    end else begin
        grp_fu_1296_p1 = grp_fu_1296_p1_keep;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1300_p1 = select_ln147_1_reg_3782;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1300_p1 = v_val_fu_1970_p3;
        end else begin
            grp_fu_1300_p1 = 'bx;
        end
    end else begin
        grp_fu_1300_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_1304_p1 = v_val_1_reg_3788;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_1304_p1 = select_ln147_fu_1981_p3;
        end else begin
            grp_fu_1304_p1 = 'bx;
        end
    end else begin
        grp_fu_1304_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_0455_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_0455_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_10535_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_10535_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_11567_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_11567_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_12461_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_12461_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_13505_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_13505_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_14537_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_14537_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_1499_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_1499_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_15569_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_15569_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_16463_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_16463_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_17507_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_17507_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_18539_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_18539_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_19571_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_19571_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_20465_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_20465_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_21509_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_21509_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_22541_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_22541_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_23573_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_23573_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_24467_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_24467_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_2531_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_2531_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_25511_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_25511_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_26543_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_26543_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_27575_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_27575_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_28469_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_28469_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_29513_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_29513_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_30545_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_30545_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_31577_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_31577_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_32471_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_32471_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_33515_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_33515_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_34547_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_34547_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_35579_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_35579_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_3563_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_3563_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_36473_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_36473_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_37517_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_37517_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_38549_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_38549_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_39581_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_39581_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_40475_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_40475_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_41519_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_41519_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_42551_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_42551_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_43583_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_43583_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_44477_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_44477_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_4457_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_4457_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_45521_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_45521_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_46553_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_46553_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_47585_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_47585_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_48479_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_48479_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_49523_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_49523_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_50555_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_50555_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_51587_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_51587_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_52481_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_52481_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_53525_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_53525_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_54557_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_54557_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_5501_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_5501_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_55589_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_55589_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_56483_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_56483_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_57527_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_57527_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_58559_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_58559_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_59591_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_59591_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_60485_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_60485_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_61529_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_61529_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_62561_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_62561_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_63593_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_63593_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_6533_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_6533_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_7565_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_7565_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_8459_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_8459_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (icmp_ln141_reg_3628_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mux_case_9503_i_i_i_i_out_ap_vld = 1'b1;
    end else begin
        mux_case_9503_i_i_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_0_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_0_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_1_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_1_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_2_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_2_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_3_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_3_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_4_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_4_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_5_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_5_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_6_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_6_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln147_reg_3651 == 1'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_cache_local_7_i_i_i_ce0_local = 1'b1;
    end else begin
        v_cache_local_7_i_i_i_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln141_1_fu_1768_p2 = (t_fu_308 + 64'd1);

assign add_ln141_fu_1674_p2 = (indvar_flatten15_fu_312 + 68'd1);

assign add_ln144_fu_1845_p2 = (zext_ln141_fu_1765_p1 + 7'd4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign att_0_address0 = select_ln141_fu_1774_p3;

assign att_0_ce0 = att_0_ce0_local;

assign att_10_address0 = select_ln141_fu_1774_p3;

assign att_10_ce0 = att_10_ce0_local;

assign att_11_address0 = select_ln141_fu_1774_p3;

assign att_11_ce0 = att_11_ce0_local;

assign att_1_address0 = select_ln141_fu_1774_p3;

assign att_1_ce0 = att_1_ce0_local;

assign att_2_address0 = select_ln141_fu_1774_p3;

assign att_2_ce0 = att_2_ce0_local;

assign att_3_address0 = select_ln141_fu_1774_p3;

assign att_3_ce0 = att_3_ce0_local;

assign att_4_address0 = select_ln141_fu_1774_p3;

assign att_4_ce0 = att_4_ce0_local;

assign att_5_address0 = select_ln141_fu_1774_p3;

assign att_5_ce0 = att_5_ce0_local;

assign att_6_address0 = select_ln141_fu_1774_p3;

assign att_6_ce0 = att_6_ce0_local;

assign att_7_address0 = select_ln141_fu_1774_p3;

assign att_7_ce0 = att_7_ce0_local;

assign att_8_address0 = select_ln141_fu_1774_p3;

assign att_8_ce0 = att_8_ce0_local;

assign att_9_address0 = select_ln141_fu_1774_p3;

assign att_9_ce0 = att_9_ce0_local;

assign att_weight_fu_1865_p25 = 'bx;

assign bound13_fu_1332_p1 = $signed(tmp_31);

assign grp_fu_3602_p_din0 = grp_fu_1292_p0;

assign grp_fu_3602_p_din1 = grp_fu_1292_p1;

assign grp_fu_3602_p_opcode = 2'd0;

assign grp_fu_3606_p_din0 = grp_fu_1296_p0;

assign grp_fu_3606_p_din1 = grp_fu_1296_p1;

assign grp_fu_3606_p_opcode = 2'd0;

assign grp_fu_3610_p_ce = 1'b1;

assign grp_fu_3610_p_din0 = att_weight_reg_3724;

assign grp_fu_3610_p_din1 = grp_fu_1300_p1;

assign grp_fu_3614_p_ce = 1'b1;

assign grp_fu_3614_p_din0 = att_weight_reg_3724;

assign grp_fu_3614_p_din1 = grp_fu_1304_p1;

assign h_3_read_reg_3613 = h_3;

assign icmp_ln141_fu_1680_p2 = ((indvar_flatten15_fu_312 == bound13_reg_3618) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_1722_p2 = ((trunc_ln144_fu_1708_p1 != 3'd0) ? 1'b1 : 1'b0);

assign mux_case_0455_i_i_i_i_out = mux_case_0455_i_i_i_i_fu_316;

assign mux_case_10535_i_i_i_i_out = mux_case_10535_i_i_i_i_fu_452;

assign mux_case_11567_i_i_i_i_out = mux_case_11567_i_i_i_i_fu_516;

assign mux_case_12461_i_i_i_i_out = mux_case_12461_i_i_i_i_fu_328;

assign mux_case_13505_i_i_i_i_out = mux_case_13505_i_i_i_i_fu_392;

assign mux_case_14537_i_i_i_i_out = mux_case_14537_i_i_i_i_fu_456;

assign mux_case_1499_i_i_i_i_out = mux_case_1499_i_i_i_i_fu_380;

assign mux_case_15569_i_i_i_i_out = mux_case_15569_i_i_i_i_fu_520;

assign mux_case_16463_i_i_i_i_out = mux_case_16463_i_i_i_i_fu_332;

assign mux_case_17507_i_i_i_i_out = mux_case_17507_i_i_i_i_fu_396;

assign mux_case_18539_i_i_i_i_out = mux_case_18539_i_i_i_i_fu_460;

assign mux_case_19571_i_i_i_i_out = mux_case_19571_i_i_i_i_fu_524;

assign mux_case_20465_i_i_i_i_out = mux_case_20465_i_i_i_i_fu_336;

assign mux_case_21509_i_i_i_i_out = mux_case_21509_i_i_i_i_fu_400;

assign mux_case_22541_i_i_i_i_out = mux_case_22541_i_i_i_i_fu_464;

assign mux_case_23573_i_i_i_i_out = mux_case_23573_i_i_i_i_fu_528;

assign mux_case_24467_i_i_i_i_out = mux_case_24467_i_i_i_i_fu_340;

assign mux_case_2531_i_i_i_i_out = mux_case_2531_i_i_i_i_fu_444;

assign mux_case_25511_i_i_i_i_out = mux_case_25511_i_i_i_i_fu_404;

assign mux_case_26543_i_i_i_i_out = mux_case_26543_i_i_i_i_fu_468;

assign mux_case_27575_i_i_i_i_out = mux_case_27575_i_i_i_i_fu_532;

assign mux_case_28469_i_i_i_i_out = mux_case_28469_i_i_i_i_fu_344;

assign mux_case_29513_i_i_i_i_out = mux_case_29513_i_i_i_i_fu_408;

assign mux_case_30545_i_i_i_i_out = mux_case_30545_i_i_i_i_fu_472;

assign mux_case_31577_i_i_i_i_out = mux_case_31577_i_i_i_i_fu_536;

assign mux_case_32471_i_i_i_i_out = mux_case_32471_i_i_i_i_fu_348;

assign mux_case_33515_i_i_i_i_out = mux_case_33515_i_i_i_i_fu_412;

assign mux_case_34547_i_i_i_i_out = mux_case_34547_i_i_i_i_fu_476;

assign mux_case_35579_i_i_i_i_out = mux_case_35579_i_i_i_i_fu_540;

assign mux_case_3563_i_i_i_i_out = mux_case_3563_i_i_i_i_fu_508;

assign mux_case_36473_i_i_i_i_out = mux_case_36473_i_i_i_i_fu_352;

assign mux_case_37517_i_i_i_i_out = mux_case_37517_i_i_i_i_fu_416;

assign mux_case_38549_i_i_i_i_out = mux_case_38549_i_i_i_i_fu_480;

assign mux_case_39581_i_i_i_i_out = mux_case_39581_i_i_i_i_fu_544;

assign mux_case_40475_i_i_i_i_out = mux_case_40475_i_i_i_i_fu_356;

assign mux_case_41519_i_i_i_i_out = mux_case_41519_i_i_i_i_fu_420;

assign mux_case_42551_i_i_i_i_out = mux_case_42551_i_i_i_i_fu_484;

assign mux_case_43583_i_i_i_i_out = mux_case_43583_i_i_i_i_fu_548;

assign mux_case_44477_i_i_i_i_out = mux_case_44477_i_i_i_i_fu_360;

assign mux_case_4457_i_i_i_i_out = mux_case_4457_i_i_i_i_fu_320;

assign mux_case_45521_i_i_i_i_out = mux_case_45521_i_i_i_i_fu_424;

assign mux_case_46553_i_i_i_i_out = mux_case_46553_i_i_i_i_fu_488;

assign mux_case_47585_i_i_i_i_out = mux_case_47585_i_i_i_i_fu_552;

assign mux_case_48479_i_i_i_i_out = mux_case_48479_i_i_i_i_fu_364;

assign mux_case_49523_i_i_i_i_out = mux_case_49523_i_i_i_i_fu_428;

assign mux_case_50555_i_i_i_i_out = mux_case_50555_i_i_i_i_fu_492;

assign mux_case_51587_i_i_i_i_out = mux_case_51587_i_i_i_i_fu_556;

assign mux_case_52481_i_i_i_i_out = mux_case_52481_i_i_i_i_fu_368;

assign mux_case_53525_i_i_i_i_out = mux_case_53525_i_i_i_i_fu_432;

assign mux_case_54557_i_i_i_i_out = mux_case_54557_i_i_i_i_fu_496;

assign mux_case_5501_i_i_i_i_out = mux_case_5501_i_i_i_i_fu_384;

assign mux_case_55589_i_i_i_i_out = mux_case_55589_i_i_i_i_fu_560;

assign mux_case_56483_i_i_i_i_out = mux_case_56483_i_i_i_i_fu_372;

assign mux_case_57527_i_i_i_i_out = mux_case_57527_i_i_i_i_fu_436;

assign mux_case_58559_i_i_i_i_out = mux_case_58559_i_i_i_i_fu_500;

assign mux_case_59591_i_i_i_i_out = mux_case_59591_i_i_i_i_fu_564;

assign mux_case_60485_i_i_i_i_out = mux_case_60485_i_i_i_i_fu_376;

assign mux_case_61529_i_i_i_i_out = mux_case_61529_i_i_i_i_fu_440;

assign mux_case_62561_i_i_i_i_out = mux_case_62561_i_i_i_i_fu_504;

assign mux_case_63593_i_i_i_i_out = mux_case_63593_i_i_i_i_fu_568;

assign mux_case_6533_i_i_i_i_out = mux_case_6533_i_i_i_i_fu_448;

assign mux_case_7565_i_i_i_i_out = mux_case_7565_i_i_i_i_fu_512;

assign mux_case_8459_i_i_i_i_out = mux_case_8459_i_i_i_i_fu_324;

assign mux_case_9503_i_i_i_i_out = mux_case_9503_i_i_i_i_fu_388;

assign or_ln2_fu_1920_p3 = {{trunc_ln147_reg_3719}, {lshr_ln_reg_3646}};

assign select_ln141_fu_1774_p3 = ((tmp_reg_3632[0:0] == 1'b1) ? add_ln141_1_fu_1768_p2 : t_fu_308);

assign select_ln144_fu_1700_p3 = ((tmp_fu_1692_p3[0:0] == 1'b1) ? 6'd0 : trunc_ln141_fu_1688_p1);

assign select_ln147_1_fu_1992_p3 = ((icmp_ln147_reg_3651_pp0_iter1_reg[0:0] == 1'b1) ? v_cache_local_6_i_i_i_q0 : v_cache_local_2_i_i_i_q0);

assign select_ln147_fu_1981_p3 = ((icmp_ln147_reg_3651_pp0_iter1_reg[0:0] == 1'b1) ? v_cache_local_5_i_i_i_q0 : v_cache_local_1_i_i_i_q0);

assign tmp_3_fu_2108_p33 = 'bx;

assign tmp_4_fu_2183_p33 = 'bx;

assign tmp_5_fu_2354_p33 = 'bx;

assign tmp_6_fu_2429_p33 = 'bx;

assign tmp_fu_1692_p3 = i_fu_304[32'd6];

assign trunc_ln141_fu_1688_p1 = i_fu_304[5:0];

assign trunc_ln144_fu_1708_p1 = select_ln144_fu_1700_p3[2:0];

assign trunc_ln147_fu_1841_p1 = select_ln141_fu_1774_p3[8:0];

assign v_cache_local_0_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_0_i_i_i_ce0 = v_cache_local_0_i_i_i_ce0_local;

assign v_cache_local_1_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_1_i_i_i_ce0 = v_cache_local_1_i_i_i_ce0_local;

assign v_cache_local_2_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_2_i_i_i_ce0 = v_cache_local_2_i_i_i_ce0_local;

assign v_cache_local_3_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_3_i_i_i_ce0 = v_cache_local_3_i_i_i_ce0_local;

assign v_cache_local_4_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_4_i_i_i_ce0 = v_cache_local_4_i_i_i_ce0_local;

assign v_cache_local_5_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_5_i_i_i_ce0 = v_cache_local_5_i_i_i_ce0_local;

assign v_cache_local_6_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_6_i_i_i_ce0 = v_cache_local_6_i_i_i_ce0_local;

assign v_cache_local_7_i_i_i_address0 = zext_ln147_fu_1926_p1;

assign v_cache_local_7_i_i_i_ce0 = v_cache_local_7_i_i_i_ce0_local;

assign v_val_1_fu_1999_p3 = ((icmp_ln147_reg_3651_pp0_iter1_reg[0:0] == 1'b1) ? v_cache_local_7_i_i_i_q0 : v_cache_local_3_i_i_i_q0);

assign v_val_fu_1970_p3 = ((icmp_ln147_reg_3651_pp0_iter1_reg[0:0] == 1'b1) ? v_cache_local_4_i_i_i_q0 : v_cache_local_0_i_i_i_q0);

assign zext_ln141_fu_1765_p1 = select_ln144_reg_3637;

assign zext_ln147_fu_1926_p1 = or_ln2_fu_1920_p3;

endmodule //llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
