# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../test/mem.sv" \
"../../../../../../test/tb_mem.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
