
57. Printing statistics.

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs ===

   Number of wires:                522
   Number of wire bits:            522
   Number of public wires:         521
   Number of public wire bits:     521
   Number of ports:                521
   Number of port bits:            521
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode ===

   Number of wires:                426
   Number of wire bits:            426
   Number of public wires:         425
   Number of public wire bits:     425
   Number of ports:                425
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode ===

   Number of wires:                426
   Number of wire bits:            426
   Number of public wires:         425
   Number of public wire bits:     425
   Number of ports:                425
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode ===

   Number of wires:                426
   Number of wire bits:            426
   Number of public wires:         425
   Number of public wire bits:     425
   Number of ports:                425
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode ===

   Number of wires:                426
   Number of wire bits:            426
   Number of public wires:         425
   Number of public wire bits:     425
   Number of ports:                425
   Number of port bits:            425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs ===

   Number of wires:                230
   Number of wire bits:            230
   Number of public wires:         229
   Number of public wire bits:     229
   Number of ports:                229
   Number of port bits:            229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1
     sg13g2_tielo                    1

   Area for cell type \addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync is unknown!

   Chip area for module '\addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:               1836
   Number of wire bits:           1836
   Number of public wires:         522
   Number of public wire bits:     522
   Number of ports:                522
   Number of port bits:            522
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1319
     sg13g2_a21o_1                  12
     sg13g2_a21o_2                   1
     sg13g2_a21oi_1                 87
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                22
     sg13g2_a22oi_1                 69
     sg13g2_and2_1                  14
     sg13g2_and3_1                   3
     sg13g2_and4_1                   6
     sg13g2_buf_1                   45
     sg13g2_buf_2                   12
     sg13g2_buf_4                    6
     sg13g2_buf_8                    2
     sg13g2_inv_1                   87
     sg13g2_inv_2                    2
     sg13g2_mux2_1                  24
     sg13g2_nand2_1                127
     sg13g2_nand2b_1               106
     sg13g2_nand3_1                 17
     sg13g2_nand3b_1                 3
     sg13g2_nand4_1                 45
     sg13g2_nor2_1                 125
     sg13g2_nor2b_1                 59
     sg13g2_nor3_1                  24
     sg13g2_nor4_1                  60
     sg13g2_nor4_2                   2
     sg13g2_o21ai_1                173
     sg13g2_or2_1                   10
     sg13g2_or3_1                   10
     sg13g2_or4_1                    5
     sg13g2_xnor2_1                 90
     sg13g2_xor2_1                  70

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync': 12888.703800
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync ===

   Number of wires:               1499
   Number of wire bits:           1499
   Number of public wires:         426
   Number of public wire bits:     426
   Number of ports:                426
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     sg13g2_a21o_1                   4
     sg13g2_a21oi_1                 70
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                18
     sg13g2_a22oi_1                 51
     sg13g2_and2_1                  14
     sg13g2_and3_1                   8
     sg13g2_and4_1                  14
     sg13g2_buf_1                    8
     sg13g2_buf_2                   18
     sg13g2_buf_4                   17
     sg13g2_buf_8                    9
     sg13g2_inv_1                   49
     sg13g2_inv_2                    4
     sg13g2_inv_4                    3
     sg13g2_mux2_1                  12
     sg13g2_nand2_1                 91
     sg13g2_nand2b_1               130
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                 19
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                 34
     sg13g2_nor2_1                  89
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                 70
     sg13g2_nor3_1                  12
     sg13g2_nor3_2                   2
     sg13g2_nor4_1                  45
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                135
     sg13g2_or2_1                    5
     sg13g2_or3_1                    6
     sg13g2_xnor2_1                 65
     sg13g2_xor2_1                  71

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync': 10848.184200
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync ===

   Number of wires:               1499
   Number of wire bits:           1499
   Number of public wires:         426
   Number of public wire bits:     426
   Number of ports:                426
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     sg13g2_a21o_1                   4
     sg13g2_a21oi_1                 70
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                18
     sg13g2_a22oi_1                 51
     sg13g2_and2_1                  14
     sg13g2_and3_1                   8
     sg13g2_and4_1                  14
     sg13g2_buf_1                    8
     sg13g2_buf_2                   18
     sg13g2_buf_4                   17
     sg13g2_buf_8                    9
     sg13g2_inv_1                   49
     sg13g2_inv_2                    4
     sg13g2_inv_4                    3
     sg13g2_mux2_1                  12
     sg13g2_nand2_1                 91
     sg13g2_nand2b_1               130
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                 19
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                 34
     sg13g2_nor2_1                  89
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                 70
     sg13g2_nor3_1                  12
     sg13g2_nor3_2                   2
     sg13g2_nor4_1                  45
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                135
     sg13g2_or2_1                    5
     sg13g2_or3_1                    6
     sg13g2_xnor2_1                 65
     sg13g2_xor2_1                  71

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync': 10848.184200
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync ===

   Number of wires:               1499
   Number of wire bits:           1499
   Number of public wires:         426
   Number of public wire bits:     426
   Number of ports:                426
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     sg13g2_a21o_1                   4
     sg13g2_a21oi_1                 70
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                18
     sg13g2_a22oi_1                 51
     sg13g2_and2_1                  14
     sg13g2_and3_1                   8
     sg13g2_and4_1                  14
     sg13g2_buf_1                    8
     sg13g2_buf_2                   18
     sg13g2_buf_4                   17
     sg13g2_buf_8                    9
     sg13g2_inv_1                   49
     sg13g2_inv_2                    4
     sg13g2_inv_4                    3
     sg13g2_mux2_1                  12
     sg13g2_nand2_1                 91
     sg13g2_nand2b_1               130
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                 19
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                 34
     sg13g2_nor2_1                  89
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                 70
     sg13g2_nor3_1                  12
     sg13g2_nor3_2                   2
     sg13g2_nor4_1                  45
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                135
     sg13g2_or2_1                    5
     sg13g2_or3_1                    6
     sg13g2_xnor2_1                 65
     sg13g2_xor2_1                  71

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync': 10848.184200
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync ===

   Number of wires:               1499
   Number of wire bits:           1499
   Number of public wires:         426
   Number of public wire bits:     426
   Number of ports:                426
   Number of port bits:            426
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1078
     sg13g2_a21o_1                   4
     sg13g2_a21oi_1                 70
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                18
     sg13g2_a22oi_1                 51
     sg13g2_and2_1                  14
     sg13g2_and3_1                   8
     sg13g2_and4_1                  14
     sg13g2_buf_1                    8
     sg13g2_buf_2                   18
     sg13g2_buf_4                   17
     sg13g2_buf_8                    9
     sg13g2_inv_1                   49
     sg13g2_inv_2                    4
     sg13g2_inv_4                    3
     sg13g2_mux2_1                  12
     sg13g2_nand2_1                 91
     sg13g2_nand2b_1               130
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                 19
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                 34
     sg13g2_nor2_1                  89
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                 70
     sg13g2_nor3_1                  12
     sg13g2_nor3_2                   2
     sg13g2_nor4_1                  45
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                135
     sg13g2_or2_1                    5
     sg13g2_or3_1                    6
     sg13g2_xnor2_1                 65
     sg13g2_xor2_1                  71

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync': 10848.184200
     of which used for sequential elements: 0.000000 (0.00%)

=== addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync ===

   Number of wires:                231
   Number of wire bits:            231
   Number of public wires:         230
   Number of public wire bits:     230
   Number of ports:                230
   Number of port bits:            230
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sg13g2_and2_1                   1
     sg13g2_inv_1                    1
     sg13g2_tielo                    1

   Chip area for module '\addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync': 21.772800
     of which used for sequential elements: 0.000000 (0.00%)

=== apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart ===

   Number of wires:                763
   Number of wire bits:            763
   Number of public wires:         316
   Number of public wire bits:     316
   Number of ports:                 85
   Number of port bits:             85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                533
     sg13g2_a21o_1                   7
     sg13g2_a21oi_1                 27
     sg13g2_a221oi_1                 6
     sg13g2_a22oi_1                  8
     sg13g2_and2_1                   7
     sg13g2_and3_1                   2
     sg13g2_and4_1                   2
     sg13g2_buf_1                   20
     sg13g2_buf_2                    2
     sg13g2_buf_4                    3
     sg13g2_dfrbp_1                106
     sg13g2_inv_1                   22
     sg13g2_inv_2                    1
     sg13g2_mux2_1                  77
     sg13g2_mux4_1                   4
     sg13g2_nand2_1                 39
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                13
     sg13g2_nand3_1                 10
     sg13g2_nand3b_1                 3
     sg13g2_nand4_1                  9
     sg13g2_nor2_1                  45
     sg13g2_nor2_2                   2
     sg13g2_nor2b_1                 14
     sg13g2_nor3_1                  13
     sg13g2_nor3_2                   4
     sg13g2_nor4_1                   5
     sg13g2_nor4_2                   2
     sg13g2_o21ai_1                 33
     sg13g2_or2_1                    6
     sg13g2_or3_1                    3
     sg13g2_or4_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  6
     sg13g2_xor2_1                   3
     slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
     slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
     slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
     slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
     uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
     uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
     uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
     uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1

   Area for cell type \slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN is unknown!
   Area for cell type \slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS is unknown!
   Area for cell type \slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR is unknown!
   Area for cell type \slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD is unknown!
   Area for cell type \slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI is unknown!
   Area for cell type \slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS is unknown!
   Area for cell type \slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR is unknown!
   Area for cell type \slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD is unknown!
   Area for cell type \slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI is unknown!
   Area for cell type \uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD is unknown!
   Area for cell type \uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 is unknown!
   Area for cell type \slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 is unknown!
   Area for cell type \slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK is unknown!
   Area for cell type \slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF is unknown!
   Area for cell type \slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF is unknown!
   Area for cell type \uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX is unknown!
   Area for cell type \uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX is unknown!

   Chip area for module '\apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart': 9456.350400
     of which used for sequential elements: 5000.486400 (52.88%)

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req ===

   Number of wires:                151
   Number of wire bits:            151
   Number of public wires:         147
   Number of public wire bits:     147
   Number of ports:                 94
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1
     sg13g2_dfrbp_1                  4
     sg13g2_nor2b_1                  4

   Area for cell type \cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src is unknown!
   Area for cell type \cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst is unknown!
   Area for cell type \cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr is unknown!

   Chip area for module '\cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req': 224.985600
     of which used for sequential elements: 188.697600 (83.87%)

=== cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp ===

   Number of wires:                130
   Number of wire bits:            130
   Number of public wires:         126
   Number of public wire bits:     126
   Number of ports:                 80
   Number of port bits:             80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
     cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
     cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1
     sg13g2_dfrbp_1                  4
     sg13g2_nor2b_1                  4

   Area for cell type \cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src is unknown!
   Area for cell type \cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst is unknown!
   Area for cell type \cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr is unknown!

   Chip area for module '\cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp': 224.985600
     of which used for sequential elements: 188.697600 (83.87%)

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst ===

   Number of wires:                276
   Number of wire bits:            276
   Number of public wires:         176
   Number of public wire bits:     176
   Number of ports:                 89
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                145
     sg13g2_a21o_1                   1
     sg13g2_a22oi_1                  1
     sg13g2_buf_8                    9
     sg13g2_dfrbp_1                 43
     sg13g2_mux2_1                  82
     sg13g2_nand2b_1                 2
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  1
     sg13g2_o21ai_1                  1
     sg13g2_tiehi                    1
     sg13g2_xor2_1                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync is unknown!

   Chip area for module '\cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst': 3830.160600
     of which used for sequential elements: 2028.499200 (52.96%)

=== cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst ===

   Number of wires:                233
   Number of wire bits:            233
   Number of public wires:         148
   Number of public wire bits:     148
   Number of ports:                 75
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                123
     sg13g2_a21o_1                   1
     sg13g2_a22oi_1                  1
     sg13g2_buf_16                   3
     sg13g2_buf_8                    5
     sg13g2_dfrbp_1                 36
     sg13g2_mux2_1                  68
     sg13g2_nand2b_1                 2
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  1
     sg13g2_o21ai_1                  1
     sg13g2_tiehi                    1
     sg13g2_xor2_1                   1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync is unknown!

   Chip area for module '\cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst': 3287.655000
     of which used for sequential elements: 1698.278400 (51.66%)

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src ===

   Number of wires:                274
   Number of wire bits:            274
   Number of public wires:         175
   Number of public wire bits:     175
   Number of ports:                 89
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     sg13g2_a21oi_1                  2
     sg13g2_and2_2                   1
     sg13g2_buf_16                   1
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                 42
     sg13g2_inv_1                    1
     sg13g2_mux2_1                  82
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  1
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_xnor2_1                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync is unknown!

   Chip area for module '\cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src': 3795.724800
     of which used for sequential elements: 1981.324800 (52.20%)

=== cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src ===

   Number of wires:                231
   Number of wire bits:            231
   Number of public wires:         147
   Number of public wire bits:     147
   Number of ports:                 75
   Number of port bits:             75
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                122
     sg13g2_a21oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_buf_16                   3
     sg13g2_buf_8                    5
     sg13g2_dfrbp_1                 35
     sg13g2_inv_1                    1
     sg13g2_mux2_1                  68
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  1
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_xnor2_1                  1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync is unknown!

   Chip area for module '\cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src': 3229.632000
     of which used for sequential elements: 1651.104000 (51.12%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 30
   Number of wire bits:             30
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  3
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  3
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync is unknown!

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst': 273.974400
     of which used for sequential elements: 141.523200 (51.66%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 30
   Number of wire bits:             30
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  3
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  3
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync is unknown!

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst': 273.974400
     of which used for sequential elements: 141.523200 (51.66%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst ===

   Number of wires:                 30
   Number of wire bits:             30
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  3
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  3
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync is unknown!

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst': 273.974400
     of which used for sequential elements: 141.523200 (51.66%)

=== cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst ===

   Number of wires:                 30
   Number of wire bits:             30
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  3
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  3
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync is unknown!

   Chip area for module '\cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst': 273.974400
     of which used for sequential elements: 141.523200 (51.66%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 42
   Number of wire bits:             42
   Number of public wires:          21
   Number of public wire bits:      21
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  1
     sg13g2_a22oi_1                  1
     sg13g2_dfrbp_1                  5
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_or2_2                    1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync is unknown!

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src': 484.407000
     of which used for sequential elements: 235.872000 (48.69%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 42
   Number of wire bits:             42
   Number of public wires:          21
   Number of public wire bits:      21
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  1
     sg13g2_a22oi_1                  1
     sg13g2_dfrbp_1                  5
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_or2_2                    1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync is unknown!

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src': 484.407000
     of which used for sequential elements: 235.872000 (48.69%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src ===

   Number of wires:                 42
   Number of wire bits:             42
   Number of public wires:          21
   Number of public wire bits:      21
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  1
     sg13g2_a22oi_1                  1
     sg13g2_dfrbp_1                  5
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_or2_2                    1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync is unknown!

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src': 484.407000
     of which used for sequential elements: 235.872000 (48.69%)

=== cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src ===

   Number of wires:                 42
   Number of wire bits:             42
   Number of public wires:          21
   Number of public wire bits:      21
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  1
     sg13g2_a22oi_1                  1
     sg13g2_dfrbp_1                  5
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand2b_2                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_or2_2                    1
     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1

   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync is unknown!

   Chip area for module '\cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src': 484.407000
     of which used for sequential elements: 235.872000 (48.69%)

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr ===

   Number of wires:                 22
   Number of wire bits:             22
   Number of public wires:          22
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

   Area for cell type \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a is unknown!
   Area for cell type \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b is unknown!

=== cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr ===

   Number of wires:                 22
   Number of wire bits:             22
   Number of public wires:          22
   Number of public wire bits:      22
   Number of ports:                 14
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
     cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1

   Area for cell type \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a is unknown!
   Area for cell type \cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b is unknown!

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                114
   Number of wire bits:            114
   Number of public wires:          34
   Number of public wire bits:      34
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
     sg13g2_a21o_1                   4
     sg13g2_a21oi_1                  5
     sg13g2_a221oi_1                 6
     sg13g2_a22oi_1                  2
     sg13g2_and2_1                   1
     sg13g2_and2_2                   1
     sg13g2_and3_2                   1
     sg13g2_buf_4                    3
     sg13g2_buf_8                    3
     sg13g2_dfrbp_1                  6
     sg13g2_inv_1                    8
     sg13g2_inv_2                    1
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  4
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                  15
     sg13g2_nor2_2                   2
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   5
     sg13g2_nor4_1                   2
     sg13g2_o21ai_1                  7
     sg13g2_or2_1                    2

   Area for cell type \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src is unknown!
   Area for cell type \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst is unknown!

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a': 1177.470000
     of which used for sequential elements: 283.046400 (24.04%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                113
   Number of wire bits:            113
   Number of public wires:          34
   Number of public wire bits:      34
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  6
     sg13g2_a221oi_1                 4
     sg13g2_a22oi_1                  3
     sg13g2_and2_1                   3
     sg13g2_and3_1                   1
     sg13g2_buf_1                    1
     sg13g2_buf_2                    1
     sg13g2_buf_4                    4
     sg13g2_buf_8                    1
     sg13g2_dfrbp_1                  6
     sg13g2_inv_1                    7
     sg13g2_mux2_1                   5
     sg13g2_nand2_1                  4
     sg13g2_nand2b_1                 2
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                  11
     sg13g2_nor2b_1                  4
     sg13g2_nor2b_2                  1
     sg13g2_nor3_1                   8
     sg13g2_nor4_1                   1
     sg13g2_o21ai_1                 11
     sg13g2_or2_2                    2
     sg13g2_or3_2                    1

   Area for cell type \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src is unknown!
   Area for cell type \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst is unknown!

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b': 1126.629000
     of which used for sequential elements: 283.046400 (25.12%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a ===

   Number of wires:                113
   Number of wire bits:            113
   Number of public wires:          34
   Number of public wire bits:      34
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 92
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                 11
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   3
     sg13g2_buf_2                    5
     sg13g2_buf_4                    1
     sg13g2_buf_8                    1
     sg13g2_dfrbp_1                  6
     sg13g2_inv_1                    2
     sg13g2_mux2_1                   6
     sg13g2_nand2_1                  9
     sg13g2_nand2b_1                 3
     sg13g2_nand3_1                  1
     sg13g2_nor2_1                   9
     sg13g2_nor2_2                   2
     sg13g2_nor2b_1                  5
     sg13g2_nor3_1                   4
     sg13g2_nor3_2                   2
     sg13g2_nor4_1                   3
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                  9
     sg13g2_or2_1                    3
     sg13g2_or2_2                    1
     sg13g2_or3_1                    1

   Area for cell type \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src is unknown!
   Area for cell type \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst is unknown!

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a': 1126.704600
     of which used for sequential elements: 283.046400 (25.12%)

=== cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b ===

   Number of wires:                108
   Number of wire bits:            108
   Number of public wires:          34
   Number of public wire bits:      34
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 87
     cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
     cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  8
     sg13g2_a221oi_1                 3
     sg13g2_a22oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_buf_1                    2
     sg13g2_buf_2                    1
     sg13g2_buf_4                    1
     sg13g2_buf_8                    1
     sg13g2_dfrbp_1                  6
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   6
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                  1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                  12
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   6
     sg13g2_nor3_2                   1
     sg13g2_nor4_1                   2
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                 10
     sg13g2_or2_1                    3
     sg13g2_or2_2                    2
     sg13g2_or3_1                    1

   Area for cell type \cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src is unknown!
   Area for cell type \cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst is unknown!

   Chip area for module '\cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b': 1090.341000
     of which used for sequential elements: 283.046400 (25.96%)

=== core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap ===

   Number of wires:                230
   Number of wire bits:            230
   Number of public wires:         229
   Number of public wire bits:     229
   Number of ports:                229
   Number of port bits:            229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1
     sg13g2_tielo                    1

   Area for cell type \cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex is unknown!

   Chip area for module '\core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_chip ===

   Number of wires:                157
   Number of wire bits:            157
   Number of public wires:         156
   Number of public wire bits:     156
   Number of ports:                 48
   Number of port bits:             48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 66
     croc_soc$croc_chip.i_croc_soc      1
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4
     sg13g2_tielo                    1

   Area for cell type \croc_soc$croc_chip.i_croc_soc is unknown!

   Chip area for module '\croc_chip': 921607.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_domain$croc_chip.i_croc_soc.i_croc ===

   Number of wires:               2348
   Number of wire bits:           2348
   Number of public wires:        2346
   Number of public wire bits:    2346
   Number of ports:                367
   Number of port bits:            367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
     core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
     dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
     dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
     gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
     obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
     obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
     obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
     periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
     reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
     sg13g2_inv_1                    3
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
     tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
     timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1

   Area for cell type \core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap is unknown!
   Area for cell type \dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag is unknown!
   Area for cell type \dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top is unknown!
   Area for cell type \obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar is unknown!
   Area for cell type \obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim is unknown!
   Area for cell type \tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram is unknown!
   Area for cell type \obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim is unknown!
   Area for cell type \tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram is unknown!
   Area for cell type \obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err is unknown!
   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux is unknown!
   Area for cell type \obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err is unknown!
   Area for cell type \periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate is unknown!
   Area for cell type \soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl is unknown!
   Area for cell type \periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate is unknown!
   Area for cell type \reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart is unknown!
   Area for cell type \gpio$croc_chip.i_croc_soc.i_croc.i_gpio is unknown!
   Area for cell type \timer_unit$croc_chip.i_croc_soc.i_croc.i_timer is unknown!

   Chip area for module '\croc_domain$croc_chip.i_croc_soc.i_croc': 39.916800
     of which used for sequential elements: 0.000000 (0.00%)

=== croc_soc$croc_chip.i_croc_soc ===

   Number of wires:                369
   Number of wire bits:            369
   Number of public wires:         369
   Number of public wire bits:     369
   Number of ports:                109
   Number of port bits:            109
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     croc_domain$croc_chip.i_croc_soc.i_croc      1
     rstgen$croc_chip.i_croc_soc.i_rstgen      1
     sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
     user_domain$croc_chip.i_croc_soc.i_user      1

   Area for cell type \rstgen$croc_chip.i_croc_soc.i_rstgen is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_ext_intr_sync is unknown!
   Area for cell type \croc_domain$croc_chip.i_croc_soc.i_croc is unknown!
   Area for cell type \user_domain$croc_chip.i_croc_soc.i_user is unknown!

=== cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex ===

   Number of wires:                393
   Number of wire bits:            393
   Number of public wires:         392
   Number of public wire bits:     392
   Number of ports:                392
   Number of port bits:            392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_tielo                    1

   Chip area for module '\cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter ===

   Number of wires:                 21
   Number of wire bits:             21
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                 10
   Number of port bits:             10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     sg13g2_dfrbp_1                  2
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  1
     sg13g2_xnor2_1                  3

   Chip area for module '\delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter': 190.512000
     of which used for sequential elements: 94.348800 (49.52%)

=== dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top ===

   Number of wires:                344
   Number of wire bits:            344
   Number of public wires:         335
   Number of public wire bits:     335
   Number of ports:                335
   Number of port bits:            335
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 10
     dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1
     sg13g2_dfrbp_1                  4
     sg13g2_mux2_1                   3
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top is unknown!

   Chip area for module '\dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top': 257.644800
     of which used for sequential elements: 188.697600 (73.24%)

=== dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top ===

   Number of wires:                361
   Number of wire bits:            361
   Number of public wires:         360
   Number of public wire bits:     360
   Number of ports:                360
   Number of port bits:            360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_tielo                    1

   Chip area for module '\dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc ===

   Number of wires:                170
   Number of wire bits:            170
   Number of public wires:         167
   Number of public wire bits:     167
   Number of ports:                164
   Number of port bits:            164
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
     cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  2
     sg13g2_tielo                    1

   Area for cell type \cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req is unknown!
   Area for cell type \cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp is unknown!

   Chip area for module '\dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc': 110.678400
     of which used for sequential elements: 94.348800 (85.25%)

=== dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag ===

   Number of wires:                971
   Number of wire bits:            971
   Number of public wires:         334
   Number of public wire bits:     334
   Number of ports:                 89
   Number of port bits:             89
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                723
     dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
     dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1
     sg13g2_a21o_1                  30
     sg13g2_a21oi_1                108
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_a22oi_1                 35
     sg13g2_and2_1                   5
     sg13g2_and4_1                   1
     sg13g2_buf_1                   46
     sg13g2_buf_16                   1
     sg13g2_buf_2                    2
     sg13g2_buf_4                    2
     sg13g2_buf_8                    1
     sg13g2_dfrbp_1                117
     sg13g2_inv_1                  120
     sg13g2_mux2_1                  48
     sg13g2_nand2_1                 12
     sg13g2_nand2b_1                 2
     sg13g2_nand3_1                 16
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                  41
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                  39
     sg13g2_nor3_2                   1
     sg13g2_nor4_1                   7
     sg13g2_o21ai_1                 69
     sg13g2_or2_1                    7
     sg13g2_or3_1                    3
     sg13g2_tiehi                    1

   Area for cell type \dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap is unknown!
   Area for cell type \dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc is unknown!

   Chip area for module '\dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag': 11104.619400
     of which used for sequential elements: 5519.404800 (49.70%)

=== dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap ===

   Number of wires:                325
   Number of wire bits:            325
   Number of public wires:          94
   Number of public wire bits:      94
   Number of ports:                 17
   Number of port bits:             17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                267
     sg13g2_a21o_1                   3
     sg13g2_a21oi_1                 28
     sg13g2_a22oi_1                 20
     sg13g2_and2_1                   6
     sg13g2_and4_2                   1
     sg13g2_buf_1                   12
     sg13g2_buf_2                    4
     sg13g2_buf_8                    6
     sg13g2_dfrbp_1                 49
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  5
     sg13g2_nand2b_1                32
     sg13g2_nand3_1                  6
     sg13g2_nand3b_1                 3
     sg13g2_nor2_1                  32
     sg13g2_nor2b_1                  7
     sg13g2_nor2b_2                  4
     sg13g2_nor3_1                   6
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                 20
     sg13g2_or2_1                    7
     sg13g2_or3_1                    1
     tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1

   Area for cell type \tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv is unknown!
   Area for cell type \tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux is unknown!

   Chip area for module '\dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap': 4410.050400
     of which used for sequential elements: 2311.545600 (52.42%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 58
   Number of wire bits:             58
   Number of public wires:          24
   Number of public wire bits:      24
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     sg13g2_a21oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  8
     sg13g2_inv_1                    3
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  4

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 377.395200 (50.86%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 58
   Number of wire bits:             58
   Number of public wires:          24
   Number of public wire bits:      24
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     sg13g2_a21oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  8
     sg13g2_inv_1                    3
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  4

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 377.395200 (50.86%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 58
   Number of wire bits:             58
   Number of public wires:          24
   Number of public wire bits:      24
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     sg13g2_a21oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  8
     sg13g2_inv_1                    3
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  4

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 377.395200 (50.86%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 58
   Number of wire bits:             58
   Number of public wires:          24
   Number of public wire bits:      24
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     sg13g2_a21oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  8
     sg13g2_inv_1                    3
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  4

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 377.395200 (50.86%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo ===

   Number of wires:                 58
   Number of wire bits:             58
   Number of public wires:          24
   Number of public wire bits:      24
   Number of ports:                 13
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 42
     sg13g2_a21oi_1                  3
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  8
     sg13g2_inv_1                    3
     sg13g2_mux2_1                   7
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 2
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  2
     sg13g2_o21ai_1                  4

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo': 742.089600
     of which used for sequential elements: 377.395200 (50.86%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo ===

   Number of wires:                 44
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     sg13g2_a21oi_1                  6
     sg13g2_and2_2                   1
     sg13g2_buf_1                    1
     sg13g2_buf_2                    1
     sg13g2_dfrbp_1                  5
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 2
     sg13g2_nand3_1                  1
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   4
     sg13g2_o21ai_1                  1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo': 493.516800
     of which used for sequential elements: 235.872000 (47.79%)

=== fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo ===

   Number of wires:                 44
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     sg13g2_a21oi_1                  6
     sg13g2_and2_2                   1
     sg13g2_buf_1                    1
     sg13g2_buf_2                    1
     sg13g2_dfrbp_1                  5
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 2
     sg13g2_nand3_1                  1
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   4
     sg13g2_o21ai_1                  1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo': 493.516800
     of which used for sequential elements: 235.872000 (47.79%)

=== fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo ===

   Number of wires:                 44
   Number of wire bits:             44
   Number of public wires:          17
   Number of public wire bits:      17
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     sg13g2_a21oi_1                  6
     sg13g2_and2_2                   1
     sg13g2_buf_1                    1
     sg13g2_buf_2                    1
     sg13g2_dfrbp_1                  5
     sg13g2_mux2_1                   4
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 2
     sg13g2_nand3_1                  1
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   4
     sg13g2_o21ai_1                  1

   Chip area for module '\fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo': 493.516800
     of which used for sequential elements: 235.872000 (47.79%)

=== gpio$croc_chip.i_croc_soc.i_croc.i_gpio ===

   Number of wires:                829
   Number of wire bits:            829
   Number of public wires:         660
   Number of public wire bits:     660
   Number of ports:                244
   Number of port bits:            244
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                427
     gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
     sg13g2_a22oi_1                 31
     sg13g2_and2_1                 190
     sg13g2_and3_1                   1
     sg13g2_dfrbp_1                 32
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  1
     sg13g2_nand4_1                  2
     sg13g2_nor2_1                  31
     sg13g2_nor2b_1                 95
     sg13g2_nor4_1                   7
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                  1
     sg13g2_or2_1                    1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
     sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1

   Area for cell type \gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync is unknown!
   Area for cell type \sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync is unknown!

   Chip area for module '\gpio$croc_chip.i_croc_soc.i_croc.i_gpio': 4825.132200
     of which used for sequential elements: 1509.580800 (31.29%)

=== gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file ===

   Number of wires:               1441
   Number of wire bits:           1441
   Number of public wires:         612
   Number of public wire bits:     612
   Number of ports:                499
   Number of port bits:            499
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                963
     sg13g2_a21oi_1                 67
     sg13g2_a221oi_1                51
     sg13g2_a22oi_1                 14
     sg13g2_and2_1                  33
     sg13g2_and3_2                   4
     sg13g2_buf_1                   42
     sg13g2_buf_2                    2
     sg13g2_buf_4                   16
     sg13g2_dfrbp_1                238
     sg13g2_inv_1                   34
     sg13g2_mux2_1                 192
     sg13g2_nand2_1                 69
     sg13g2_nand2b_1                96
     sg13g2_nand3_1                 20
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   1
     sg13g2_nor3_1                   2
     sg13g2_nor3_2                   1
     sg13g2_nor4_1                   4
     sg13g2_nor4_2                   4
     sg13g2_o21ai_1                 64
     sg13g2_or2_1                    2
     sg13g2_or3_1                    1
     sg13g2_or4_1                    3
     sg13g2_tielo                    1

   Chip area for module '\gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file': 19712.926800
     of which used for sequential elements: 11227.507200 (56.96%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_a21oi_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2_1                   1
     sg13g2_nor4_1                   1

   Chip area for module '\lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper': 32.659200
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux ===

   Number of wires:                869
   Number of wire bits:            869
   Number of public wires:         665
   Number of public wire bits:     665
   Number of ports:                659
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  4
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                 360
     sg13g2_buf_1                   53
     sg13g2_buf_2                    6
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                   39
     sg13g2_mux2_1                   5
     sg13g2_mux4_1                  35
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                 36
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   2
     sg13g2_nor3_2                   2
     sg13g2_nor4_2                   4
     sg13g2_o21ai_1                 36
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  3
     sg13g2_xor2_1                   1

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux': 6490.071000
     of which used for sequential elements: 141.523200 (2.18%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux ===

   Number of wires:                869
   Number of wire bits:            869
   Number of public wires:         665
   Number of public wire bits:     665
   Number of ports:                659
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  4
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                 360
     sg13g2_buf_1                   53
     sg13g2_buf_2                    6
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                   39
     sg13g2_mux2_1                   5
     sg13g2_mux4_1                  35
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                 36
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   2
     sg13g2_nor3_2                   2
     sg13g2_nor4_2                   4
     sg13g2_o21ai_1                 36
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  3
     sg13g2_xor2_1                   1

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux': 6490.071000
     of which used for sequential elements: 141.523200 (2.18%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux ===

   Number of wires:                869
   Number of wire bits:            869
   Number of public wires:         665
   Number of public wire bits:     665
   Number of ports:                659
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  4
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                 360
     sg13g2_buf_1                   53
     sg13g2_buf_2                    6
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                   39
     sg13g2_mux2_1                   5
     sg13g2_mux4_1                  35
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                 36
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   2
     sg13g2_nor3_2                   2
     sg13g2_nor4_2                   4
     sg13g2_o21ai_1                 36
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  3
     sg13g2_xor2_1                   1

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux': 6490.071000
     of which used for sequential elements: 141.523200 (2.18%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux ===

   Number of wires:                869
   Number of wire bits:            869
   Number of public wires:         665
   Number of public wire bits:     665
   Number of ports:                659
   Number of port bits:            659
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                603
     delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  4
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                 360
     sg13g2_buf_1                   53
     sg13g2_buf_2                    6
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                   39
     sg13g2_mux2_1                   5
     sg13g2_mux4_1                  35
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                 36
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   2
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   2
     sg13g2_nor3_2                   2
     sg13g2_nor4_2                   4
     sg13g2_o21ai_1                 36
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  3
     sg13g2_xor2_1                   1

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux': 6490.071000
     of which used for sequential elements: 141.523200 (2.18%)

=== obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux ===

   Number of wires:               1226
   Number of wire bits:           1226
   Number of public wires:         802
   Number of public wire bits:     802
   Number of ports:                796
   Number of port bits:            796
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                909
     delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1
     sg13g2_a21oi_1                 38
     sg13g2_a22oi_1                  2
     sg13g2_and3_1                   1
     sg13g2_buf_1                   48
     sg13g2_buf_2                    1
     sg13g2_buf_4                    4
     sg13g2_buf_8                   39
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                    2
     sg13g2_mux2_1                  46
     sg13g2_mux4_1                  37
     sg13g2_nand2_1                114
     sg13g2_nand2b_1               111
     sg13g2_nand3_1                  4
     sg13g2_nand3b_1                 1
     sg13g2_nand4_1                  2
     sg13g2_nor2_1                 446
     sg13g2_nor2b_1                  3
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                  4

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux': 9353.156400
     of which used for sequential elements: 141.523200 (1.51%)

=== obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux ===

   Number of wires:                256
   Number of wire bits:            256
   Number of public wires:         233
   Number of public wire bits:     233
   Number of ports:                229
   Number of port bits:            229
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                100
     delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1
     sg13g2_a21oi_1                  3
     sg13g2_a21oi_2                  1
     sg13g2_and2_1                  74
     sg13g2_buf_2                    7
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    4
     sg13g2_mux2_1                   1
     sg13g2_nand2b_1                 1
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   2
     sg13g2_or2_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1
     sg13g2_xor2_1                   1

   Area for cell type \delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter is unknown!

   Chip area for module '\obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux': 938.044800
     of which used for sequential elements: 47.174400 (5.03%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err ===

   Number of wires:                121
   Number of wire bits:            121
   Number of public wires:         119
   Number of public wire bits:     119
   Number of ports:                116
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1
     sg13g2_inv_1                    2
     sg13g2_nor2b_1                  1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo is unknown!

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err ===

   Number of wires:                121
   Number of wire bits:            121
   Number of public wires:         119
   Number of public wire bits:     119
   Number of ports:                116
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1
     sg13g2_inv_1                    2
     sg13g2_nor2b_1                  1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo is unknown!

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err ===

   Number of wires:                121
   Number of wire bits:            121
   Number of public wires:         119
   Number of public wire bits:     119
   Number of ports:                116
   Number of port bits:            116
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1
     sg13g2_inv_1                    2
     sg13g2_nor2b_1                  1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo is unknown!

   Chip area for module '\obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err': 34.473600
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux ===

   Number of wires:                576
   Number of wire bits:            576
   Number of public wires:         558
   Number of public wire bits:     558
   Number of ports:                552
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1
     sg13g2_and2_1                 109
     sg13g2_and2_2                  37
     sg13g2_buf_1                    3
     sg13g2_buf_2                    7
     sg13g2_buf_4                    3
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  2
     sg13g2_tielo                    1

   Area for cell type \rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb is unknown!
   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo is unknown!

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux': 1582.156800
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux ===

   Number of wires:                576
   Number of wire bits:            576
   Number of public wires:         558
   Number of public wire bits:     558
   Number of ports:                552
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1
     sg13g2_and2_1                 109
     sg13g2_and2_2                  37
     sg13g2_buf_1                    3
     sg13g2_buf_2                    7
     sg13g2_buf_4                    3
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  2
     sg13g2_tielo                    1

   Area for cell type \rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb is unknown!
   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo is unknown!

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux': 1582.156800
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux ===

   Number of wires:                576
   Number of wire bits:            576
   Number of public wires:         558
   Number of public wire bits:     558
   Number of ports:                552
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1
     sg13g2_and2_1                 109
     sg13g2_and2_2                  37
     sg13g2_buf_1                    3
     sg13g2_buf_2                    7
     sg13g2_buf_4                    3
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  2
     sg13g2_tielo                    1

   Area for cell type \rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb is unknown!
   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo is unknown!

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux': 1582.156800
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux ===

   Number of wires:                576
   Number of wire bits:            576
   Number of public wires:         558
   Number of public wire bits:     558
   Number of ports:                552
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1
     sg13g2_and2_1                 109
     sg13g2_and2_2                  37
     sg13g2_buf_1                    3
     sg13g2_buf_2                    7
     sg13g2_buf_4                    3
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  2
     sg13g2_tielo                    1

   Area for cell type \rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb is unknown!
   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo is unknown!

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux': 1582.156800
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux ===

   Number of wires:                576
   Number of wire bits:            576
   Number of public wires:         558
   Number of public wire bits:     558
   Number of ports:                552
   Number of port bits:            552
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                167
     fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
     rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1
     sg13g2_and2_1                 109
     sg13g2_and2_2                  37
     sg13g2_buf_1                    3
     sg13g2_buf_2                    7
     sg13g2_buf_4                    3
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  2
     sg13g2_tielo                    1

   Area for cell type \rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb is unknown!
   Area for cell type \fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo is unknown!

   Chip area for module '\obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux': 1582.156800
     of which used for sequential elements: 0.000000 (0.00%)

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim ===

   Number of wires:                224
   Number of wire bits:            224
   Number of public wires:         219
   Number of public wire bits:     219
   Number of ports:                218
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  4
     sg13g2_tielo                    1

   Chip area for module '\obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim': 205.027200
     of which used for sequential elements: 188.697600 (92.04%)

=== obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim ===

   Number of wires:                224
   Number of wire bits:            224
   Number of public wires:         219
   Number of public wire bits:     219
   Number of ports:                218
   Number of port bits:            218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  4
     sg13g2_tielo                    1

   Chip area for module '\obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim': 205.027200
     of which used for sequential elements: 188.697600 (92.04%)

=== obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar ===

   Number of wires:               3596
   Number of wire bits:           3596
   Number of public wires:        3596
   Number of public wire bits:    3596
   Number of ports:               1404
   Number of port bits:           1404
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
     addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
     obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
     obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1

   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux is unknown!
   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux is unknown!
   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux is unknown!
   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux is unknown!
   Area for cell type \obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux is unknown!
   Area for cell type \obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux is unknown!
   Area for cell type \obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux is unknown!
   Area for cell type \obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux is unknown!
   Area for cell type \obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux is unknown!

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate ===

   Number of wires:                254
   Number of wire bits:            254
   Number of public wires:         217
   Number of public wire bits:     217
   Number of ports:                217
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                 37
     sg13g2_inv_1                    1

   Chip area for module '\periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate': 1759.968000
     of which used for sequential elements: 1745.452800 (99.18%)

=== periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate ===

   Number of wires:                254
   Number of wire bits:            254
   Number of public wires:         217
   Number of public wire bits:     217
   Number of ports:                217
   Number of port bits:            217
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 39
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                 37
     sg13g2_inv_1                    1

   Chip area for module '\periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate': 1759.968000
     of which used for sequential elements: 1745.452800 (99.18%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr ===

   Number of wires:                236
   Number of wire bits:            236
   Number of public wires:         166
   Number of public wire bits:     166
   Number of ports:                133
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 71
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1
     sg13g2_a21oi_1                  1
     sg13g2_buf_8                    4
     sg13g2_dfrbp_1                 33
     sg13g2_mux2_1                  31
     sg13g2_nor2_1                   1

   Area for cell type \prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb is unknown!

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr': 2229.897600
     of which used for sequential elements: 1556.755200 (69.81%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode ===

   Number of wires:                 14
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1
     sg13g2_dfrbp_1                  2
     sg13g2_mux2_1                   1

   Area for cell type \prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb is unknown!

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode': 112.492800
     of which used for sequential elements: 94.348800 (83.87%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus ===

   Number of wires:                235
   Number of wire bits:            235
   Number of public wires:         166
   Number of public wire bits:     166
   Number of ports:                133
   Number of port bits:            133
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1
     sg13g2_buf_8                    4
     sg13g2_dfrbp_1                 33
     sg13g2_mux2_1                  32

   Area for cell type \prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb is unknown!

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus': 2231.712000
     of which used for sequential elements: 1556.755200 (69.76%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen ===

   Number of wires:                 14
   Number of wire bits:             14
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1
     sg13g2_dfrbp_1                  2
     sg13g2_mux2_1                   1

   Area for cell type \prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb is unknown!

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen': 112.492800
     of which used for sequential elements: 94.348800 (83.87%)

=== prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly ===

   Number of wires:                 15
   Number of wire bits:             15
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  9
   Number of port bits:              9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1
     sg13g2_a21oi_1                  1
     sg13g2_dfrbp_1                  2
     sg13g2_nor2_1                   1

   Area for cell type \prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb is unknown!

   Chip area for module '\prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly': 110.678400
     of which used for sequential elements: 94.348800 (85.25%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb ===

   Number of wires:                135
   Number of wire bits:            135
   Number of public wires:         131
   Number of public wire bits:     131
   Number of ports:                131
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     sg13g2_buf_8                    4
     sg13g2_mux2_1                  32
     sg13g2_or2_1                    1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb': 684.028800
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_mux2_1                   1
     sg13g2_or2_2                    1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb': 29.030400
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb ===

   Number of wires:                135
   Number of wire bits:            135
   Number of public wires:         131
   Number of public wire bits:     131
   Number of ports:                131
   Number of port bits:            131
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 37
     sg13g2_buf_8                    4
     sg13g2_mux2_1                  32
     sg13g2_or2_1                    1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb': 684.028800
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_mux2_1                   1
     sg13g2_or2_2                    1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb': 29.030400
     of which used for sequential elements: 0.000000 (0.00%)

=== prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  7
   Number of port bits:              7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_mux2_1                   1
     sg13g2_or2_2                    1

   Chip area for module '\prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb': 29.030400
     of which used for sequential elements: 0.000000 (0.00%)

=== reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb ===

   Number of wires:                219
   Number of wire bits:            219
   Number of public wires:         215
   Number of public wire bits:     215
   Number of ports:                214
   Number of port bits:            214
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     sg13g2_and2_2                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_mux2_1                   1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Chip area for module '\reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb': 96.163200
     of which used for sequential elements: 47.174400 (49.06%)

=== reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart ===

   Number of wires:                225
   Number of wire bits:            225
   Number of public wires:         225
   Number of public wire bits:     225
   Number of ports:                117
   Number of port bits:            117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
     reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1

   Area for cell type \reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb is unknown!
   Area for cell type \apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart is unknown!

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb ===

   Number of wires:                609
   Number of wire bits:            609
   Number of public wires:         396
   Number of public wire bits:     396
   Number of ports:                372
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_and2_1                   2
     sg13g2_and3_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_16                   1
     sg13g2_buf_2                   14
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                    4
     sg13g2_inv_4                    1
     sg13g2_mux2_1                 220
     sg13g2_nand2_1                  7
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  7
     sg13g2_nor3_1                   5
     sg13g2_o21ai_1                  4
     sg13g2_or2_1                    1
     sg13g2_tielo                    1

   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper is unknown!
   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower is unknown!

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb': 5131.123200
     of which used for sequential elements: 330.220800 (6.44%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb ===

   Number of wires:                609
   Number of wire bits:            609
   Number of public wires:         396
   Number of public wire bits:     396
   Number of ports:                372
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_and2_1                   2
     sg13g2_and3_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_16                   1
     sg13g2_buf_2                   14
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                    4
     sg13g2_inv_4                    1
     sg13g2_mux2_1                 220
     sg13g2_nand2_1                  7
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  7
     sg13g2_nor3_1                   5
     sg13g2_o21ai_1                  4
     sg13g2_or2_1                    1
     sg13g2_tielo                    1

   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper is unknown!
   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower is unknown!

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb': 5131.123200
     of which used for sequential elements: 330.220800 (6.44%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb ===

   Number of wires:                609
   Number of wire bits:            609
   Number of public wires:         396
   Number of public wire bits:     396
   Number of ports:                372
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_and2_1                   2
     sg13g2_and3_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_16                   1
     sg13g2_buf_2                   14
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                    4
     sg13g2_inv_4                    1
     sg13g2_mux2_1                 220
     sg13g2_nand2_1                  7
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  7
     sg13g2_nor3_1                   5
     sg13g2_o21ai_1                  4
     sg13g2_or2_1                    1
     sg13g2_tielo                    1

   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper is unknown!
   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower is unknown!

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb': 5131.123200
     of which used for sequential elements: 330.220800 (6.44%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb ===

   Number of wires:                609
   Number of wire bits:            609
   Number of public wires:         396
   Number of public wire bits:     396
   Number of ports:                372
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_and2_1                   2
     sg13g2_and3_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_16                   1
     sg13g2_buf_2                   14
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                    4
     sg13g2_inv_4                    1
     sg13g2_mux2_1                 220
     sg13g2_nand2_1                  7
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  7
     sg13g2_nor3_1                   5
     sg13g2_o21ai_1                  4
     sg13g2_or2_1                    1
     sg13g2_tielo                    1

   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper is unknown!
   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower is unknown!

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb': 5131.123200
     of which used for sequential elements: 330.220800 (6.44%)

=== rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb ===

   Number of wires:                609
   Number of wire bits:            609
   Number of public wires:         396
   Number of public wire bits:     396
   Number of ports:                372
   Number of port bits:            372
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                305
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
     lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 1
     sg13g2_and2_1                   2
     sg13g2_and3_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_16                   1
     sg13g2_buf_2                   14
     sg13g2_buf_8                    8
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                    4
     sg13g2_inv_4                    1
     sg13g2_mux2_1                 220
     sg13g2_nand2_1                  7
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  2
     sg13g2_nor2_1                   8
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  7
     sg13g2_nor3_1                   5
     sg13g2_o21ai_1                  4
     sg13g2_or2_1                    1
     sg13g2_tielo                    1

   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper is unknown!
   Area for cell type \lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower is unknown!

   Chip area for module '\rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb': 5131.123200
     of which used for sequential elements: 330.220800 (6.44%)

=== rstgen$croc_chip.i_croc_soc.i_rstgen ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1

   Area for cell type \rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass is unknown!

=== rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass ===

   Number of wires:                 16
   Number of wire bits:             16
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     sg13g2_dfrbp_1                  4
     sg13g2_tiehi                    1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
     tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1

   Area for cell type \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n is unknown!
   Area for cell type \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no is unknown!
   Area for cell type \tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no is unknown!

   Chip area for module '\rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass': 195.955200
     of which used for sequential elements: 188.697600 (96.30%)

=== slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2 ===

   Number of wires:                 24
   Number of wire bits:             24
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     sg13g2_dfrbp_1                  4
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   1
     sg13g2_nand2_1                  1
     sg13g2_nand3_1                  1
     sg13g2_nor2_1                   2
     sg13g2_nor4_2                   1
     sg13g2_xor2_1                   2

   Chip area for module '\slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2': 315.705600
     of which used for sequential elements: 188.697600 (59.77%)

=== slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC ===

   Number of wires:                 59
   Number of wire bits:             59
   Number of public wires:          16
   Number of public wire bits:      16
   Number of ports:                 15
   Number of port bits:             15
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     sg13g2_a21oi_1                  2
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   1
     sg13g2_and3_1                   2
     sg13g2_buf_1                    1
     sg13g2_dfrbp_1                  5
     sg13g2_inv_1                    8
     sg13g2_mux2_1                   2
     sg13g2_nand2_1                  1
     sg13g2_nand2b_1                 2
     sg13g2_nand3_1                  1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   5
     sg13g2_nor2b_1                  1
     sg13g2_nor2b_2                  1
     sg13g2_nor3_1                   3
     sg13g2_o21ai_1                  3
     sg13g2_or3_1                    1
     sg13g2_or4_1                    1
     sg13g2_xnor2_1                  1
     sg13g2_xor2_1                   1

   Chip area for module '\slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC': 602.343000
     of which used for sequential elements: 235.872000 (39.16%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_and2_1                   1
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_nor2b_1                  1

   Chip area for module '\slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK': 70.761600
     of which used for sequential elements: 47.174400 (66.67%)

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF ===

   Number of wires:               3643
   Number of wire bits:           3643
   Number of public wires:         772
   Number of public wire bits:     772
   Number of ports:                 35
   Number of port bits:             35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2891
     sg13g2_a21oi_1                  8
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   3
     sg13g2_and3_1                   3
     sg13g2_buf_1                  215
     sg13g2_buf_2                   43
     sg13g2_buf_4                   24
     sg13g2_buf_8                   12
     sg13g2_dfrbp_1                736
     sg13g2_inv_1                  738
     sg13g2_mux2_1                 704
     sg13g2_mux4_1                 231
     sg13g2_nand2_1                 58
     sg13g2_nand2_2                 20
     sg13g2_nand2b_1                 5
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                  3
     sg13g2_nand4_1                  4
     sg13g2_nor2_1                  26
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   4
     sg13g2_nor3_2                   3
     sg13g2_nor4_1                  17
     sg13g2_nor4_2                   2
     sg13g2_o21ai_1                  4
     sg13g2_xnor2_1                 10
     sg13g2_xor2_1                  13

   Chip area for module '\slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF': 64712.352600
     of which used for sequential elements: 34720.358400 (53.65%)

=== slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF ===

   Number of wires:               2677
   Number of wire bits:           2677
   Number of public wires:         571
   Number of public wire bits:     571
   Number of ports:                 29
   Number of port bits:             29
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2123
     sg13g2_a21oi_1                  8
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   3
     sg13g2_and3_1                   2
     sg13g2_and3_2                   1
     sg13g2_buf_1                  162
     sg13g2_buf_2                    4
     sg13g2_buf_4                    3
     sg13g2_buf_8                    2
     sg13g2_dfrbp_1                541
     sg13g2_inv_1                  543
     sg13g2_mux2_1                 512
     sg13g2_mux4_1                 168
     sg13g2_nand2_1                 26
     sg13g2_nand2_2                 52
     sg13g2_nand2b_1                 5
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                  3
     sg13g2_nand4_1                  4
     sg13g2_nor2_1                  26
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   4
     sg13g2_nor3_2                   3
     sg13g2_nor4_1                   7
     sg13g2_nor4_2                  12
     sg13g2_o21ai_1                  4
     sg13g2_xnor2_1                 10
     sg13g2_xor2_1                  13

   Chip area for module '\slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF': 47513.655000
     of which used for sequential elements: 25521.350400 (53.71%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS ===

   Number of wires:                 25
   Number of wire bits:             25
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  3
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   1
     sg13g2_nand2b_1                 1
     sg13g2_nand3b_1                 1
     sg13g2_o21ai_1                  3

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS': 275.788800
     of which used for sequential elements: 141.523200 (51.32%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD ===

   Number of wires:                 25
   Number of wire bits:             25
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  3
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   1
     sg13g2_nand2b_1                 1
     sg13g2_nand3b_1                 1
     sg13g2_o21ai_1                  3

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD': 275.788800
     of which used for sequential elements: 141.523200 (51.32%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR ===

   Number of wires:                 25
   Number of wire bits:             25
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  3
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   1
     sg13g2_nand2b_1                 1
     sg13g2_nand3b_1                 1
     sg13g2_o21ai_1                  3

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR': 275.788800
     of which used for sequential elements: 141.523200 (51.32%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI ===

   Number of wires:                 25
   Number of wire bits:             25
   Number of public wires:          10
   Number of public wire bits:      10
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  3
     sg13g2_dfrbp_1                  3
     sg13g2_inv_1                    5
     sg13g2_mux2_1                   1
     sg13g2_nand2b_1                 1
     sg13g2_nand3b_1                 1
     sg13g2_o21ai_1                  3

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI': 275.788800
     of which used for sequential elements: 141.523200 (51.32%)

=== slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB ===

   Number of wires:                 37
   Number of wire bits:             37
   Number of public wires:          11
   Number of public wire bits:      11
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  3
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   1
     sg13g2_and4_1                   1
     sg13g2_dfrbp_1                  4
     sg13g2_inv_1                    6
     sg13g2_mux2_1                   1
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   1
     sg13g2_nor2b_1                  1
     sg13g2_nor3_1                   1
     sg13g2_o21ai_1                  3
     sg13g2_or2_1                    1

   Chip area for module '\slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB': 410.016600
     of which used for sequential elements: 188.697600 (46.02%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_dfrbp_1                  2
     sg13g2_inv_1                    2

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS': 105.235200
     of which used for sequential elements: 94.348800 (89.66%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_dfrbp_1                  2
     sg13g2_inv_1                    2

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD': 105.235200
     of which used for sequential elements: 94.348800 (89.66%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_dfrbp_1                  2
     sg13g2_inv_1                    2

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR': 105.235200
     of which used for sequential elements: 94.348800 (89.66%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_dfrbp_1                  2
     sg13g2_inv_1                    2

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI': 105.235200
     of which used for sequential elements: 94.348800 (89.66%)

=== slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     sg13g2_dfrbp_1                  2
     sg13g2_inv_1                    2

   Chip area for module '\slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN': 105.235200
     of which used for sequential elements: 94.348800 (89.66%)

=== slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF ===

   Number of wires:                 45
   Number of wire bits:             45
   Number of public wires:          15
   Number of public wire bits:      15
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     sg13g2_a21o_1                   1
     sg13g2_a21oi_1                  2
     sg13g2_a21oi_2                  1
     sg13g2_and2_1                   3
     sg13g2_and3_1                   1
     sg13g2_dfrbp_1                  6
     sg13g2_inv_1                    8
     sg13g2_mux2_1                   1
     sg13g2_nand2_1                  1
     sg13g2_nand3_1                  2
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                   3
     sg13g2_nor2b_1                  1
     sg13g2_xnor2_1                  1
     sg13g2_xor2_1                   2

   Chip area for module '\slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF': 540.691200
     of which used for sequential elements: 283.046400 (52.35%)

=== soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl ===

   Number of wires:                320
   Number of wire bits:            320
   Number of public wires:         250
   Number of public wire bits:     250
   Number of ports:                178
   Number of port bits:            178
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                113
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
     prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1
     sg13g2_a21oi_1                  3
     sg13g2_a221oi_1                31
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   3
     sg13g2_and3_1                   2
     sg13g2_and4_1                   2
     sg13g2_buf_1                    3
     sg13g2_buf_2                    3
     sg13g2_buf_4                    1
     sg13g2_buf_8                    3
     sg13g2_inv_1                   33
     sg13g2_mux2_1                   1
     sg13g2_nand2_1                  3
     sg13g2_nand2b_1                 1
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   3
     sg13g2_nor2b_1                  2
     sg13g2_nor2b_2                  1
     sg13g2_nor3_2                   1
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                  5
     sg13g2_or2_1                    1
     sg13g2_or3_1                    1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr is unknown!
   Area for cell type \prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen is unknown!
   Area for cell type \prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus is unknown!
   Area for cell type \prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode is unknown!
   Area for cell type \prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly is unknown!

   Chip area for module '\soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl': 1117.632600
     of which used for sequential elements: 0.000000 (0.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sg13g2_dfrbp_1                  3

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync': 141.523200
     of which used for sequential elements: 141.523200 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sg13g2_dfrbp_1                  3

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync': 141.523200
     of which used for sequential elements: 141.523200 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sg13g2_dfrbp_1                  3

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync': 141.523200
     of which used for sequential elements: 141.523200 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync ===

   Number of wires:                 10
   Number of wire bits:             10
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     sg13g2_dfrbp_1                  3

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync': 141.523200
     of which used for sequential elements: 141.523200 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== sync$croc_chip.i_croc_soc.i_ext_intr_sync ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     sg13g2_dfrbp_1                  2

   Chip area for module '\sync$croc_chip.i_croc_soc.i_ext_intr_sync': 94.348800
     of which used for sequential elements: 94.348800 (100.00%)

=== tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv ===

   Number of wires:                  2
   Number of wire bits:              2
   Number of public wires:           2
   Number of public wire bits:       2
   Number of ports:                  2
   Number of port bits:              2
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_inv_1                    1

   Chip area for module '\tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv': 5.443200
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_mux2_1                   1

   Chip area for module '\tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no': 18.144000
     of which used for sequential elements: 0.000000 (0.00%)

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram ===

   Number of wires:                166
   Number of wire bits:            166
   Number of public wires:         157
   Number of public wire bits:     157
   Number of ports:                 83
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     RM_IHPSG13_1P_256x64_c2_bm_bist      1
     sg13g2_and2_1                   4
     sg13g2_buf_1                    1
     sg13g2_buf_8                    4
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_mux2_1                  33
     sg13g2_nand2b_1                 1
     sg13g2_nor2b_1                  4
     sg13g2_tielo                    1

   Chip area for module '\tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram': 94022.416000
     of which used for sequential elements: 47.174400 (0.05%)

=== tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram ===

   Number of wires:                166
   Number of wire bits:            166
   Number of public wires:         157
   Number of public wire bits:     157
   Number of ports:                 83
   Number of port bits:             83
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 51
     RM_IHPSG13_1P_256x64_c2_bm_bist      1
     sg13g2_and2_1                   4
     sg13g2_buf_1                    1
     sg13g2_buf_8                    4
     sg13g2_dfrbp_1                  1
     sg13g2_inv_1                    1
     sg13g2_mux2_1                  33
     sg13g2_nand2b_1                 1
     sg13g2_nor2b_1                  4
     sg13g2_tielo                    1

   Chip area for module '\tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram': 94022.416000
     of which used for sequential elements: 47.174400 (0.05%)

=== timer_unit$croc_chip.i_croc_soc.i_croc.i_timer ===

   Number of wires:                120
   Number of wire bits:            120
   Number of public wires:         119
   Number of public wire bits:     119
   Number of ports:                119
   Number of port bits:            119
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     sg13g2_tielo                    1

   Chip area for module '\timer_unit$croc_chip.i_croc_soc.i_croc.i_timer': 7.257600
     of which used for sequential elements: 0.000000 (0.00%)

=== uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16 ===

   Number of wires:                247
   Number of wire bits:            247
   Number of public wires:          54
   Number of public wire bits:      54
   Number of ports:                 21
   Number of port bits:             21
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                210
     sg13g2_a21o_1                   3
     sg13g2_a21oi_1                 18
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   4
     sg13g2_and2_2                   1
     sg13g2_buf_1                    6
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                 17
     sg13g2_inv_1                   28
     sg13g2_inv_2                    1
     sg13g2_mux2_1                   9
     sg13g2_nand2_1                 12
     sg13g2_nand2b_1                 4
     sg13g2_nand3_1                  5
     sg13g2_nand3b_1                 5
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                  11
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  4
     sg13g2_nor2b_2                  2
     sg13g2_nor3_1                   2
     sg13g2_nor4_1                   4
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                 29
     sg13g2_or2_1                    3
     sg13g2_or3_1                    2
     sg13g2_or4_1                    1
     sg13g2_xnor2_1                 19
     sg13g2_xor2_1                  12

   Chip area for module '\uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16': 2745.149400
     of which used for sequential elements: 801.964800 (29.21%)

=== uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC ===

   Number of wires:                 45
   Number of wire bits:             45
   Number of public wires:          27
   Number of public wire bits:      27
   Number of ports:                 24
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                   1
     sg13g2_and3_1                   1
     sg13g2_dfrbp_1                  4
     sg13g2_inv_1                    6
     sg13g2_nand2_1                  2
     sg13g2_nand2b_1                 1
     sg13g2_nand2b_2                 1
     sg13g2_nand3_1                  1
     sg13g2_nand4_1                  1
     sg13g2_nor3_1                   1
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                  1

   Chip area for module '\uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC': 351.955800
     of which used for sequential elements: 188.697600 (53.61%)

=== uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX ===

   Number of wires:                192
   Number of wire bits:            192
   Number of public wires:          54
   Number of public wire bits:      54
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     sg13g2_a21o_1                   2
     sg13g2_a21oi_1                  9
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 2
     sg13g2_a22oi_1                  1
     sg13g2_and2_1                  15
     sg13g2_and4_1                   1
     sg13g2_buf_1                    4
     sg13g2_buf_2                    1
     sg13g2_buf_4                    1
     sg13g2_dfrbp_1                 18
     sg13g2_inv_1                   22
     sg13g2_mux2_1                   9
     sg13g2_nand2_1                  9
     sg13g2_nand2_2                  1
     sg13g2_nand2b_1                 3
     sg13g2_nand3_1                  2
     sg13g2_nand3b_1                 3
     sg13g2_nand4_1                  1
     sg13g2_nor2_1                  12
     sg13g2_nor2b_1                  2
     sg13g2_nor3_1                   5
     sg13g2_nor4_1                   4
     sg13g2_o21ai_1                  6
     sg13g2_or2_1                    6
     sg13g2_or2_2                    1
     sg13g2_or3_1                    1
     sg13g2_or4_1                    1
     sg13g2_tielo                    1
     sg13g2_xnor2_1                 10
     sg13g2_xor2_1                   2
     slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
     slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
     slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1

   Area for cell type \slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC is unknown!
   Area for cell type \slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF is unknown!
   Area for cell type \slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB is unknown!

   Chip area for module '\uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX': 2189.943000
     of which used for sequential elements: 849.139200 (38.77%)

=== uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX ===

   Number of wires:                142
   Number of wire bits:            142
   Number of public wires:          36
   Number of public wire bits:      36
   Number of ports:                 22
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                115
     sg13g2_a21o_1                   6
     sg13g2_a21oi_1                  6
     sg13g2_a21oi_2                  1
     sg13g2_a221oi_1                 4
     sg13g2_a22oi_1                  5
     sg13g2_and2_1                   2
     sg13g2_and3_1                   2
     sg13g2_buf_2                    1
     sg13g2_buf_8                    1
     sg13g2_dfrbp_1                  7
     sg13g2_inv_1                   17
     sg13g2_mux2_1                   1
     sg13g2_nand2_1                  9
     sg13g2_nand2b_1                 1
     sg13g2_nand3_1                  4
     sg13g2_nand3b_1                 1
     sg13g2_nor2_1                   7
     sg13g2_nor2_2                   1
     sg13g2_nor2b_1                  3
     sg13g2_nor3_1                   6
     sg13g2_nor3_2                   1
     sg13g2_nor4_1                   1
     sg13g2_nor4_2                   1
     sg13g2_o21ai_1                 10
     sg13g2_or2_1                    5
     sg13g2_or2_2                    3
     sg13g2_or3_1                    3
     sg13g2_xnor2_1                  5
     sg13g2_xor2_1                   1

   Chip area for module '\uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX': 1384.198200
     of which used for sequential elements: 330.220800 (23.86%)

=== user_domain$croc_chip.i_croc_soc.i_user ===

   Number of wires:                378
   Number of wire bits:            378
   Number of public wires:         376
   Number of public wire bits:     376
   Number of ports:                262
   Number of port bits:            262
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
     obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
     obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
     sg13g2_tiehi                    1
     sg13g2_tielo                    1

   Area for cell type \addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs is unknown!
   Area for cell type \obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux is unknown!
   Area for cell type \obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err is unknown!

   Chip area for module '\user_domain$croc_chip.i_croc_soc.i_user': 14.515200
     of which used for sequential elements: 0.000000 (0.00%)

=== design hierarchy ===

   croc_chip                         1
     croc_soc$croc_chip.i_croc_soc      1
       croc_domain$croc_chip.i_croc_soc.i_croc      1
         addr_decode$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_addr_decode_periphs.i_addr_decode_dync      1
         core_wrap$croc_chip.i_croc_soc.i_croc.i_core_wrap      1
           cve2_core$croc_chip.i_croc_soc.i_croc.i_core_wrap.i_ibex      1
         dm_obi_top$croc_chip.i_croc_soc.i_croc.i_dm_top      1
           dm_top$croc_chip.i_croc_soc.i_croc.i_dm_top.i_dm_top      1
         dmi_jtag$croc_chip.i_croc_soc.i_croc.i_dmi_jtag      1
           dmi_cdc$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_req.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
             cdc_2phase_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp      1
               cdc_2phase_dst_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_dst.i_sync      1
               cdc_2phase_src_clearable$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src      1
                 sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_src.i_sync      1
               cdc_reset_ctrlr$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_a.i_state_transition_cdc_src.i_sync      1
                 cdc_reset_ctrlr_half$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b      1
                   cdc_4phase_dst$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_dst.i_sync      1
                   cdc_4phase_src$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src      1
                     sync$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_cdc.i_cdc_resp.i_cdc_reset_ctrlr.i_cdc_reset_ctrlr_half_b.i_state_transition_cdc_src.i_sync      1
           dmi_jtag_tap$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap      1
             tc_clk_inverter$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_tck_inv      1
             tc_clk_mux2$croc_chip.i_croc_soc.i_croc.i_dmi_jtag.i_dmi_jtag_tap.i_dft_tck_mux      1
         gpio$croc_chip.i_croc_soc.i_croc.i_gpio      1
           gpio_reg_top$croc_chip.i_croc_soc.i_croc.i_gpio.i_reg_file      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[0].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[10].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[11].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[12].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[13].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[14].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[15].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[16].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[17].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[18].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[19].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[1].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[20].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[21].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[22].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[23].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[24].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[25].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[26].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[27].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[28].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[29].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[2].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[30].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[31].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[3].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[4].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[5].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[6].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[7].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[8].i_sync      1
           sync$croc_chip.i_croc_soc.i_croc.i_gpio.gen_gpios[9].i_sync      1
         obi_demux$croc_chip.i_croc_soc.i_croc.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_croc.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_periph_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_periph_err.i_id_fifo      1
         obi_err_sbr$croc_chip.i_croc_soc.i_croc.i_xbar_err      1
           fifo_v3$croc_chip.i_croc_soc.i_croc.i_xbar_err.i_id_fifo      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram_shim      1
         obi_sram_shim$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram_shim      1
         obi_xbar$croc_chip.i_croc_soc.i_croc.i_main_xbar      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_addr_decode.i_addr_decode_dync      1
           addr_decode$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode      1
             addr_decode_dync$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_addr_decode.i_addr_decode_dync      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[0].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[1].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[2].i_demux.i_counter      1
           obi_demux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux      1
             delta_counter$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_demux[3].i_demux.i_counter      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[0].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[1].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[2].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[3].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
           obi_mux$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux      1
             fifo_v3$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.gen_no_id_assign.i_fifo      1
             rr_arb_tree$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower      1
               lzc$croc_chip.i_croc_soc.i_croc.i_main_xbar.gen_mux[4].i_mux.i_rr_arb.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl_translate      1
         periph_to_reg$croc_chip.i_croc_soc.i_croc.i_uart_translate      1
         reg_uart_wrap$croc_chip.i_croc_soc.i_croc.i_uart      1
           apb_uart$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart      1
             slib_clock_div$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG2      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BIDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_CTS      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DCD      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_DSR      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_ED_RI      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_FEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC_THRE_ED      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_PEDET      1
             slib_edge_detect$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RCLK      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RXFF      1
             slib_fifo$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TXFF      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_CTS      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DCD      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_DSR      1
             slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IF_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_CTS      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DCD      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_DSR      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_RI      1
             slib_input_sync$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IS_SIN      1
             uart_baudgen$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_BG16      1
             uart_interrupt$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_IIC      1
             uart_receiver$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX      1
               slib_counter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_BRC      1
               slib_input_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_IFSB      1
               slib_mv_filter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_RX.RX_MVF      1
             uart_transmitter$croc_chip.i_croc_soc.i_croc.i_uart.i_apb_uart.UART_TX      1
           reg_to_apb$croc_chip.i_croc_soc.i_croc.i_uart.i_reg_uart_reg_to_apb      1
         soc_ctrl_reg_top$croc_chip.i_croc_soc.i_croc.i_soc_ctrl      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootaddr.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_bootmode.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_corestatus.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_fetchen.wr_en_data_arb      1
           prim_subreg$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly      1
             prim_subreg_arb$croc_chip.i_croc_soc.i_croc.i_soc_ctrl.u_sram_dly.wr_en_data_arb      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[0].i_sram      1
         tc_sram_impl$croc_chip.i_croc_soc.i_croc.gen_sram_bank[1].i_sram      1
         timer_unit$croc_chip.i_croc_soc.i_croc.i_timer      1
       rstgen$croc_chip.i_croc_soc.i_rstgen      1
         rstgen_bypass$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_init_no      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_n      1
           tc_clk_mux2$croc_chip.i_croc_soc.i_rstgen.i_rstgen_bypass.i_tc_clk_mux2_rst_no      1
       sync$croc_chip.i_croc_soc.i_ext_intr_sync      1
       user_domain$croc_chip.i_croc_soc.i_user      1
         addr_decode$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs      1
           addr_decode_dync$croc_chip.i_croc_soc.i_user.i_addr_decode_periphs.i_addr_decode_dync      1
         obi_demux$croc_chip.i_croc_soc.i_user.i_obi_demux      1
           delta_counter$croc_chip.i_croc_soc.i_user.i_obi_demux.i_counter      1
         obi_err_sbr$croc_chip.i_croc_soc.i_user.i_user_err      1
           fifo_v3$croc_chip.i_croc_soc.i_user.i_user_err.i_id_fifo      1

   Number of wires:              47855
   Number of wire bits:          47855
   Number of public wires:       30268
   Number of public wire bits:   30268
   Number of ports:              21767
   Number of port bits:          21767
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              22243
     RM_IHPSG13_1P_256x64_c2_bm_bist      2
     sg13g2_IOPadIOVdd               4
     sg13g2_IOPadIOVss               4
     sg13g2_IOPadIn                  9
     sg13g2_IOPadInOut30mA          32
     sg13g2_IOPadOut16mA             7
     sg13g2_IOPadVdd                 4
     sg13g2_IOPadVss                 4
     sg13g2_a21o_1                 107
     sg13g2_a21o_2                   1
     sg13g2_a21oi_1                826
     sg13g2_a21oi_2                 16
     sg13g2_a221oi_1               209
     sg13g2_a22oi_1                415
     sg13g2_and2_1                2457
     sg13g2_and2_2                 192
     sg13g2_and3_1                  63
     sg13g2_and3_2                   6
     sg13g2_and4_1                  69
     sg13g2_and4_2                   1
     sg13g2_buf_1                  891
     sg13g2_buf_16                  13
     sg13g2_buf_2                  293
     sg13g2_buf_4                  162
     sg13g2_buf_8                  199
     sg13g2_dfrbp_1               2514
     sg13g2_inv_1                 2168
     sg13g2_inv_2                   21
     sg13g2_inv_4                   17
     sg13g2_mux2_1                3401
     sg13g2_mux4_1                 580
     sg13g2_nand2_1                940
     sg13g2_nand2_2                 80
     sg13g2_nand2b_1               964
     sg13g2_nand2b_2                16
     sg13g2_nand3_1                342
     sg13g2_nand3b_1                59
     sg13g2_nand4_1                214
     sg13g2_nor2_1                1343
     sg13g2_nor2_2                  26
     sg13g2_nor2b_1                606
     sg13g2_nor2b_2                 19
     sg13g2_nor3_1                 226
     sg13g2_nor3_2                  33
     sg13g2_nor4_1                 314
     sg13g2_nor4_2                  51
     sg13g2_o21ai_1               1227
     sg13g2_or2_1                   92
     sg13g2_or2_2                   16
     sg13g2_or3_1                   52
     sg13g2_or3_2                    1
     sg13g2_or4_1                   12
     sg13g2_tiehi                   21
     sg13g2_tielo                   44
     sg13g2_xnor2_1                448
     sg13g2_xor2_1                 410

   Chip area for top module '\croc_chip': 1453826.268200
     of which used for sequential elements: 235.872000 (0.02%)

