
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120583                       # Number of seconds simulated
sim_ticks                                120582879214                       # Number of ticks simulated
final_tick                               1178441700527                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133014                       # Simulator instruction rate (inst/s)
host_op_rate                                   171363                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3718464                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916816                       # Number of bytes of host memory used
host_seconds                                 32428.14                       # Real time elapsed on the host
sim_insts                                  4313397045                       # Number of instructions simulated
sim_ops                                    5556995075                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3548928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2545280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1799552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2313216                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10213632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3084544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3084544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        27726                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        19885                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14059                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18072                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79794                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24098                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24098                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     29431442                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21108138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14923777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14861                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     19183619                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84702174                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10615                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14861                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              55199                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25580282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25580282                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25580282                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     29431442                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21108138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14923777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14861                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     19183619                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110282455                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144757359                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23186040                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19095230                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933705                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9368411                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673814                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437696                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87489                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104510637                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128100234                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23186040                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11111510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200192                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6268721                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5583379                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12107155                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141597352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114397160     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2782991      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367131      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381922      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265076      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125872      0.80%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778656      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979627      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13518917      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141597352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160172                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.884931                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103329631                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7010561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850372                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110092                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4296687                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731175                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6458                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154497865                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51130                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4296687                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103845921                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4370059                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1465736                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433879                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1185062                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153046496                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1380                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401092                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       625404                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        32829                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214133766                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713350967                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713350967                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45874541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33474                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17452                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3814202                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7897970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310350                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693868                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149184690                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33471                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139239045                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25253371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57184247                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1427                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141597352                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983345                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582139                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84195649     59.46%     59.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23734593     16.76%     76.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11966778      8.45%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7812326      5.52%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900538      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2704376      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067700      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119450      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95942      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141597352                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976765     74.85%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156030     11.96%     86.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172215     13.20%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115002232     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013999      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14364806     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7841986      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139239045                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.961879                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305010                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009372                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421489104                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174472206                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135123206                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140544055                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202094                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2976935                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          996                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156300                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          598                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4296687                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3659786                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       253005                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149218161                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189064                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7897970                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17449                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        202232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085236                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235995                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136863985                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14114309                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375060                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954605                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296647                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840296                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.945472                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135129242                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135123206                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81552763                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221228898                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.933446                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368635                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26804360                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958595                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137300665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709002                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88201225     64.24%     64.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22507318     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809242      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814551      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765267      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536994      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1563504      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095113      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007451      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137300665                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007451                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283519490                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302749468                       # The number of ROB writes
system.switch_cpus0.timesIdled                  57488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3160007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.447574                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.447574                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.690811                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.690811                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618486598                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186459823                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145873002                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144757359                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21324165                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18687982                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1661248                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10577499                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10295597                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1483324                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52158                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112463984                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118544997                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21324165                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11778921                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24113495                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5441892                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2050680                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12818156                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1048278                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142399087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.946657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.315698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118285592     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1212482      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2219476      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1862339      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3417065      2.40%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3694020      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          803410      0.56%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          631850      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10272853      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142399087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147310                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.818922                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111528258                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3170291                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23910743                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23818                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3765976                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2288929                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4958                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133758350                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1314                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3765976                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111979565                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1573032                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       757567                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23471575                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       851371                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132807575                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84180                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       533432                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    176357655                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    602581711                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    602581711                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    142220162                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34137475                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18946                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9480                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2622646                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22126385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4291038                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77687                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       952788                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         131269653                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18944                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        123328929                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99329                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21826535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46709764                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142399087                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.866079                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.477608                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     91058186     63.95%     63.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20921143     14.69%     78.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10500565      7.37%     86.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6873560      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7175341      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3709730      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1667008      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       414518      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79036      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142399087                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         309966     59.89%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130696     25.25%     85.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76922     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97341618     78.93%     78.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1032299      0.84%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9466      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20686410     16.77%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4259136      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     123328929                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.851970                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             517584                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004197                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    389673858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153115444                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120542205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123846513                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229788                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4017591                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          312                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       133684                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3765976                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1038535                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50837                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    131288597                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22126385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4291038                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9480                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32428                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          222                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          312                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       803251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       987740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1790991                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    122003506                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20367549                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1325423                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24626477                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18793285                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4258928                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.842814                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120650543                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120542205                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69613071                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165230537                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.832719                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421309                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95554422                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108540811                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22748768                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18928                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1665782                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138633111                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782936                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.659444                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98328337     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15639710     11.28%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11300796      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2529651      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2879387      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1023081      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4260621      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858347      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1813181      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138633111                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95554422                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108540811                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22266145                       # Number of memory references committed
system.switch_cpus1.commit.loads             18108791                       # Number of loads committed
system.switch_cpus1.commit.membars               9464                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16997268                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94748931                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1466878                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1813181                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           268109509                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          266345221                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2358272                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95554422                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108540811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95554422                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.514921                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.514921                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.660101                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.660101                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       564476798                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      158335980                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      140345113                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18928                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144757359                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24041419                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19497262                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2051837                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9921538                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9255197                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2587702                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        95584                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    105055935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131452275                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24041419                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11842899                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28933417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6679418                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3292927                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12271846                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1613152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141883664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.133964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.538469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       112950247     79.61%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2037771      1.44%     81.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3731478      2.63%     83.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3382876      2.38%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2150401      1.52%     87.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1763726      1.24%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1024439      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1067001      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13775725      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141883664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166081                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.908087                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       103992347                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4682069                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28560789                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        47942                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4600511                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4157868                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          878                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     159090769                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         6486                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4600511                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       104828403                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1080630                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2416038                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27753413                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1204663                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     157315029                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        226981                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       520928                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    222538807                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    732545296                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    732545296                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176193502                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46345300                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34696                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17348                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4334055                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14908871                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7399703                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        84572                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1657816                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         154331360                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        143436939                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       161905                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27028765                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59295146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    141883664                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.010948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.558659                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     81800281     57.65%     57.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24728929     17.43%     75.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13003679      9.17%     84.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7515180      5.30%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8316682      5.86%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3083899      2.17%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2742365      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       526493      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166156      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141883664                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         574418     68.87%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        118208     14.17%     83.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141483     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120790490     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2029697      1.42%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17348      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13238131      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7361273      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     143436939                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.990878                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             834109                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    429753556                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181395033                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    140286265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     144271048                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276985                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3422848                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          212                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       123412                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4600511                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         702586                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106404                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    154366056                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63072                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14908871                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7399703                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17348                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         92060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          212                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1148619                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1146188                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2294807                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    141067715                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12714799                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2369224                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20075701                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20075282                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7360902                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.974512                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             140415396                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            140286265                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81860087                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        229891344                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969113                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356082                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102614594                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126348493                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28017997                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34696                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2076985                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137283153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.691829                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85309156     62.14%     62.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24076182     17.54%     79.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11962474      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4069152      2.96%     91.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5006923      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1755272      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1236597      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1022903      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2844494      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137283153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102614594                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126348493                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18762314                       # Number of memory references committed
system.switch_cpus2.commit.loads             11486023                       # Number of loads committed
system.switch_cpus2.commit.membars              17348                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18237031                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113830274                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2605911                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2844494                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288805149                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          313333684                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2873695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102614594                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126348493                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102614594                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410690                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410690                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.708873                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.708873                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       635186934                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196379560                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      148225781                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34696                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               144757359                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22218070                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18315806                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1984589                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9162478                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8529027                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2332485                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87868                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108276862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122006239                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22218070                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10861512                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25512896                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5867568                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3890482                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12563268                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1644056                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    141530107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.058537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116017211     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1331480      0.94%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1886016      1.33%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466379      1.74%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2762388      1.95%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2054390      1.45%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1184187      0.84%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1738925      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12089131      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    141530107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.153485                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.842833                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107084635                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5480692                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25056385                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58761                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3849633                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3548423                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147232503                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1318                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3849633                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107827671                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1078472                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3072305                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24374998                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1327022                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146247432                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1695                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        270161                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       546578                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1416                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    203957350                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    683232630                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    683232630                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166696885                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37260442                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38781                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22508                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4000822                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13898157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7222537                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119474                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1571937                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142133083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38752                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133048808                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26139                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20402394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48086472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    141530107                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.940074                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502841                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85218059     60.21%     60.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22685734     16.03%     76.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12570689      8.88%     85.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8101825      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7428000      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2961913      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801459      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       513522      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248906      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    141530107                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64260     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94020     33.36%     56.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123534     43.84%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111701284     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2028801      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16273      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12135129      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7167321      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133048808                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.919116                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281814                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002118                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407935674                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162574555                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130502882                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133330622                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323542                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2897856                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          138                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       171677                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3849633                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         815496                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       108469                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142171835                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1351368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13898157                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7222537                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22480                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         81830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1118034                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2286868                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131246114                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11970341                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1802692                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19136301                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18394356                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7165960                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.906663                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130503124                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130502882                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76448826                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207641790                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.901528                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368176                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97626120                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    119986690                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22191865                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32544                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2017153                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137680474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.871487                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679888                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89039556     64.67%     64.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23388079     16.99%     81.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9185669      6.67%     88.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4726431      3.43%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4122448      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1982885      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1715286      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       808913      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2711207      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137680474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97626120                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     119986690                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18051161                       # Number of memory references committed
system.switch_cpus3.commit.loads             11000301                       # Number of loads committed
system.switch_cpus3.commit.membars              16272                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17208814                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108151817                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2448242                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2711207                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           277147822                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288206806                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3227252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97626120                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            119986690                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97626120                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.482773                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.482773                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.674412                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.674412                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591393917                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181070183                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      137913975                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32544                       # number of misc regfile writes
system.l2.replacements                          79818                       # number of replacements
system.l2.tagsinuse                       8191.986571                       # Cycle average of tags in use
system.l2.total_refs                           591541                       # Total number of references to valid blocks.
system.l2.sampled_refs                          88010                       # Sample count of references to valid blocks.
system.l2.avg_refs                           6.721293                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            52.491014                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.619072                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2289.300316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.905503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1607.112952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.975922                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1221.671101                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.020080                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1573.189795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            542.154626                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            255.695016                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            295.079076                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            351.772097                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006408                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.279456                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000111                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.196181                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000119                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.149130                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.192040                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.066181                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.031213                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.036020                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.042941                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        70745                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27377                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        25888                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        33099                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  157109                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            45853                       # number of Writeback hits
system.l2.Writeback_hits::total                 45853                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        70745                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27377                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        25888                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        33099                       # number of demand (read+write) hits
system.l2.demand_hits::total                   157109                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        70745                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27377                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        25888                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        33099                       # number of overall hits
system.l2.overall_hits::total                  157109                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        27726                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        19885                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        14059                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        18067                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 79789                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        27726                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        19885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        14059                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        18072                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79794                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        27726                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        19885                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        14059                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        18072                       # number of overall misses
system.l2.overall_misses::total                 79794                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1689351                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   5711267374                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2308014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3952598990                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2460397                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2859009176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2314470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   3701774833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     16233422605                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1091115                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1091115                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1689351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   5711267374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2308014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3952598990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2460397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2859009176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2314470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   3702865948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16234513720                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1689351                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   5711267374                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2308014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3952598990                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2460397                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2859009176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2314470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   3702865948                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16234513720                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        98471                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        39947                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              236898                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        45853                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             45853                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        98471                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47262                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        39947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               236903                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        98471                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47262                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        39947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              236903                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.281565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.420740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.351941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.353106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.336807                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.281565                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.420740                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.351941                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.353169                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336821                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.281565                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.420740                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.351941                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.353169                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336821                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168935.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205989.590060                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 164858.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198772.893638                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 175742.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 203357.932712                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 165319.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 204891.505673                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 203454.393525                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       218223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       218223                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168935.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205989.590060                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 164858.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198772.893638                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 175742.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 203357.932712                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 165319.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 204895.194112                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 203455.318946                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168935.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205989.590060                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 164858.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198772.893638                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 175742.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 203357.932712                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 165319.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 204895.194112                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 203455.318946                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                24098                       # number of writebacks
system.l2.writebacks::total                     24098                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        27726                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        19885                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        14059                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        18067                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            79789                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        27726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        19885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        14059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        18072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79794                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        27726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        19885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        14059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        18072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79794                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1107564                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4097443287                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1494127                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2794056821                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1645070                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2040091982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1500133                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   2648834444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11586173428                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       799835                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       799835                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1107564                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4097443287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1494127                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2794056821                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1645070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2040091982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1500133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   2649634279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11586973263                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1107564                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4097443287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1494127                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2794056821                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1645070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2040091982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1500133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   2649634279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11586973263                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.281565                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.420740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.351941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.353106                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.336807                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.281565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.420740                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.351941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.353169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336821                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.281565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.420740                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.351941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.353169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336821                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110756.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147783.426639                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 106723.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140510.778024                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       117505                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 145109.323707                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 107152.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146611.747606                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 145210.159646                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       159967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total       159967                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110756.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147783.426639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 106723.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140510.778024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst       117505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 145109.323707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 107152.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 146615.442618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 145211.084330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110756.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147783.426639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 106723.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140510.778024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst       117505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 145109.323707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 107152.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 146615.442618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 145211.084330                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.800445                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114806                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.738182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.800445                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015706                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881090                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12107145                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12107145                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12107145                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12107145                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12107145                       # number of overall hits
system.cpu0.icache.overall_hits::total       12107145                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1877351                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1877351                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1877351                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1877351                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1877351                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1877351                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12107155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12107155                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12107155                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12107155                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12107155                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12107155                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187735.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187735.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187735.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187735.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187735.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187735.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1772551                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1772551                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1772551                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1772551                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1772551                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1772551                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177255.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177255.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177255.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177255.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177255.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177255.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98471                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227401                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98727                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1936.931143                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.503446                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.496554                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916029                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083971                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963071                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963071                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17081                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672476                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672476                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672476                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672476                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       404779                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       404779                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       404899                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        404899                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       404899                       # number of overall misses
system.cpu0.dcache.overall_misses::total       404899                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45397668588                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45397668588                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10131546                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10131546                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45407800134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45407800134                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45407800134                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45407800134                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11367850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11367850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19077375                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19077375                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19077375                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19077375                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035607                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021224                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 112154.209057                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 112154.209057                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84429.550000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84429.550000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 112145.992294                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 112145.992294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 112145.992294                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 112145.992294                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12361                       # number of writebacks
system.cpu0.dcache.writebacks::total            12361                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       306308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       306308                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306428                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306428                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306428                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98471                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98471                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10625919501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10625919501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10625919501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10625919501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10625919501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10625919501                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008662                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005162                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107909.125539                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 107909.125539                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 107909.125539                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107909.125539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 107909.125539                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107909.125539                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995592                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924284130                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708473.438078                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995592                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12818140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12818140                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12818140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12818140                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12818140                       # number of overall hits
system.cpu1.icache.overall_hits::total       12818140                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2760385                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2760385                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2760385                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2760385                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2760385                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2760385                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12818156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12818156                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12818156                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12818156                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12818156                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12818156                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 172524.062500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 172524.062500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 172524.062500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 172524.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 172524.062500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 172524.062500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2424614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2424614                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2424614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2424614                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2424614                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2424614                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 173186.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 173186.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 173186.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 173186.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 173186.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 173186.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47262                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227549618                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47518                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4788.703607                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.648948                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.351052                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826754                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173246                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18423059                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18423059                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4138410                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4138410                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9481                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9481                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9464                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9464                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22561469                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22561469                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22561469                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22561469                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184523                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184523                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       184523                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        184523                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       184523                       # number of overall misses
system.cpu1.dcache.overall_misses::total       184523                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25242066302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25242066302                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25242066302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25242066302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25242066302                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25242066302                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18607582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18607582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4138410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4138410                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9481                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22745992                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22745992                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22745992                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22745992                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009917                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009917                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008112                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008112                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008112                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008112                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136796.314291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136796.314291                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 136796.314291                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 136796.314291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 136796.314291                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 136796.314291                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6742                       # number of writebacks
system.cpu1.dcache.writebacks::total             6742                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137261                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137261                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137261                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137261                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137261                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47262                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47262                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47262                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5918281062                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5918281062                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5918281062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5918281062                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5918281062                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5918281062                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002540                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125222.823029                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125222.823029                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 125222.823029                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 125222.823029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 125222.823029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 125222.823029                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996698                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015231703                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192725.060475                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996698                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12271829                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12271829                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12271829                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12271829                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12271829                       # number of overall hits
system.cpu2.icache.overall_hits::total       12271829                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3180946                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3180946                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3180946                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3180946                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3180946                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3180946                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12271846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12271846                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12271846                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12271846                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12271846                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12271846                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 187114.470588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 187114.470588                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 187114.470588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 187114.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 187114.470588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 187114.470588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2600797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2600797                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2600797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2600797                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2600797                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2600797                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 185771.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 185771.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 185771.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 185771.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 185771.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 185771.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 39947                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               168940075                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40203                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4202.175833                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.877451                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.122549                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9563450                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9563450                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7242165                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7242165                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17348                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17348                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17348                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17348                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16805615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16805615                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16805615                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16805615                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120958                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120958                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       120958                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        120958                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       120958                       # number of overall misses
system.cpu2.dcache.overall_misses::total       120958                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  16359888819                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  16359888819                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  16359888819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16359888819                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  16359888819                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16359888819                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9684408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9684408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7242165                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7242165                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17348                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16926573                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16926573                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16926573                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16926573                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012490                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012490                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135252.639916                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135252.639916                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135252.639916                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135252.639916                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135252.639916                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135252.639916                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8650                       # number of writebacks
system.cpu2.dcache.writebacks::total             8650                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81011                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81011                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81011                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81011                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81011                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        39947                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        39947                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        39947                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        39947                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        39947                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        39947                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4673355560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4673355560                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4673355560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4673355560                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4673355560                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4673355560                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116988.899292                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116988.899292                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116988.899292                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116988.899292                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116988.899292                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116988.899292                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995921                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015786673                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043836.364185                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995921                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12563252                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12563252                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12563252                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12563252                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12563252                       # number of overall hits
system.cpu3.icache.overall_hits::total       12563252                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2848614                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2848614                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2848614                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2848614                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2848614                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2848614                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12563268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12563268                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12563268                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12563268                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12563268                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12563268                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 178038.375000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 178038.375000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 178038.375000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 178038.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 178038.375000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 178038.375000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2430870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2430870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2430870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2430870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2430870                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2430870                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 173633.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 173633.571429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 173633.571429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 173633.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 173633.571429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 173633.571429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51171                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172431410                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51427                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3352.935423                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.219305                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.780695                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911013                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088987                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8914316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8914316                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7014480                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7014480                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17181                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17181                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16272                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16272                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15928796                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15928796                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15928796                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15928796                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       148829                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       148829                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2849                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2849                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       151678                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        151678                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       151678                       # number of overall misses
system.cpu3.dcache.overall_misses::total       151678                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  20415806474                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  20415806474                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    484029188                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    484029188                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  20899835662                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  20899835662                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  20899835662                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  20899835662                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9063145                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9063145                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7017329                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7017329                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16272                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16080474                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16080474                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16080474                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16080474                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016421                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016421                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137176.265876                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137176.265876                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 169894.414882                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 169894.414882                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 137790.817798                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 137790.817798                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 137790.817798                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 137790.817798                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       697859                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 99694.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18100                       # number of writebacks
system.cpu3.dcache.writebacks::total            18100                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97663                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97663                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2844                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2844                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100507                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100507                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100507                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51166                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51166                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51171                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51171                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51171                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6036814129                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6036814129                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1132615                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1132615                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6037946744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6037946744                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6037946744                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6037946744                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005646                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 117984.875288                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 117984.875288                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       226523                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       226523                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 117995.480722                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117995.480722                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 117995.480722                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117995.480722                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
