/***************************************************************************//**
* \file cyreg_hsiom.h
*
* \brief
* HSIOM register definition header
*
* \note
* Generator version: 1.4.0.1252
* Database revision: TVIIC2D6M_CFR
*
********************************************************************************
* \copyright
* Copyright 2016-2019, Cypress Semiconductor Corporation. All rights reserved.
* You may use this file only in accordance with the license, terms, conditions,
* disclaimers, and limitations in the end user license agreement accompanying
* the software package with which this file was provided.
*******************************************************************************/

#ifndef _CYREG_HSIOM_H_
#define _CYREG_HSIOM_H_

#include "cyip_hsiom_v4.h"

/**
  * \brief HSIOM port registers (HSIOM_PRT0)
  */
#define CYREG_HSIOM_PRT0_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300000UL)
#define CYREG_HSIOM_PRT0_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300004UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT1)
  */
#define CYREG_HSIOM_PRT1_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300010UL)
#define CYREG_HSIOM_PRT1_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300014UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT2)
  */
#define CYREG_HSIOM_PRT2_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300020UL)
#define CYREG_HSIOM_PRT2_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300024UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT3)
  */
#define CYREG_HSIOM_PRT3_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300030UL)
#define CYREG_HSIOM_PRT3_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300034UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT4)
  */
#define CYREG_HSIOM_PRT4_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300040UL)
#define CYREG_HSIOM_PRT4_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300044UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT5)
  */
#define CYREG_HSIOM_PRT5_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300050UL)
#define CYREG_HSIOM_PRT5_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300054UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT6)
  */
#define CYREG_HSIOM_PRT6_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300060UL)
#define CYREG_HSIOM_PRT6_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300064UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT7)
  */
#define CYREG_HSIOM_PRT7_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300070UL)
#define CYREG_HSIOM_PRT7_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300074UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT8)
  */
#define CYREG_HSIOM_PRT8_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300080UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT9)
  */
#define CYREG_HSIOM_PRT9_PORT_SEL0      ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300090UL)
#define CYREG_HSIOM_PRT9_PORT_SEL1      ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300094UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT10)
  */
#define CYREG_HSIOM_PRT10_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000A0UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT11)
  */
#define CYREG_HSIOM_PRT11_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000B0UL)
#define CYREG_HSIOM_PRT11_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403000B4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT12)
  */
#define CYREG_HSIOM_PRT12_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000C0UL)
#define CYREG_HSIOM_PRT12_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403000C4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT13)
  */
#define CYREG_HSIOM_PRT13_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000D0UL)
#define CYREG_HSIOM_PRT13_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403000D4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT14)
  */
#define CYREG_HSIOM_PRT14_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000E0UL)
#define CYREG_HSIOM_PRT14_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403000E4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT15)
  */
#define CYREG_HSIOM_PRT15_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403000F0UL)
#define CYREG_HSIOM_PRT15_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403000F4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT16)
  */
#define CYREG_HSIOM_PRT16_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300100UL)
#define CYREG_HSIOM_PRT16_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300104UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT17)
  */
#define CYREG_HSIOM_PRT17_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300110UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT18)
  */
#define CYREG_HSIOM_PRT18_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300120UL)
#define CYREG_HSIOM_PRT18_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300124UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT19)
  */
#define CYREG_HSIOM_PRT19_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300130UL)
#define CYREG_HSIOM_PRT19_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300134UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT20)
  */
#define CYREG_HSIOM_PRT20_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300140UL)
#define CYREG_HSIOM_PRT20_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300144UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT21)
  */
#define CYREG_HSIOM_PRT21_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300150UL)
#define CYREG_HSIOM_PRT21_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300154UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT22)
  */
#define CYREG_HSIOM_PRT22_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300160UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT23)
  */
#define CYREG_HSIOM_PRT23_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300170UL)
#define CYREG_HSIOM_PRT23_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300174UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT24)
  */
#define CYREG_HSIOM_PRT24_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300180UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT25)
  */
#define CYREG_HSIOM_PRT25_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x40300190UL)
#define CYREG_HSIOM_PRT25_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x40300194UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT26)
  */
#define CYREG_HSIOM_PRT26_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403001A0UL)
#define CYREG_HSIOM_PRT26_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403001A4UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT27)
  */
#define CYREG_HSIOM_PRT27_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403001B0UL)

/**
  * \brief HSIOM port registers (HSIOM_PRT28)
  */
#define CYREG_HSIOM_PRT28_PORT_SEL0     ((volatile un_HSIOM_PRT_PORT_SEL0_t*) 0x403001C0UL)
#define CYREG_HSIOM_PRT28_PORT_SEL1     ((volatile un_HSIOM_PRT_PORT_SEL1_t*) 0x403001C4UL)

/**
  * \brief High Speed IO Matrix (HSIOM) (HSIOM0)
  */
#define CYREG_HSIOM_AMUX_SPLIT_CTL0     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302000UL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL1     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302004UL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL2     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302008UL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL3     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x4030200CUL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL4     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302010UL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL5     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302014UL)
#define CYREG_HSIOM_AMUX_SPLIT_CTL6     ((volatile un_HSIOM_AMUX_SPLIT_CTL_t*) 0x40302018UL)
#define CYREG_HSIOM_MONITOR_CTL_0       ((volatile un_HSIOM_MONITOR_CTL_0_t*) 0x40302200UL)

#endif /* _CYREG_HSIOM_H_ */


/* [] END OF FILE */
