#ifndef R9A09G087_EXT_GMAC_H
 #define R9A09G087_EXT_GMAC_H

 #ifdef __cplusplus
extern "C" {
 #endif

/* =========================================================================================================================== */
/* ================                                Interrupt Number Definition                                ================ */
/* =========================================================================================================================== */

/* =========================================================================================================================== */
/* ================                              Device Specific Cluster Section                              ================ */
/* =========================================================================================================================== */

/* =========================================================================================================================== */
/* ================                            Device Specific Peripheral Section                             ================ */
/* =========================================================================================================================== */

/* =========================================================================================================================== */
/* ================                                          R_GMAC0                                          ================ */
/* =========================================================================================================================== */

typedef struct                            /*!< (@ 0x80100000) R_GMAC0 Structure                                          */
{
    union
    {
        __IOM uint32_t MAC_Configuration; /*!< (@ 0x00000000) MAC Configuration Register                                 */

        struct
        {
            __IOM uint32_t RE     : 1;    /*!< [0..0] Receiver Enable                                                    */
            __IOM uint32_t TE     : 1;    /*!< [1..1] Transmitter Enable                                                 */
            __IOM uint32_t PRELEN : 2;    /*!< [3..2] Preamble Length for Transmit packets                               */
            __IOM uint32_t DC     : 1;    /*!< [4..4] Deferral Check                                                     */
            __IOM uint32_t BL     : 2;    /*!< [6..5] Back-Off Limit                                                     */
            uint32_t              : 1;
            __IOM uint32_t DR     : 1;    /*!< [8..8] Disable Retry                                                      */
            __IOM uint32_t DCRS   : 1;    /*!< [9..9] Disable Carrier Sense During Transmission                          */
            __IOM uint32_t DO     : 1;    /*!< [10..10] Disable Receive Own                                              */
            __IOM uint32_t ECRSFD : 1;    /*!< [11..11] Enable Carrier Sense Before Transmission in Full-Duplex
                                           *   Mode                                                                      */
            __IOM uint32_t LM     : 1;    /*!< [12..12] Loopback Mode                                                    */
            __IOM uint32_t DM     : 1;    /*!< [13..13] Duplex Mode                                                      */
            __IOM uint32_t FES    : 1;    /*!< [14..14] Speed                                                            */
            __IOM uint32_t PS     : 1;    /*!< [15..15] Port Select                                                      */
            __IOM uint32_t JE     : 1;    /*!< [16..16] Jumbo Packet Enable                                              */
            __IOM uint32_t JD     : 1;    /*!< [17..17] Jabber Disable                                                   */
            __IOM uint32_t BE     : 1;    /*!< [18..18] Packet Burst Enable                                              */
            __IOM uint32_t WD     : 1;    /*!< [19..19] Watchdog Disable                                                 */
            __IOM uint32_t ACS    : 1;    /*!< [20..20] Automatic Pad or CRC Stripping                                   */
            __IOM uint32_t CST    : 1;    /*!< [21..21] CRC stripping for Type packets                                   */
            __IOM uint32_t S2KP   : 1;    /*!< [22..22] IEEE 802.3as Support for 2K Packets                              */
            __IOM uint32_t GPSLCE : 1;    /*!< [23..23] Giant Packet Size Limit Control Enable                           */
            __IOM uint32_t IPG    : 3;    /*!< [26..24] Inter-Packet Gap                                                 */
            __IOM uint32_t IPC    : 1;    /*!< [27..27] Checksum Offload                                                 */
            uint32_t              : 3;
            __IOM uint32_t ARPEN  : 1;    /*!< [31..31] ARP Offload Enable                                               */
        } MAC_Configuration_b;
    };

    union
    {
        __IOM uint32_t MAC_Ext_Configuration; /*!< (@ 0x00000004) MAC Extended Configuration Register                        */

        struct
        {
            __IOM uint32_t GPSL   : 14;       /*!< [13..0] Giant Packet Size Limit                                           */
            uint32_t              : 2;
            __IOM uint32_t DCRCC  : 1;        /*!< [16..16] Disable CRC Checking for Received Packets                        */
            __IOM uint32_t SPEN   : 1;        /*!< [17..17] SPEN                                                             */
            __IOM uint32_t USP    : 1;        /*!< [18..18] Unicast Slow Protocol Packet Detect                              */
            __IOM uint32_t PDC    : 1;        /*!< [19..19] PDC                                                              */
            __IOM uint32_t HDSMS  : 3;        /*!< [22..20] Maximum Size for Splitting the Header Data                       */
            uint32_t              : 1;
            __IOM uint32_t EIPGEN : 1;        /*!< [24..24] EIPGEN                                                           */
            __IOM uint32_t EIPG   : 5;        /*!< [29..25] Extended Inter-Packet Gap                                        */
            __IOM uint32_t APDIM  : 1;        /*!< [30..30] ARP Packet Drop if IP Address Mismatch                           */
            uint32_t              : 1;
        } MAC_Ext_Configuration_b;
    };

    union
    {
        __IOM uint32_t MAC_Packet_Filter; /*!< (@ 0x00000008) MAC Packet Filter register                                 */

        struct
        {
            __IOM uint32_t PR   : 1;      /*!< [0..0] Promiscuous Mode                                                   */
            __IOM uint32_t HUC  : 1;      /*!< [1..1] Hash Unicast                                                       */
            __IOM uint32_t HMC  : 1;      /*!< [2..2] Hash Multicast                                                     */
            __IOM uint32_t DAIF : 1;      /*!< [3..3] DA Inverse Filtering                                               */
            __IOM uint32_t PM   : 1;      /*!< [4..4] Pass All Multicast                                                 */
            __IOM uint32_t DBF  : 1;      /*!< [5..5] Disable Broadcast Packets                                          */
            __IOM uint32_t PCF  : 2;      /*!< [7..6] Pass Control Packets                                               */
            __IOM uint32_t SAIF : 1;      /*!< [8..8] SA Inverse Filtering                                               */
            __IOM uint32_t SAF  : 1;      /*!< [9..9] Source Address Filter Enable                                       */
            __IOM uint32_t HPF  : 1;      /*!< [10..10] Hash or Perfect Filter                                           */
            uint32_t            : 5;
            __IOM uint32_t VTFE : 1;      /*!< [16..16] VLAN Tag Filter Enable                                           */
            uint32_t            : 3;
            __IOM uint32_t IPFE : 1;      /*!< [20..20] Layer 3 and Layer 4 Filter Enable                                */
            __IOM uint32_t DNTU : 1;      /*!< [21..21] Drop Non-TCP/UDP over IP Packets                                 */
            uint32_t            : 9;
            __IOM uint32_t RA   : 1;      /*!< [31..31] Receive All                                                      */
        } MAC_Packet_Filter_b;
    };

    union
    {
        __IOM uint32_t MAC_Watchdog_Timeout; /*!< (@ 0x0000000C) Watchdog Timeout register                                  */

        struct
        {
            __IOM uint32_t WTO : 4;          /*!< [3..0] Watchdog Timeout                                                   */
            uint32_t           : 4;
            __IOM uint32_t PWE : 1;          /*!< [8..8] Programmable Watchdog Enable                                       */
            uint32_t           : 23;
        } MAC_Watchdog_Timeout_b;
    };

    struct
    {
        union
        {
            __IOM uint32_t MAC_HASH_TABLE_REG; /*!< (@ 0x00000010) Hash Table Register n (n = 0 to 7)                         */

            struct
            {
                __IOM uint32_t HT : 32;        /*!< [31..0] MAC Hash Table n-th 32 Bits                                       */
            } MAC_HASH_TABLE_REG_b;
        };
    }             MAC_HASH_TABLE_REG[8];
    __IM uint32_t RESERVED[8];

    union
    {
        __IOM uint32_t MAC_VLAN_Tag_Ctrl; /*!< (@ 0x00000050) VLAN Tag Control Register                                  */

        struct
        {
            __IOM uint32_t OB      : 1;   /*!< [0..0] Operation Busy                                                     */
            __IOM uint32_t CT      : 1;   /*!< [1..1] Command Type                                                       */
            __IOM uint32_t OFS     : 4;   /*!< [5..2] Offset                                                             */
            uint32_t               : 10;
            __IOM uint32_t ETV     : 1;   /*!< [16..16] Enable 12-Bit VLAN Tag Comparison for VLAN Hash Filtering        */
            __IOM uint32_t VTIM    : 1;   /*!< [17..17] VLAN Tag Inverse Match Enable                                    */
            __IOM uint32_t ESVL    : 1;   /*!< [18..18] Enable S-VLAN                                                    */
            __IOM uint32_t ERSVLM  : 1;   /*!< [19..19] Enable Receive S-VLAN Match for VLAN Hash Filtering              */
            __IOM uint32_t DOVLTC  : 1;   /*!< [20..20] Disable VLAN Type Check for VLAN Hash Filtering                  */
            __IOM uint32_t EVLS    : 2;   /*!< [22..21] Enable VLAN Tag Stripping on Receive                             */
            uint32_t               : 1;
            __IOM uint32_t EVLRXS  : 1;   /*!< [24..24] Enable VLAN Tag in Rx status                                     */
            __IOM uint32_t VTHM    : 1;   /*!< [25..25] VLAN Tag Hash Table Match Enable                                 */
            __IOM uint32_t EDVLP   : 1;   /*!< [26..26] Enable Double VLAN Processing                                    */
            __IOM uint32_t ERIVLT  : 1;   /*!< [27..27] Enable Inner VLAN Tag Comparison                                 */
            __IOM uint32_t EIVLS   : 2;   /*!< [29..28] Enable Inner VLAN Tag Stripping on Receive                       */
            uint32_t               : 1;
            __IOM uint32_t EIVLRXS : 1;   /*!< [31..31] Enable Inner VLAN Tag in Rx Status                               */
        } MAC_VLAN_Tag_Ctrl_b;
    };

    union
    {
        __IOM uint32_t MAC_VLAN_Tag_Data; /*!< (@ 0x00000054) VLAN Tag Data Register                                     */

        struct
        {
            __IOM uint32_t VID     : 16;  /*!< [15..0] VLAN Tag ID                                                       */
            __IOM uint32_t VEN     : 1;   /*!< [16..16] VLAN Tag Enable                                                  */
            __IOM uint32_t ETV     : 1;   /*!< [17..17] 12-Bit or 16-Bit VLAN Comparison                                 */
            __IOM uint32_t DOVLTC  : 1;   /*!< [18..18] Disable VLAN Type Comparison                                     */
            __IOM uint32_t ERSVLM  : 1;   /*!< [19..19] Enable S-VLAN Match for received Frames                          */
            __IOM uint32_t RIVLT   : 1;   /*!< [20..20] Enable Inner VLAN Tag Comparison                                 */
            uint32_t               : 3;
            __IOM uint32_t DMACHEN : 1;   /*!< [24..24] DMA Channel Number Enable                                        */
            __IOM uint32_t DMACHN  : 3;   /*!< [27..25] DMA Channel Number                                               */
            uint32_t               : 4;
        } MAC_VLAN_Tag_Data_b;
    };

    union
    {
        __IOM uint32_t MAC_VLAN_Hash_Table; /*!< (@ 0x00000058) VLAN Hash Table Register                                   */

        struct
        {
            __IOM uint32_t VLHT : 16;       /*!< [15..0] VLAN Hash Table                                                   */
            uint32_t            : 16;
        } MAC_VLAN_Hash_Table_b;
    };
    __IM uint32_t RESERVED1[5];

    union
    {
        __IOM uint32_t MAC_Q0_Tx_Flow_Ctrl; /*!< (@ 0x00000070) Flow Control register                                      */

        struct
        {
            __IOM uint32_t FCB_BPA : 1;     /*!< [0..0] Flow Control Busy or Back pressure Activate                        */
            __IOM uint32_t TFE     : 1;     /*!< [1..1] Transmit Flow Control Enable                                       */
            uint32_t               : 2;
            __IOM uint32_t PLT     : 3;     /*!< [6..4] Pause Low Threshold                                                */
            __IOM uint32_t DZPQ    : 1;     /*!< [7..7] Disable Zero-Quanta Pause                                          */
            uint32_t               : 8;
            __IOM uint32_t PT      : 16;    /*!< [31..16] Pause Time                                                       */
        } MAC_Q0_Tx_Flow_Ctrl_b;
    };
    __IM uint32_t RESERVED2[7];

    union
    {
        __IOM uint32_t MAC_Rx_Flow_Ctrl; /*!< (@ 0x00000090) Receive Flow Control register                              */

        struct
        {
            __IOM uint32_t RFE : 1;      /*!< [0..0] Receive Flow Control Enable                                        */
            __IOM uint32_t UP  : 1;      /*!< [1..1] Unicast Pause Packet Detect                                        */
            uint32_t           : 30;
        } MAC_Rx_Flow_Ctrl_b;
    };

    union
    {
        __IOM uint32_t MAC_RxQ_Ctrl4;  /*!< (@ 0x00000094) Receive Queue Control 4 register                           */

        struct
        {
            __IOM uint32_t UFFQE : 1;  /*!< [0..0] Unicast Address Filter Fail Packets Queuing Enable                 */
            __IOM uint32_t UFFQ  : 3;  /*!< [3..1] Unicast Address Filter Fail Packets Queue                          */
            uint32_t             : 4;
            __IOM uint32_t MFFQE : 1;  /*!< [8..8] Multicast Address Filter Fail Packets Queuing Enable               */
            __IOM uint32_t MFFQ  : 3;  /*!< [11..9] Multicast Address Filter Fail Packets Queue                       */
            uint32_t             : 4;
            __IOM uint32_t VFFQE : 1;  /*!< [16..16] VLAN Tag Filter Fail Packets Queuing Enable                      */
            __IOM uint32_t VFFQ  : 3;  /*!< [19..17] VLAN Tag Filter Fail Packets Queue                               */
            uint32_t             : 12;
        } MAC_RxQ_Ctrl4_b;
    };
    __IM uint32_t RESERVED3[2];

    union
    {
        __IOM uint32_t MAC_RxQ_Ctrl0;  /*!< (@ 0x000000A0) Receive Queue Control 0 register                           */

        struct
        {
            __IOM uint32_t RXQ0EN : 2; /*!< [1..0] Receive Queue 0 Enable                                             */
            __IOM uint32_t RXQ1EN : 2; /*!< [3..2] Receive Queue 1 Enable                                             */
            __IOM uint32_t RXQ2EN : 2; /*!< [5..4] Receive Queue 2 Enable                                             */
            __IOM uint32_t RXQ3EN : 2; /*!< [7..6] Receive Queue 3 Enable                                             */
            __IOM uint32_t RXQ4EN : 2; /*!< [9..8] Receive Queue 4 Enable                                             */
            __IOM uint32_t RXQ5EN : 2; /*!< [11..10] Receive Queue 5 Enable                                           */
            __IOM uint32_t RXQ6EN : 2; /*!< [13..12] Receive Queue 6 Enable                                           */
            __IOM uint32_t RXQ7EN : 2; /*!< [15..14] Receive Queue 7 Enable                                           */
            uint32_t              : 16;
        } MAC_RxQ_Ctrl0_b;
    };

    union
    {
        __IOM uint32_t MAC_RxQ_Ctrl1;   /*!< (@ 0x000000A4) Receive Queue Control 1 register                           */

        struct
        {
            __IOM uint32_t AVCPQ   : 3; /*!< [2..0] AV Untagged Control Packets Queue                                  */
            uint32_t               : 1;
            __IOM uint32_t PTPQ    : 3; /*!< [6..4] PTP Packets Queue                                                  */
            uint32_t               : 5;
            __IOM uint32_t UPQ     : 3; /*!< [14..12] Untagged Packet Queue                                            */
            uint32_t               : 1;
            __IOM uint32_t MCBCQ   : 3; /*!< [18..16] Multicast and Broadcast Queue                                    */
            uint32_t               : 1;
            __IOM uint32_t MCBCQEN : 1; /*!< [20..20] Multicast and Broadcast Queue Enable                             */
            __IOM uint32_t TACPQE  : 1; /*!< [21..21] Tagged AV Control Packets Queuing Enable                         */
            __IOM uint32_t TPQC    : 2; /*!< [23..22] Tagged PTP over Ethernet Packets Queuing Control                 */
            __IOM uint32_t FPRQ    : 3; /*!< [26..24] Frame Preemption Residue Queue                                   */
            uint32_t               : 1;
            __IOM uint32_t OMCBCQ  : 1; /*!< [28..28] OMCBCQ                                                           */
            __IOM uint32_t TBRQE   : 1; /*!< [29..29] Type Field Based Rx Queuing Enable                               */
            uint32_t               : 2;
        } MAC_RxQ_Ctrl1_b;
    };

    union
    {
        __IOM uint32_t MAC_RxQ_Ctrl2;  /*!< (@ 0x000000A8) Receive Queue Control 2 register                           */

        struct
        {
            __IOM uint32_t PSRQ0 : 8;  /*!< [7..0] Priorities Selected in the Receive Queue 0                         */
            __IOM uint32_t PSRQ1 : 8;  /*!< [15..8] Priorities Selected in the Receive Queue 1                        */
            __IOM uint32_t PSRQ2 : 8;  /*!< [23..16] Priorities Selected in the Receive Queue 2                       */
            __IOM uint32_t PSRQ3 : 8;  /*!< [31..24] Priorities Selected in the Receive Queue 3                       */
        } MAC_RxQ_Ctrl2_b;
    };

    union
    {
        __IOM uint32_t MAC_RxQ_Ctrl3;  /*!< (@ 0x000000AC) Receive Queue Control 3 register                           */

        struct
        {
            __IOM uint32_t PSRQ4 : 8;  /*!< [7..0] Priorities Selected in the Receive Queue 4                         */
            __IOM uint32_t PSRQ5 : 8;  /*!< [15..8] Priorities Selected in the Receive Queue 5                        */
            __IOM uint32_t PSRQ6 : 8;  /*!< [23..16] Priorities Selected in the Receive Queue 6                       */
            __IOM uint32_t PSRQ7 : 8;  /*!< [31..24] Priorities Selected in the Receive Queue 7                       */
        } MAC_RxQ_Ctrl3_b;
    };

    union
    {
        __IM uint32_t MAC_Interrupt_Status; /*!< (@ 0x000000B0) MAC Interrupt Status Register                              */

        struct
        {
            uint32_t                : 4;
            __IM uint32_t PMTIS     : 1; /*!< [4..4] PMT Interrupt Status                                               */
            __IM uint32_t LPIIS     : 1; /*!< [5..5] LPI Interrupt Status                                               */
            uint32_t                : 2;
            __IM uint32_t MMCIS     : 1; /*!< [8..8] MMC Interrupt Status                                               */
            __IM uint32_t MMCRXIS   : 1; /*!< [9..9] MMC Receive Interrupt Status                                       */
            __IM uint32_t MMCTXIS   : 1; /*!< [10..10] MMC Transmit Interrupt Status                                    */
            __IM uint32_t MMCRXIPIS : 1; /*!< [11..11] MMC Receive Checksum Offload Interrupt Status                    */
            __IM uint32_t TSIS      : 1; /*!< [12..12] Timestamp Interrupt Status                                       */
            __IM uint32_t TXSTSIS   : 1; /*!< [13..13] Transmit Status Interrupt                                        */
            __IM uint32_t RXSTSIS   : 1; /*!< [14..14] Receive Status Interrupt                                         */
            uint32_t                : 2;
            __IM uint32_t FPEIS     : 1; /*!< [17..17] Frame Preemption Interrupt Status                                */
            __IM uint32_t MDIOIS    : 1; /*!< [18..18] MDIO Interrupt Status                                            */
            __IM uint32_t MFTIS     : 1; /*!< [19..19] MMC FPE Transmit Interrupt Status                                */
            __IM uint32_t MFRIS     : 1; /*!< [20..20] MMC FPE Receive Interrupt Status                                 */
            uint32_t                : 11;
        } MAC_Interrupt_Status_b;
    };

    union
    {
        __IOM uint32_t MAC_Interrupt_Enable; /*!< (@ 0x000000B4) MAC Interrupt Enable Register                              */

        struct
        {
            uint32_t               : 3;
            __IOM uint32_t PHYIE   : 1; /*!< [3..3] PHY Interrupt Enable                                               */
            __IOM uint32_t PMTIE   : 1; /*!< [4..4] PMT Interrupt Enable                                               */
            __IOM uint32_t LPIIE   : 1; /*!< [5..5] LPI Interrupt Enable                                               */
            uint32_t               : 6;
            __IOM uint32_t TSIE    : 1; /*!< [12..12] Timestamp Interrupt Enable                                       */
            __IOM uint32_t TXSTSIE : 1; /*!< [13..13] Transmit Status Interrupt Enable                                 */
            __IOM uint32_t RXSTSIE : 1; /*!< [14..14] Receive Status Interrupt Enable                                  */
            uint32_t               : 2;
            __IOM uint32_t FPEIE   : 1; /*!< [17..17] Frame Preemption Interrupt Enable                                */
            __IOM uint32_t MDIOIE  : 1; /*!< [18..18] MDIO Interrupt Enable                                            */
            uint32_t               : 13;
        } MAC_Interrupt_Enable_b;
    };

    union
    {
        __IM uint32_t MAC_Rx_Tx_Status; /*!< (@ 0x000000B8) Receive and Transmit Status Register                       */

        struct
        {
            __IM uint32_t TJT   : 1;    /*!< [0..0] Transmit Jabber Timeout                                            */
            __IM uint32_t NCARR : 1;    /*!< [1..1] No Carrier                                                         */
            __IM uint32_t LCARR : 1;    /*!< [2..2] Loss of Carrier                                                    */
            __IM uint32_t EXDEF : 1;    /*!< [3..3] Excessive Deferral                                                 */
            __IM uint32_t LCOL  : 1;    /*!< [4..4] Late Collision                                                     */
            __IM uint32_t EXCOL : 1;    /*!< [5..5] Excessive Collisions                                               */
            uint32_t            : 2;
            __IM uint32_t RWT   : 1;    /*!< [8..8] Receive Watchdog Timeout                                           */
            uint32_t            : 23;
        } MAC_Rx_Tx_Status_b;
    };
    __IM uint32_t RESERVED4;

    union
    {
        __IOM uint32_t MAC_PMT_Control_Status; /*!< (@ 0x000000C0) PMT Control and Status Register                            */

        struct
        {
            __IOM uint32_t PWRDWN     : 1;     /*!< [0..0] Power Down                                                         */
            __IOM uint32_t MGKPKTEN   : 1;     /*!< [1..1] Magic Packet Enable                                                */
            __IOM uint32_t RWKPKTEN   : 1;     /*!< [2..2] Remote Wake-Up Packet Enable                                       */
            uint32_t                  : 2;
            __IM uint32_t MGKPRCVD    : 1;     /*!< [5..5] Magic Packet Received                                              */
            __IM uint32_t RWKPRCVD    : 1;     /*!< [6..6] Remote Wake-Up Packet Received                                     */
            uint32_t                  : 2;
            __IOM uint32_t GLBLUCAST  : 1;     /*!< [9..9] Global Unicast                                                     */
            __IOM uint32_t RWKPFE     : 1;     /*!< [10..10] Remote Wake-up Packet Forwarding Enable                          */
            uint32_t                  : 13;
            __IM uint32_t RWKPTR      : 5;     /*!< [28..24] Remote Wake-up FIFO Pointer                                      */
            uint32_t                  : 2;
            __IOM uint32_t RWKFILTRST : 1;     /*!< [31..31] Remote Wake-Up Packet Filter Register Pointer Reset              */
        } MAC_PMT_Control_Status_b;
    };

    union
    {
        __IOM uint32_t MAC_RWK_Packet_Filter; /*!< (@ 0x000000C4) Remote Wakeup Filter Register                              */

        struct
        {
            __IOM uint32_t WKUPFRMFTR : 32;   /*!< [31..0] RWK Packet Filter                                                 */
        } MAC_RWK_Packet_Filter_b;
    };
    __IM uint32_t RESERVED5[2];

    union
    {
        __IOM uint32_t MAC_LPI_Control_Status; /*!< (@ 0x000000D0) LPI Control and Status Register                            */

        struct
        {
            __IM uint32_t TLPIEN  : 1;         /*!< [0..0] Transmit LPI Entry                                                 */
            __IM uint32_t TLPIEX  : 1;         /*!< [1..1] Transmit LPI Exit                                                  */
            __IM uint32_t RLPIEN  : 1;         /*!< [2..2] Receive LPI Entry                                                  */
            __IM uint32_t RLPIEX  : 1;         /*!< [3..3] Receive LPI Exit                                                   */
            uint32_t              : 4;
            __IM uint32_t TLPIST  : 1;         /*!< [8..8] Transmit LPI State                                                 */
            __IM uint32_t RLPIST  : 1;         /*!< [9..9] Receive LPI State                                                  */
            uint32_t              : 6;
            __IOM uint32_t LPIEN  : 1;         /*!< [16..16] LPI Enable                                                       */
            __IOM uint32_t PLS    : 1;         /*!< [17..17] PHY Link Status                                                  */
            uint32_t              : 1;
            __IOM uint32_t LPITXA : 1;         /*!< [19..19] LPI Tx Automate                                                  */
            __IOM uint32_t LPIATE : 1;         /*!< [20..20] LPI Timer Enable                                                 */
            uint32_t              : 11;
        } MAC_LPI_Control_Status_b;
    };

    union
    {
        __IOM uint32_t MAC_LPI_Timers_Control; /*!< (@ 0x000000D4) LPI Timers Control Register                                */

        struct
        {
            __IOM uint32_t TWT : 16;           /*!< [15..0] LPI TW Timer                                                      */
            __IOM uint32_t LST : 10;           /*!< [25..16] LPI LS Timer                                                     */
            uint32_t           : 6;
        } MAC_LPI_Timers_Control_b;
    };

    union
    {
        __IOM uint32_t MAC_LPI_Entry_Timer; /*!< (@ 0x000000D8) LPI entry timer Register                                   */

        struct
        {
            uint32_t             : 3;
            __IOM uint32_t LPIET : 17; /*!< [19..3] LPI Entry Timer                                                   */
            uint32_t             : 12;
        } MAC_LPI_Entry_Timer_b;
    };

    union
    {
        __IOM uint32_t MAC_1US_Tic_Counter;   /*!< (@ 0x000000DC) LP1 1us Tick Counter Register                              */

        struct
        {
            __IOM uint32_t TIC_1US_CNTR : 12; /*!< [11..0] 1US TIC Counter                                                   */
            uint32_t                    : 20;
        } MAC_1US_Tic_Counter_b;
    };
    __IM uint32_t RESERVED6[12];

    union
    {
        __IM uint32_t MAC_Version;     /*!< (@ 0x00000110) Version Register                                           */

        struct
        {
            __IM uint32_t VER : 16;    /*!< [15..0] Version                                                           */
            uint32_t          : 16;
        } MAC_Version_b;
    };

    union
    {
        __IM uint32_t MAC_Debug;        /*!< (@ 0x00000114) MAC Debug Register                                         */

        struct
        {
            __IM uint32_t RPESTS   : 1; /*!< [0..0] MAC GMII or MII Receive Protocol Engine Status                     */
            __IM uint32_t RFCFCSTS : 2; /*!< [2..1] MAC Receive Packet Controller FIFO Status                          */
            uint32_t               : 13;
            __IM uint32_t TPESTS   : 1; /*!< [16..16] MAC GMII or MII Transmit Protocol Engine Status                  */
            __IM uint32_t TFCSTS   : 2; /*!< [18..17] MAC Transmit Packet Controller Status                            */
            uint32_t               : 13;
        } MAC_Debug_b;
    };
    __IM uint32_t RESERVED7;

    union
    {
        __IM uint32_t MAC_HW_Feature0;      /*!< (@ 0x0000011C) MAC Hardware Feature 0 Register                            */

        struct
        {
            __IM uint32_t MIISEL       : 1; /*!< [0..0] 10 or 100 Mbps Support                                             */
            __IM uint32_t GMIISEL      : 1; /*!< [1..1] 1000 Mbps Support                                                  */
            __IM uint32_t HDSEL        : 1; /*!< [2..2] Half-duplex Support                                                */
            uint32_t                   : 1;
            __IM uint32_t VLHASH       : 1; /*!< [4..4] VLAN Hash Filter Selected                                          */
            __IM uint32_t SMASEL       : 1; /*!< [5..5] SMA (MDIO) Interface                                               */
            __IM uint32_t RWKSEL       : 1; /*!< [6..6] PMT Remote Wake-up Packet Enable                                   */
            __IM uint32_t MGKSEL       : 1; /*!< [7..7] PMT Magic Packet Enable                                            */
            __IM uint32_t MMCSEL       : 1; /*!< [8..8] RMON Module Enable                                                 */
            __IM uint32_t ARPOFFSEL    : 1; /*!< [9..9] ARP Offload Enabled                                                */
            uint32_t                   : 2;
            __IM uint32_t TSSEL        : 1; /*!< [12..12] IEEE 1588-2008 Timestamp Enabled                                 */
            __IM uint32_t EEESEL       : 1; /*!< [13..13] Energy Efficient Ethernet Enabled                                */
            __IM uint32_t TXCOESEL     : 1; /*!< [14..14] Transmit Checksum Offload Enabled                                */
            uint32_t                   : 1;
            __IM uint32_t RXCOESEL     : 1; /*!< [16..16] Receive Checksum Offload Enabled                                 */
            uint32_t                   : 1;
            __IM uint32_t ADDMACADRSEL : 5; /*!< [22..18] MAC Addresses 1-31 Selected                                      */
            uint32_t                   : 2;
            __IM uint32_t TSSTSSEL     : 2; /*!< [26..25] Timestamp System Time Source                                     */
            uint32_t                   : 5;
        } MAC_HW_Feature0_b;
    };

    union
    {
        __IM uint32_t MAC_HW_Feature1;    /*!< (@ 0x00000120) MAC Hardware Feature 1 Register                            */

        struct
        {
            __IM uint32_t RXFIFOSIZE : 5; /*!< [4..0] MTL Receive FIFO Size                                              */
            uint32_t                 : 1;
            __IM uint32_t TXFIFOSIZE : 5; /*!< [10..6] MTL Transmit FIFO Size                                            */
            __IM uint32_t OSTEN      : 1; /*!< [11..11] One-Step Timestamping Enable                                     */
            __IM uint32_t PTOEN      : 1; /*!< [12..12] PTP Offload Enable                                               */
            uint32_t                 : 1;
            __IM uint32_t ADDR64     : 2; /*!< [15..14] Address Width                                                    */
            uint32_t                 : 1;
            __IM uint32_t SPHEN      : 1; /*!< [17..17] Split Header Feature Enable                                      */
            uint32_t                 : 2;
            __IM uint32_t AVSEL      : 1; /*!< [20..20] AV Feature Enable                                                */
            uint32_t                 : 2;
            __IM uint32_t POUOST     : 1; /*!< [23..23] One Step for PTP over UDP/IP Feature Enable                      */
            __IM uint32_t HASHTBLSZ  : 2; /*!< [25..24] Hash Table Size                                                  */
            uint32_t                 : 1;
            __IM uint32_t L3L4FNUM   : 4; /*!< [30..27] Total number of L3 or L4 Filters                                 */
            uint32_t                 : 1;
        } MAC_HW_Feature1_b;
    };

    union
    {
        __IM uint32_t MAC_HW_Feature2;    /*!< (@ 0x00000124) MAC Hardware Feature 2 Register                            */

        struct
        {
            __IM uint32_t RXQCNT     : 4; /*!< [3..0] Number of MTL Receive Queues                                       */
            uint32_t                 : 2;
            __IM uint32_t TXQCNT     : 4; /*!< [9..6] Number of MTL Transmit Queues                                      */
            uint32_t                 : 2;
            __IM uint32_t RXCHCNT    : 4; /*!< [15..12] Number of DMA Receive Channels                                   */
            uint32_t                 : 2;
            __IM uint32_t TXCHCNT    : 4; /*!< [21..18] Number of DMA Transmit Channels                                  */
            uint32_t                 : 6;
            __IM uint32_t AUXSNAPNUM : 3; /*!< [30..28] Number of Auxiliary Snapshot Inputs                              */
            uint32_t                 : 1;
        } MAC_HW_Feature2_b;
    };

    union
    {
        __IM uint32_t MAC_HW_Feature3; /*!< (@ 0x00000128) MAC Hardware Feature 3 Register                            */

        struct
        {
            __IM uint32_t NRVF    : 3; /*!< [2..0] Number of Extended VLAN Tag Filters Enabled                        */
            uint32_t              : 2;
            __IM uint32_t DVLAN   : 1; /*!< [5..5] Double VLAN Tag Processing Selected                                */
            uint32_t              : 3;
            __IM uint32_t PDUPSEL : 1; /*!< [9..9] Broadcast/Multicast Packet Duplication                             */
            uint32_t              : 6;
            __IM uint32_t ESTSEL  : 1; /*!< [16..16] Enhancements to Scheduled Traffic Enable                         */
            __IM uint32_t ESTDEP  : 3; /*!< [19..17] Depth of the Gate Control List                                   */
            __IM uint32_t ESTWID  : 2; /*!< [21..20] Width of the Time Interval field in the Gate Control
                                        *   List                                                                      */
            uint32_t             : 4;
            __IM uint32_t FPESEL : 1;  /*!< [26..26] Frame Preemption Enable                                          */
            __IM uint32_t TBSSEL : 1;  /*!< [27..27] Time Based Scheduling Enable                                     */
            uint32_t             : 4;
        } MAC_HW_Feature3_b;
    };
    __IM uint32_t RESERVED8[53];

    union
    {
        __IOM uint32_t MAC_MDIO_Address; /*!< (@ 0x00000200) MDIO Address Register                                      */

        struct
        {
            __IOM uint32_t GB   : 1;     /*!< [0..0] GMII Busy                                                          */
            __IOM uint32_t C45E : 1;     /*!< [1..1] C45E                                                               */
            __IOM uint32_t GOC  : 2;     /*!< [3..2] GMII Operation Command                                             */
            __IOM uint32_t SKAP : 1;     /*!< [4..4] SKAP                                                               */
            uint32_t            : 3;
            __IOM uint32_t CR   : 4;     /*!< [11..8] CSR Clock Range                                                   */
            __IOM uint32_t NTC  : 3;     /*!< [14..12] Number of Trailing Clocks                                        */
            uint32_t            : 1;
            __IOM uint32_t RDA  : 5;     /*!< [20..16] Register or Device AddressFor clause 45 PHY: Specifies
                                          *   the selected MDIO device.For clause 45 PHY: Specifies the
                                          *   selected MDIO device.                                                     */
            __IOM uint32_t PA : 5;       /*!< [25..21] Specifies the address of the PHY device, out of the
                                          *   32 possible PHY devices.                                                  */
            __IOM uint32_t BTB : 1;      /*!< [26..26] BTB                                                              */
            __IOM uint32_t PSE : 1;      /*!< [27..27] PSE                                                              */
            uint32_t           : 4;
        } MAC_MDIO_Address_b;
    };

    union
    {
        __IOM uint32_t MAC_MDIO_Data;  /*!< (@ 0x00000204) MDIO Data Register                                         */

        struct
        {
            __IOM uint32_t GD : 16;    /*!< [15..0] GMII Data                                                         */
            __IOM uint32_t RA : 16;    /*!< [31..16] Register Address                                                 */
        } MAC_MDIO_Data_b;
    };
    __IM uint32_t RESERVED9[2];

    union
    {
        __IOM uint32_t MAC_ARP_Address; /*!< (@ 0x00000210) ARP Address Register                                       */

        struct
        {
            __IOM uint32_t ARPPA : 32;  /*!< [31..0] ARP Protocol Address                                              */
        } MAC_ARP_Address_b;
    };
    __IM uint32_t RESERVED10[7];

    union
    {
        __IOM uint32_t MAC_CSR_SW_Ctrl; /*!< (@ 0x00000230) CSR Software Control Register                              */

        struct
        {
            __IOM uint32_t RCWE : 1;    /*!< [0..0] Register Clear on Write 1 Enable                                   */
            uint32_t            : 7;
            __IOM uint32_t SEEN : 1;    /*!< [8..8] Slave Error Response Enable                                        */
            uint32_t            : 23;
        } MAC_CSR_SW_Ctrl_b;
    };

    union
    {
        __IOM uint32_t MAC_FPE_CTRL_STS; /*!< (@ 0x00000234) Frame Preemption Control and Status Register               */

        struct
        {
            __IOM uint32_t EFPE     : 1; /*!< [0..0] Enable Tx Frame Preemption                                         */
            __IOM uint32_t SVER     : 1; /*!< [1..1] Send Verify mPacket                                                */
            __IOM uint32_t SRSP     : 1; /*!< [2..2] Send Respond mPacket                                               */
            __IOM uint32_t S1_SET_0 : 1; /*!< [3..3] Synopsys Reserved, Must be set to "0".                             */
            uint32_t                : 12;
            __IOM uint32_t RVER     : 1; /*!< [16..16] Received Verify Frame                                            */
            __IOM uint32_t RRSP     : 1; /*!< [17..17] Received Respond Frame                                           */
            __IOM uint32_t TVER     : 1; /*!< [18..18] Transmitted Verify Frame                                         */
            __IOM uint32_t TRSP     : 1; /*!< [19..19] Transmitted Respond Frame                                        */
            uint32_t                : 12;
        } MAC_FPE_CTRL_STS_b;
    };

    union
    {
        __IOM uint32_t MAC_Ext_Cfg1;    /*!< (@ 0x00000238) Split Mode Control Register                                */

        struct
        {
            __IOM uint32_t SPLOFST : 7; /*!< [6..0] Split Offset                                                       */
            uint32_t               : 1;
            __IOM uint32_t SPLM    : 2; /*!< [9..8] Split Mode                                                         */
            uint32_t               : 6;
            __IOM uint32_t SAVO    : 7; /*!< [22..16] Split AV Offset                                                  */
            uint32_t               : 1;
            __IOM uint32_t SAVE    : 1; /*!< [24..24] Split AV EnableWhen this bit is set to 1, and the received
                                         *   packet is an AV Type packet, the header is split at SAVO[6:0]
                                         *   bytes from the beginning of Length/Type field of the packet,
                                         *   for L2 Split.When this bit is set to 0, header is split
                                         *   at SPLOFST[6:0] bytes from the beginning of Length/Type
                                         *   field of the frame, for L2 Split.                                         */
            uint32_t : 7;
        } MAC_Ext_Cfg1_b;
    };
    __IM uint32_t RESERVED11[49];

    struct
    {
        union
        {
            __IOM uint32_t MAC_ADDRESS_HIGH; /*!< (@ 0x00000300) MAC Address i High register                                */

            struct
            {
                __IOM uint32_t ADDRHI : 16;  /*!< [15..0] MAC Address1 [47:32]                                              */
                __IOM uint32_t DCS    : 8;   /*!< [23..16] DMA Channel Select                                               */
                __IOM uint32_t MBC    : 6;   /*!< [29..24] Mask Byte Control                                                */
                __IOM uint32_t SA     : 1;   /*!< [30..30] Source Address                                                   */
                __IOM uint32_t AE     : 1;   /*!< [31..31] Address Enable                                                   */
            } MAC_ADDRESS_HIGH_b;
        };

        union
        {
            __IOM uint32_t MAC_ADDRESS_LOW; /*!< (@ 0x00000304) MAC Address i Low register                                 */

            struct
            {
                __IOM uint32_t ADDRLO : 32; /*!< [31..0] MAC Address i [31:0]                                               */
            } MAC_ADDRESS_LOW_b;
        };
    }             MAC_Addr[32];
    __IM uint32_t RESERVED12[192];
    union
    {
        __IOM uint32_t MMC_Control;        /*!< (@ 0x00000700) MMC Control Register                                       */

        struct
        {
            __IOM uint32_t CNTRST     : 1; /*!< [0..0] Counters Reset                                                     */
            __IOM uint32_t CNTSTOPRO  : 1; /*!< [1..1] Counter Stop Rollover                                              */
            __IOM uint32_t RSTONRD    : 1; /*!< [2..2] Reset on Read                                                      */
            __IOM uint32_t CNTFREEZ   : 1; /*!< [3..3] MMC Counter Freeze                                                 */
            __IOM uint32_t CNTPRST    : 1; /*!< [4..4] Counters Preset                                                    */
            __IOM uint32_t CNTPRSTLVL : 1; /*!< [5..5] Full-Half Preset                                                   */
            uint32_t                  : 2;
            __IOM uint32_t UCDBC      : 1; /*!< [8..8] Update MMC Counters for Dropped Broadcast Packets                  */
            uint32_t                  : 23;
        } MMC_Control_b;
    };

    union
    {
        __IM uint32_t MMC_Rx_Interrupt;           /*!< (@ 0x00000704) MMC Receive Interrupt Register                             */

        struct
        {
            __IM uint32_t RXGBPKTIS   : 1;        /*!< [0..0] MMC Receive Good Bad Packet Counter Interrupt Status               */
            __IM uint32_t RXGBOCTIS   : 1;        /*!< [1..1] MMC Receive Good Bad Octet Counter Interrupt Status                */
            __IM uint32_t RXGOCTIS    : 1;        /*!< [2..2] MMC Receive Good Octet Counter Interrupt Status                    */
            __IM uint32_t RXBCGPIS    : 1;        /*!< [3..3] MMC Receive Broadcast Good Packet Counter Interrupt Status         */
            __IM uint32_t RXMCGPIS    : 1;        /*!< [4..4] MMC Receive Multicast Good Packet Counter Interrupt Status         */
            __IM uint32_t RXCRCERPIS  : 1;        /*!< [5..5] MMC Receive CRC Error Packet Counter Interrupt Status              */
            __IM uint32_t RXALGNERPIS : 1;        /*!< [6..6] MMC Receive Alignment Error Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RXRUNTPIS   : 1;        /*!< [7..7] MMC Receive Runt Packet Counter Interrupt Status                   */
            __IM uint32_t RXJABERPIS  : 1;        /*!< [8..8] MMC Receive Jabber Error Packet Counter Interrupt Status           */
            __IM uint32_t RXUSIZEGPIS : 1;        /*!< [9..9] MMC Receive Undersize Good Packet Counter Interrupt Status         */
            __IM uint32_t RXOSIZEGPIS : 1;        /*!< [10..10] MMC Receive Oversize Good Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RX64OCTGBPIS : 1;       /*!< [11..11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RX65T127OCTGBPIS : 1;   /*!< [12..12] MMC Receive 65 to 127 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t RX128T255OCTGBPIS : 1;  /*!< [13..13] MMC Receive 128 to 255 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t RX256T511OCTGBPIS : 1;  /*!< [14..14] MMC Receive 256 to 511 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t RX512T1023OCTGBPIS : 1; /*!< [15..15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t RX1024TMAXOCTGBPIS : 1; /*!< [16..16] MMC Receive 1024 to Maximum Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t RXUCGPIS    : 1;        /*!< [17..17] MMC Receive Unicast Good Packet Counter Interrupt Status         */
            __IM uint32_t RXLENERPIS  : 1;        /*!< [18..18] MMC Receive Length Error Packet Counter Interrupt Status         */
            __IM uint32_t RXORANGEPIS : 1;        /*!< [19..19] MMC Receive Out Of Range Error Packet Counter Interrupt
                                                   *   Status.                                                                   */
            __IM uint32_t RXPAUSPIS : 1;          /*!< [20..20] MMC Receive Pause Packet Counter Interrupt Status                */
            __IM uint32_t RXFOVPIS  : 1;          /*!< [21..21] MMC Receive FIFO Overflow Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RXVLANGBPIS : 1;        /*!< [22..22] MMC Receive VLAN Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RXWDOGPIS : 1;          /*!< [23..23] MMC Receive Watchdog Error Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t RXRCVERRPIS : 1;        /*!< [24..24] MMC Receive Error Packet Counter Interrupt Status                */
            __IM uint32_t RXCTRLPIS   : 1;        /*!< [25..25] MMC Receive Control Packet Counter Interrupt Status              */
            __IM uint32_t RXLPIUSCIS  : 1;        /*!< [26..26] MMC Receive LPI microsecond counter interrupt status             */
            __IM uint32_t RXLPITRCIS  : 1;        /*!< [27..27] MMC Receive LPI transition counter interrupt status              */
            uint32_t                  : 4;
        } MMC_Rx_Interrupt_b;
    };

    union
    {
        __IM uint32_t MMC_Tx_Interrupt;           /*!< (@ 0x00000708) MMC Transmit Interrupt Register                            */

        struct
        {
            __IM uint32_t TXGBOCTIS : 1;          /*!< [0..0] MMC Transmit Good Bad Octet Counter Interrupt Status               */
            __IM uint32_t TXGBPKTIS : 1;          /*!< [1..1] MMC Transmit Good Bad Packet Counter Interrupt Status              */
            __IM uint32_t TXBCGPIS  : 1;          /*!< [2..2] MMC Transmit Broadcast Good Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXMCGPIS : 1;           /*!< [3..3] MMC Transmit Multicast Good Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TX64OCTGBPIS : 1;       /*!< [4..4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TX65T127OCTGBPIS : 1;   /*!< [5..5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TX128T255OCTGBPIS : 1;  /*!< [6..6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TX256T511OCTGBPIS : 1;  /*!< [7..7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TX512T1023OCTGBPIS : 1; /*!< [8..8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TX1024TMAXOCTGBPIS : 1; /*!< [9..9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TXUCGBPIS : 1;          /*!< [10..10] MMC Transmit Unicast Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXMCGBPIS : 1;          /*!< [11..11] MMC Transmit Multicast Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXBCGBPIS : 1;          /*!< [12..12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXUFLOWERPIS : 1;       /*!< [13..13] MMC Transmit Underflow Error Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXSCOLGPIS : 1;         /*!< [14..14] MMC Transmit Single Collision Good Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXMCOLGPIS : 1;         /*!< [15..15] MMC Transmit Multiple Collision Good Packet Counter
                                                   *   Interrupt Status                                                          */
            __IM uint32_t TXDEFPIS    : 1;        /*!< [16..16] MMC Transmit Deferred Packet Counter Interrupt Status            */
            __IM uint32_t TXLATCOLPIS : 1;        /*!< [17..17] MMC Transmit Late Collision Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXEXCOLPIS : 1;         /*!< [18..18] MMC Transmit Excessive Collision Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXCARERPIS : 1;         /*!< [19..19] MMC Transmit Carrier Error Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXGOCTIS   : 1;         /*!< [20..20] MMC Transmit Good Octet Counter Interrupt Status                 */
            __IM uint32_t TXGPKTIS   : 1;         /*!< [21..21] MMC Transmit Good Packet Counter Interrupt Status                */
            __IM uint32_t TXEXDEFPIS : 1;         /*!< [22..22] MMC Transmit Excessive Deferral Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXPAUSPIS   : 1;        /*!< [23..23] MMC Transmit Pause Packet Counter Interrupt Status               */
            __IM uint32_t TXVLANGPIS  : 1;        /*!< [24..24] MMC Transmit VLAN Good Packet Counter Interrupt Status           */
            __IM uint32_t TXOSIZEGPIS : 1;        /*!< [25..25] MMC Transmit Oversize Good Packet Counter Interrupt
                                                   *   Status                                                                    */
            __IM uint32_t TXLPIUSCIS : 1;         /*!< [26..26] MMC Transmit LPI microsecond counter interrupt status            */
            __IM uint32_t TXLPITRCIS : 1;         /*!< [27..27] MMC Transmit LPI transition counter interrupt status             */
            uint32_t                 : 4;
        } MMC_Tx_Interrupt_b;
    };

    union
    {
        __IOM uint32_t MMC_Rx_Interrupt_Mask;      /*!< (@ 0x0000070C) MMC Receive Interrupt Mask Register                        */

        struct
        {
            __IOM uint32_t RXGBPKTIM   : 1;        /*!< [0..0] MMC Receive Good Bad Packet Counter Interrupt Mask                 */
            __IOM uint32_t RXGBOCTIM   : 1;        /*!< [1..1] MMC Receive Good Bad Octet Counter Interrupt Mask                  */
            __IOM uint32_t RXGOCTIM    : 1;        /*!< [2..2] MMC Receive Good Octet Counter Interrupt Mask                      */
            __IOM uint32_t RXBCGPIM    : 1;        /*!< [3..3] MMC Receive Broadcast Good Packet Counter Interrupt Mask           */
            __IOM uint32_t RXMCGPIM    : 1;        /*!< [4..4] MMC Receive Multicast Good Packet Counter Interrupt Mask           */
            __IOM uint32_t RXCRCERPIM  : 1;        /*!< [5..5] MMC Receive CRC Error Packet Counter Interrupt Mask                */
            __IOM uint32_t RXALGNERPIM : 1;        /*!< [6..6] MMC Receive Alignment Error Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RXRUNTPIM   : 1;        /*!< [7..7] MMC Receive Runt Packet Counter Interrupt Mask                     */
            __IOM uint32_t RXJABERPIM  : 1;        /*!< [8..8] MMC Receive Jabber Error Packet Counter Interrupt Mask             */
            __IOM uint32_t RXUSIZEGPIM : 1;        /*!< [9..9] MMC Receive Undersize Good Packet Counter Interrupt Mask           */
            __IOM uint32_t RXOSIZEGPIM : 1;        /*!< [10..10] MMC Receive Oversize Good Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RX64OCTGBPIM : 1;       /*!< [11..11] MMC Receive 64 Octet Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RX65T127OCTGBPIM : 1;   /*!< [12..12] MMC Receive 65 to 127 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t RX128T255OCTGBPIM : 1;  /*!< [13..13] MMC Receive 128 to 255 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t RX256T511OCTGBPIM : 1;  /*!< [14..14] MMC Receive 256 to 511 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t RX512T1023OCTGBPIM : 1; /*!< [15..15] MMC Receive 512 to 1023 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t RX1024TMAXOCTGBPIM : 1; /*!< [16..16] MMC Receive 1024 to Maximum Octet Good Bad Packet Counter
                                                    *   Interrupt Mask.                                                           */
            __IOM uint32_t RXUCGPIM    : 1;        /*!< [17..17] MMC Receive Unicast Good Packet Counter Interrupt Mask           */
            __IOM uint32_t RXLENERPIM  : 1;        /*!< [18..18] MMC Receive Length Error Packet Counter Interrupt Mask           */
            __IOM uint32_t RXORANGEPIM : 1;        /*!< [19..19] MMC Receive Out Of Range Error Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RXPAUSPIM : 1;          /*!< [20..20] MMC Receive Pause Packet Counter Interrupt Mask                  */
            __IOM uint32_t RXFOVPIM  : 1;          /*!< [21..21] MMC Receive FIFO Overflow Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RXVLANGBPIM : 1;        /*!< [22..22] MMC Receive VLAN Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RXWDOGPIM : 1;          /*!< [23..23] MMC Receive Watchdog Error Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t RXRCVERRPIM : 1;        /*!< [24..24] MMC Receive Error Packet Counter Interrupt Mask                  */
            __IOM uint32_t RXCTRLPIM   : 1;        /*!< [25..25] MMC Receive Control Packet Counter Interrupt Mask                */
            __IOM uint32_t RXLPIUSCIM  : 1;        /*!< [26..26] MMC Receive LPI microsecond counter interrupt Mask               */
            __IOM uint32_t RXLPITRCIM  : 1;        /*!< [27..27] MMC Receive LPI transition counter interrupt Mask                */
            uint32_t                   : 4;
        } MMC_Rx_Interrupt_Mask_b;
    };

    union
    {
        __IOM uint32_t MMC_Tx_Interrupt_Mask;      /*!< (@ 0x00000710) MMC Transmit Interrupt Mask Register                       */

        struct
        {
            __IOM uint32_t TXGBOCTIM : 1;          /*!< [0..0] MMC Transmit Good Bad Octet Counter Interrupt Mask                 */
            __IOM uint32_t TXGBPKTIM : 1;          /*!< [1..1] MMC Transmit Good Bad Packet Counter Interrupt Mask                */
            __IOM uint32_t TXBCGPIM  : 1;          /*!< [2..2] MMC Transmit Broadcast Good Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXMCGPIM : 1;           /*!< [3..3] MMC Transmit Multicast Good Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TX64OCTGBPIM : 1;       /*!< [4..4] MMC Transmit 64 Octet Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TX65T127OCTGBPIM : 1;   /*!< [5..5] MMC Transmit 65 to 127 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TX128T255OCTGBPIM : 1;  /*!< [6..6] MMC Transmit 128 to 255 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TX256T511OCTGBPIM : 1;  /*!< [7..7] MMC Transmit 256 to 511 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TX512T1023OCTGBPIM : 1; /*!< [8..8] MMC Transmit 512 to 1023 Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TX1024TMAXOCTGBPIM : 1; /*!< [9..9] MMC Transmit 1024 to Maximum Octet Good Bad Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TXUCGBPIM : 1;          /*!< [10..10] MMC Transmit Unicast Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXMCGBPIM : 1;          /*!< [11..11] MMC Transmit Multicast Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXBCGBPIM : 1;          /*!< [12..12] MMC Transmit Broadcast Good Bad Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXUFLOWERPIM : 1;       /*!< [13..13] MMC Transmit Underflow Error Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXSCOLGPIM : 1;         /*!< [14..14] MMC Transmit Single Collision Good Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXMCOLGPIM : 1;         /*!< [15..15] MMC Transmit Multiple Collision Good Packet Counter
                                                    *   Interrupt Mask                                                            */
            __IOM uint32_t TXDEFPIM    : 1;        /*!< [16..16] MMC Transmit Deferred Packet Counter Interrupt Mask              */
            __IOM uint32_t TXLATCOLPIM : 1;        /*!< [17..17] MMC Transmit Late Collision Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXEXCOLPIM : 1;         /*!< [18..18] MMC Transmit Excessive Collision Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXCARERPIM : 1;         /*!< [19..19] MMC Transmit Carrier Error Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXGOCTIM   : 1;         /*!< [20..20] MMC Transmit Good Octet Counter Interrupt Mask                   */
            __IOM uint32_t TXGPKTIM   : 1;         /*!< [21..21] MMC Transmit Good Packet Counter Interrupt Mask                  */
            __IOM uint32_t TXEXDEFPIM : 1;         /*!< [22..22] MMC Transmit Excessive Deferral Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXPAUSPIM   : 1;        /*!< [23..23] MMC Transmit Pause Packet Counter Interrupt Mask                 */
            __IOM uint32_t TXVLANGPIM  : 1;        /*!< [24..24] MMC Transmit VLAN Good Packet Counter Interrupt Mask             */
            __IOM uint32_t TXOSIZEGPIM : 1;        /*!< [25..25] MMC Transmit Oversize Good Packet Counter Interrupt
                                                    *   Mask                                                                      */
            __IOM uint32_t TXLPIUSCIM : 1;         /*!< [26..26] MMC Transmit LPI microsecond counter interrupt Mask              */
            __IOM uint32_t TXLPITRCIM : 1;         /*!< [27..27] MMC Transmit LPI transition counter interrupt Mask               */
            uint32_t                  : 4;
        } MMC_Tx_Interrupt_Mask_b;
    };

    union
    {
        __IM uint32_t Tx_Octet_Count_Good_Bad; /*!< (@ 0x00000714) Transmit Octet Count for Good and Bad 64 Byte
                                                *                  Packets                                                    */

        struct
        {
            __IM uint32_t TXOCTGB : 32;        /*!< [31..0] Tx Octet Count Good Bad                                           */
        } Tx_Octet_Count_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Packet_Count_Good_Bad; /*!< (@ 0x00000718) Transmit Packet Count for Good and Bad Packets             */

        struct
        {
            __IM uint32_t TXPKTGB : 32;         /*!< [31..0] Tx Packet Count Good Bad                                          */
        } Tx_Packet_Count_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Broadcast_Packets_Good; /*!< (@ 0x0000071C) Transmit Packet Count for Good Broadcast Packets           */

        struct
        {
            __IM uint32_t TXBCASTG : 32;         /*!< [31..0] Tx Broadcast Packets Good                                         */
        } Tx_Broadcast_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Tx_Multicast_Packets_Good; /*!< (@ 0x00000720) Transmit Packet Count for Good Multicast Packets           */

        struct
        {
            __IM uint32_t TXMCASTG : 32;         /*!< [31..0] Tx Multicast Packets Good                                         */
        } Tx_Multicast_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Tx_64Octets_Packets_Good_Bad; /*!< (@ 0x00000724) Transmit Octet Count for Good and Bad 64 Byte
                                                     *                  Packets                                                    */

        struct
        {
            __IM uint32_t TX64OCTGB : 32;           /*!< [31..0] Tx 64Octets Packets Good_Bad                                      */
        } Tx_64Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_65To127Octets_Packets_Good_Bad; /*!< (@ 0x00000728) Transmit Octet Count for Good and Bad 65 to 127
                                                          *             Bytes Packets                                              */

        struct
        {
            __IM uint32_t TX65_127OCTGB : 32;            /*!< [31..0] Tx 65To127Octets Packets Good Bad                                 */
        } Tx_65To127Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_128To255Octets_Packets_Good_Bad; /*!< (@ 0x0000072C) Transmit Octet Count for Good and Bad 128 to
                                                           *            255 Bytes Packets                                          */

        struct
        {
            __IM uint32_t TX128_255OCTGB : 32;            /*!< [31..0] Tx 128To255Octets Packets Good Bad                                */
        } Tx_128To255Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_256To511Octets_Packets_Good_Bad; /*!< (@ 0x00000730) Transmit Octet Count for Good and Bad 256 to
                                                           *            511 Bytes Packets                                          */

        struct
        {
            __IM uint32_t TX256_511OCTGB : 32;            /*!< [31..0] Tx 256To511Octets Packets Good Bad                                */
        } Tx_256To511Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_512To1023Octets_Packets_Good_Bad; /*!< (@ 0x00000734) Transmit Octet Count for Good and Bad 512 to
                                                            *           1023 Bytes Packets                                         */

        struct
        {
            __IM uint32_t TX512_1023OCTGB : 32;            /*!< [31..0] Tx 512To1023Octets Packets Good Bad                               */
        } Tx_512To1023Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_1024ToMaxOctets_Packets_Good_Bad; /*!< (@ 0x00000738) Transmit Octet Count for Good and Bad 1024 to
                                                            *           Maxsize Bytes Packets                                      */

        struct
        {
            __IM uint32_t TX1024_MAXOCTGB : 32;            /*!< [31..0] Tx 1024ToMaxOctets Packets Good Bad                               */
        } Tx_1024ToMaxOctets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Unicast_Packets_Good_Bad; /*!< (@ 0x0000073C) Transmit Packet Count for Good and Bad Unicast
                                                    *                  Packets                                                    */

        struct
        {
            __IM uint32_t TXUCASTGB : 32;          /*!< [31..0] Tx Unicast Packets Good Bad                                       */
        } Tx_Unicast_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Multicast_Packets_Good_Bad; /*!< (@ 0x00000740) Transmit Packet Count for Good and Bad Multicast
                                                      *                 Packets                                                    */

        struct
        {
            __IM uint32_t TXMCASTGB : 32;            /*!< [31..0] Tx Multicast Packets Good Bad                                     */
        } Tx_Multicast_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Broadcast_Packets_Good_Bad; /*!< (@ 0x00000744) Transmit Packet Count for Good and Bad Broadcast
                                                      *                 Packets                                                    */

        struct
        {
            __IM uint32_t TXBCASTGB : 32;            /*!< [31..0] Tx Broadcast Packets Good Bad                                     */
        } Tx_Broadcast_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Tx_Underflow_Error_Packets; /*!< (@ 0x00000748) Transmit Packet Count for Underflow Error Packets          */

        struct
        {
            __IM uint32_t TXUNDRFLW : 32;         /*!< [31..0] Tx Underflow Error Packets                                        */
        } Tx_Underflow_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Single_Collision_Good_Packets; /*!< (@ 0x0000074C) Transmit Packet Count for Packets Transmitted
                                                         *              after Single Collision                                     */

        struct
        {
            __IM uint32_t TXSNGLCOLG : 32;              /*!< [31..0] Tx Single Collision Good Packets                                  */
        } Tx_Single_Collision_Good_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Multiple_Collision_Good_Packets; /*!< (@ 0x00000750) Transmit Packet Count for Packets Transmitted
                                                           *            after Multiple Collision                                   */

        struct
        {
            __IM uint32_t TXMULTCOLG : 32;                /*!< [31..0] Tx Multiple Collision Good Packets                                */
        } Tx_Multiple_Collision_Good_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Deferred_Packets; /*!< (@ 0x00000754) Transmit Packet Count for Deferred Packets                 */

        struct
        {
            __IM uint32_t TXDEFRD : 32;    /*!< [31..0] Tx Deferred Packets                                               */
        } Tx_Deferred_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Late_Collision_Packets; /*!< (@ 0x00000758) Transmit Packet Count for Late Collision Error
                                                  *                  Packets                                                    */

        struct
        {
            __IM uint32_t TXLATECOL : 32;        /*!< [31..0] Tx Late Collision Packets                                         */
        } Tx_Late_Collision_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Excessive_Collision_Packets; /*!< (@ 0x0000075C) Transmit Packet Count for Excessive Collision
                                                       *                Error Packets                                              */

        struct
        {
            __IM uint32_t TXEXSCOL : 32;              /*!< [31..0] Tx Excessive Collision Packets                                    */
        } Tx_Excessive_Collision_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Carrier_Error_Packets; /*!< (@ 0x00000760) Transmit Packet Count for Carrier Sense Error
                                                 *                  Packets                                                    */

        struct
        {
            __IM uint32_t TXCARR : 32;          /*!< [31..0] Tx Carrier Error Packets                                          */
        } Tx_Carrier_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_Octet_Count_Good; /*!< (@ 0x00000764) Transmit Octet Count for Good Packets                      */

        struct
        {
            __IM uint32_t TXOCTG : 32;     /*!< [31..0] Tx Octet Count Good                                               */
        } Tx_Octet_Count_Good_b;
    };

    union
    {
        __IM uint32_t Tx_Packet_Count_Good; /*!< (@ 0x00000768) Transmit Packet Count for Good Packets                     */

        struct
        {
            __IM uint32_t TXPKTG : 32;      /*!< [31..0] Tx Packet Count Good                                              */
        } Tx_Packet_Count_Good_b;
    };

    union
    {
        __IM uint32_t Tx_Excessive_Deferral_Error; /*!< (@ 0x0000076C) Transmit Packet Count for Excessive Deferral
                                                    *                  Error Packets                                              */

        struct
        {
            __IM uint32_t TXEXSDEF : 32;           /*!< [31..0] Tx Excessive Deferral Error                                       */
        } Tx_Excessive_Deferral_Error_b;
    };

    union
    {
        __IM uint32_t Tx_Pause_Packets; /*!< (@ 0x00000770) Transmit Packet Count for Good PAUSE Packets               */

        struct
        {
            __IM uint32_t TXPAUSE : 32; /*!< [31..0] Tx Pause Packets                                                  */
        } Tx_Pause_Packets_b;
    };

    union
    {
        __IM uint32_t Tx_VLAN_Packets_Good; /*!< (@ 0x00000774) Transmit Packet Count for Good VLAN Packets                */

        struct
        {
            __IM uint32_t TXVLANG : 32;     /*!< [31..0] Tx VLAN Packets Good                                              */
        } Tx_VLAN_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Tx_OSize_Packets_Good; /*!< (@ 0x00000778) Transmit Packet Count for Good Oversize Packets            */

        struct
        {
            __IM uint32_t TXOSIZG : 32;      /*!< [31..0] Tx OSize Packets Good                                             */
        } Tx_OSize_Packets_Good_b;
    };
    __IM uint32_t RESERVED13;

    union
    {
        __IM uint32_t Rx_Packets_Count_Good_Bad; /*!< (@ 0x00000780) Receive Packet Count for Good and Bad Packets              */

        struct
        {
            __IM uint32_t RXPKTGB : 32;          /*!< [31..0] Rx Packets Count Good Bad                                         */
        } Rx_Packets_Count_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_Octet_Count_Good_Bad; /*!< (@ 0x00000784) Receive Octet Count for Good and Bad Packets               */

        struct
        {
            __IM uint32_t RXOCTGB : 32;        /*!< [31..0] Rx Octet Count Good Bad                                           */
        } Rx_Octet_Count_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_Octet_Count_Good; /*!< (@ 0x00000788) Receive Octet Count for Good Packets                       */

        struct
        {
            __IM uint32_t RXOCTG : 32;     /*!< [31..0] Rx Octet Count Good                                               */
        } Rx_Octet_Count_Good_b;
    };

    union
    {
        __IM uint32_t Rx_Broadcast_Packets_Good; /*!< (@ 0x0000078C) Receive Packet Count for Good Broadcast Packets            */

        struct
        {
            __IM uint32_t RXBCASTG : 32;         /*!< [31..0] Rx Broadcast Packets Good                                         */
        } Rx_Broadcast_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Rx_Multicast_Packets_Good; /*!< (@ 0x00000790) Receive Packet Count for Good Multicast Packets            */

        struct
        {
            __IM uint32_t RXMCASTG : 32;         /*!< [31..0] Rx Multicast Packets Good                                         */
        } Rx_Multicast_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Rx_CRC_Error_Packets; /*!< (@ 0x00000794) Receive Packet Count for CRC Error Packets                 */

        struct
        {
            __IM uint32_t RXCRCERR : 32;    /*!< [31..0] Rx CRC Error Packets                                              */
        } Rx_CRC_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Alignment_Error_Packets; /*!< (@ 0x00000798) Receive Packet Count for Alignment Error Packets           */

        struct
        {
            __IM uint32_t RXALGNERR : 32;         /*!< [31..0] Rx Alignment Error Packets                                        */
        } Rx_Alignment_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Runt_Error_Packets; /*!< (@ 0x0000079C) Receive Packet Count for Runt Error Packets                */

        struct
        {
            __IM uint32_t RXRUNTERR : 32;    /*!< [31..0] Rx Runt Error Packets                                             */
        } Rx_Runt_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Jabber_Error_Packets; /*!< (@ 0x000007A0) Receive Packet Count for Jabber Error Packets              */

        struct
        {
            __IM uint32_t RXJABERR : 32;       /*!< [31..0] Rx Jabber Error Packets                                           */
        } Rx_Jabber_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Undersize_Packets_Good; /*!< (@ 0x000007A4) Receive Packet Count for Undersize Packets                 */

        struct
        {
            __IM uint32_t RXUNDERSZG : 32;       /*!< [31..0] Rx Undersize Packets Good                                         */
        } Rx_Undersize_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Rx_Oversize_Packets_Good; /*!< (@ 0x000007A8) Receive Packet Count for Oversize Packets                  */

        struct
        {
            __IM uint32_t RXOVERSZG : 32;       /*!< [31..0] Rx Oversize Packets Good                                          */
        } Rx_Oversize_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Rx_64Octets_Packets_Good_Bad; /*!< (@ 0x000007AC) Receive Packet Count for Good and Bad 64 Byte
                                                     *                  Packets                                                    */

        struct
        {
            __IM uint32_t RX64OCTGB : 32;           /*!< [31..0] Rx 64 Octets Packets Good Bad                                     */
        } Rx_64Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_65To127Octets_Packets_Good_Bad; /*!< (@ 0x000007B0) Receive Packet Count for Good and Bad 65 to 127
                                                          *             Bytes Packets                                              */

        struct
        {
            __IM uint32_t RX65_127OCTGB : 32;            /*!< [31..0] Rx 65-127 Octets Packets Good Bad                                 */
        } Rx_65To127Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_128To255Octets_Packets_Good_Bad; /*!< (@ 0x000007B4) Receive Packet Count for Good and Bad 128 to
                                                           *            255 Bytes Packets                                          */

        struct
        {
            __IM uint32_t RX128_255OCTGB : 32;            /*!< [31..0] Rx 128-255 Octets Packets Good Bad                                */
        } Rx_128To255Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_256To511Octets_Packets_Good_Bad; /*!< (@ 0x000007B8) Receive Packet Count for Good and Bad 256 to
                                                           *            511 Bytes Packets                                          */

        struct
        {
            __IM uint32_t RX256_511OCTGB : 32;            /*!< [31..0] Rx 256-511 Octets Packets Good Bad                                */
        } Rx_256To511Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_512To1023Octets_Packets_Good_Bad; /*!< (@ 0x000007BC) Receive Packet Count for Good and Bad 512 to
                                                            *           1,023 Bytes Packets                                        */

        struct
        {
            __IM uint32_t RX512_1023OCTGB : 32;            /*!< [31..0] RX 512-1023 Octets Packets Good Bad                               */
        } Rx_512To1023Octets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_1024ToMaxOctets_Packets_Good_Bad; /*!< (@ 0x000007C0) Receive Packet Count for Good and Bad 1,024 to
                                                            *           Maxsize Bytes Packets                                      */

        struct
        {
            __IM uint32_t RX1024_MAXOCTGB : 32;            /*!< [31..0] Rx 1024-Max Octets Good Bad                                       */
        } Rx_1024ToMaxOctets_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_Unicast_Packets_Good; /*!< (@ 0x000007C4) Receive Packet Count for Good Unicast Packets              */

        struct
        {
            __IM uint32_t RXUCASTG : 32;       /*!< [31..0] Rx Unicast Packets Good                                           */
        } Rx_Unicast_Packets_Good_b;
    };

    union
    {
        __IM uint32_t Rx_Length_Error_Packets; /*!< (@ 0x000007C8) Receive Packet Count for Length Error Packets              */

        struct
        {
            __IM uint32_t RXLENERR : 32;       /*!< [31..0] Rx Length Error Packets                                           */
        } Rx_Length_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Out_Of_Range_Type_Packets; /*!< (@ 0x000007CC) Receive Packet Count for Out of Range Packets              */

        struct
        {
            __IM uint32_t RXOUTOFRNG : 32;          /*!< [31..0] Rx Out of Range Type Packet                                       */
        } Rx_Out_Of_Range_Type_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Pause_Packets;    /*!< (@ 0x000007D0) Receive Packet Count for PAUSE Packets                     */

        struct
        {
            __IM uint32_t RXPAUSEPKT : 32; /*!< [31..0] Rx Pause Packets                                                  */
        } Rx_Pause_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_FIFO_Overflow_Packets; /*!< (@ 0x000007D4) Receive Packet Count for FIFO Overflow Packets             */

        struct
        {
            __IM uint32_t RXFIFOOVFL : 32;      /*!< [31..0] Rx FIFO Overflow Packets                                          */
        } Rx_FIFO_Overflow_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_VLAN_Packets_Good_Bad; /*!< (@ 0x000007D8) Receive Packet Count for Good and Bad VLAN Packets         */

        struct
        {
            __IM uint32_t RXVLANPKTGB : 32;     /*!< [31..0] Rx VLAN Packets Good Bad                                          */
        } Rx_VLAN_Packets_Good_Bad_b;
    };

    union
    {
        __IM uint32_t Rx_Watchdog_Error_Packets; /*!< (@ 0x000007DC) Receive Packet Count for Watchdog Error Packets            */

        struct
        {
            __IM uint32_t RXWDGERR : 32;         /*!< [31..0] Rx Watchdog Error Packets                                         */
        } Rx_Watchdog_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Receive_Error_Packets; /*!< (@ 0x000007E0) Receive Packet Count for Receive Error Packets             */

        struct
        {
            __IM uint32_t RXRCVERR : 32;        /*!< [31..0] Rx Receive Error Packets                                          */
        } Rx_Receive_Error_Packets_b;
    };

    union
    {
        __IM uint32_t Rx_Control_Packets_Good; /*!< (@ 0x000007E4) Receive Packet Count for Good Control Packets              */

        struct
        {
            __IM uint32_t RXCTRLG : 32;        /*!< [31..0] Rx Control Packets Good                                           */
        } Rx_Control_Packets_Good_b;
    };
    __IM uint32_t RESERVED14;

    union
    {
        __IM uint32_t Tx_LPI_USEC_Cntr;  /*!< (@ 0x000007EC) Tx LPI Microseconds Counter                                */

        struct
        {
            __IM uint32_t TXLPIUSC : 32; /*!< [31..0] Tx LPI Microseconds Counter                                       */
        } Tx_LPI_USEC_Cntr_b;
    };

    union
    {
        __IM uint32_t Tx_LPI_Tran_Cntr;  /*!< (@ 0x000007F0) Tx LPI Transition Counter                                  */

        struct
        {
            __IM uint32_t TXLPITRC : 32; /*!< [31..0] Tx LPI Transition counter                                         */
        } Tx_LPI_Tran_Cntr_b;
    };

    union
    {
        __IM uint32_t Rx_LPI_USEC_Cntr;  /*!< (@ 0x000007F4) Rx LPI Microseconds Counter                                */

        struct
        {
            __IM uint32_t RXLPIUSC : 32; /*!< [31..0] Rx LPI Microseconds Counter                                       */
        } Rx_LPI_USEC_Cntr_b;
    };

    union
    {
        __IM uint32_t Rx_LPI_Tran_Cntr;  /*!< (@ 0x000007F8) Rx LPI Transition Counter                                  */

        struct
        {
            __IM uint32_t RXLPITRC : 32; /*!< [31..0] Rx LPI Transition counter                                         */
        } Rx_LPI_Tran_Cntr_b;
    };
    __IM uint32_t RESERVED15;

    union
    {
        __IOM uint32_t MMC_IPC_Rx_Interrupt_Mask; /*!< (@ 0x00000800) MMC Receive Checksum Off load Interrupt Mask
                                                   *                  Register                                                   */

        struct
        {
            __IOM uint32_t RXIPV4GPIM   : 1;      /*!< [0..0] MMC Receive IPV4 Good Packet Counter Interrupt Mask                */
            __IOM uint32_t RXIPV4HERPIM : 1;      /*!< [1..1] MMC Receive IPV4 Header Error Packet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4NOPAYPIM : 1;    /*!< [2..2] MMC Receive IPV4 No Payload Packet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4FRAGPIM : 1;     /*!< [3..3] MMC Receive IPV4 Fragmented Packet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4UDSBLPIM : 1;    /*!< [4..4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter
                                                   *   Interrupt Mask                                                            */
            __IOM uint32_t RXIPV6GPIM   : 1;      /*!< [5..5] MMC Receive IPV6 Good Packet Counter Interrupt Mask                */
            __IOM uint32_t RXIPV6HERPIM : 1;      /*!< [6..6] MMC Receive IPV6 Header Error Packet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV6NOPAYPIM : 1;    /*!< [7..7] MMC Receive IPV6 No Payload Packet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXUDPGPIM    : 1;      /*!< [8..8] MMC Receive UDP Good Packet Counter Interrupt Mask                 */
            __IOM uint32_t RXUDPERPIM   : 1;      /*!< [9..9] MMC Receive UDP Error Packet Counter Interrupt Mask                */
            __IOM uint32_t RXTCPGPIM    : 1;      /*!< [10..10] MMC Receive TCP Good Packet Counter Interrupt Mask               */
            __IOM uint32_t RXTCPERPIM   : 1;      /*!< [11..11] MMC Receive TCP Error Packet Counter Interrupt Mask              */
            __IOM uint32_t RXICMPGPIM   : 1;      /*!< [12..12] MMC Receive ICMP Good Packet Counter Interrupt Mask              */
            __IOM uint32_t RXICMPERPIM  : 1;      /*!< [13..13] MMC Receive ICMP Error Packet Counter Interrupt Mask             */
            uint32_t                    : 2;
            __IOM uint32_t RXIPV4GOIM   : 1;      /*!< [16..16] MMC Receive IPV4 Good Octet Counter Interrupt Mask               */
            __IOM uint32_t RXIPV4HEROIM : 1;      /*!< [17..17] MMC Receive IPV4 Header Error Octet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4NOPAYOIM : 1;    /*!< [18..18] MMC Receive IPV4 No Payload Octet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4FRAGOIM : 1;     /*!< [19..19] MMC Receive IPV4 Fragmented Octet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXIPV4UDSBLOIM : 1;    /*!< [20..20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter
                                                   *   Interrupt Mask                                                            */
            __IOM uint32_t RXIPV6GOIM     : 1;    /*!< [21..21] MMC Receive IPV6 Good Octet Counter Interrupt Mask               */
            __IOM uint32_t RXIPV6HEROIM   : 1;    /*!< [22..22] MMC Receive IPV6 Good Octet Counter Interrupt Mask               */
            __IOM uint32_t RXIPV6NOPAYOIM : 1;    /*!< [23..23] MMC Receive IPV6 Header Error Octet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXUDPGOIM : 1;         /*!< [24..24] MMC Receive IPV6 No Payload Octet Counter Interrupt
                                                   *   Mask                                                                      */
            __IOM uint32_t RXUDPEROIM  : 1;       /*!< [25..25] MMC Receive UDP Good Octet Counter Interrupt Mask                */
            __IOM uint32_t RXTCPGOIM   : 1;       /*!< [26..26] MMC Receive TCP Good Octet Counter Interrupt Mask                */
            __IOM uint32_t RXTCPEROIM  : 1;       /*!< [27..27] MMC Receive TCP Error Octet Counter Interrupt Mask               */
            __IOM uint32_t RXICMPGOIM  : 1;       /*!< [28..28] MMC Receive ICMP Good Octet Counter Interrupt Mask               */
            __IOM uint32_t RXICMPEROIM : 1;       /*!< [29..29] MMC Receive ICMP Error Octet Counter Interrupt Mask              */
            uint32_t                   : 2;
        } MMC_IPC_Rx_Interrupt_Mask_b;
    };
    __IM uint32_t RESERVED16;

    union
    {
        __IM uint32_t MMC_IPC_Rx_Interrupt;   /*!< (@ 0x00000808) MMC Receive Checksum Off load Interrupt Register           */

        struct
        {
            __IM uint32_t RXIPV4GPIS   : 1;   /*!< [0..0] MMC Receive IPV4 Good Packet Counter Interrupt Status              */
            __IM uint32_t RXIPV4HERPIS : 1;   /*!< [1..1] MMC Receive IPV4 Header Error Packet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4NOPAYPIS : 1; /*!< [2..2] MMC Receive IPV4 No Payload Packet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4FRAGPIS : 1;  /*!< [3..3] MMC Receive IPV4 Fragmented Packet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4UDSBLPIS : 1; /*!< [4..4] MMC Receive IPV4 UDP Checksum Disabled Packet Counter
                                               *   Interrupt Status                                                          */
            __IM uint32_t RXIPV6GPIS   : 1;   /*!< [5..5] MMC Receive IPV6 Good Packet Counter Interrupt Status              */
            __IM uint32_t RXIPV6HERPIS : 1;   /*!< [6..6] MMC Receive IPV6 Header Error Packet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV6NOPAYPIS : 1; /*!< [7..7] MMC Receive IPV6 No Payload Packet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXUDPGPIS    : 1;   /*!< [8..8] MMC Receive UDP Good Packet Counter Interrupt Status               */
            __IM uint32_t RXUDPERPIS   : 1;   /*!< [9..9] MMC Receive UDP Error Packet Counter Interrupt Status              */
            __IM uint32_t RXTCPGPIS    : 1;   /*!< [10..10] MMC Receive TCP Good Packet Counter Interrupt Status             */
            __IM uint32_t RXTCPERPIS   : 1;   /*!< [11..11] MMC Receive TCP Error Packet Counter Interrupt Status            */
            __IM uint32_t RXICMPGPIS   : 1;   /*!< [12..12] MMC Receive ICMP Good Packet Counter Interrupt Status            */
            __IM uint32_t RXICMPERPIS  : 1;   /*!< [13..13] MMC Receive ICMP Error Packet Counter Interrupt Status           */
            uint32_t                   : 2;
            __IM uint32_t RXIPV4GOIS   : 1;   /*!< [16..16] MMC Receive IPV4 Good Octet Counter Interrupt Status             */
            __IM uint32_t RXIPV4HEROIS : 1;   /*!< [17..17] MMC Receive IPV4 Header Error Octet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4NOPAYOIS : 1; /*!< [18..18] MMC Receive IPV4 No Payload Octet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4FRAGOIS : 1;  /*!< [19..19] MMC Receive IPV4 Fragmented Octet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV4UDSBLOIS : 1; /*!< [20..20] MMC Receive IPV4 UDP Checksum Disabled Octet Counter
                                               *   Interrupt Status                                                          */
            __IM uint32_t RXIPV6GOIS   : 1;   /*!< [21..21] MMC Receive IPV6 Good Octet Counter Interrupt Status             */
            __IM uint32_t RXIPV6HEROIS : 1;   /*!< [22..22] MMC Receive IPV6 Header Error Octet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXIPV6NOPAYOIS : 1; /*!< [23..23] MMC Receive IPV6 No Payload Octet Counter Interrupt
                                               *   Status                                                                    */
            __IM uint32_t RXUDPGOIS   : 1;    /*!< [24..24] MMC Receive UDP Good Octet Counter Interrupt Status              */
            __IM uint32_t RXUDPEROIS  : 1;    /*!< [25..25] MMC Receive UDP Error Octet Counter Interrupt Status             */
            __IM uint32_t RXTCPGOIS   : 1;    /*!< [26..26] MMC Receive TCP Good Octet Counter Interrupt Status              */
            __IM uint32_t RXTCPEROIS  : 1;    /*!< [27..27] MMC Receive TCP Error Octet Counter Interrupt Status             */
            __IM uint32_t RXICMPGOIS  : 1;    /*!< [28..28] MMC Receive ICMP Good Octet Counter Interrupt Status             */
            __IM uint32_t RXICMPEROIS : 1;    /*!< [29..29] MMC Receive ICMP Error Octet Counter Interrupt Status            */
            uint32_t                  : 2;
        } MMC_IPC_Rx_Interrupt_b;
    };
    __IM uint32_t RESERVED17;

    union
    {
        __IM uint32_t RxIPv4_Good_Packets;  /*!< (@ 0x00000810) RxIPv4 Good Packets Counter                                */

        struct
        {
            __IM uint32_t RXIPV4GDPKT : 32; /*!< [31..0] RxIPv4 Good Packets                                               */
        } RxIPv4_Good_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_Header_Error_Packets; /*!< (@ 0x00000814) RxIPv4 Header Error Packets Counter                        */

        struct
        {
            __IM uint32_t RXIPV4HDRERRPKT : 32;    /*!< [31..0] RxIPv4 Header Error Packets                                       */
        } RxIPv4_Header_Error_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_No_Payload_Packets; /*!< (@ 0x00000818) RxIPv4 Payload Packets Counter                             */

        struct
        {
            __IM uint32_t RXIPV4NOPAYPKT : 32;   /*!< [31..0] RxIPv4 Payload Packets                                            */
        } RxIPv4_No_Payload_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_Fragmented_Packets; /*!< (@ 0x0000081C) RxIPv4 Fragmented Packets Counter                          */

        struct
        {
            __IM uint32_t RXIPV4FRAGPKT : 32;    /*!< [31..0] RxIPv4 Fragmented Packets                                         */
        } RxIPv4_Fragmented_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_UDP_Checksum_Disabled_Packets; /*!< (@ 0x00000820) RxIPv4 UDP Checksum Disabled Packets Counter       */

        struct
        {
            __IM uint32_t RXIPV4UDSBLPKT : 32;              /*!< [31..0] RxIPv4 UDP Checksum Disabled Packets                              */
        } RxIPv4_UDP_Checksum_Disabled_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_Good_Packets;  /*!< (@ 0x00000824) RxIPv6 Good Packets Counter                                */

        struct
        {
            __IM uint32_t RXIPV6GDPKT : 32; /*!< [31..0] RxIPv6 Good Packets                                               */
        } RxIPv6_Good_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_Header_Error_Packets; /*!< (@ 0x00000828) RxIPv6 Header Error Packets Counter                        */

        struct
        {
            __IM uint32_t RXIPV6HDRERRPKT : 32;    /*!< [31..0] RxIPv6 Header Error Packets                                       */
        } RxIPv6_Header_Error_Packets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_No_Payload_Packets; /*!< (@ 0x0000082C) RxIPv6 No Payload Packets Counter                          */

        struct
        {
            __IM uint32_t RXIPV6NOPAYPKT : 32;   /*!< [31..0] RxIPv6 Payload Packets                                            */
        } RxIPv6_No_Payload_Packets_b;
    };

    union
    {
        __IM uint32_t RxUDP_Good_Packets;  /*!< (@ 0x00000830) RxUDP Good Packets Counter                                 */

        struct
        {
            __IM uint32_t RXUDPGDPKT : 32; /*!< [31..0] RxUDP Good Packets                                                */
        } RxUDP_Good_Packets_b;
    };

    union
    {
        __IM uint32_t RxUDP_Error_Packets;  /*!< (@ 0x00000834) RxUDP Error Packets Counter                                */

        struct
        {
            __IM uint32_t RXUDPERRPKT : 32; /*!< [31..0] RxUDP Error Packets                                               */
        } RxUDP_Error_Packets_b;
    };

    union
    {
        __IM uint32_t RxTCP_Good_Packets;  /*!< (@ 0x00000838) RxTCP Good Packets Counter                                 */

        struct
        {
            __IM uint32_t RXTCPGDPKT : 32; /*!< [31..0] RxTCP Good Packets                                                */
        } RxTCP_Good_Packets_b;
    };

    union
    {
        __IM uint32_t RxTCP_Error_Packets;  /*!< (@ 0x0000083C) RxTCP Error Packets Counter                                */

        struct
        {
            __IM uint32_t RXTCPERRPKT : 32; /*!< [31..0] RxTCP Error Packets                                               */
        } RxTCP_Error_Packets_b;
    };

    union
    {
        __IM uint32_t RxICMP_Good_Packets;  /*!< (@ 0x00000840) RxICMP Good Packets Counter                                */

        struct
        {
            __IM uint32_t RXICMPGDPKT : 32; /*!< [31..0] RxICMP Good Packets                                               */
        } RxICMP_Good_Packets_b;
    };

    union
    {
        __IM uint32_t RxICMP_Error_Packets;  /*!< (@ 0x00000844) RxICMP Error Packets Counter                               */

        struct
        {
            __IM uint32_t RXICMPERRPKT : 32; /*!< [31..0] RxICMP Error Packets                                              */
        } RxICMP_Error_Packets_b;
    };
    __IM uint32_t RESERVED18[2];

    union
    {
        __IM uint32_t RxIPv4_Good_Octets;   /*!< (@ 0x00000850) RxIPv4 Good Octets Counter                                 */

        struct
        {
            __IM uint32_t RXIPV4GDOCT : 32; /*!< [31..0] RxIPv4 Good Octets                                                */
        } RxIPv4_Good_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_Header_Error_Octets; /*!< (@ 0x00000854) RxIPv4 Header Error Octets Counter                         */

        struct
        {
            __IM uint32_t RXIPV4HDRERROCT : 32;   /*!< [31..0] RxIPv4 Header Error Octets                                        */
        } RxIPv4_Header_Error_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_No_Payload_Octets; /*!< (@ 0x00000858) RxIPv4 No Payload Octets Counter                           */

        struct
        {
            __IM uint32_t RXIPV4NOPAYOCT : 32;  /*!< [31..0] RxIPv4 Payload Octet                                              */
        } RxIPv4_No_Payload_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_Fragmented_Octets; /*!< (@ 0x0000085C) RxIPv4 Fragmented Octets Counter                           */

        struct
        {
            __IM uint32_t RXIPV4FRAGOCT : 32;   /*!< [31..0] RxIPv4 Fragmented Octets                                          */
        } RxIPv4_Fragmented_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv4_UDP_Checksum_Disable_Octets; /*!< (@ 0x00000860) RxIPv4 UDP Checksum Disable Octets Counter           */

        struct
        {
            __IM uint32_t RXIPV4UDSBLOCT : 32;            /*!< [31..0] RxIPv4 UDP Checksum Disable Octets                                */
        } RxIPv4_UDP_Checksum_Disable_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_Good_Octets;   /*!< (@ 0x00000864) RxIPv6 Good Octets Counter                                 */

        struct
        {
            __IM uint32_t RXIPV6GDOCT : 32; /*!< [31..0] RxIPv6 Good Octets                                                */
        } RxIPv6_Good_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_Header_Error_Octets; /*!< (@ 0x00000868) RxIPv6 Header Error Octets Counter                         */

        struct
        {
            __IM uint32_t RXIPV6HDRERROCT : 32;   /*!< [31..0] RxIPv6 Header Error Octets                                        */
        } RxIPv6_Header_Error_Octets_b;
    };

    union
    {
        __IM uint32_t RxIPv6_No_Payload_Octets; /*!< (@ 0x0000086C) RxIPv6 No Payload Octets Counter                           */

        struct
        {
            __IM uint32_t RXIPV6NOPAYOCT : 32;  /*!< [31..0] RxIPv6 Payload Octets                                             */
        } RxIPv6_No_Payload_Octets_b;
    };

    union
    {
        __IM uint32_t RxUDP_Good_Octets;   /*!< (@ 0x00000870) RxUDP Good Octets Counter                                  */

        struct
        {
            __IM uint32_t RXUDPGDOCT : 32; /*!< [31..0] RxUDP Good Octets                                                 */
        } RxUDP_Good_Octets_b;
    };

    union
    {
        __IM uint32_t RxUDP_Error_Octets;   /*!< (@ 0x00000874) RxUDP Error Octets Counter                                 */

        struct
        {
            __IM uint32_t RXUDPERROCT : 32; /*!< [31..0] RxUDP Error Octets                                                */
        } RxUDP_Error_Octets_b;
    };

    union
    {
        __IM uint32_t RxTCP_Good_Octets;   /*!< (@ 0x00000878) RxTCP Good Octets Counter                                  */

        struct
        {
            __IM uint32_t RXTCPGDOCT : 32; /*!< [31..0] RxTCP Good Octets                                                 */
        } RxTCP_Good_Octets_b;
    };

    union
    {
        __IM uint32_t RxTCP_Error_Octets;   /*!< (@ 0x0000087C) RxTCP Error Octets Counter                                 */

        struct
        {
            __IM uint32_t RXTCPERROCT : 32; /*!< [31..0] RxTCP Error Octets                                                */
        } RxTCP_Error_Octets_b;
    };

    union
    {
        __IM uint32_t RxICMP_Good_Octets;   /*!< (@ 0x00000880) RxICMP Good Octets Counter                                 */

        struct
        {
            __IM uint32_t RXICMPGDOCT : 32; /*!< [31..0] RxICMP Good Octets                                                */
        } RxICMP_Good_Octets_b;
    };

    union
    {
        __IM uint32_t RxICMP_Error_Octets;   /*!< (@ 0x00000884) RxICMP Error Octets Counter                                */

        struct
        {
            __IM uint32_t RXICMPERROCT : 32; /*!< [31..0] RxICMP Error Octets                                               */
        } RxICMP_Error_Octets_b;
    };
    __IM uint32_t RESERVED19[6];

    union
    {
        __IM uint32_t MMC_FPE_Tx_Interrupt; /*!< (@ 0x000008A0) MMC FPE Transmit Interrupt Register                        */

        struct
        {
            __IM uint32_t FCIS  : 1;        /*!< [0..0] MMC Tx FPE Fragment Counter Interrupt status                       */
            __IM uint32_t HRCIS : 1;        /*!< [1..1] MMC Tx Hold Request Counter Interrupt Status                       */
            uint32_t            : 30;
        } MMC_FPE_Tx_Interrupt_b;
    };

    union
    {
        __IOM uint32_t MMC_FPE_Tx_Interrupt_Mask; /*!< (@ 0x000008A4) MMC FPE Transmit Interrupt Mask Register                   */

        struct
        {
            __IOM uint32_t FCIM  : 1;             /*!< [0..0] MMC Transmit Fragment Counter Interrupt Mask                       */
            __IOM uint32_t HRCIM : 1;             /*!< [1..1] MMC Transmit Hold Request Counter Interrupt Mask                   */
            uint32_t             : 30;
        } MMC_FPE_Tx_Interrupt_Mask_b;
    };

    union
    {
        __IM uint32_t MMC_Tx_FPE_Fragment_Cntr; /*!< (@ 0x000008A8) Tx FPE Fragment Counter                                    */

        struct
        {
            __IM uint32_t TXFFC : 32;           /*!< [31..0] Tx FPE Fragment counter                                           */
        } MMC_Tx_FPE_Fragment_Cntr_b;
    };

    union
    {
        __IM uint32_t MMC_Tx_Hold_Req_Cntr; /*!< (@ 0x000008AC) Tx Hold Request Counter                                    */

        struct
        {
            __IM uint32_t TXHRC : 32;       /*!< [31..0] Tx Hold Request Counter                                           */
        } MMC_Tx_Hold_Req_Cntr_b;
    };
    __IM uint32_t RESERVED20[4];

    union
    {
        __IM uint32_t MMC_FPE_Rx_Interrupt; /*!< (@ 0x000008C0) MMC FPE Receive Interrupt Register                         */

        struct
        {
            __IM uint32_t PAECIS : 1;       /*!< [0..0] MMC Rx Packet Assembly Error Counter Interrupt Status              */
            __IM uint32_t PSECIS : 1;       /*!< [1..1] MMC Rx Packet SMD Error Counter Interrupt Status                   */
            __IM uint32_t PAOCIS : 1;       /*!< [2..2] MMC Rx Packet Assembly OK Counter Interrupt Status                 */
            __IM uint32_t FCIS   : 1;       /*!< [3..3] MMC Rx FPE Fragment Counter Interrupt Status                       */
            uint32_t             : 28;
        } MMC_FPE_Rx_Interrupt_b;
    };

    union
    {
        __IOM uint32_t MMC_FPE_Rx_Interrupt_Mask; /*!< (@ 0x000008C4) MMC FPE Receive Interrupt Mask Register                    */

        struct
        {
            __IOM uint32_t PAECIM : 1;            /*!< [0..0] MMC Rx Packet Assembly Error Counter Interrupt Mask                */
            __IOM uint32_t PSECIM : 1;            /*!< [1..1] MMC Rx Packet SMD Error Counter Interrupt Mask                     */
            __IOM uint32_t PAOCIM : 1;            /*!< [2..2] MMC Rx Packet Assembly OK Counter Interrupt Mask                   */
            __IOM uint32_t FCIM   : 1;            /*!< [3..3] MMC Rx FPE Fragment Counter Interrupt Mask                         */
            uint32_t              : 28;
        } MMC_FPE_Rx_Interrupt_Mask_b;
    };

    union
    {
        __IM uint32_t MMC_Rx_Packet_Assembly_Err_Cntr; /*!< (@ 0x000008C8) Rx Packet Assembly Error Counter                        */

        struct
        {
            __IM uint32_t PAEC : 32;                   /*!< [31..0] Rx Packet Assembly Error Counter                                  */
        } MMC_Rx_Packet_Assembly_Err_Cntr_b;
    };

    union
    {
        __IM uint32_t MMC_Rx_Packet_SMD_Err_Cntr; /*!< (@ 0x000008CC) Rx Packet SMD Error Counter                                */

        struct
        {
            __IM uint32_t PSEC : 32;              /*!< [31..0] Rx Packet SMD Error Counter                                       */
        } MMC_Rx_Packet_SMD_Err_Cntr_b;
    };

    union
    {
        __IM uint32_t MMC_Rx_Packet_Assembly_OK_Cntr; /*!< (@ 0x000008D0) Rx Packet Assembly OK Counter                            */

        struct
        {
            __IM uint32_t PAOC : 32;                  /*!< [31..0] Rx Packet Assembly OK Counter                                     */
        } MMC_Rx_Packet_Assembly_OK_Cntr_b;
    };

    union
    {
        __IM uint32_t MMC_Rx_FPE_Fragment_Cntr; /*!< (@ 0x000008D4) Rx FPE Fragment Counter                                    */

        struct
        {
            __IM uint32_t FFC : 32;             /*!< [31..0] Rx FPE Fragment Counter                                           */
        } MMC_Rx_FPE_Fragment_Cntr_b;
    };
    __IM uint32_t RESERVED21[6];

    struct
    {
        __IM uint32_t RESERVED22[4];
        union
        {
            __IOM uint32_t MAC_L3_L4_CONTROL; /*!< (@ 0x00000900) MAC Layer 3 and Layer 4 Control Register                   */

            struct
            {
                __IOM uint32_t L3PEN0  : 1;   /*!< [0..0] Layer 3 Protocol Enable                                            */
                uint32_t               : 1;
                __IOM uint32_t L3SAM0  : 1;   /*!< [2..2] Layer 3 IP SA Match Enable                                         */
                __IOM uint32_t L3SAIM0 : 1;   /*!< [3..3] Layer 3 IP SA Inverse Match Enable                                 */
                __IOM uint32_t L3DAM0  : 1;   /*!< [4..4] Layer 3 IP DA Match Enable                                         */
                __IOM uint32_t L3DAIM0 : 1;   /*!< [5..5] Layer 3 IP DA Inverse Match Enable                                 */
                __IOM uint32_t L3HSBM0 : 5;   /*!< [10..6] Layer 3 IP SA Higher Bits Match                                   */
                __IOM uint32_t L3HDBM0 : 5;   /*!< [15..11] Layer 3 IP DA Higher Bits Match                                  */
                __IOM uint32_t L4PEN0  : 1;   /*!< [16..16] Layer 4 Protocol Enable                                          */
                uint32_t               : 1;
                __IOM uint32_t L4SPM0  : 1;   /*!< [18..18] Layer 4 Source Port Match Enable                                 */
                __IOM uint32_t L4SPIM0 : 1;   /*!< [19..19] Layer 4 Source Port Inverse Match Enable                         */
                __IOM uint32_t L4DPM0  : 1;   /*!< [20..20] Layer 4 Destination Port Match Enable                            */
                __IOM uint32_t L4DPIM0 : 1;   /*!< [21..21] Layer 4 Destination Port Inverse Match Enable                    */
                uint32_t               : 2;
                __IOM uint32_t DMCHN0  : 3;   /*!< [26..24] DMA Channel Number                                               */
                uint32_t               : 1;
                __IOM uint32_t DMCHEN0 : 1;   /*!< [28..28] DMA Channel Select Enable                                        */
                uint32_t               : 3;
            } MAC_L3_L4_CONTROL_b;
        };

        union
        {
            __IOM uint32_t MAC_LAYER4_ADDRESS; /*!< (@ 0x00000904) MAC Layer 4 Address n Register                             */

            struct
            {
                __IOM uint32_t L4SP0 : 16;     /*!< [15..0] Layer 4 Source Port Number Field                                  */
                __IOM uint32_t L4DP0 : 16;     /*!< [31..16] Layer 4 Destination Port Number Field                            */
            } MAC_LAYER4_ADDRESS_b;
        };
        __IM uint32_t RESERVED23[2];

        union
        {
            __IOM uint32_t MAC_LAYER3_ADDR0_REG; /*!< (@ 0x00000910) MAC Layer 3 Address 0 Register n                           */

            struct
            {
                __IOM uint32_t L3A00 : 32;       /*!< [31..0] Layer 3 Address 0 Field                                           */
            } MAC_LAYER3_ADDR0_REG_b;
        };

        union
        {
            __IOM uint32_t MAC_LAYER3_ADDR1_REG; /*!< (@ 0x00000914) MAC Layer 3 Address 1 Register n                           */

            struct
            {
                __IOM uint32_t L3A10 : 32;       /*!< [31..0] Layer 3 Address 1 Field                                           */
            } MAC_LAYER3_ADDR1_REG_b;
        };

        union
        {
            __IOM uint32_t MAC_LAYER3_ADDR2_REG; /*!< (@ 0x00000918) MAC Layer 3 Address 2 Register n                           */

            struct
            {
                __IOM uint32_t L3A20 : 32;       /*!< [31..0] Layer 3 Address 2 Field                                           */
            } MAC_LAYER3_ADDR2_REG_b;
        };

        union
        {
            __IOM uint32_t MAC_LAYER3_ADDR3_REG; /*!< (@ 0x0000091C) MAC Layer 3 Address 3 Register n                           */

            struct
            {
                __IOM uint32_t L3A30 : 32;       /*!< [31..0] Layer 3 Address 3 Field                                           */
            } MAC_LAYER3_ADDR3_REG_b;
        };
    } MAC_L[8];

    union
    {
        __IOM uint32_t MAC_Indir_Access_Ctrl; /*!< (@ 0x00000A70) MAC Indirect Access Control and Status Register            */

        struct
        {
            __IOM uint32_t OB   : 1;          /*!< [0..0] Operation Busy                                                     */
            __IOM uint32_t COM  : 1;          /*!< [1..1] Command type                                                       */
            uint32_t            : 3;
            __IOM uint32_t AUTO : 1;          /*!< [5..5] AUTO                                                               */
            uint32_t            : 2;
            __IOM uint32_t AOFF : 8;          /*!< [15..8] Address Offset                                                    */
            __IOM uint32_t MSEL : 4;          /*!< [19..16] Mode Select                                                      */
            uint32_t            : 12;
        } MAC_Indir_Access_Ctrl_b;
    };

    union
    {
        __IOM uint32_t MAC_Indir_Access_Data; /*!< (@ 0x00000A74) MAC Indirect Access Data Register                          */

        struct
        {
            __IOM uint32_t DATA : 32;         /*!< [31..0] This field contains data to read/write for Indirect
                                               *   address access associated with MAC_Indir_Access_Ctrl register.            */
        } MAC_Indir_Access_Data_b;
    };
    __IM uint32_t RESERVED24[34];

    union
    {
        __IOM uint32_t MAC_Timestamp_Control; /*!< (@ 0x00000B00) Timestamp Control Register                                 */

        struct
        {
            __IOM uint32_t TSENA       : 1;   /*!< [0..0] Enable Timestamp                                                   */
            uint32_t                   : 3;
            __IOM uint32_t TSTRIG      : 1;   /*!< [4..4] Enable Timestamp Interrupt Trigger                                 */
            uint32_t                   : 3;
            __IOM uint32_t TSENALL     : 1;   /*!< [8..8] Enable Timestamp for All Packets                                   */
            __IOM uint32_t TSCTRLSSR   : 1;   /*!< [9..9] Timestamp Digital or Binary Rollover Control                       */
            __IOM uint32_t TSVER2ENA   : 1;   /*!< [10..10] Enable PTP Packet Processing for Version 2 Format                */
            __IOM uint32_t TSIPENA     : 1;   /*!< [11..11] Enable Processing of PTP over Ethernet Packets                   */
            __IOM uint32_t TSIPV6ENA   : 1;   /*!< [12..12] Enable Processing of PTP Packets Sent over IPv6-UDP              */
            __IOM uint32_t TSIPV4ENA   : 1;   /*!< [13..13] Enable Processing of PTP Packets Sent over IPv4-UDP              */
            __IOM uint32_t TSEVNTENA   : 1;   /*!< [14..14] Enable Timestamp Snapshot for Event Messages                     */
            __IOM uint32_t TSMSTRENA   : 1;   /*!< [15..15] Enable Snapshot for Messages Relevant to Master                  */
            __IOM uint32_t SNAPTYPSEL  : 2;   /*!< [17..16] Select PTP packets for Taking Snapshots                          */
            __IOM uint32_t TSENMACADDR : 1;   /*!< [18..18] Enable MAC Address for PTP Packet Filtering                      */
            __IOM uint32_t CSC         : 1;   /*!< [19..19] Enable checksum correction during OST for PTP over
                                               *   UDP/IPv4 packets                                                          */
            uint32_t                   : 4;
            __IOM uint32_t TXTSSTSM    : 1;   /*!< [24..24] Transmit Timestamp Status Mode                                   */
            uint32_t                   : 3;
            __IOM uint32_t AV8021ASMEN : 1;   /*!< [28..28] AV 802.1AS Mode Enable                                           */
            uint32_t                   : 3;
        } MAC_Timestamp_Control_b;
    };
    __IM uint32_t RESERVED25;

    union
    {
        __IM uint32_t MAC_System_Time_Seconds; /*!< (@ 0x00000B08) Timestamp Seconds Register                                 */

        struct
        {
            __IM uint32_t TSS : 32;            /*!< [31..0] Timestamp Second                                                  */
        } MAC_System_Time_Seconds_b;
    };

    union
    {
        __IM uint32_t MAC_System_Time_Nanoseconds; /*!< (@ 0x00000B0C) Timestamp Nanoseconds Register                             */

        struct
        {
            __IM uint32_t TSSS : 31;               /*!< [30..0] Timestamp Sub Seconds                                             */
            uint32_t           : 1;
        } MAC_System_Time_Nanoseconds_b;
    };
    __IM uint32_t RESERVED26[4];

    union
    {
        __IM uint32_t MAC_Timestamp_Status; /*!< (@ 0x00000B20) Timestamp Status Register                                  */

        struct
        {
            uint32_t                : 2;
            __IM uint32_t AUXTSTRIG : 1; /*!< [2..2] Auxiliary Timestamp Trigger Snapshot                               */
            uint32_t                : 12;
            __IM uint32_t TXTSSIS   : 1; /*!< [15..15] Tx Timestamp Status Interrupt Status                             */
            __IM uint32_t ATSSTN    : 2; /*!< [17..16] Auxiliary Timestamp Snapshot Trigger Identifier                  */
            uint32_t                : 6;
            __IM uint32_t ATSSTM    : 1; /*!< [24..24] Auxiliary Timestamp Snapshot Trigger Missed                      */
            __IM uint32_t ATSNS     : 5; /*!< [29..25] Number of Auxiliary Timestamp Snapshots                          */
            uint32_t                : 2;
        } MAC_Timestamp_Status_b;
    };
    __IM uint32_t RESERVED27[3];

    union
    {
        __IM uint32_t MAC_Tx_Timestamp_Status_Nanoseconds; /*!< (@ 0x00000B30) Transmit Timestamp Status Nanoseconds Register      */

        struct
        {
            __IM uint32_t TXTSSLO  : 31;                   /*!< [30..0] Transmit Timestamp Status Low                                     */
            __IM uint32_t TXTSSMIS : 1;                    /*!< [31..31] Transmit Timestamp Status Missed                                 */
        } MAC_Tx_Timestamp_Status_Nanoseconds_b;
    };

    union
    {
        __IM uint32_t MAC_Tx_Timestamp_Status_Seconds; /*!< (@ 0x00000B34) Transmit Timestamp Status Seconds Register              */

        struct
        {
            __IM uint32_t TXTSSHI : 32;                /*!< [31..0] Transmit Timestamp Status High                                    */
        } MAC_Tx_Timestamp_Status_Seconds_b;
    };
    __IM uint32_t RESERVED28[2];

    union
    {
        __IOM uint32_t MAC_Auxiliary_Control; /*!< (@ 0x00000B40) Auxiliary Timestamp Control Register                       */

        struct
        {
            __IOM uint32_t ATSFC  : 1;        /*!< [0..0] Auxiliary Snapshot FIFO Clear                                      */
            uint32_t              : 3;
            __IOM uint32_t ATSEN0 : 1;        /*!< [4..4] Auxiliary Snapshot 0 Enable                                        */
            __IOM uint32_t ATSEN1 : 1;        /*!< [5..5] Auxiliary Snapshot 1 Enable                                        */
            uint32_t              : 26;
        } MAC_Auxiliary_Control_b;
    };
    __IM uint32_t RESERVED29;

    union
    {
        __IM uint32_t MAC_Auxiliary_Timestamp_Nanoseconds; /*!< (@ 0x00000B48) Auxiliary Timestamp Nanoseconds Register            */

        struct
        {
            __IM uint32_t AUXTSLO : 31;                    /*!< [30..0] Auxiliary Timestamp                                               */
            uint32_t              : 1;
        } MAC_Auxiliary_Timestamp_Nanoseconds_b;
    };

    union
    {
        __IM uint32_t MAC_Auxiliary_Timestamp_Seconds; /*!< (@ 0x00000B4C) Auxiliary Timestamp Seconds Register                    */

        struct
        {
            __IM uint32_t AUXTSHI : 32;                /*!< [31..0] Auxiliary Timestamp                                               */
        } MAC_Auxiliary_Timestamp_Seconds_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Ingress_Asym_Corr; /*!< (@ 0x00000B50) Timestamp Ingress Asymmetry Correction Register         */

        struct
        {
            __IOM uint32_t OSTIAC : 32;                 /*!< [31..0] One-Step Timestamp Ingress Asymmetry Correction                   */
        } MAC_Timestamp_Ingress_Asym_Corr_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Egress_Asym_Corr; /*!< (@ 0x00000B54) Timestamp Egress Asymmetry Correction Register           */

        struct
        {
            __IOM uint32_t OSTEAC : 32;                /*!< [31..0] One-Step Timestamp Egress Asymmetry Correction                    */
        } MAC_Timestamp_Egress_Asym_Corr_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Ingress_Corr_Nanosecond; /*!< (@ 0x00000B58) Timestamp Ingress Correction Nanosecond Register  */

        struct
        {
            __IOM uint32_t TSIC : 32;                         /*!< [31..0] Timestamp Ingress Correction                                      */
        } MAC_Timestamp_Ingress_Corr_Nanosecond_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Egress_Corr_Nanosecond; /*!< (@ 0x00000B5C) Timestamp Egress Correction Nanosecond Register    */

        struct
        {
            __IOM uint32_t TSEC : 32;                        /*!< [31..0] Timestamp Egress Correction                                       */
        } MAC_Timestamp_Egress_Corr_Nanosecond_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Ingress_Corr_Subnanosec; /*!< (@ 0x00000B60) Timestamp Ingress Correction Subnanosecond Register */

        struct
        {
            uint32_t               : 8;
            __IOM uint32_t TSICSNS : 8; /*!< [15..8] Timestamp Ingress Correction, sub-nanoseconds                     */
            uint32_t               : 16;
        } MAC_Timestamp_Ingress_Corr_Subnanosec_b;
    };

    union
    {
        __IOM uint32_t MAC_Timestamp_Egress_Corr_Subnanosec; /*!< (@ 0x00000B64) Timestamp Egress Correction Subnanosecond Register */

        struct
        {
            uint32_t               : 8;
            __IOM uint32_t TSECSNS : 8; /*!< [15..8] Timestamp Egress Correction, sub-nanoseconds                      */
            uint32_t               : 16;
        } MAC_Timestamp_Egress_Corr_Subnanosec_b;
    };

    union
    {
        __IM uint32_t MAC_Timestamp_Ingress_Latency; /*!< (@ 0x00000B68) Timestamp Ingress Latency Register                        */

        struct
        {
            uint32_t             : 8;
            __IM uint32_t ITLSNS : 8;  /*!< [15..8] Ingress Timestamp Latency, in nanoseconds                         */
            __IM uint32_t ITLNS  : 12; /*!< [27..16] Ingress Timestamp Latency, in sub-nanoseconds                    */
            uint32_t             : 4;
        } MAC_Timestamp_Ingress_Latency_b;
    };

    union
    {
        __IM uint32_t MAC_Timestamp_Egress_Latency; /*!< (@ 0x00000B6C) Timestamp Egress Latency Register                          */

        struct
        {
            uint32_t             : 8;
            __IM uint32_t ETLSNS : 8;  /*!< [15..8] Egress Timestamp Latency, in sub-nanoseconds                      */
            __IM uint32_t ETLNS  : 12; /*!< [27..16] Egress Timestamp Latency, in nanoseconds                         */
            uint32_t             : 4;
        } MAC_Timestamp_Egress_Latency_b;
    };
    __IM uint32_t RESERVED30[20];

    union
    {
        __IOM uint32_t MAC_PTO_Control;    /*!< (@ 0x00000BC0) PTP Offload Engine Control Register                        */

        struct
        {
            __IOM uint32_t PTOEN      : 1; /*!< [0..0] PTP Offload Enable                                                 */
            __IOM uint32_t ASYNCEN    : 1; /*!< [1..1] Automatic PTP SYNC message Enable                                  */
            __IOM uint32_t APDREQEN   : 1; /*!< [2..2] Automatic PTP Pdelay_Req message Enable                            */
            uint32_t                  : 1;
            __IOM uint32_t ASYNCTRIG  : 1; /*!< [4..4] Automatic PTP SYNC message Trigger                                 */
            __IOM uint32_t APDREQTRIG : 1; /*!< [5..5] Automatic PTP Pdelay_Req message Trigger                           */
            __IOM uint32_t DRRDIS     : 1; /*!< [6..6] Disable PTO Delay Request/Response response generation             */
            __IOM uint32_t PDRDIS     : 1; /*!< [7..7] Disable Peer Delay Response response generation                    */
            __IOM uint32_t DN         : 8; /*!< [15..8] Domain Number                                                     */
            uint32_t                  : 16;
        } MAC_PTO_Control_b;
    };

    union
    {
        __IOM uint32_t MAC_Source_Port_Identity0; /*!< (@ 0x00000BC4) PTP Source Port Identity 0 Register                        */

        struct
        {
            __IOM uint32_t SPI0 : 32;             /*!< [31..0] Source Port Identity 0                                            */
        } MAC_Source_Port_Identity0_b;
    };

    union
    {
        __IOM uint32_t MAC_Source_Port_Identity1; /*!< (@ 0x00000BC8) PTP Source Port Identity 1 Register                        */

        struct
        {
            __IOM uint32_t SPI1 : 32;             /*!< [31..0] Source Port Identity 1                                            */
        } MAC_Source_Port_Identity1_b;
    };

    union
    {
        __IOM uint32_t MAC_Source_Port_Identity2; /*!< (@ 0x00000BCC) PTP Source Port Identity 2 Register                        */

        struct
        {
            __IOM uint32_t SPI2 : 16;             /*!< [15..0] Source Port Identity 2                                            */
            uint32_t            : 16;
        } MAC_Source_Port_Identity2_b;
    };

    union
    {
        __IOM uint32_t MAC_Log_Message_Interval; /*!< (@ 0x00000BD0) PTP Log Message Interval Register                          */

        struct
        {
            __IOM uint32_t LSI     : 8;          /*!< [7..0] Log Sync Interval                                                  */
            __IOM uint32_t DRSYNCR : 3;          /*!< [10..8] Delay_Req to SYNC Ratio                                           */
            uint32_t               : 13;
            __IOM uint32_t LMPDRI  : 8;          /*!< [31..24] Log Min Pdelay_Req Interval                                      */
        } MAC_Log_Message_Interval_b;
    };
    __IM uint32_t RESERVED31[11];

    union
    {
        __IOM uint32_t MTL_Operation_Mode; /*!< (@ 0x00000C00) MTL Operation Mode Register                                */

        struct
        {
            uint32_t               : 1;
            __IOM uint32_t DTXSTS  : 1; /*!< [1..1] DTXSTS                                                             */
            __IOM uint32_t RAA     : 1; /*!< [2..2] Receive Arbitration Algorithm                                      */
            uint32_t               : 2;
            __IOM uint32_t SCHALG  : 2; /*!< [6..5] Tx Scheduling Algorithm                                            */
            uint32_t               : 1;
            __IOM uint32_t CNTPRST : 1; /*!< [8..8] Counters Preset                                                    */
            __IOM uint32_t CNTCLR  : 1; /*!< [9..9] Counters Reset                                                     */
            uint32_t               : 22;
        } MTL_Operation_Mode_b;
    };
    __IM uint32_t RESERVED32[7];

    union
    {
        __IM uint32_t MTL_Interrupt_Status; /*!< (@ 0x00000C20) MTL Interrupt Status Register                              */

        struct
        {
            __IM uint32_t Q0IS  : 1;        /*!< [0..0] Queue 0 Interrupt status                                           */
            __IM uint32_t Q1IS  : 1;        /*!< [1..1] Queue 1 Interrupt status                                           */
            __IM uint32_t Q2IS  : 1;        /*!< [2..2] Queue 2 Interrupt status                                           */
            __IM uint32_t Q3IS  : 1;        /*!< [3..3] Queue 3 Interrupt status                                           */
            __IM uint32_t Q4IS  : 1;        /*!< [4..4] Queue 4 Interrupt status                                           */
            __IM uint32_t Q5IS  : 1;        /*!< [5..5] Queue 5 Interrupt status                                           */
            __IM uint32_t Q6IS  : 1;        /*!< [6..6] Queue 6 Interrupt status                                           */
            __IM uint32_t Q7IS  : 1;        /*!< [7..7] Queue 7 Interrupt status                                           */
            uint32_t            : 10;
            __IM uint32_t ESTIS : 1;        /*!< [18..18] EST (TAS- 802.1Qbv) Interrupt Status                             */
            uint32_t            : 13;
        } MTL_Interrupt_Status_b;
    };
    __IM uint32_t RESERVED33[3];

    union
    {
        __IOM uint32_t MTL_RxQ_DMA_Map0; /*!< (@ 0x00000C30) Receive Queue and DMA Channel Mapping 0 Register           */

        struct
        {
            __IOM uint32_t Q0MDMACH : 3; /*!< [2..0] Queue 0 Mapped to DMA Channel                                      */
            uint32_t                : 1;
            __IOM uint32_t Q0DDMACH : 1; /*!< [4..4] Queue 0 Enabled for DA-based DMA Channel Selection                 */
            uint32_t                : 3;
            __IOM uint32_t Q1MDMACH : 3; /*!< [10..8] Queue 1 Mapped to DMA Channel                                     */
            uint32_t                : 1;
            __IOM uint32_t Q1DDMACH : 1; /*!< [12..12] Queue 1 Enabled for DA-based DMA Channel Selection               */
            uint32_t                : 3;
            __IOM uint32_t Q2MDMACH : 3; /*!< [18..16] Queue 2 Mapped to DMA Channel                                    */
            uint32_t                : 1;
            __IOM uint32_t Q2DDMACH : 1; /*!< [20..20] Queue 2 Enabled for DA-based DMA Channel Selection               */
            uint32_t                : 3;
            __IOM uint32_t Q3MDMACH : 3; /*!< [26..24] Queue 3 Mapped to DMA Channel                                    */
            uint32_t                : 1;
            __IOM uint32_t Q3DDMACH : 1; /*!< [28..28] Queue 3 Enabled for Dynamic (per packet) DMA Channel
                                          *   Selection                                                                 */
            uint32_t : 3;
        } MTL_RxQ_DMA_Map0_b;
    };

    union
    {
        __IOM uint32_t MTL_RxQ_DMA_Map1; /*!< (@ 0x00000C34) Receive Queue and DMA Channel Mapping 1 Register           */

        struct
        {
            __IOM uint32_t Q4MDMACH : 3; /*!< [2..0] Queue 4 Mapped to DMA Channel                                      */
            uint32_t                : 1;
            __IOM uint32_t Q4DDMACH : 1; /*!< [4..4] Queue 4 Enabled for DA-based DMA Channel Selection                 */
            uint32_t                : 3;
            __IOM uint32_t Q5MDMACH : 3; /*!< [10..8] Queue 5 Mapped to DMA Channel                                     */
            uint32_t                : 1;
            __IOM uint32_t Q5DDMACH : 1; /*!< [12..12] Queue 5 Enabled for DA-based DMA Channel Selection               */
            uint32_t                : 3;
            __IOM uint32_t Q6MDMACH : 3; /*!< [18..16] Queue 6 Mapped to DMA Channel                                    */
            uint32_t                : 1;
            __IOM uint32_t Q6DDMACH : 1; /*!< [20..20] Queue 6 Enabled for DA-based DMA Channel Selection               */
            uint32_t                : 3;
            __IOM uint32_t Q7MDMACH : 3; /*!< [26..24] Queue 7 Mapped to DMA Channel                                    */
            uint32_t                : 1;
            __IOM uint32_t Q7DDMACH : 1; /*!< [28..28] Queue 7 Enabled for DA-based DMA Channel Selection               */
            uint32_t                : 3;
        } MTL_RxQ_DMA_Map1_b;
    };
    __IM uint32_t RESERVED34[2];

    union
    {
        __IOM uint32_t MTL_TBS_CTRL;   /*!< (@ 0x00000C40) Time Based Scheduling Control Register                     */

        struct
        {
            __IOM uint32_t ESTM  : 1;  /*!< [0..0] EST offset Mode                                                    */
            __IOM uint32_t LEOV  : 1;  /*!< [1..1] Launch Expiry Offset Valid                                         */
            uint32_t             : 2;
            __IOM uint32_t LEGOS : 3;  /*!< [6..4] Launch Expiry GSN Offset                                           */
            uint32_t             : 1;
            __IOM uint32_t LEOS  : 24; /*!< [31..8] Launch Expiry Offset                                              */
        } MTL_TBS_CTRL_b;
    };
    __IM uint32_t RESERVED35[3];

    union
    {
        __IOM uint32_t MTL_EST_Control; /*!< (@ 0x00000C50) EST Control Register                                       */

        struct
        {
            __IOM uint32_t EEST  : 1;   /*!< [0..0] Enable EST                                                         */
            __IOM uint32_t SSWL  : 1;   /*!< [1..1] Switch to S/W owned list                                           */
            uint32_t             : 1;
            __IOM uint32_t QHLBF : 1;   /*!< [3..3] Quick Assertion of HLBF Error                                      */
            __IOM uint32_t DDBF  : 1;   /*!< [4..4] Do not Drop frames during Frame Size Error                         */
            __IOM uint32_t DFBS  : 1;   /*!< [5..5] Drop Frames causing Scheduling Error                               */
            __IOM uint32_t LCSE  : 2;   /*!< [7..6] Loop Count to report Scheduling Error                              */
            __IOM uint32_t TILS  : 3;   /*!< [10..8] Time Interval Left Shift Amount                                   */
            uint32_t             : 1;
            __IOM uint32_t CTOV  : 12;  /*!< [23..12] Current Time Offset Value                                        */
            __IOM uint32_t PTOV  : 8;   /*!< [31..24] PTP Time Offset Value                                            */
        } MTL_EST_Control_b;
    };

    union
    {
        __IOM uint32_t MTL_EST_Ext_Control; /*!< (@ 0x00000C54) EST Extended Control Register                              */

        struct
        {
            __IOM uint32_t OVHD : 6;        /*!< [5..0] Overhead Bytes Value                                               */
            uint32_t            : 26;
        } MTL_EST_Ext_Control_b;
    };

    union
    {
        __IOM uint32_t MTL_EST_Status; /*!< (@ 0x00000C58) EST Status Register                                        */

        struct
        {
            __IOM uint32_t SWLC : 1;   /*!< [0..0] Switch to S/W owned list Complete                                  */
            __IOM uint32_t BTRE : 1;   /*!< [1..1] BTR Error                                                          */
            __IM uint32_t  HLBF : 1;   /*!< [2..2] Head-Of-Line Blocking due to Frame Size                            */
            __IM uint32_t  HLBS : 1;   /*!< [3..3] Head-Of-Line Blocking due to Scheduling                            */
            __IOM uint32_t CGCE : 1;   /*!< [4..4] Constant Gate Control Error                                        */
            uint32_t            : 2;
            __IM uint32_t SWOL  : 1;   /*!< [7..7] S/W owned list                                                     */
            __IM uint32_t BTRL  : 8;   /*!< [15..8] BTR Error Loop Count                                              */
            __IM uint32_t CGSN  : 4;   /*!< [19..16] Current GCL Slot Number                                          */
            uint32_t            : 12;
        } MTL_EST_Status_b;
    };
    __IM uint32_t RESERVED36;

    union
    {
        __IOM uint32_t MTL_EST_Sch_Error; /*!< (@ 0x00000C60) EST Scheduing Error Register                               */

        struct
        {
            __IOM uint32_t SEQN : 8;      /*!< [7..0] Schedule Error Queue Number                                        */
            uint32_t            : 24;
        } MTL_EST_Sch_Error_b;
    };

    union
    {
        __IOM uint32_t MTL_EST_Frm_Size_Error; /*!< (@ 0x00000C64) EST Frame Size Error Register                              */

        struct
        {
            __IOM uint32_t FEQN : 8;           /*!< [7..0] Frame Size Error Queue Number                                      */
            uint32_t            : 24;
        } MTL_EST_Frm_Size_Error_b;
    };

    union
    {
        __IM uint32_t MTL_EST_Frm_Size_Capture; /*!< (@ 0x00000C68) EST Frame Size Error Capture Register                      */

        struct
        {
            __IM uint32_t HBFS : 15;            /*!< [14..0] Frame Size of HLBF                                                */
            uint32_t           : 1;
            __IM uint32_t HBFQ : 3;             /*!< [18..16] Queue Number of HLBF                                             */
            uint32_t           : 13;
        } MTL_EST_Frm_Size_Capture_b;
    };
    __IM uint32_t RESERVED37;

    union
    {
        __IOM uint32_t MTL_EST_Intr_Enable; /*!< (@ 0x00000C70) EST Interrupt Enable Register                              */

        struct
        {
            __IOM uint32_t IECC : 1;        /*!< [0..0] Interrupt Enable for Switch List                                   */
            __IOM uint32_t IEBE : 1;        /*!< [1..1] Interrupt Enable for BTR Error                                     */
            __IOM uint32_t IEHF : 1;        /*!< [2..2] Interrupt Enable for HLBF                                          */
            __IOM uint32_t IEHS : 1;        /*!< [3..3] Interrupt Enable for HLBS                                          */
            __IOM uint32_t CGCE : 1;        /*!< [4..4] Interrupt Enable for CGCE                                          */
            uint32_t            : 27;
        } MTL_EST_Intr_Enable_b;
    };
    __IM uint32_t RESERVED38[3];

    union
    {
        __IOM uint32_t MTL_EST_GCL_Control; /*!< (@ 0x00000C80) EST GCL Control Register                                   */

        struct
        {
            __IOM uint32_t SRWO : 1;        /*!< [0..0] Start Read or Write Operation1: Indicates the start or
                                             *   progress of a read or write operation.MAC writes 0: Indicates
                                             *   that the read or write operation is complete or an error
                                             *   has occurred.Reads: Data can be read from MTL_EST_GCL_Data
                                             *   register when this field is 0.Writes: You must program
                                             *   the MTL_EST_GCL_Data register with the data before setting
                                             *   this bit.                                                                 */
            __IOM uint32_t R1W0    : 1;     /*!< [1..1] Read '1', Write '0':                                               */
            __IOM uint32_t GCRR    : 1;     /*!< [2..2] Gate Control Related Registers                                     */
            uint32_t               : 1;
            __IOM uint32_t DBGM    : 1;     /*!< [4..4] Debug Mode                                                         */
            __IOM uint32_t DBGB    : 1;     /*!< [5..5] Debug Mode Bank Select                                             */
            uint32_t               : 2;
            __IOM uint32_t ADDR    : 8;     /*!< [15..8] Gate Control List Address: (GCLA when GCRR is "0").               */
            uint32_t               : 5;
            __IM uint32_t ESTEIEE  : 1;     /*!< [21..21] EST ECC Inject Error Enable                                      */
            __IM uint32_t ESTEIAEE : 1;     /*!< [22..22] EST ECC Inject Address Error Enable                              */
            uint32_t               : 9;
        } MTL_EST_GCL_Control_b;
    };

    union
    {
        __IOM uint32_t MTL_EST_GCL_Data; /*!< (@ 0x00000C84) EST GCL Data Register                                      */

        struct
        {
            __IOM uint32_t GCD : 32;     /*!< [31..0] Gate Control Data                                                 */
        } MTL_EST_GCL_Data_b;
    };
    __IM uint32_t RESERVED39[2];

    union
    {
        __IOM uint32_t MTL_FPE_CTRL_STS; /*!< (@ 0x00000C90) FPE Control and Status Register                            */

        struct
        {
            __IOM uint32_t AFSZ : 2;     /*!< [1..0] Additional Fragment Size                                           */
            uint32_t            : 6;
            __IOM uint32_t PEC  : 8;     /*!< [15..8] Preemption Classification                                         */
            uint32_t            : 12;
            __IM uint32_t HRS   : 1;     /*!< [28..28] Hold/Release Status                                              */
            uint32_t            : 3;
        } MTL_FPE_CTRL_STS_b;
    };

    union
    {
        __IOM uint32_t MTL_FPE_Advance; /*!< (@ 0x00000C94) FPE Advance Time Register                                  */

        struct
        {
            __IOM uint32_t HADV : 16;   /*!< [15..0] Hold Advance                                                      */
            __IOM uint32_t RADV : 16;   /*!< [31..16] Release Advance                                                  */
        } MTL_FPE_Advance_b;
    };
    __IM uint32_t RESERVED40[26];

    struct
    {
        union
        {
            __IOM uint32_t MTL_TXQ_OPERATION_MODE; /*!< (@ 0x00000D00) Queue n Transmit Operation Mode Register                   */

            struct
            {
                __IOM uint32_t FTQ   : 1;          /*!< [0..0] Flush Transmit Queue                                               */
                __IOM uint32_t TSF   : 1;          /*!< [1..1] Transmit Store and Forward                                         */
                __IOM uint32_t TXQEN : 2;          /*!< [3..2] Transmit Queue Enable                                              */
                __IOM uint32_t TTC   : 3;          /*!< [6..4] Transmit Threshold Control                                         */
                uint32_t             : 9;
                __IOM uint32_t TQS   : 5;          /*!< [20..16] Transmit Queue Size                                              */
                uint32_t             : 11;
            } MTL_TXQ_OPERATION_MODE_b;
        };

        union
        {
            __IM uint32_t MTL_TXQ_UNDERFLOW; /*!< (@ 0x00000D04) Queue n Underflow Counter Register                         */

            struct
            {
                __IM uint32_t UFFRMCNT : 11; /*!< [10..0] Underflow Packet Counter                                          */
                __IM uint32_t UFCNTOVF : 1;  /*!< [11..11] Overflow Bit for Underflow Packet Counter                        */
                uint32_t               : 20;
            } MTL_TXQ_UNDERFLOW_b;
        };

        union
        {
            __IM uint32_t MTL_TXQ_DEBUG;     /*!< (@ 0x00000D08) Queue n Transmit Debug Register                            */

            struct
            {
                __IM uint32_t TXQPAUSED : 1; /*!< [0..0] Transmit Queue in Pause                                            */
                __IM uint32_t TRCSTS    : 2; /*!< [2..1] MTL Tx Queue Read Controller Status                                */
                __IM uint32_t TWCSTS    : 1; /*!< [3..3] MTL Tx Queue Write Controller Status                               */
                __IM uint32_t TXQSTS    : 1; /*!< [4..4] MTL Tx Queue Not Empty Status                                      */
                __IM uint32_t TXSTSFSTS : 1; /*!< [5..5] MTL Tx Status FIFO Full Status                                     */
                uint32_t                : 10;
                __IM uint32_t PTXQ      : 3; /*!< [18..16] Number of Packets in the Transmit Queue                          */
                uint32_t                : 1;
                __IM uint32_t STXSTSF   : 3; /*!< [22..20] Number of Status Words in Tx Status FIFO of Queue                */
                uint32_t                : 9;
            } MTL_TXQ_DEBUG_b;
        };
        __IM uint32_t RESERVED41;

        union
        {
            __IOM uint32_t MTL_TXQ_ETS_CONTROL; /*!< (@ 0x00000D10) Queue n ETS Control Register                               */

            struct
            {
                uint32_t             : 2;
                __IOM uint32_t AVALG : 1; /*!< [2..2] AV Algorithm                                                       */
                __IOM uint32_t CC    : 1; /*!< [3..3] Credit Control                                                     */
                __IOM uint32_t SLC   : 3; /*!< [6..4] Slot Count                                                         */
                uint32_t             : 25;
            } MTL_TXQ_ETS_CONTROL_b;
        };

        union
        {
            __IM uint32_t MTL_TXQ_ETS_STATUS; /*!< (@ 0x00000D14) Queue n ETS Status Register                                */

            struct
            {
                __IM uint32_t ABS : 24;       /*!< [23..0] Average Bits per Slot                                             */
                uint32_t          : 8;
            } MTL_TXQ_ETS_STATUS_b;
        };

        union
        {
            __IOM uint32_t MTL_TXQ_QUANTUM_WEIGHT; /*!< (@ 0x00000D18) Queue n Quantum or Weights Register                        */

            struct
            {
                __IOM uint32_t ISCQW : 21;         /*!< [20..0] idleSlopeCredit, Quantum, or Weights                              */
                uint32_t             : 11;
            } MTL_TXQ_QUANTUM_WEIGHT_b;
        };

        union
        {
            __IOM uint32_t MTL_TXQ_SENDSLOPECREDIT; /*!< (@ 0x00000D1C) Queue n CBS SendSlope Credit Register                      */

            struct
            {
                __IOM uint32_t SSC : 14;            /*!< [13..0] sendSlopeCredit Value                                             */
                uint32_t           : 18;
            } MTL_TXQ_SENDSLOPECREDIT_b;
        };

        union
        {
            __IOM uint32_t MTL_TXQ_HICREDIT; /*!< (@ 0x00000D20) Queue n CBS Hi Credit Register                             */

            struct
            {
                __IOM uint32_t HC : 29;      /*!< [28..0] hiCredit Value                                                    */
                uint32_t          : 3;
            } MTL_TXQ_HICREDIT_b;
        };

        union
        {
            __IOM uint32_t MTL_TXQ_LOCREDIT; /*!< (@ 0x00000D24) Queue n CBS Lo Credit Register                             */

            struct
            {
                __IOM uint32_t LC : 29;      /*!< [28..0] loCredit Value                                                    */
                uint32_t          : 3;
            } MTL_TXQ_LOCREDIT_b;
        };
        __IM uint32_t RESERVED42;

        union
        {
            __IOM uint32_t MTL_Q_INTERRUPT_CONTROL_STATUS; /*!< (@ 0x00000D2C) Queue n Interrupt Control and Status Register           */

            struct
            {
                __IOM uint32_t TXUNFIS : 1;                /*!< [0..0] Transmit Queue Underflow Interrupt Status                          */
                __IOM uint32_t ABPSIS  : 1;                /*!< [1..1] Average Bits Per Slot Interrupt Status                             */
                uint32_t               : 6;
                __IOM uint32_t TXUIE   : 1;                /*!< [8..8] Transmit Queue Underflow Interrupt Enable                          */
                __IOM uint32_t ABPSIE  : 1;                /*!< [9..9] Average Bits Per Slot Interrupt Enable                             */
                uint32_t               : 6;
                __IOM uint32_t RXOVFIS : 1;                /*!< [16..16] Receive Queue Overflow Interrupt Status                          */
                uint32_t               : 7;
                __IOM uint32_t RXOIE   : 1;                /*!< [24..24] Receive Queue Overflow Interrupt Enable                          */
                uint32_t               : 7;
            } MTL_Q_INTERRUPT_CONTROL_STATUS_b;
        };

        union
        {
            __IOM uint32_t MTL_RXQ_OPERATION_MODE; /*!< (@ 0x00000D30) Queue n Receive Operation Mode Register                    */

            struct
            {
                __IOM uint32_t RTC        : 2;     /*!< [1..0] Receive Queue Threshold Control                                    */
                uint32_t                  : 1;
                __IOM uint32_t FUP        : 1;     /*!< [3..3] Forward Undersized Good Packets                                    */
                __IOM uint32_t FEP        : 1;     /*!< [4..4] Forward Error Packets                                              */
                __IOM uint32_t RSF        : 1;     /*!< [5..5] Receive Queue Store and Forward                                    */
                __IOM uint32_t DIS_TCP_EF : 1;     /*!< [6..6] Disable Dropping of TCP/IP Checksum Error Packets                  */
                __IOM uint32_t EHFC       : 1;     /*!< [7..7] Enable Hardware Flow Control                                       */
                __IOM uint32_t RFA        : 4;     /*!< [11..8] Threshold for Activating Flow Control (in half-duplex
                                                    *   and full-duplex                                                           */
                uint32_t           : 2;
                __IOM uint32_t RFD : 4;            /*!< [17..14] Threshold for Deactivating Flow Control (in half-duplex
                                                    *   and full-duplex modes)                                                    */
                uint32_t           : 2;
                __IOM uint32_t RQS : 5;            /*!< [24..20] Receive Queue Size                                               */
                uint32_t           : 7;
            } MTL_RXQ_OPERATION_MODE_b;
        };

        union
        {
            __IM uint32_t MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT; /*!< (@ 0x00000D34) Queue n Missed Packet and Overflow Counter Register */

            struct
            {
                __IM uint32_t OVFPKTCNT : 11;                 /*!< [10..0] Overflow Packet Counter                                           */
                __IM uint32_t OVFCNTOVF : 1;                  /*!< [11..11] Overflow Counter Overflow Bit                                    */
                uint32_t                : 4;
                __IM uint32_t MISPKTCNT : 11;                 /*!< [26..16] Missed Packet Counter                                            */
                __IM uint32_t MISCNTOVF : 1;                  /*!< [27..27] Missed Packet Counter Overflow Bit                               */
                uint32_t                : 4;
            } MTL_RXQ_MISSED_PACKET_OVERFLOW_CNT_b;
        };

        union
        {
            __IM uint32_t MTL_RXQ_DEBUG;   /*!< (@ 0x00000D38) Queue n Receive Debug Register                             */

            struct
            {
                __IM uint32_t RWCSTS : 1;  /*!< [0..0] MTL Rx Queue Write Controller Active Status                        */
                __IM uint32_t RRCSTS : 2;  /*!< [2..1] MTL Rx Queue Read Controller State                                 */
                uint32_t             : 1;
                __IM uint32_t RXQSTS : 2;  /*!< [5..4] MTL Rx Queue Fill-Level Status                                     */
                uint32_t             : 10;
                __IM uint32_t PRXQ   : 14; /*!< [29..16] Number of Packets in Receive Queue                               */
                uint32_t             : 2;
            } MTL_RXQ_DEBUG_b;
        };

        union
        {
            __IOM uint32_t MTL_RXQ_CONTROL;       /*!< (@ 0x00000D3C) Queue n Receive Control Register                           */

            struct
            {
                __IOM uint32_t RXQ_WEGT      : 3; /*!< [2..0] Receive Queue Weight                                               */
                __IOM uint32_t RXQ_FRM_ARBIT : 1; /*!< [3..3] Receive Queue Packet Arbitration                                   */
                uint32_t                     : 28;
            } MTL_RXQ_CONTROL_b;
        };
    }             MTL_Q[8];
    __IM uint32_t RESERVED43[64];

    union
    {
        __IOM uint32_t DMA_Mode;       /*!< (@ 0x00001000) Bus Mode Register                                          */

        struct
        {
            __IOM uint32_t SWR  : 1;   /*!< [0..0] Software Reset                                                     */
            uint32_t            : 1;
            __IOM uint32_t TAA  : 3;   /*!< [4..2] Transmit Arbitration Algorithm                                     */
            uint32_t            : 3;
            __IOM uint32_t DSPW : 1;   /*!< [8..8] DSPW                                                               */
            uint32_t            : 2;
            __IOM uint32_t TXPR : 1;   /*!< [11..11] TXPR                                                             */
            uint32_t            : 4;
            __IOM uint32_t INTM : 2;   /*!< [17..16] Interrupt Mode                                                   */
            uint32_t            : 14;
        } DMA_Mode_b;
    };

    union
    {
        __IOM uint32_t DMA_SysBus_Mode;     /*!< (@ 0x00001004) System Bus Mode Register                                   */

        struct
        {
            __IOM uint32_t FB          : 1; /*!< [0..0] Fixed Burst Length                                                 */
            __IOM uint32_t BLEN4       : 1; /*!< [1..1] AXI Burst Length 4                                                 */
            __IOM uint32_t BLEN8       : 1; /*!< [2..2] AXI Burst Length 8                                                 */
            __IOM uint32_t BLEN16      : 1; /*!< [3..3] AXI Burst Length 16                                                */
            uint32_t                   : 6;
            __IOM uint32_t AALE        : 1; /*!< [10..10] Automatic AXI LPI enable                                         */
            uint32_t                   : 1;
            __IOM uint32_t AAL         : 1; /*!< [12..12] Address-Aligned Beats                                            */
            __IOM uint32_t ONEKBBE     : 1; /*!< [13..13] 1 KB Boundary Crossing Enable for the AXI Master                 */
            uint32_t                   : 2;
            __IOM uint32_t RD_OSR_LMT  : 4; /*!< [19..16] AXI Maximum Read Outstanding Request Limit                       */
            uint32_t                   : 4;
            __IOM uint32_t WR_OSR_LMT  : 4; /*!< [27..24] AXI Maximum Write Outstanding Request Limit                      */
            uint32_t                   : 2;
            __IOM uint32_t LPI_XIT_PKT : 1; /*!< [30..30] Unlock on Magic Packet or Remote Wake-Up Packet                  */
            __IOM uint32_t EN_LPI      : 1; /*!< [31..31] Enable Low Power Interface (LPI)                                 */
        } DMA_SysBus_Mode_b;
    };

    union
    {
        __IM uint32_t DMA_Interrupt_Status; /*!< (@ 0x00001008) DMA Interrupt Status Register                              */

        struct
        {
            __IM uint32_t DC0IS : 1;        /*!< [0..0] DMA Channel 0 Interrupt Status                                     */
            __IM uint32_t DC1IS : 1;        /*!< [1..1] DMA Channel 1 Interrupt Status                                     */
            __IM uint32_t DC2IS : 1;        /*!< [2..2] DMA Channel 2 Interrupt Status                                     */
            __IM uint32_t DC3IS : 1;        /*!< [3..3] DMA Channel 3 Interrupt Status                                     */
            __IM uint32_t DC4IS : 1;        /*!< [4..4] DMA Channel 4 Interrupt Status                                     */
            __IM uint32_t DC5IS : 1;        /*!< [5..5] DMA Channel 5 Interrupt Status                                     */
            __IM uint32_t DC6IS : 1;        /*!< [6..6] DMA Channel 6 Interrupt Status                                     */
            __IM uint32_t DC7IS : 1;        /*!< [7..7] DMA Channel 7 Interrupt Status                                     */
            uint32_t            : 8;
            __IM uint32_t MTLIS : 1;        /*!< [16..16] MTL Interrupt Status                                             */
            __IM uint32_t MACIS : 1;        /*!< [17..17] MAC Interrupt Status                                             */
            uint32_t            : 14;
        } DMA_Interrupt_Status_b;
    };

    union
    {
        __IM uint32_t DMA_Debug_Status0; /*!< (@ 0x0000100C) DMA Debug Status 0 Register                                */

        struct
        {
            __IM uint32_t AXWHSTS : 1;   /*!< [0..0] AXI Master Write Channel                                           */
            __IM uint32_t AXRHSTS : 1;   /*!< [1..1] AXRHSTS                                                            */
            uint32_t              : 6;
            __IM uint32_t RPS0    : 4;   /*!< [11..8] DMA Channel 0 Receive Process State                               */
            __IM uint32_t TPS0    : 4;   /*!< [15..12] DMA Channel 0 Transmit Process State                             */
            __IM uint32_t RPS1    : 4;   /*!< [19..16] DMA Channel 1 Receive Process State                              */
            __IM uint32_t TPS1    : 4;   /*!< [23..20] DMA Channel 1 Transmit Process State                             */
            __IM uint32_t RPS2    : 4;   /*!< [27..24] DMA Channel 2 Receive Process State                              */
            __IM uint32_t TPS2    : 4;   /*!< [31..28] DMA Channel 2 Transmit Process State                             */
        } DMA_Debug_Status0_b;
    };

    union
    {
        __IM uint32_t DMA_Debug_Status1; /*!< (@ 0x00001010) DMA Debug Status 1 Register                                */

        struct
        {
            __IM uint32_t RPS3 : 4;      /*!< [3..0] DMA Channel 3 Receive Process State                                */
            __IM uint32_t TPS3 : 4;      /*!< [7..4] DMA Channel 3 Transmit Process State                               */
            __IM uint32_t RPS4 : 4;      /*!< [11..8] DMA Channel 4 Receive Process State                               */
            __IM uint32_t TPS4 : 4;      /*!< [15..12] DMA Channel 4 Transmit Process State                             */
            __IM uint32_t RPS5 : 4;      /*!< [19..16] DMA Channel 5 Receive Process State                              */
            __IM uint32_t TPS5 : 4;      /*!< [23..20] DMA Channel 5 Transmit Process State                             */
            __IM uint32_t RPS6 : 4;      /*!< [27..24] DMA Channel 6 Receive Process State                              */
            __IM uint32_t TPS6 : 4;      /*!< [31..28] DMA Channel 6 Transmit Process State                             */
        } DMA_Debug_Status1_b;
    };

    union
    {
        __IM uint32_t DMA_Debug_Status2; /*!< (@ 0x00001014) DMA Debug Status 2 Register                                */

        struct
        {
            __IM uint32_t RPS7 : 4;      /*!< [3..0] DMA Channel 7 Receive Process State                                */
            __IM uint32_t TPS7 : 4;      /*!< [7..4] DMA Channel 7 Transmit Process State                               */
            uint32_t           : 24;
        } DMA_Debug_Status2_b;
    };
    __IM uint32_t RESERVED44[10];

    union
    {
        __IOM uint32_t AXI_LPI_Entry_Interval; /*!< (@ 0x00001040) AXI LPI Entry Interval Register                            */

        struct
        {
            __IOM uint32_t LPIEI : 4;          /*!< [3..0] LPI Entry Interval                                                 */
            uint32_t             : 28;
        } AXI_LPI_Entry_Interval_b;
    };
    __IM uint32_t RESERVED45[3];

    union
    {
        __IOM uint32_t DMA_TBS_CTRL0;  /*!< (@ 0x00001050) DMA TBS Attributes Control 0 Register                      */

        struct
        {
            __IOM uint32_t FTOV : 1;   /*!< [0..0] Fetch Time Offset Valid                                            */
            uint32_t            : 3;
            __IOM uint32_t FGOS : 3;   /*!< [6..4] Fetch GSN Offset                                                   */
            uint32_t            : 1;
            __IOM uint32_t FTOS : 24;  /*!< [31..8] Fetch Time Offset                                                 */
        } DMA_TBS_CTRL0_b;
    };

    union
    {
        __IOM uint32_t DMA_TBS_CTRL1;  /*!< (@ 0x00001054) DMA TBS Attributes Control 1 Register                      */

        struct
        {
            __IOM uint32_t FTOV : 1;   /*!< [0..0] Fetch Time Offset Valid                                            */
            uint32_t            : 3;
            __IOM uint32_t FGOS : 3;   /*!< [6..4] Fetch GSN Offset                                                   */
            uint32_t            : 1;
            __IOM uint32_t FTOS : 24;  /*!< [31..8] Fetch Time Offset                                                 */
        } DMA_TBS_CTRL1_b;
    };

    union
    {
        __IOM uint32_t DMA_TBS_CTRL2;  /*!< (@ 0x00001058) DMA TBS Attributes Control 2 Register                      */

        struct
        {
            __IOM uint32_t FTOV : 1;   /*!< [0..0] Fetch Time Offset Valid                                            */
            uint32_t            : 3;
            __IOM uint32_t FGOS : 3;   /*!< [6..4] Fetch GSN Offset                                                   */
            uint32_t            : 1;
            __IOM uint32_t FTOS : 24;  /*!< [31..8] Fetch Time Offset                                                 */
        } DMA_TBS_CTRL2_b;
    };

    union
    {
        __IOM uint32_t DMA_TBS_CTRL3;  /*!< (@ 0x0000105C) DMA TBS Attributes Control 3 Register                      */

        struct
        {
            __IOM uint32_t FTOV : 1;   /*!< [0..0] Fetch Time Offset Valid                                            */
            uint32_t            : 3;
            __IOM uint32_t FGOS : 3;   /*!< [6..4] Fetch GSN Offset                                                   */
            uint32_t            : 1;
            __IOM uint32_t FTOS : 24;  /*!< [31..8] Fetch Time Offset                                                 */
        } DMA_TBS_CTRL3_b;
    };
    __IM uint32_t RESERVED46[40];

    struct
    {
        union
        {
            __IOM uint32_t DMA_CH_CONTROL; /*!< (@ 0x00001100) DMA Channel n Control Register                             */

            struct
            {
                uint32_t             : 16;
                __IOM uint32_t PBLx8 : 1; /*!< [16..16] 8xPBL mode                                                       */
                uint32_t             : 1;
                __IOM uint32_t DSL   : 3; /*!< [20..18] Descriptor Skip Length                                           */
                uint32_t             : 3;
                __IOM uint32_t SPH   : 1; /*!< [24..24] Split Headers                                                    */
                uint32_t             : 7;
            } DMA_CH_CONTROL_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_TX_CONTROL; /*!< (@ 0x00001104) DMA Channel n Transmit Control Register                    */

            struct
            {
                __IOM uint32_t ST    : 1;     /*!< [0..0] Start or Stop Transmission Command                                 */
                __IOM uint32_t TCW   : 3;     /*!< [3..1] Transmit Channel Weight                                            */
                __IOM uint32_t OSF   : 1;     /*!< [4..4] OSF                                                                */
                uint32_t             : 10;
                __IOM uint32_t IPBL  : 1;     /*!< [15..15] IPBL                                                             */
                __IOM uint32_t TxPBL : 6;     /*!< [21..16] Transmit Programmable Burst Length                               */
                uint32_t             : 6;
                __IOM uint32_t EDSE  : 1;     /*!< [28..28] Enhanced Descriptor Enable                                       */
                __IOM uint32_t TFSEL : 2;     /*!< [30..29] TBS Fetch Select                                                 */
                uint32_t             : 1;
            } DMA_CH_TX_CONTROL_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_RX_CONTROL;  /*!< (@ 0x00001108) DMA Channel n Receive Control Register                     */

            struct
            {
                __IOM uint32_t SR        : 1;  /*!< [0..0] Start or Stop Receive                                              */
                __IM uint32_t  RBSZ_x_0  : 4;  /*!< [4..1] Receive Buffer size Low                                            */
                __IOM uint32_t RBSZ_13_y : 10; /*!< [14..5] Receive Buffer size High                                          */
                uint32_t                 : 1;
                __IOM uint32_t RxPBL     : 6;  /*!< [21..16] Receive Programmable Burst Length                                */
                uint32_t                 : 9;
                __IOM uint32_t RPF       : 1;  /*!< [31..31] Rx Packet Flush                                                  */
            } DMA_CH_RX_CONTROL_b;
        };
        __IM uint32_t RESERVED47[2];

        union
        {
            __IOM uint32_t DMA_CH_TXDESC_LIST_ADDRESS; /*!< (@ 0x00001114) DMA Channel n Tx Descriptor List Address Register          */

            struct
            {
                __IOM uint32_t TDESLA : 32;            /*!< [31..0] Start of Transmit List                                            */
            } DMA_CH_TXDESC_LIST_ADDRESS_b;
        };
        __IM uint32_t RESERVED48;

        union
        {
            __IOM uint32_t DMA_CH_RXDESC_LIST_ADDRESS; /*!< (@ 0x0000111C) DMA Channel n Rx Descriptor List Address Register          */

            struct
            {
                __IOM uint32_t RDESLA : 32;            /*!< [31..0] Start of Receive List                                             */
            } DMA_CH_RXDESC_LIST_ADDRESS_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_TXDESC_TAIL_POINTER; /*!< (@ 0x00001120) DMA Channel n Tx Descriptor Tail Pointer Register          */

            struct
            {
                __IOM uint32_t TDTP : 32;              /*!< [31..0] Transmit Descriptor Tail Pointer                                  */
            } DMA_CH_TXDESC_TAIL_POINTER_b;
        };
        __IM uint32_t RESERVED49;

        union
        {
            __IOM uint32_t DMA_CH_RXDESC_TAIL_POINTER; /*!< (@ 0x00001128) DMA Channel n Rx Descriptor Tail Pointer Register          */

            struct
            {
                __IOM uint32_t RDTP : 32;              /*!< [31..0] Receive Descriptor Tail Pointer                                   */
            } DMA_CH_RXDESC_TAIL_POINTER_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_TXDESC_RING_LENGTH; /*!< (@ 0x0000112C) DMA Channel n Tx Descriptor Ring Length Register           */

            struct
            {
                __IOM uint32_t TDRL : 10;             /*!< [9..0] Transmit Descriptor Ring Length                                    */
                uint32_t            : 22;
            } DMA_CH_TXDESC_RING_LENGTH_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_RX_CONTROL2; /*!< (@ 0x00001130) DMA Channel n Receive Control 2 Register                   */

            struct
            {
                __IOM uint32_t RDRL : 10;      /*!< [9..0] Receive Descriptor Ring Length                                     */
                uint32_t            : 8;
                __IOM uint32_t ARBS : 6;       /*!< [23..18] Alternate Receive Buffer Size                                    */
                uint32_t            : 8;
            } DMA_CH_RX_CONTROL2_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_INTERRUPT_ENABLE; /*!< (@ 0x00001134) DMA Channel n Interrupt Enable Register                    */

            struct
            {
                __IOM uint32_t TIE  : 1;            /*!< [0..0] Transmit Interrupt Enable                                          */
                __IOM uint32_t TXSE : 1;            /*!< [1..1] Transmit Stopped Enable                                            */
                __IOM uint32_t TBUE : 1;            /*!< [2..2] Transmit Buffer Unavailable Enable                                 */
                uint32_t            : 3;
                __IOM uint32_t RIE  : 1;            /*!< [6..6] Receive Interrupt Enable                                           */
                __IOM uint32_t RBUE : 1;            /*!< [7..7] Receive Buffer Unavailable Enable                                  */
                __IOM uint32_t RSE  : 1;            /*!< [8..8] Receive Stopped Enable                                             */
                __IOM uint32_t RWTE : 1;            /*!< [9..9] Receive Watchdog Timeout Enable                                    */
                __IOM uint32_t ETIE : 1;            /*!< [10..10] Early Transmit Interrupt Enable                                  */
                __IOM uint32_t ERIE : 1;            /*!< [11..11] Early Receive Interrupt Enable                                   */
                __IOM uint32_t FBEE : 1;            /*!< [12..12] Fatal Bus Error Enable                                           */
                __IOM uint32_t CDEE : 1;            /*!< [13..13] Context Descriptor Error Enable                                  */
                __IOM uint32_t AIE  : 1;            /*!< [14..14] Abnormal Interrupt Summary Enable                                */
                __IOM uint32_t NIE  : 1;            /*!< [15..15] Normal Interrupt Summary Enable                                  */
                uint32_t            : 16;
            } DMA_CH_INTERRUPT_ENABLE_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER; /*!< (@ 0x00001138) DMA Channel n Receive Interrupt Watchdog Timer
                                                                *           Register                                                   */

            struct
            {
                __IOM uint32_t RWT  : 8;                       /*!< [7..0] Receive Interrupt Watchdog Timer Count                             */
                uint32_t            : 8;
                __IOM uint32_t RWTU : 2;                       /*!< [17..16] Receive Interrupt Watchdog Timer Count Units                     */
                uint32_t            : 14;
            } DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_SLOT_FUNCTION_CONTROL_STATUS; /*!< (@ 0x0000113C) DMA Channel n Slot Function Control and Status
                                                                 *          Register                                                   */

            struct
            {
                __IOM uint32_t ESC : 1;                         /*!< [0..0] Enable Slot Comparison                                             */
                __IOM uint32_t ASC : 1;                         /*!< [1..1] Advance Slot Check                                                 */
                uint32_t           : 2;
                __IOM uint32_t SIV : 12;                        /*!< [15..4] Slot Interval Value                                               */
                __IM uint32_t  RSN : 4;                         /*!< [19..16] Reference Slot Number                                            */
                uint32_t           : 12;
            } DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_b;
        };
        __IM uint32_t RESERVED50;

        union
        {
            __IM uint32_t DMA_CH_CURRENT_APP_TXDESC; /*!< (@ 0x00001144) DMA Channel n Current Application Transmit Descriptor
                                                      *                  Register                                                   */

            struct
            {
                __IM uint32_t CURTDESAPTR : 32;      /*!< [31..0] Application Transmit Descriptor Address Pointer                   */
            } DMA_CH_CURRENT_APP_TXDESC_b;
        };
        __IM uint32_t RESERVED51;

        union
        {
            __IM uint32_t DMA_CH_CURRENT_APP_RXDESC; /*!< (@ 0x0000114C) DMA Channel n Current Application Receive Descriptor
                                                      *                  Register                                                   */

            struct
            {
                __IM uint32_t CURRDESAPTR : 32;      /*!< [31..0] Application Receive Descriptor Address Pointer                    */
            } DMA_CH_CURRENT_APP_RXDESC_b;
        };
        __IM uint32_t RESERVED52;

        union
        {
            __IM uint32_t DMA_CH_CURRENT_APP_TXBUFFER; /*!< (@ 0x00001154) DMA Channel n Current Application Transmit Buffer
                                                        *                  Address Register                                           */

            struct
            {
                __IM uint32_t CURTBUFAPTR : 32;        /*!< [31..0] Application Transmit Buffer Address Pointer                       */
            } DMA_CH_CURRENT_APP_TXBUFFER_b;
        };
        __IM uint32_t RESERVED53;

        union
        {
            __IM uint32_t DMA_CH_CURRENT_APP_RXBUFFER; /*!< (@ 0x0000115C) DMA Channel n Current Application Receive Buffer
                                                        *                  Address Register                                           */

            struct
            {
                __IM uint32_t CURRBUFAPTR : 32;        /*!< [31..0] Application Receive Buffer Address Pointer                        */
            } DMA_CH_CURRENT_APP_RXBUFFER_b;
        };

        union
        {
            __IOM uint32_t DMA_CH_STATUS; /*!< (@ 0x00001160) DMA Channel n Status Register                              */

            struct
            {
                __IOM uint32_t TI  : 1;   /*!< [0..0] Transmit Interrupt                                                 */
                __IOM uint32_t TPS : 1;   /*!< [1..1] Transmit Process Stopped                                           */
                __IOM uint32_t TBU : 1;   /*!< [2..2] Transmit Buffer Unavailable                                        */
                uint32_t           : 3;
                __IOM uint32_t RI  : 1;   /*!< [6..6] Receive Interrupt                                                  */
                __IOM uint32_t RBU : 1;   /*!< [7..7] Receive Buffer Unavailable                                         */
                __IOM uint32_t RPS : 1;   /*!< [8..8] Receive Process Stopped                                            */
                __IOM uint32_t RWT : 1;   /*!< [9..9] Receive Watchdog Timeout                                           */
                __IOM uint32_t ETI : 1;   /*!< [10..10] Early Transmit Interrupt                                         */
                __IOM uint32_t ERI : 1;   /*!< [11..11] Early Receive Interrupt                                          */
                __IOM uint32_t FBE : 1;   /*!< [12..12] Fatal Bus Error                                                  */
                __IOM uint32_t CDE : 1;   /*!< [13..13] Context Descriptor Error                                         */
                __IOM uint32_t AIS : 1;   /*!< [14..14] Abnormal Interrupt Summary                                       */
                __IOM uint32_t NIS : 1;   /*!< [15..15] Normal Interrupt Summary                                         */
                __IM uint32_t  TEB : 3;   /*!< [18..16] Tx DMA Error Bits                                                */
                __IM uint32_t  REB : 3;   /*!< [21..19] Rx DMA Error Bits                                                */
                uint32_t           : 10;
            } DMA_CH_STATUS_b;
        };

        union
        {
            __IM uint32_t DMA_CH_MISS_FRAME_CNT; /*!< (@ 0x00001164) DMA Channel n Miss Packet Counter                          */

            struct
            {
                __IM uint32_t MFC  : 11;         /*!< [10..0] Dropped Packet Counters                                           */
                uint32_t           : 4;
                __IM uint32_t MFCO : 1;          /*!< [15..15] Overflow status of the MFC Counter                               */
                uint32_t           : 16;
            } DMA_CH_MISS_FRAME_CNT_b;
        };
        __IM uint32_t RESERVED54[6];
    } DMA_CH[8];
} R_GMAC_Type;                         /*!< Size = 5352 (0x14e8)                                                      */

/* =========================================================================================================================== */
/* ================                                          R_GMACC                                          ================ */
/* =========================================================================================================================== */

typedef struct                            /*!< (@ 0x80110400) R_GMACC Structure                                          */
{
    union
    {
        __IOM uint32_t GMACTRGSEL;        /*!< (@ 0x00000000) GMAC PTP Trigger Select register                           */

        struct
        {
            __IOM uint32_t G0TRGSEL0 : 1; /*!< [0..0] Select PTP Timestamp Trigger 0 for GMAC0                           */
            __IOM uint32_t G0TRGSEL1 : 1; /*!< [1..1] Select PTP Timestamp Trigger 1 for GMAC0                           */
            __IOM uint32_t G1TRGSEL0 : 1; /*!< [2..2] Select PTP Timestamp Trigger 0 for GMAC1                           */
            __IOM uint32_t G1TRGSEL1 : 1; /*!< [3..3] Select PTP Timestamp Trigger 1 for GMAC1                           */
            __IOM uint32_t G2TRGSEL0 : 1; /*!< [4..4] Select PTP Timestamp Trigger 0 for GMAC2                           */
            __IOM uint32_t G2TRGSEL1 : 1; /*!< [5..5] Select PTP Timestamp Trigger 1 for GMAC2                           */
            uint32_t                 : 26;
        } GMACTRGSEL_b;
    };
} R_GMACC_Type;                           /*!< Size = 4 (0x4)                                                            */

/* =========================================================================================================================== */
/* ================                          Device Specific Peripheral Address Map                           ================ */
/* =========================================================================================================================== */

 #define R_GMAC0_BASE    0x80100000UL
 #define R_GMACC_BASE    0x80110400UL
 #define R_GMAC1_BASE    0x92000000UL
 #define R_GMAC2_BASE    0x92010000UL

/* =========================================================================================================================== */
/* ================                                  Peripheral declaration                                   ================ */
/* =========================================================================================================================== */

 #define R_GMAC0    ((R_GMAC_Type *) R_GMAC0_BASE)
 #define R_GMACC    ((R_GMACC_Type *) R_GMACC_BASE)
 #define R_GMAC1    ((R_GMAC_Type *) R_GMAC1_BASE)
 #define R_GMAC2    ((R_GMAC_Type *) R_GMAC2_BASE)

/* =========================================================================================================================== */
/* ================                                 Pos/Mask Cluster Section                                  ================ */
/* =========================================================================================================================== */

/* =========================================================================================================================== */
/* ================                                          R_GMAC0                                          ================ */
/* =========================================================================================================================== */

/* ===================================================  MAC_Configuration  =================================================== */
 #define R_GMAC0_MAC_Configuration_RE_Pos                                   (0UL)          /*!< RE (Bit 0)                                            */
 #define R_GMAC0_MAC_Configuration_RE_Msk                                   (0x1UL)        /*!< RE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_TE_Pos                                   (1UL)          /*!< TE (Bit 1)                                            */
 #define R_GMAC0_MAC_Configuration_TE_Msk                                   (0x2UL)        /*!< TE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_PRELEN_Pos                               (2UL)          /*!< PRELEN (Bit 2)                                        */
 #define R_GMAC0_MAC_Configuration_PRELEN_Msk                               (0xcUL)        /*!< PRELEN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_Configuration_DC_Pos                                   (4UL)          /*!< DC (Bit 4)                                            */
 #define R_GMAC0_MAC_Configuration_DC_Msk                                   (0x10UL)       /*!< DC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_BL_Pos                                   (5UL)          /*!< BL (Bit 5)                                            */
 #define R_GMAC0_MAC_Configuration_BL_Msk                                   (0x60UL)       /*!< BL (Bitfield-Mask: 0x03)                              */
 #define R_GMAC0_MAC_Configuration_DR_Pos                                   (8UL)          /*!< DR (Bit 8)                                            */
 #define R_GMAC0_MAC_Configuration_DR_Msk                                   (0x100UL)      /*!< DR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_DCRS_Pos                                 (9UL)          /*!< DCRS (Bit 9)                                          */
 #define R_GMAC0_MAC_Configuration_DCRS_Msk                                 (0x200UL)      /*!< DCRS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Configuration_DO_Pos                                   (10UL)         /*!< DO (Bit 10)                                           */
 #define R_GMAC0_MAC_Configuration_DO_Msk                                   (0x400UL)      /*!< DO (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_ECRSFD_Pos                               (11UL)         /*!< ECRSFD (Bit 11)                                       */
 #define R_GMAC0_MAC_Configuration_ECRSFD_Msk                               (0x800UL)      /*!< ECRSFD (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Configuration_LM_Pos                                   (12UL)         /*!< LM (Bit 12)                                           */
 #define R_GMAC0_MAC_Configuration_LM_Msk                                   (0x1000UL)     /*!< LM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_DM_Pos                                   (13UL)         /*!< DM (Bit 13)                                           */
 #define R_GMAC0_MAC_Configuration_DM_Msk                                   (0x2000UL)     /*!< DM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_FES_Pos                                  (14UL)         /*!< FES (Bit 14)                                          */
 #define R_GMAC0_MAC_Configuration_FES_Msk                                  (0x4000UL)     /*!< FES (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Configuration_PS_Pos                                   (15UL)         /*!< PS (Bit 15)                                           */
 #define R_GMAC0_MAC_Configuration_PS_Msk                                   (0x8000UL)     /*!< PS (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_JE_Pos                                   (16UL)         /*!< JE (Bit 16)                                           */
 #define R_GMAC0_MAC_Configuration_JE_Msk                                   (0x10000UL)    /*!< JE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_JD_Pos                                   (17UL)         /*!< JD (Bit 17)                                           */
 #define R_GMAC0_MAC_Configuration_JD_Msk                                   (0x20000UL)    /*!< JD (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_BE_Pos                                   (18UL)         /*!< BE (Bit 18)                                           */
 #define R_GMAC0_MAC_Configuration_BE_Msk                                   (0x40000UL)    /*!< BE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_WD_Pos                                   (19UL)         /*!< WD (Bit 19)                                           */
 #define R_GMAC0_MAC_Configuration_WD_Msk                                   (0x80000UL)    /*!< WD (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Configuration_ACS_Pos                                  (20UL)         /*!< ACS (Bit 20)                                          */
 #define R_GMAC0_MAC_Configuration_ACS_Msk                                  (0x100000UL)   /*!< ACS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Configuration_CST_Pos                                  (21UL)         /*!< CST (Bit 21)                                          */
 #define R_GMAC0_MAC_Configuration_CST_Msk                                  (0x200000UL)   /*!< CST (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Configuration_S2KP_Pos                                 (22UL)         /*!< S2KP (Bit 22)                                         */
 #define R_GMAC0_MAC_Configuration_S2KP_Msk                                 (0x400000UL)   /*!< S2KP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Configuration_GPSLCE_Pos                               (23UL)         /*!< GPSLCE (Bit 23)                                       */
 #define R_GMAC0_MAC_Configuration_GPSLCE_Msk                               (0x800000UL)   /*!< GPSLCE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Configuration_IPG_Pos                                  (24UL)         /*!< IPG (Bit 24)                                          */
 #define R_GMAC0_MAC_Configuration_IPG_Msk                                  (0x7000000UL)  /*!< IPG (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MAC_Configuration_IPC_Pos                                  (27UL)         /*!< IPC (Bit 27)                                          */
 #define R_GMAC0_MAC_Configuration_IPC_Msk                                  (0x8000000UL)  /*!< IPC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Configuration_ARPEN_Pos                                (31UL)         /*!< ARPEN (Bit 31)                                        */
 #define R_GMAC0_MAC_Configuration_ARPEN_Msk                                (0x80000000UL) /*!< ARPEN (Bitfield-Mask: 0x01)                           */
/* =================================================  MAC_Ext_Configuration  ================================================= */
 #define R_GMAC0_MAC_Ext_Configuration_GPSL_Pos                             (0UL)          /*!< GPSL (Bit 0)                                          */
 #define R_GMAC0_MAC_Ext_Configuration_GPSL_Msk                             (0x3fffUL)     /*!< GPSL (Bitfield-Mask: 0x3fff)                          */
 #define R_GMAC0_MAC_Ext_Configuration_DCRCC_Pos                            (16UL)         /*!< DCRCC (Bit 16)                                        */
 #define R_GMAC0_MAC_Ext_Configuration_DCRCC_Msk                            (0x10000UL)    /*!< DCRCC (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Ext_Configuration_SPEN_Pos                             (17UL)         /*!< SPEN (Bit 17)                                         */
 #define R_GMAC0_MAC_Ext_Configuration_SPEN_Msk                             (0x20000UL)    /*!< SPEN (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Ext_Configuration_USP_Pos                              (18UL)         /*!< USP (Bit 18)                                          */
 #define R_GMAC0_MAC_Ext_Configuration_USP_Msk                              (0x40000UL)    /*!< USP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Ext_Configuration_PDC_Pos                              (19UL)         /*!< PDC (Bit 19)                                          */
 #define R_GMAC0_MAC_Ext_Configuration_PDC_Msk                              (0x80000UL)    /*!< PDC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Ext_Configuration_HDSMS_Pos                            (20UL)         /*!< HDSMS (Bit 20)                                        */
 #define R_GMAC0_MAC_Ext_Configuration_HDSMS_Msk                            (0x700000UL)   /*!< HDSMS (Bitfield-Mask: 0x07)                           */
 #define R_GMAC0_MAC_Ext_Configuration_EIPGEN_Pos                           (24UL)         /*!< EIPGEN (Bit 24)                                       */
 #define R_GMAC0_MAC_Ext_Configuration_EIPGEN_Msk                           (0x1000000UL)  /*!< EIPGEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Ext_Configuration_EIPG_Pos                             (25UL)         /*!< EIPG (Bit 25)                                         */
 #define R_GMAC0_MAC_Ext_Configuration_EIPG_Msk                             (0x3e000000UL) /*!< EIPG (Bitfield-Mask: 0x1f)                            */
 #define R_GMAC0_MAC_Ext_Configuration_APDIM_Pos                            (30UL)         /*!< APDIM (Bit 30)                                        */
 #define R_GMAC0_MAC_Ext_Configuration_APDIM_Msk                            (0x40000000UL) /*!< APDIM (Bitfield-Mask: 0x01)                           */
/* ===================================================  MAC_Packet_Filter  =================================================== */
 #define R_GMAC0_MAC_Packet_Filter_PR_Pos                                   (0UL)          /*!< PR (Bit 0)                                            */
 #define R_GMAC0_MAC_Packet_Filter_PR_Msk                                   (0x1UL)        /*!< PR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Packet_Filter_HUC_Pos                                  (1UL)          /*!< HUC (Bit 1)                                           */
 #define R_GMAC0_MAC_Packet_Filter_HUC_Msk                                  (0x2UL)        /*!< HUC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Packet_Filter_HMC_Pos                                  (2UL)          /*!< HMC (Bit 2)                                           */
 #define R_GMAC0_MAC_Packet_Filter_HMC_Msk                                  (0x4UL)        /*!< HMC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Packet_Filter_DAIF_Pos                                 (3UL)          /*!< DAIF (Bit 3)                                          */
 #define R_GMAC0_MAC_Packet_Filter_DAIF_Msk                                 (0x8UL)        /*!< DAIF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Packet_Filter_PM_Pos                                   (4UL)          /*!< PM (Bit 4)                                            */
 #define R_GMAC0_MAC_Packet_Filter_PM_Msk                                   (0x10UL)       /*!< PM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Packet_Filter_DBF_Pos                                  (5UL)          /*!< DBF (Bit 5)                                           */
 #define R_GMAC0_MAC_Packet_Filter_DBF_Msk                                  (0x20UL)       /*!< DBF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Packet_Filter_PCF_Pos                                  (6UL)          /*!< PCF (Bit 6)                                           */
 #define R_GMAC0_MAC_Packet_Filter_PCF_Msk                                  (0xc0UL)       /*!< PCF (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MAC_Packet_Filter_SAIF_Pos                                 (8UL)          /*!< SAIF (Bit 8)                                          */
 #define R_GMAC0_MAC_Packet_Filter_SAIF_Msk                                 (0x100UL)      /*!< SAIF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Packet_Filter_SAF_Pos                                  (9UL)          /*!< SAF (Bit 9)                                           */
 #define R_GMAC0_MAC_Packet_Filter_SAF_Msk                                  (0x200UL)      /*!< SAF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Packet_Filter_HPF_Pos                                  (10UL)         /*!< HPF (Bit 10)                                          */
 #define R_GMAC0_MAC_Packet_Filter_HPF_Msk                                  (0x400UL)      /*!< HPF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Packet_Filter_VTFE_Pos                                 (16UL)         /*!< VTFE (Bit 16)                                         */
 #define R_GMAC0_MAC_Packet_Filter_VTFE_Msk                                 (0x10000UL)    /*!< VTFE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Packet_Filter_IPFE_Pos                                 (20UL)         /*!< IPFE (Bit 20)                                         */
 #define R_GMAC0_MAC_Packet_Filter_IPFE_Msk                                 (0x100000UL)   /*!< IPFE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Packet_Filter_DNTU_Pos                                 (21UL)         /*!< DNTU (Bit 21)                                         */
 #define R_GMAC0_MAC_Packet_Filter_DNTU_Msk                                 (0x200000UL)   /*!< DNTU (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Packet_Filter_RA_Pos                                   (31UL)         /*!< RA (Bit 31)                                           */
 #define R_GMAC0_MAC_Packet_Filter_RA_Msk                                   (0x80000000UL) /*!< RA (Bitfield-Mask: 0x01)                              */
/* =================================================  MAC_Watchdog_Timeout  ================================================== */
 #define R_GMAC0_MAC_Watchdog_Timeout_WTO_Pos                               (0UL)          /*!< WTO (Bit 0)                                           */
 #define R_GMAC0_MAC_Watchdog_Timeout_WTO_Msk                               (0xfUL)        /*!< WTO (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MAC_Watchdog_Timeout_PWE_Pos                               (8UL)          /*!< PWE (Bit 8)                                           */
 #define R_GMAC0_MAC_Watchdog_Timeout_PWE_Msk                               (0x100UL)      /*!< PWE (Bitfield-Mask: 0x01)                             */
/* ==================================================  MAC_HASH_TABLE_REG0  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG0_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG0_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG1  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG1_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG1_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG2  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG2_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG2_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG3  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG3_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG3_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG4  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG4_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG4_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG5  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG5_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG5_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG6  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG6_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG6_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG7  ================================================== */
 #define R_GMAC0_MAC_HASH_TABLE_REG7_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC0_MAC_HASH_TABLE_REG7_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ===================================================  MAC_VLAN_Tag_Ctrl  =================================================== */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_OB_Pos                                   (0UL)          /*!< OB (Bit 0)                                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_OB_Msk                                   (0x1UL)        /*!< OB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_CT_Pos                                   (1UL)          /*!< CT (Bit 1)                                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_CT_Msk                                   (0x2UL)        /*!< CT (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_OFS_Pos                                  (2UL)          /*!< OFS (Bit 2)                                           */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_OFS_Msk                                  (0x3cUL)       /*!< OFS (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ETV_Pos                                  (16UL)         /*!< ETV (Bit 16)                                          */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ETV_Msk                                  (0x10000UL)    /*!< ETV (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_VTIM_Pos                                 (17UL)         /*!< VTIM (Bit 17)                                         */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_VTIM_Msk                                 (0x20000UL)    /*!< VTIM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ESVL_Pos                                 (18UL)         /*!< ESVL (Bit 18)                                         */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ESVL_Msk                                 (0x40000UL)    /*!< ESVL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ERSVLM_Pos                               (19UL)         /*!< ERSVLM (Bit 19)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ERSVLM_Msk                               (0x80000UL)    /*!< ERSVLM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_DOVLTC_Pos                               (20UL)         /*!< DOVLTC (Bit 20)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_DOVLTC_Msk                               (0x100000UL)   /*!< DOVLTC (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EVLS_Pos                                 (21UL)         /*!< EVLS (Bit 21)                                         */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EVLS_Msk                                 (0x600000UL)   /*!< EVLS (Bitfield-Mask: 0x03)                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EVLRXS_Pos                               (24UL)         /*!< EVLRXS (Bit 24)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EVLRXS_Msk                               (0x1000000UL)  /*!< EVLRXS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_VTHM_Pos                                 (25UL)         /*!< VTHM (Bit 25)                                         */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_VTHM_Msk                                 (0x2000000UL)  /*!< VTHM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EDVLP_Pos                                (26UL)         /*!< EDVLP (Bit 26)                                        */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EDVLP_Msk                                (0x4000000UL)  /*!< EDVLP (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ERIVLT_Pos                               (27UL)         /*!< ERIVLT (Bit 27)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_ERIVLT_Msk                               (0x8000000UL)  /*!< ERIVLT (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EIVLS_Pos                                (28UL)         /*!< EIVLS (Bit 28)                                        */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EIVLS_Msk                                (0x30000000UL) /*!< EIVLS (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EIVLRXS_Pos                              (31UL)         /*!< EIVLRXS (Bit 31)                                      */
 #define R_GMAC0_MAC_VLAN_Tag_Ctrl_EIVLRXS_Msk                              (0x80000000UL) /*!< EIVLRXS (Bitfield-Mask: 0x01)                         */
/* ===================================================  MAC_VLAN_Tag_Data  =================================================== */
 #define R_GMAC0_MAC_VLAN_Tag_Data_VID_Pos                                  (0UL)          /*!< VID (Bit 0)                                           */
 #define R_GMAC0_MAC_VLAN_Tag_Data_VID_Msk                                  (0xffffUL)     /*!< VID (Bitfield-Mask: 0xffff)                           */
 #define R_GMAC0_MAC_VLAN_Tag_Data_VEN_Pos                                  (16UL)         /*!< VEN (Bit 16)                                          */
 #define R_GMAC0_MAC_VLAN_Tag_Data_VEN_Msk                                  (0x10000UL)    /*!< VEN (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_VLAN_Tag_Data_ETV_Pos                                  (17UL)         /*!< ETV (Bit 17)                                          */
 #define R_GMAC0_MAC_VLAN_Tag_Data_ETV_Msk                                  (0x20000UL)    /*!< ETV (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DOVLTC_Pos                               (18UL)         /*!< DOVLTC (Bit 18)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DOVLTC_Msk                               (0x40000UL)    /*!< DOVLTC (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Data_ERSVLM_Pos                               (19UL)         /*!< ERSVLM (Bit 19)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Data_ERSVLM_Msk                               (0x80000UL)    /*!< ERSVLM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_VLAN_Tag_Data_RIVLT_Pos                                (20UL)         /*!< RIVLT (Bit 20)                                        */
 #define R_GMAC0_MAC_VLAN_Tag_Data_RIVLT_Msk                                (0x100000UL)   /*!< RIVLT (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DMACHEN_Pos                              (24UL)         /*!< DMACHEN (Bit 24)                                      */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DMACHEN_Msk                              (0x1000000UL)  /*!< DMACHEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DMACHN_Pos                               (25UL)         /*!< DMACHN (Bit 25)                                       */
 #define R_GMAC0_MAC_VLAN_Tag_Data_DMACHN_Msk                               (0xe000000UL)  /*!< DMACHN (Bitfield-Mask: 0x07)                          */
/* ==================================================  MAC_VLAN_Hash_Table  ================================================== */
 #define R_GMAC0_MAC_VLAN_Hash_Table_VLHT_Pos                               (0UL)          /*!< VLHT (Bit 0)                                          */
 #define R_GMAC0_MAC_VLAN_Hash_Table_VLHT_Msk                               (0xffffUL)     /*!< VLHT (Bitfield-Mask: 0xffff)                          */
/* ==================================================  MAC_Q0_Tx_Flow_Ctrl  ================================================== */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_FCB_BPA_Pos                            (0UL)          /*!< FCB_BPA (Bit 0)                                       */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_FCB_BPA_Msk                            (0x1UL)        /*!< FCB_BPA (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_TFE_Pos                                (1UL)          /*!< TFE (Bit 1)                                           */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_TFE_Msk                                (0x2UL)        /*!< TFE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_PLT_Pos                                (4UL)          /*!< PLT (Bit 4)                                           */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_PLT_Msk                                (0x70UL)       /*!< PLT (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_DZPQ_Pos                               (7UL)          /*!< DZPQ (Bit 7)                                          */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_DZPQ_Msk                               (0x80UL)       /*!< DZPQ (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_PT_Pos                                 (16UL)         /*!< PT (Bit 16)                                           */
 #define R_GMAC0_MAC_Q0_Tx_Flow_Ctrl_PT_Msk                                 (0xffff0000UL) /*!< PT (Bitfield-Mask: 0xffff)                            */
/* ===================================================  MAC_Rx_Flow_Ctrl  ==================================================== */
 #define R_GMAC0_MAC_Rx_Flow_Ctrl_RFE_Pos                                   (0UL)          /*!< RFE (Bit 0)                                           */
 #define R_GMAC0_MAC_Rx_Flow_Ctrl_RFE_Msk                                   (0x1UL)        /*!< RFE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Rx_Flow_Ctrl_UP_Pos                                    (1UL)          /*!< UP (Bit 1)                                            */
 #define R_GMAC0_MAC_Rx_Flow_Ctrl_UP_Msk                                    (0x2UL)        /*!< UP (Bitfield-Mask: 0x01)                              */
/* =====================================================  MAC_RxQ_Ctrl4  ===================================================== */
 #define R_GMAC0_MAC_RxQ_Ctrl4_UFFQE_Pos                                    (0UL)          /*!< UFFQE (Bit 0)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl4_UFFQE_Msk                                    (0x1UL)        /*!< UFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl4_UFFQ_Pos                                     (1UL)          /*!< UFFQ (Bit 1)                                          */
 #define R_GMAC0_MAC_RxQ_Ctrl4_UFFQ_Msk                                     (0xeUL)        /*!< UFFQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MAC_RxQ_Ctrl4_MFFQE_Pos                                    (8UL)          /*!< MFFQE (Bit 8)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl4_MFFQE_Msk                                    (0x100UL)      /*!< MFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl4_MFFQ_Pos                                     (9UL)          /*!< MFFQ (Bit 9)                                          */
 #define R_GMAC0_MAC_RxQ_Ctrl4_MFFQ_Msk                                     (0xe00UL)      /*!< MFFQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MAC_RxQ_Ctrl4_VFFQE_Pos                                    (16UL)         /*!< VFFQE (Bit 16)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl4_VFFQE_Msk                                    (0x10000UL)    /*!< VFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl4_VFFQ_Pos                                     (17UL)         /*!< VFFQ (Bit 17)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl4_VFFQ_Msk                                     (0xe0000UL)    /*!< VFFQ (Bitfield-Mask: 0x07)                            */
/* =====================================================  MAC_RxQ_Ctrl0  ===================================================== */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ0EN_Pos                                   (0UL)          /*!< RXQ0EN (Bit 0)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ0EN_Msk                                   (0x3UL)        /*!< RXQ0EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ1EN_Pos                                   (2UL)          /*!< RXQ1EN (Bit 2)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ1EN_Msk                                   (0xcUL)        /*!< RXQ1EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ2EN_Pos                                   (4UL)          /*!< RXQ2EN (Bit 4)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ2EN_Msk                                   (0x30UL)       /*!< RXQ2EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ3EN_Pos                                   (6UL)          /*!< RXQ3EN (Bit 6)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ3EN_Msk                                   (0xc0UL)       /*!< RXQ3EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ4EN_Pos                                   (8UL)          /*!< RXQ4EN (Bit 8)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ4EN_Msk                                   (0x300UL)      /*!< RXQ4EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ5EN_Pos                                   (10UL)         /*!< RXQ5EN (Bit 10)                                       */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ5EN_Msk                                   (0xc00UL)      /*!< RXQ5EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ6EN_Pos                                   (12UL)         /*!< RXQ6EN (Bit 12)                                       */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ6EN_Msk                                   (0x3000UL)     /*!< RXQ6EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ7EN_Pos                                   (14UL)         /*!< RXQ7EN (Bit 14)                                       */
 #define R_GMAC0_MAC_RxQ_Ctrl0_RXQ7EN_Msk                                   (0xc000UL)     /*!< RXQ7EN (Bitfield-Mask: 0x03)                          */
/* =====================================================  MAC_RxQ_Ctrl1  ===================================================== */
 #define R_GMAC0_MAC_RxQ_Ctrl1_AVCPQ_Pos                                    (0UL)          /*!< AVCPQ (Bit 0)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl1_AVCPQ_Msk                                    (0x7UL)        /*!< AVCPQ (Bitfield-Mask: 0x07)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl1_PTPQ_Pos                                     (4UL)          /*!< PTPQ (Bit 4)                                          */
 #define R_GMAC0_MAC_RxQ_Ctrl1_PTPQ_Msk                                     (0x70UL)       /*!< PTPQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MAC_RxQ_Ctrl1_UPQ_Pos                                      (12UL)         /*!< UPQ (Bit 12)                                          */
 #define R_GMAC0_MAC_RxQ_Ctrl1_UPQ_Msk                                      (0x7000UL)     /*!< UPQ (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MAC_RxQ_Ctrl1_MCBCQ_Pos                                    (16UL)         /*!< MCBCQ (Bit 16)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl1_MCBCQ_Msk                                    (0x70000UL)    /*!< MCBCQ (Bitfield-Mask: 0x07)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl1_MCBCQEN_Pos                                  (20UL)         /*!< MCBCQEN (Bit 20)                                      */
 #define R_GMAC0_MAC_RxQ_Ctrl1_MCBCQEN_Msk                                  (0x100000UL)   /*!< MCBCQEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TACPQE_Pos                                   (21UL)         /*!< TACPQE (Bit 21)                                       */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TACPQE_Msk                                   (0x200000UL)   /*!< TACPQE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TPQC_Pos                                     (22UL)         /*!< TPQC (Bit 22)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TPQC_Msk                                     (0xc00000UL)   /*!< TPQC (Bitfield-Mask: 0x03)                            */
 #define R_GMAC0_MAC_RxQ_Ctrl1_FPRQ_Pos                                     (24UL)         /*!< FPRQ (Bit 24)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl1_FPRQ_Msk                                     (0x7000000UL)  /*!< FPRQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MAC_RxQ_Ctrl1_OMCBCQ_Pos                                   (28UL)         /*!< OMCBCQ (Bit 28)                                       */
 #define R_GMAC0_MAC_RxQ_Ctrl1_OMCBCQ_Msk                                   (0x10000000UL) /*!< OMCBCQ (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TBRQE_Pos                                    (29UL)         /*!< TBRQE (Bit 29)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl1_TBRQE_Msk                                    (0x20000000UL) /*!< TBRQE (Bitfield-Mask: 0x01)                           */
/* =====================================================  MAC_RxQ_Ctrl2  ===================================================== */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ0_Pos                                    (0UL)          /*!< PSRQ0 (Bit 0)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ0_Msk                                    (0xffUL)       /*!< PSRQ0 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ1_Pos                                    (8UL)          /*!< PSRQ1 (Bit 8)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ1_Msk                                    (0xff00UL)     /*!< PSRQ1 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ2_Pos                                    (16UL)         /*!< PSRQ2 (Bit 16)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ2_Msk                                    (0xff0000UL)   /*!< PSRQ2 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ3_Pos                                    (24UL)         /*!< PSRQ3 (Bit 24)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl2_PSRQ3_Msk                                    (0xff000000UL) /*!< PSRQ3 (Bitfield-Mask: 0xff)                           */
/* =====================================================  MAC_RxQ_Ctrl3  ===================================================== */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ4_Pos                                    (0UL)          /*!< PSRQ4 (Bit 0)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ4_Msk                                    (0xffUL)       /*!< PSRQ4 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ5_Pos                                    (8UL)          /*!< PSRQ5 (Bit 8)                                         */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ5_Msk                                    (0xff00UL)     /*!< PSRQ5 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ6_Pos                                    (16UL)         /*!< PSRQ6 (Bit 16)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ6_Msk                                    (0xff0000UL)   /*!< PSRQ6 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ7_Pos                                    (24UL)         /*!< PSRQ7 (Bit 24)                                        */
 #define R_GMAC0_MAC_RxQ_Ctrl3_PSRQ7_Msk                                    (0xff000000UL) /*!< PSRQ7 (Bitfield-Mask: 0xff)                           */
/* =================================================  MAC_Interrupt_Status  ================================================== */
 #define R_GMAC0_MAC_Interrupt_Status_PMTIS_Pos                             (4UL)          /*!< PMTIS (Bit 4)                                         */
 #define R_GMAC0_MAC_Interrupt_Status_PMTIS_Msk                             (0x10UL)       /*!< PMTIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Status_LPIIS_Pos                             (5UL)          /*!< LPIIS (Bit 5)                                         */
 #define R_GMAC0_MAC_Interrupt_Status_LPIIS_Msk                             (0x20UL)       /*!< LPIIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Status_MMCIS_Pos                             (8UL)          /*!< MMCIS (Bit 8)                                         */
 #define R_GMAC0_MAC_Interrupt_Status_MMCIS_Msk                             (0x100UL)      /*!< MMCIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Status_MMCRXIS_Pos                           (9UL)          /*!< MMCRXIS (Bit 9)                                       */
 #define R_GMAC0_MAC_Interrupt_Status_MMCRXIS_Msk                           (0x200UL)      /*!< MMCRXIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Status_MMCTXIS_Pos                           (10UL)         /*!< MMCTXIS (Bit 10)                                      */
 #define R_GMAC0_MAC_Interrupt_Status_MMCTXIS_Msk                           (0x400UL)      /*!< MMCTXIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Status_MMCRXIPIS_Pos                         (11UL)         /*!< MMCRXIPIS (Bit 11)                                    */
 #define R_GMAC0_MAC_Interrupt_Status_MMCRXIPIS_Msk                         (0x800UL)      /*!< MMCRXIPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Interrupt_Status_TSIS_Pos                              (12UL)         /*!< TSIS (Bit 12)                                         */
 #define R_GMAC0_MAC_Interrupt_Status_TSIS_Msk                              (0x1000UL)     /*!< TSIS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Interrupt_Status_TXSTSIS_Pos                           (13UL)         /*!< TXSTSIS (Bit 13)                                      */
 #define R_GMAC0_MAC_Interrupt_Status_TXSTSIS_Msk                           (0x2000UL)     /*!< TXSTSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Status_RXSTSIS_Pos                           (14UL)         /*!< RXSTSIS (Bit 14)                                      */
 #define R_GMAC0_MAC_Interrupt_Status_RXSTSIS_Msk                           (0x4000UL)     /*!< RXSTSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Status_FPEIS_Pos                             (17UL)         /*!< FPEIS (Bit 17)                                        */
 #define R_GMAC0_MAC_Interrupt_Status_FPEIS_Msk                             (0x20000UL)    /*!< FPEIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Status_MDIOIS_Pos                            (18UL)         /*!< MDIOIS (Bit 18)                                       */
 #define R_GMAC0_MAC_Interrupt_Status_MDIOIS_Msk                            (0x40000UL)    /*!< MDIOIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Interrupt_Status_MFTIS_Pos                             (19UL)         /*!< MFTIS (Bit 19)                                        */
 #define R_GMAC0_MAC_Interrupt_Status_MFTIS_Msk                             (0x80000UL)    /*!< MFTIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Status_MFRIS_Pos                             (20UL)         /*!< MFRIS (Bit 20)                                        */
 #define R_GMAC0_MAC_Interrupt_Status_MFRIS_Msk                             (0x100000UL)   /*!< MFRIS (Bitfield-Mask: 0x01)                           */
/* =================================================  MAC_Interrupt_Enable  ================================================== */
 #define R_GMAC0_MAC_Interrupt_Enable_PHYIE_Pos                             (3UL)          /*!< PHYIE (Bit 3)                                         */
 #define R_GMAC0_MAC_Interrupt_Enable_PHYIE_Msk                             (0x8UL)        /*!< PHYIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Enable_PMTIE_Pos                             (4UL)          /*!< PMTIE (Bit 4)                                         */
 #define R_GMAC0_MAC_Interrupt_Enable_PMTIE_Msk                             (0x10UL)       /*!< PMTIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Enable_LPIIE_Pos                             (5UL)          /*!< LPIIE (Bit 5)                                         */
 #define R_GMAC0_MAC_Interrupt_Enable_LPIIE_Msk                             (0x20UL)       /*!< LPIIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Enable_TSIE_Pos                              (12UL)         /*!< TSIE (Bit 12)                                         */
 #define R_GMAC0_MAC_Interrupt_Enable_TSIE_Msk                              (0x1000UL)     /*!< TSIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Interrupt_Enable_TXSTSIE_Pos                           (13UL)         /*!< TXSTSIE (Bit 13)                                      */
 #define R_GMAC0_MAC_Interrupt_Enable_TXSTSIE_Msk                           (0x2000UL)     /*!< TXSTSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Enable_RXSTSIE_Pos                           (14UL)         /*!< RXSTSIE (Bit 14)                                      */
 #define R_GMAC0_MAC_Interrupt_Enable_RXSTSIE_Msk                           (0x4000UL)     /*!< RXSTSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Interrupt_Enable_FPEIE_Pos                             (17UL)         /*!< FPEIE (Bit 17)                                        */
 #define R_GMAC0_MAC_Interrupt_Enable_FPEIE_Msk                             (0x20000UL)    /*!< FPEIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Interrupt_Enable_MDIOIE_Pos                            (18UL)         /*!< MDIOIE (Bit 18)                                       */
 #define R_GMAC0_MAC_Interrupt_Enable_MDIOIE_Msk                            (0x40000UL)    /*!< MDIOIE (Bitfield-Mask: 0x01)                          */
/* ===================================================  MAC_Rx_Tx_Status  ==================================================== */
 #define R_GMAC0_MAC_Rx_Tx_Status_TJT_Pos                                   (0UL)          /*!< TJT (Bit 0)                                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_TJT_Msk                                   (0x1UL)        /*!< TJT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Rx_Tx_Status_NCARR_Pos                                 (1UL)          /*!< NCARR (Bit 1)                                         */
 #define R_GMAC0_MAC_Rx_Tx_Status_NCARR_Msk                                 (0x2UL)        /*!< NCARR (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_LCARR_Pos                                 (2UL)          /*!< LCARR (Bit 2)                                         */
 #define R_GMAC0_MAC_Rx_Tx_Status_LCARR_Msk                                 (0x4UL)        /*!< LCARR (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_EXDEF_Pos                                 (3UL)          /*!< EXDEF (Bit 3)                                         */
 #define R_GMAC0_MAC_Rx_Tx_Status_EXDEF_Msk                                 (0x8UL)        /*!< EXDEF (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_LCOL_Pos                                  (4UL)          /*!< LCOL (Bit 4)                                          */
 #define R_GMAC0_MAC_Rx_Tx_Status_LCOL_Msk                                  (0x10UL)       /*!< LCOL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Rx_Tx_Status_EXCOL_Pos                                 (5UL)          /*!< EXCOL (Bit 5)                                         */
 #define R_GMAC0_MAC_Rx_Tx_Status_EXCOL_Msk                                 (0x20UL)       /*!< EXCOL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_RWT_Pos                                   (8UL)          /*!< RWT (Bit 8)                                           */
 #define R_GMAC0_MAC_Rx_Tx_Status_RWT_Msk                                   (0x100UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
/* ================================================  MAC_PMT_Control_Status  ================================================= */
 #define R_GMAC0_MAC_PMT_Control_Status_PWRDWN_Pos                          (0UL)          /*!< PWRDWN (Bit 0)                                        */
 #define R_GMAC0_MAC_PMT_Control_Status_PWRDWN_Msk                          (0x1UL)        /*!< PWRDWN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_PMT_Control_Status_MGKPKTEN_Pos                        (1UL)          /*!< MGKPKTEN (Bit 1)                                      */
 #define R_GMAC0_MAC_PMT_Control_Status_MGKPKTEN_Msk                        (0x2UL)        /*!< MGKPKTEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPKTEN_Pos                        (2UL)          /*!< RWKPKTEN (Bit 2)                                      */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPKTEN_Msk                        (0x4UL)        /*!< RWKPKTEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_PMT_Control_Status_MGKPRCVD_Pos                        (5UL)          /*!< MGKPRCVD (Bit 5)                                      */
 #define R_GMAC0_MAC_PMT_Control_Status_MGKPRCVD_Msk                        (0x20UL)       /*!< MGKPRCVD (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPRCVD_Pos                        (6UL)          /*!< RWKPRCVD (Bit 6)                                      */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPRCVD_Msk                        (0x40UL)       /*!< RWKPRCVD (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_PMT_Control_Status_GLBLUCAST_Pos                       (9UL)          /*!< GLBLUCAST (Bit 9)                                     */
 #define R_GMAC0_MAC_PMT_Control_Status_GLBLUCAST_Msk                       (0x200UL)      /*!< GLBLUCAST (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPFE_Pos                          (10UL)         /*!< RWKPFE (Bit 10)                                       */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPFE_Msk                          (0x400UL)      /*!< RWKPFE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPTR_Pos                          (24UL)         /*!< RWKPTR (Bit 24)                                       */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKPTR_Msk                          (0x1f000000UL) /*!< RWKPTR (Bitfield-Mask: 0x1f)                          */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKFILTRST_Pos                      (31UL)         /*!< RWKFILTRST (Bit 31)                                   */
 #define R_GMAC0_MAC_PMT_Control_Status_RWKFILTRST_Msk                      (0x80000000UL) /*!< RWKFILTRST (Bitfield-Mask: 0x01)                     */
/* =================================================  MAC_RWK_Packet_Filter  ================================================= */
 #define R_GMAC0_MAC_RWK_Packet_Filter_WKUPFRMFTR_Pos                       (0UL)          /*!< WKUPFRMFTR (Bit 0)                                    */
 #define R_GMAC0_MAC_RWK_Packet_Filter_WKUPFRMFTR_Msk                       (0xffffffffUL) /*!< WKUPFRMFTR (Bitfield-Mask: 0xffffffff)                */
/* ================================================  MAC_LPI_Control_Status  ================================================= */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIEN_Pos                          (0UL)          /*!< TLPIEN (Bit 0)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIEN_Msk                          (0x1UL)        /*!< TLPIEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIEX_Pos                          (1UL)          /*!< TLPIEX (Bit 1)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIEX_Msk                          (0x2UL)        /*!< TLPIEX (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIEN_Pos                          (2UL)          /*!< RLPIEN (Bit 2)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIEN_Msk                          (0x4UL)        /*!< RLPIEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIEX_Pos                          (3UL)          /*!< RLPIEX (Bit 3)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIEX_Msk                          (0x8UL)        /*!< RLPIEX (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIST_Pos                          (8UL)          /*!< TLPIST (Bit 8)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_TLPIST_Msk                          (0x100UL)      /*!< TLPIST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIST_Pos                          (9UL)          /*!< RLPIST (Bit 9)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_RLPIST_Msk                          (0x200UL)      /*!< RLPIST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_LPIEN_Pos                           (16UL)         /*!< LPIEN (Bit 16)                                        */
 #define R_GMAC0_MAC_LPI_Control_Status_LPIEN_Msk                           (0x10000UL)    /*!< LPIEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_LPI_Control_Status_PLS_Pos                             (17UL)         /*!< PLS (Bit 17)                                          */
 #define R_GMAC0_MAC_LPI_Control_Status_PLS_Msk                             (0x20000UL)    /*!< PLS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_LPI_Control_Status_LPITXA_Pos                          (19UL)         /*!< LPITXA (Bit 19)                                       */
 #define R_GMAC0_MAC_LPI_Control_Status_LPITXA_Msk                          (0x80000UL)    /*!< LPITXA (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_LPI_Control_Status_LPIATE_Pos                          (20UL)         /*!< LPIATE (Bit 20)                                       */
 #define R_GMAC0_MAC_LPI_Control_Status_LPIATE_Msk                          (0x100000UL)   /*!< LPIATE (Bitfield-Mask: 0x01)                          */
/* ================================================  MAC_LPI_Timers_Control  ================================================= */
 #define R_GMAC0_MAC_LPI_Timers_Control_TWT_Pos                             (0UL)          /*!< TWT (Bit 0)                                           */
 #define R_GMAC0_MAC_LPI_Timers_Control_TWT_Msk                             (0xffffUL)     /*!< TWT (Bitfield-Mask: 0xffff)                           */
 #define R_GMAC0_MAC_LPI_Timers_Control_LST_Pos                             (16UL)         /*!< LST (Bit 16)                                          */
 #define R_GMAC0_MAC_LPI_Timers_Control_LST_Msk                             (0x3ff0000UL)  /*!< LST (Bitfield-Mask: 0x3ff)                            */
/* ==================================================  MAC_LPI_Entry_Timer  ================================================== */
 #define R_GMAC0_MAC_LPI_Entry_Timer_LPIET_Pos                              (3UL)          /*!< LPIET (Bit 3)                                         */
 #define R_GMAC0_MAC_LPI_Entry_Timer_LPIET_Msk                              (0xffff8UL)    /*!< LPIET (Bitfield-Mask: 0x1ffff)                        */
/* ==================================================  MAC_1US_Tic_Counter  ================================================== */
 #define R_GMAC0_MAC_1US_Tic_Counter_TIC_1US_CNTR_Pos                       (0UL)          /*!< TIC_1US_CNTR (Bit 0)                                  */
 #define R_GMAC0_MAC_1US_Tic_Counter_TIC_1US_CNTR_Msk                       (0xfffUL)      /*!< TIC_1US_CNTR (Bitfield-Mask: 0xfff)                   */
/* ======================================================  MAC_Version  ====================================================== */
 #define R_GMAC0_MAC_Version_VER_Pos                                        (0UL)          /*!< VER (Bit 0)                                           */
 #define R_GMAC0_MAC_Version_VER_Msk                                        (0xffffUL)     /*!< VER (Bitfield-Mask: 0xffff)                           */
/* =======================================================  MAC_Debug  ======================================================= */
 #define R_GMAC0_MAC_Debug_RPESTS_Pos                                       (0UL)          /*!< RPESTS (Bit 0)                                        */
 #define R_GMAC0_MAC_Debug_RPESTS_Msk                                       (0x1UL)        /*!< RPESTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Debug_RFCFCSTS_Pos                                     (1UL)          /*!< RFCFCSTS (Bit 1)                                      */
 #define R_GMAC0_MAC_Debug_RFCFCSTS_Msk                                     (0x6UL)        /*!< RFCFCSTS (Bitfield-Mask: 0x03)                        */
 #define R_GMAC0_MAC_Debug_TPESTS_Pos                                       (16UL)         /*!< TPESTS (Bit 16)                                       */
 #define R_GMAC0_MAC_Debug_TPESTS_Msk                                       (0x10000UL)    /*!< TPESTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Debug_TFCSTS_Pos                                       (17UL)         /*!< TFCSTS (Bit 17)                                       */
 #define R_GMAC0_MAC_Debug_TFCSTS_Msk                                       (0x60000UL)    /*!< TFCSTS (Bitfield-Mask: 0x03)                          */
/* ====================================================  MAC_HW_Feature0  ==================================================== */
 #define R_GMAC0_MAC_HW_Feature0_MIISEL_Pos                                 (0UL)          /*!< MIISEL (Bit 0)                                        */
 #define R_GMAC0_MAC_HW_Feature0_MIISEL_Msk                                 (0x1UL)        /*!< MIISEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_GMIISEL_Pos                                (1UL)          /*!< GMIISEL (Bit 1)                                       */
 #define R_GMAC0_MAC_HW_Feature0_GMIISEL_Msk                                (0x2UL)        /*!< GMIISEL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_HW_Feature0_HDSEL_Pos                                  (2UL)          /*!< HDSEL (Bit 2)                                         */
 #define R_GMAC0_MAC_HW_Feature0_HDSEL_Msk                                  (0x4UL)        /*!< HDSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature0_VLHASH_Pos                                 (4UL)          /*!< VLHASH (Bit 4)                                        */
 #define R_GMAC0_MAC_HW_Feature0_VLHASH_Msk                                 (0x10UL)       /*!< VLHASH (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_SMASEL_Pos                                 (5UL)          /*!< SMASEL (Bit 5)                                        */
 #define R_GMAC0_MAC_HW_Feature0_SMASEL_Msk                                 (0x20UL)       /*!< SMASEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_RWKSEL_Pos                                 (6UL)          /*!< RWKSEL (Bit 6)                                        */
 #define R_GMAC0_MAC_HW_Feature0_RWKSEL_Msk                                 (0x40UL)       /*!< RWKSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_MGKSEL_Pos                                 (7UL)          /*!< MGKSEL (Bit 7)                                        */
 #define R_GMAC0_MAC_HW_Feature0_MGKSEL_Msk                                 (0x80UL)       /*!< MGKSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_MMCSEL_Pos                                 (8UL)          /*!< MMCSEL (Bit 8)                                        */
 #define R_GMAC0_MAC_HW_Feature0_MMCSEL_Msk                                 (0x100UL)      /*!< MMCSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_ARPOFFSEL_Pos                              (9UL)          /*!< ARPOFFSEL (Bit 9)                                     */
 #define R_GMAC0_MAC_HW_Feature0_ARPOFFSEL_Msk                              (0x200UL)      /*!< ARPOFFSEL (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_HW_Feature0_TSSEL_Pos                                  (12UL)         /*!< TSSEL (Bit 12)                                        */
 #define R_GMAC0_MAC_HW_Feature0_TSSEL_Msk                                  (0x1000UL)     /*!< TSSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature0_EEESEL_Pos                                 (13UL)         /*!< EEESEL (Bit 13)                                       */
 #define R_GMAC0_MAC_HW_Feature0_EEESEL_Msk                                 (0x2000UL)     /*!< EEESEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature0_TXCOESEL_Pos                               (14UL)         /*!< TXCOESEL (Bit 14)                                     */
 #define R_GMAC0_MAC_HW_Feature0_TXCOESEL_Msk                               (0x4000UL)     /*!< TXCOESEL (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_HW_Feature0_RXCOESEL_Pos                               (16UL)         /*!< RXCOESEL (Bit 16)                                     */
 #define R_GMAC0_MAC_HW_Feature0_RXCOESEL_Msk                               (0x10000UL)    /*!< RXCOESEL (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_HW_Feature0_ADDMACADRSEL_Pos                           (18UL)         /*!< ADDMACADRSEL (Bit 18)                                 */
 #define R_GMAC0_MAC_HW_Feature0_ADDMACADRSEL_Msk                           (0x7c0000UL)   /*!< ADDMACADRSEL (Bitfield-Mask: 0x1f)                    */
 #define R_GMAC0_MAC_HW_Feature0_TSSTSSEL_Pos                               (25UL)         /*!< TSSTSSEL (Bit 25)                                     */
 #define R_GMAC0_MAC_HW_Feature0_TSSTSSEL_Msk                               (0x6000000UL)  /*!< TSSTSSEL (Bitfield-Mask: 0x03)                        */
/* ====================================================  MAC_HW_Feature1  ==================================================== */
 #define R_GMAC0_MAC_HW_Feature1_RXFIFOSIZE_Pos                             (0UL)          /*!< RXFIFOSIZE (Bit 0)                                    */
 #define R_GMAC0_MAC_HW_Feature1_RXFIFOSIZE_Msk                             (0x1fUL)       /*!< RXFIFOSIZE (Bitfield-Mask: 0x1f)                      */
 #define R_GMAC0_MAC_HW_Feature1_TXFIFOSIZE_Pos                             (6UL)          /*!< TXFIFOSIZE (Bit 6)                                    */
 #define R_GMAC0_MAC_HW_Feature1_TXFIFOSIZE_Msk                             (0x7c0UL)      /*!< TXFIFOSIZE (Bitfield-Mask: 0x1f)                      */
 #define R_GMAC0_MAC_HW_Feature1_OSTEN_Pos                                  (11UL)         /*!< OSTEN (Bit 11)                                        */
 #define R_GMAC0_MAC_HW_Feature1_OSTEN_Msk                                  (0x800UL)      /*!< OSTEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature1_PTOEN_Pos                                  (12UL)         /*!< PTOEN (Bit 12)                                        */
 #define R_GMAC0_MAC_HW_Feature1_PTOEN_Msk                                  (0x1000UL)     /*!< PTOEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature1_ADDR64_Pos                                 (14UL)         /*!< ADDR64 (Bit 14)                                       */
 #define R_GMAC0_MAC_HW_Feature1_ADDR64_Msk                                 (0xc000UL)     /*!< ADDR64 (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_HW_Feature1_SPHEN_Pos                                  (17UL)         /*!< SPHEN (Bit 17)                                        */
 #define R_GMAC0_MAC_HW_Feature1_SPHEN_Msk                                  (0x20000UL)    /*!< SPHEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature1_AVSEL_Pos                                  (20UL)         /*!< AVSEL (Bit 20)                                        */
 #define R_GMAC0_MAC_HW_Feature1_AVSEL_Msk                                  (0x100000UL)   /*!< AVSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature1_POUOST_Pos                                 (23UL)         /*!< POUOST (Bit 23)                                       */
 #define R_GMAC0_MAC_HW_Feature1_POUOST_Msk                                 (0x800000UL)   /*!< POUOST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature1_HASHTBLSZ_Pos                              (24UL)         /*!< HASHTBLSZ (Bit 24)                                    */
 #define R_GMAC0_MAC_HW_Feature1_HASHTBLSZ_Msk                              (0x3000000UL)  /*!< HASHTBLSZ (Bitfield-Mask: 0x03)                       */
 #define R_GMAC0_MAC_HW_Feature1_L3L4FNUM_Pos                               (27UL)         /*!< L3L4FNUM (Bit 27)                                     */
 #define R_GMAC0_MAC_HW_Feature1_L3L4FNUM_Msk                               (0x78000000UL) /*!< L3L4FNUM (Bitfield-Mask: 0x0f)                        */
/* ====================================================  MAC_HW_Feature2  ==================================================== */
 #define R_GMAC0_MAC_HW_Feature2_RXQCNT_Pos                                 (0UL)          /*!< RXQCNT (Bit 0)                                        */
 #define R_GMAC0_MAC_HW_Feature2_RXQCNT_Msk                                 (0xfUL)        /*!< RXQCNT (Bitfield-Mask: 0x0f)                          */
 #define R_GMAC0_MAC_HW_Feature2_TXQCNT_Pos                                 (6UL)          /*!< TXQCNT (Bit 6)                                        */
 #define R_GMAC0_MAC_HW_Feature2_TXQCNT_Msk                                 (0x3c0UL)      /*!< TXQCNT (Bitfield-Mask: 0x0f)                          */
 #define R_GMAC0_MAC_HW_Feature2_RXCHCNT_Pos                                (12UL)         /*!< RXCHCNT (Bit 12)                                      */
 #define R_GMAC0_MAC_HW_Feature2_RXCHCNT_Msk                                (0xf000UL)     /*!< RXCHCNT (Bitfield-Mask: 0x0f)                         */
 #define R_GMAC0_MAC_HW_Feature2_TXCHCNT_Pos                                (18UL)         /*!< TXCHCNT (Bit 18)                                      */
 #define R_GMAC0_MAC_HW_Feature2_TXCHCNT_Msk                                (0x3c0000UL)   /*!< TXCHCNT (Bitfield-Mask: 0x0f)                         */
 #define R_GMAC0_MAC_HW_Feature2_AUXSNAPNUM_Pos                             (28UL)         /*!< AUXSNAPNUM (Bit 28)                                   */
 #define R_GMAC0_MAC_HW_Feature2_AUXSNAPNUM_Msk                             (0x70000000UL) /*!< AUXSNAPNUM (Bitfield-Mask: 0x07)                      */
/* ====================================================  MAC_HW_Feature3  ==================================================== */
 #define R_GMAC0_MAC_HW_Feature3_NRVF_Pos                                   (0UL)          /*!< NRVF (Bit 0)                                          */
 #define R_GMAC0_MAC_HW_Feature3_NRVF_Msk                                   (0x7UL)        /*!< NRVF (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MAC_HW_Feature3_DVLAN_Pos                                  (5UL)          /*!< DVLAN (Bit 5)                                         */
 #define R_GMAC0_MAC_HW_Feature3_DVLAN_Msk                                  (0x20UL)       /*!< DVLAN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_HW_Feature3_PDUPSEL_Pos                                (9UL)          /*!< PDUPSEL (Bit 9)                                       */
 #define R_GMAC0_MAC_HW_Feature3_PDUPSEL_Msk                                (0x200UL)      /*!< PDUPSEL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_HW_Feature3_ESTSEL_Pos                                 (16UL)         /*!< ESTSEL (Bit 16)                                       */
 #define R_GMAC0_MAC_HW_Feature3_ESTSEL_Msk                                 (0x10000UL)    /*!< ESTSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature3_ESTDEP_Pos                                 (17UL)         /*!< ESTDEP (Bit 17)                                       */
 #define R_GMAC0_MAC_HW_Feature3_ESTDEP_Msk                                 (0xe0000UL)    /*!< ESTDEP (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_HW_Feature3_ESTWID_Pos                                 (20UL)         /*!< ESTWID (Bit 20)                                       */
 #define R_GMAC0_MAC_HW_Feature3_ESTWID_Msk                                 (0x300000UL)   /*!< ESTWID (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_HW_Feature3_FPESEL_Pos                                 (26UL)         /*!< FPESEL (Bit 26)                                       */
 #define R_GMAC0_MAC_HW_Feature3_FPESEL_Msk                                 (0x4000000UL)  /*!< FPESEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_HW_Feature3_TBSSEL_Pos                                 (27UL)         /*!< TBSSEL (Bit 27)                                       */
 #define R_GMAC0_MAC_HW_Feature3_TBSSEL_Msk                                 (0x8000000UL)  /*!< TBSSEL (Bitfield-Mask: 0x01)                          */
/* ===================================================  MAC_MDIO_Address  ==================================================== */
 #define R_GMAC0_MAC_MDIO_Address_GB_Pos                                    (0UL)          /*!< GB (Bit 0)                                            */
 #define R_GMAC0_MAC_MDIO_Address_GB_Msk                                    (0x1UL)        /*!< GB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_MDIO_Address_C45E_Pos                                  (1UL)          /*!< C45E (Bit 1)                                          */
 #define R_GMAC0_MAC_MDIO_Address_C45E_Msk                                  (0x2UL)        /*!< C45E (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_MDIO_Address_GOC_Pos                                   (2UL)          /*!< GOC (Bit 2)                                           */
 #define R_GMAC0_MAC_MDIO_Address_GOC_Msk                                   (0xcUL)        /*!< GOC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MAC_MDIO_Address_SKAP_Pos                                  (4UL)          /*!< SKAP (Bit 4)                                          */
 #define R_GMAC0_MAC_MDIO_Address_SKAP_Msk                                  (0x10UL)       /*!< SKAP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_MDIO_Address_CR_Pos                                    (8UL)          /*!< CR (Bit 8)                                            */
 #define R_GMAC0_MAC_MDIO_Address_CR_Msk                                    (0xf00UL)      /*!< CR (Bitfield-Mask: 0x0f)                              */
 #define R_GMAC0_MAC_MDIO_Address_NTC_Pos                                   (12UL)         /*!< NTC (Bit 12)                                          */
 #define R_GMAC0_MAC_MDIO_Address_NTC_Msk                                   (0x7000UL)     /*!< NTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MAC_MDIO_Address_RDA_Pos                                   (16UL)         /*!< RDA (Bit 16)                                          */
 #define R_GMAC0_MAC_MDIO_Address_RDA_Msk                                   (0x1f0000UL)   /*!< RDA (Bitfield-Mask: 0x1f)                             */
 #define R_GMAC0_MAC_MDIO_Address_PA_Pos                                    (21UL)         /*!< PA (Bit 21)                                           */
 #define R_GMAC0_MAC_MDIO_Address_PA_Msk                                    (0x3e00000UL)  /*!< PA (Bitfield-Mask: 0x1f)                              */
 #define R_GMAC0_MAC_MDIO_Address_BTB_Pos                                   (26UL)         /*!< BTB (Bit 26)                                          */
 #define R_GMAC0_MAC_MDIO_Address_BTB_Msk                                   (0x4000000UL)  /*!< BTB (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_MDIO_Address_PSE_Pos                                   (27UL)         /*!< PSE (Bit 27)                                          */
 #define R_GMAC0_MAC_MDIO_Address_PSE_Msk                                   (0x8000000UL)  /*!< PSE (Bitfield-Mask: 0x01)                             */
/* =====================================================  MAC_MDIO_Data  ===================================================== */
 #define R_GMAC0_MAC_MDIO_Data_GD_Pos                                       (0UL)          /*!< GD (Bit 0)                                            */
 #define R_GMAC0_MAC_MDIO_Data_GD_Msk                                       (0xffffUL)     /*!< GD (Bitfield-Mask: 0xffff)                            */
 #define R_GMAC0_MAC_MDIO_Data_RA_Pos                                       (16UL)         /*!< RA (Bit 16)                                           */
 #define R_GMAC0_MAC_MDIO_Data_RA_Msk                                       (0xffff0000UL) /*!< RA (Bitfield-Mask: 0xffff)                            */
/* ====================================================  MAC_ARP_Address  ==================================================== */
 #define R_GMAC0_MAC_ARP_Address_ARPPA_Pos                                  (0UL)          /*!< ARPPA (Bit 0)                                         */
 #define R_GMAC0_MAC_ARP_Address_ARPPA_Msk                                  (0xffffffffUL) /*!< ARPPA (Bitfield-Mask: 0xffffffff)                     */
/* ====================================================  MAC_CSR_SW_Ctrl  ==================================================== */
 #define R_GMAC0_MAC_CSR_SW_Ctrl_RCWE_Pos                                   (0UL)          /*!< RCWE (Bit 0)                                          */
 #define R_GMAC0_MAC_CSR_SW_Ctrl_RCWE_Msk                                   (0x1UL)        /*!< RCWE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_CSR_SW_Ctrl_SEEN_Pos                                   (8UL)          /*!< SEEN (Bit 8)                                          */
 #define R_GMAC0_MAC_CSR_SW_Ctrl_SEEN_Msk                                   (0x100UL)      /*!< SEEN (Bitfield-Mask: 0x01)                            */
/* ===================================================  MAC_FPE_CTRL_STS  ==================================================== */
 #define R_GMAC0_MAC_FPE_CTRL_STS_EFPE_Pos                                  (0UL)          /*!< EFPE (Bit 0)                                          */
 #define R_GMAC0_MAC_FPE_CTRL_STS_EFPE_Msk                                  (0x1UL)        /*!< EFPE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_SVER_Pos                                  (1UL)          /*!< SVER (Bit 1)                                          */
 #define R_GMAC0_MAC_FPE_CTRL_STS_SVER_Msk                                  (0x2UL)        /*!< SVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_SRSP_Pos                                  (2UL)          /*!< SRSP (Bit 2)                                          */
 #define R_GMAC0_MAC_FPE_CTRL_STS_SRSP_Msk                                  (0x4UL)        /*!< SRSP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_S1_SET_0_Pos                              (3UL)          /*!< S1_SET_0 (Bit 3)                                      */
 #define R_GMAC0_MAC_FPE_CTRL_STS_S1_SET_0_Msk                              (0x8UL)        /*!< S1_SET_0 (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_FPE_CTRL_STS_RVER_Pos                                  (16UL)         /*!< RVER (Bit 16)                                         */
 #define R_GMAC0_MAC_FPE_CTRL_STS_RVER_Msk                                  (0x10000UL)    /*!< RVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_RRSP_Pos                                  (17UL)         /*!< RRSP (Bit 17)                                         */
 #define R_GMAC0_MAC_FPE_CTRL_STS_RRSP_Msk                                  (0x20000UL)    /*!< RRSP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_TVER_Pos                                  (18UL)         /*!< TVER (Bit 18)                                         */
 #define R_GMAC0_MAC_FPE_CTRL_STS_TVER_Msk                                  (0x40000UL)    /*!< TVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_FPE_CTRL_STS_TRSP_Pos                                  (19UL)         /*!< TRSP (Bit 19)                                         */
 #define R_GMAC0_MAC_FPE_CTRL_STS_TRSP_Msk                                  (0x80000UL)    /*!< TRSP (Bitfield-Mask: 0x01)                            */
/* =====================================================  MAC_Ext_Cfg1  ====================================================== */
 #define R_GMAC0_MAC_Ext_Cfg1_SPLOFST_Pos                                   (0UL)          /*!< SPLOFST (Bit 0)                                       */
 #define R_GMAC0_MAC_Ext_Cfg1_SPLOFST_Msk                                   (0x7fUL)       /*!< SPLOFST (Bitfield-Mask: 0x7f)                         */
 #define R_GMAC0_MAC_Ext_Cfg1_SPLM_Pos                                      (8UL)          /*!< SPLM (Bit 8)                                          */
 #define R_GMAC0_MAC_Ext_Cfg1_SPLM_Msk                                      (0x300UL)      /*!< SPLM (Bitfield-Mask: 0x03)                            */
 #define R_GMAC0_MAC_Ext_Cfg1_SAVO_Pos                                      (16UL)         /*!< SAVO (Bit 16)                                         */
 #define R_GMAC0_MAC_Ext_Cfg1_SAVO_Msk                                      (0x7f0000UL)   /*!< SAVO (Bitfield-Mask: 0x7f)                            */
 #define R_GMAC0_MAC_Ext_Cfg1_SAVE_Pos                                      (24UL)         /*!< SAVE (Bit 24)                                         */
 #define R_GMAC0_MAC_Ext_Cfg1_SAVE_Msk                                      (0x1000000UL)  /*!< SAVE (Bitfield-Mask: 0x01)                            */
/* ===================================================  MAC_ADDRESS0_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS0_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS0_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS0_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS0_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS1_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS1_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS2_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS2_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS3_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS3_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS4_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS4_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS5_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS5_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS6_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS6_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS7_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS7_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS8_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS8_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS9_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS9_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS10_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS10_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS11_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS11_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS12_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS12_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS13_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS13_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS14_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS14_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS15_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS15_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS16_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS16_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS17_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS17_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS18_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS18_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS19_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS19_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS20_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS20_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS21_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS21_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS22_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS22_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS23_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS23_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS24_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS24_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS25_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS25_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS26_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS26_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS27_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS27_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS28_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS28_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS29_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS29_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS30_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS30_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS31_HIGH  =================================================== */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC0_MAC_ADDRESS31_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS1_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS1_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS1_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS2_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS2_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS2_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS3_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS3_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS3_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS4_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS4_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS4_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS5_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS5_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS5_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS6_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS6_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS6_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS7_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS7_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS7_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS8_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS8_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS8_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS9_LOW  ==================================================== */
 #define R_GMAC0_MAC_ADDRESS9_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS9_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS10_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS10_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS10_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS11_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS11_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS11_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS12_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS12_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS12_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS13_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS13_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS13_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS14_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS14_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS14_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS15_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS15_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS15_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS16_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS16_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS16_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS17_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS17_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS17_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS18_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS18_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS18_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS19_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS19_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS19_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS20_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS20_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS20_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS21_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS21_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS21_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS22_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS22_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS22_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS23_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS23_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS23_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS24_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS24_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS24_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS25_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS25_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS25_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS26_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS26_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS26_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS27_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS27_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS27_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS28_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS28_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS28_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS29_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS29_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS29_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS30_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS30_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS30_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS31_LOW  =================================================== */
 #define R_GMAC0_MAC_ADDRESS31_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC0_MAC_ADDRESS31_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ======================================================  MMC_Control  ====================================================== */
 #define R_GMAC0_MMC_Control_CNTRST_Pos                                     (0UL)          /*!< CNTRST (Bit 0)                                        */
 #define R_GMAC0_MMC_Control_CNTRST_Msk                                     (0x1UL)        /*!< CNTRST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_Control_CNTSTOPRO_Pos                                  (1UL)          /*!< CNTSTOPRO (Bit 1)                                     */
 #define R_GMAC0_MMC_Control_CNTSTOPRO_Msk                                  (0x2UL)        /*!< CNTSTOPRO (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Control_RSTONRD_Pos                                    (2UL)          /*!< RSTONRD (Bit 2)                                       */
 #define R_GMAC0_MMC_Control_RSTONRD_Msk                                    (0x4UL)        /*!< RSTONRD (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MMC_Control_CNTFREEZ_Pos                                   (3UL)          /*!< CNTFREEZ (Bit 3)                                      */
 #define R_GMAC0_MMC_Control_CNTFREEZ_Msk                                   (0x8UL)        /*!< CNTFREEZ (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Control_CNTPRST_Pos                                    (4UL)          /*!< CNTPRST (Bit 4)                                       */
 #define R_GMAC0_MMC_Control_CNTPRST_Msk                                    (0x10UL)       /*!< CNTPRST (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MMC_Control_CNTPRSTLVL_Pos                                 (5UL)          /*!< CNTPRSTLVL (Bit 5)                                    */
 #define R_GMAC0_MMC_Control_CNTPRSTLVL_Msk                                 (0x20UL)       /*!< CNTPRSTLVL (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Control_UCDBC_Pos                                      (8UL)          /*!< UCDBC (Bit 8)                                         */
 #define R_GMAC0_MMC_Control_UCDBC_Msk                                      (0x100UL)      /*!< UCDBC (Bitfield-Mask: 0x01)                           */
/* ===================================================  MMC_Rx_Interrupt  ==================================================== */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGBPKTIS_Pos                             (0UL)          /*!< RXGBPKTIS (Bit 0)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGBPKTIS_Msk                             (0x1UL)        /*!< RXGBPKTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGBOCTIS_Pos                             (1UL)          /*!< RXGBOCTIS (Bit 1)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGBOCTIS_Msk                             (0x2UL)        /*!< RXGBOCTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGOCTIS_Pos                              (2UL)          /*!< RXGOCTIS (Bit 2)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXGOCTIS_Msk                              (0x4UL)        /*!< RXGOCTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_RXBCGPIS_Pos                              (3UL)          /*!< RXBCGPIS (Bit 3)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXBCGPIS_Msk                              (0x8UL)        /*!< RXBCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_RXMCGPIS_Pos                              (4UL)          /*!< RXMCGPIS (Bit 4)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXMCGPIS_Msk                              (0x10UL)       /*!< RXMCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_RXCRCERPIS_Pos                            (5UL)          /*!< RXCRCERPIS (Bit 5)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RXCRCERPIS_Msk                            (0x20UL)       /*!< RXCRCERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXALGNERPIS_Pos                           (6UL)          /*!< RXALGNERPIS (Bit 6)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_RXALGNERPIS_Msk                           (0x40UL)       /*!< RXALGNERPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXRUNTPIS_Pos                             (7UL)          /*!< RXRUNTPIS (Bit 7)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXRUNTPIS_Msk                             (0x80UL)       /*!< RXRUNTPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXJABERPIS_Pos                            (8UL)          /*!< RXJABERPIS (Bit 8)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RXJABERPIS_Msk                            (0x100UL)      /*!< RXJABERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXUSIZEGPIS_Pos                           (9UL)          /*!< RXUSIZEGPIS (Bit 9)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_RXUSIZEGPIS_Msk                           (0x200UL)      /*!< RXUSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXOSIZEGPIS_Pos                           (10UL)         /*!< RXOSIZEGPIS (Bit 10)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_RXOSIZEGPIS_Msk                           (0x400UL)      /*!< RXOSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RX64OCTGBPIS_Pos                          (11UL)         /*!< RX64OCTGBPIS (Bit 11)                                 */
 #define R_GMAC0_MMC_Rx_Interrupt_RX64OCTGBPIS_Msk                          (0x800UL)      /*!< RX64OCTGBPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RX65T127OCTGBPIS_Pos                      (12UL)         /*!< RX65T127OCTGBPIS (Bit 12)                             */
 #define R_GMAC0_MMC_Rx_Interrupt_RX65T127OCTGBPIS_Msk                      (0x1000UL)     /*!< RX65T127OCTGBPIS (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_Rx_Interrupt_RX128T255OCTGBPIS_Pos                     (13UL)         /*!< RX128T255OCTGBPIS (Bit 13)                            */
 #define R_GMAC0_MMC_Rx_Interrupt_RX128T255OCTGBPIS_Msk                     (0x2000UL)     /*!< RX128T255OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MMC_Rx_Interrupt_RX256T511OCTGBPIS_Pos                     (14UL)         /*!< RX256T511OCTGBPIS (Bit 14)                            */
 #define R_GMAC0_MMC_Rx_Interrupt_RX256T511OCTGBPIS_Msk                     (0x4000UL)     /*!< RX256T511OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MMC_Rx_Interrupt_RX512T1023OCTGBPIS_Pos                    (15UL)         /*!< RX512T1023OCTGBPIS (Bit 15)                           */
 #define R_GMAC0_MMC_Rx_Interrupt_RX512T1023OCTGBPIS_Msk                    (0x8000UL)     /*!< RX512T1023OCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Rx_Interrupt_RX1024TMAXOCTGBPIS_Pos                    (16UL)         /*!< RX1024TMAXOCTGBPIS (Bit 16)                           */
 #define R_GMAC0_MMC_Rx_Interrupt_RX1024TMAXOCTGBPIS_Msk                    (0x10000UL)    /*!< RX1024TMAXOCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Rx_Interrupt_RXUCGPIS_Pos                              (17UL)         /*!< RXUCGPIS (Bit 17)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXUCGPIS_Msk                              (0x20000UL)    /*!< RXUCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLENERPIS_Pos                            (18UL)         /*!< RXLENERPIS (Bit 18)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLENERPIS_Msk                            (0x40000UL)    /*!< RXLENERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXORANGEPIS_Pos                           (19UL)         /*!< RXORANGEPIS (Bit 19)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_RXORANGEPIS_Msk                           (0x80000UL)    /*!< RXORANGEPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXPAUSPIS_Pos                             (20UL)         /*!< RXPAUSPIS (Bit 20)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RXPAUSPIS_Msk                             (0x100000UL)   /*!< RXPAUSPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXFOVPIS_Pos                              (21UL)         /*!< RXFOVPIS (Bit 21)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXFOVPIS_Msk                              (0x200000UL)   /*!< RXFOVPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_RXVLANGBPIS_Pos                           (22UL)         /*!< RXVLANGBPIS (Bit 22)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_RXVLANGBPIS_Msk                           (0x400000UL)   /*!< RXVLANGBPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXWDOGPIS_Pos                             (23UL)         /*!< RXWDOGPIS (Bit 23)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RXWDOGPIS_Msk                             (0x800000UL)   /*!< RXWDOGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXRCVERRPIS_Pos                           (24UL)         /*!< RXRCVERRPIS (Bit 24)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_RXRCVERRPIS_Msk                           (0x1000000UL)  /*!< RXRCVERRPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_RXCTRLPIS_Pos                             (25UL)         /*!< RXCTRLPIS (Bit 25)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_RXCTRLPIS_Msk                             (0x2000000UL)  /*!< RXCTRLPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLPIUSCIS_Pos                            (26UL)         /*!< RXLPIUSCIS (Bit 26)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLPIUSCIS_Msk                            (0x4000000UL)  /*!< RXLPIUSCIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLPITRCIS_Pos                            (27UL)         /*!< RXLPITRCIS (Bit 27)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_RXLPITRCIS_Msk                            (0x8000000UL)  /*!< RXLPITRCIS (Bitfield-Mask: 0x01)                      */
/* ===================================================  MMC_Tx_Interrupt  ==================================================== */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGBOCTIS_Pos                             (0UL)          /*!< TXGBOCTIS (Bit 0)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGBOCTIS_Msk                             (0x1UL)        /*!< TXGBOCTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGBPKTIS_Pos                             (1UL)          /*!< TXGBPKTIS (Bit 1)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGBPKTIS_Msk                             (0x2UL)        /*!< TXGBPKTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXBCGPIS_Pos                              (2UL)          /*!< TXBCGPIS (Bit 2)                                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXBCGPIS_Msk                              (0x4UL)        /*!< TXBCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCGPIS_Pos                              (3UL)          /*!< TXMCGPIS (Bit 3)                                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCGPIS_Msk                              (0x8UL)        /*!< TXMCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_TX64OCTGBPIS_Pos                          (4UL)          /*!< TX64OCTGBPIS (Bit 4)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_TX64OCTGBPIS_Msk                          (0x10UL)       /*!< TX64OCTGBPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TX65T127OCTGBPIS_Pos                      (5UL)          /*!< TX65T127OCTGBPIS (Bit 5)                              */
 #define R_GMAC0_MMC_Tx_Interrupt_TX65T127OCTGBPIS_Msk                      (0x20UL)       /*!< TX65T127OCTGBPIS (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_Tx_Interrupt_TX128T255OCTGBPIS_Pos                     (6UL)          /*!< TX128T255OCTGBPIS (Bit 6)                             */
 #define R_GMAC0_MMC_Tx_Interrupt_TX128T255OCTGBPIS_Msk                     (0x40UL)       /*!< TX128T255OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MMC_Tx_Interrupt_TX256T511OCTGBPIS_Pos                     (7UL)          /*!< TX256T511OCTGBPIS (Bit 7)                             */
 #define R_GMAC0_MMC_Tx_Interrupt_TX256T511OCTGBPIS_Msk                     (0x80UL)       /*!< TX256T511OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MMC_Tx_Interrupt_TX512T1023OCTGBPIS_Pos                    (8UL)          /*!< TX512T1023OCTGBPIS (Bit 8)                            */
 #define R_GMAC0_MMC_Tx_Interrupt_TX512T1023OCTGBPIS_Msk                    (0x100UL)      /*!< TX512T1023OCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Tx_Interrupt_TX1024TMAXOCTGBPIS_Pos                    (9UL)          /*!< TX1024TMAXOCTGBPIS (Bit 9)                            */
 #define R_GMAC0_MMC_Tx_Interrupt_TX1024TMAXOCTGBPIS_Msk                    (0x200UL)      /*!< TX1024TMAXOCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Tx_Interrupt_TXUCGBPIS_Pos                             (10UL)         /*!< TXUCGBPIS (Bit 10)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TXUCGBPIS_Msk                             (0x400UL)      /*!< TXUCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCGBPIS_Pos                             (11UL)         /*!< TXMCGBPIS (Bit 11)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCGBPIS_Msk                             (0x800UL)      /*!< TXMCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXBCGBPIS_Pos                             (12UL)         /*!< TXBCGBPIS (Bit 12)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TXBCGBPIS_Msk                             (0x1000UL)     /*!< TXBCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXUFLOWERPIS_Pos                          (13UL)         /*!< TXUFLOWERPIS (Bit 13)                                 */
 #define R_GMAC0_MMC_Tx_Interrupt_TXUFLOWERPIS_Msk                          (0x2000UL)     /*!< TXUFLOWERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TXSCOLGPIS_Pos                            (14UL)         /*!< TXSCOLGPIS (Bit 14)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXSCOLGPIS_Msk                            (0x4000UL)     /*!< TXSCOLGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCOLGPIS_Pos                            (15UL)         /*!< TXMCOLGPIS (Bit 15)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXMCOLGPIS_Msk                            (0x8000UL)     /*!< TXMCOLGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXDEFPIS_Pos                              (16UL)         /*!< TXDEFPIS (Bit 16)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXDEFPIS_Msk                              (0x10000UL)    /*!< TXDEFPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLATCOLPIS_Pos                           (17UL)         /*!< TXLATCOLPIS (Bit 17)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLATCOLPIS_Msk                           (0x20000UL)    /*!< TXLATCOLPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXEXCOLPIS_Pos                            (18UL)         /*!< TXEXCOLPIS (Bit 18)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXEXCOLPIS_Msk                            (0x40000UL)    /*!< TXEXCOLPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXCARERPIS_Pos                            (19UL)         /*!< TXCARERPIS (Bit 19)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXCARERPIS_Msk                            (0x80000UL)    /*!< TXCARERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGOCTIS_Pos                              (20UL)         /*!< TXGOCTIS (Bit 20)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGOCTIS_Msk                              (0x100000UL)   /*!< TXGOCTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGPKTIS_Pos                              (21UL)         /*!< TXGPKTIS (Bit 21)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXGPKTIS_Msk                              (0x200000UL)   /*!< TXGPKTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_TXEXDEFPIS_Pos                            (22UL)         /*!< TXEXDEFPIS (Bit 22)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXEXDEFPIS_Msk                            (0x400000UL)   /*!< TXEXDEFPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXPAUSPIS_Pos                             (23UL)         /*!< TXPAUSPIS (Bit 23)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_TXPAUSPIS_Msk                             (0x800000UL)   /*!< TXPAUSPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_TXVLANGPIS_Pos                            (24UL)         /*!< TXVLANGPIS (Bit 24)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXVLANGPIS_Msk                            (0x1000000UL)  /*!< TXVLANGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXOSIZEGPIS_Pos                           (25UL)         /*!< TXOSIZEGPIS (Bit 25)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_TXOSIZEGPIS_Msk                           (0x2000000UL)  /*!< TXOSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLPIUSCIS_Pos                            (26UL)         /*!< TXLPIUSCIS (Bit 26)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLPIUSCIS_Msk                            (0x4000000UL)  /*!< TXLPIUSCIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLPITRCIS_Pos                            (27UL)         /*!< TXLPITRCIS (Bit 27)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_TXLPITRCIS_Msk                            (0x8000000UL)  /*!< TXLPITRCIS (Bitfield-Mask: 0x01)                      */
/* =================================================  MMC_Rx_Interrupt_Mask  ================================================= */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGBPKTIM_Pos                        (0UL)          /*!< RXGBPKTIM (Bit 0)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGBPKTIM_Msk                        (0x1UL)        /*!< RXGBPKTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGBOCTIM_Pos                        (1UL)          /*!< RXGBOCTIM (Bit 1)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGBOCTIM_Msk                        (0x2UL)        /*!< RXGBOCTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGOCTIM_Pos                         (2UL)          /*!< RXGOCTIM (Bit 2)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXGOCTIM_Msk                         (0x4UL)        /*!< RXGOCTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXBCGPIM_Pos                         (3UL)          /*!< RXBCGPIM (Bit 3)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXBCGPIM_Msk                         (0x8UL)        /*!< RXBCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXMCGPIM_Pos                         (4UL)          /*!< RXMCGPIM (Bit 4)                                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXMCGPIM_Msk                         (0x10UL)       /*!< RXMCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXCRCERPIM_Pos                       (5UL)          /*!< RXCRCERPIM (Bit 5)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXCRCERPIM_Msk                       (0x20UL)       /*!< RXCRCERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXALGNERPIM_Pos                      (6UL)          /*!< RXALGNERPIM (Bit 6)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXALGNERPIM_Msk                      (0x40UL)       /*!< RXALGNERPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXRUNTPIM_Pos                        (7UL)          /*!< RXRUNTPIM (Bit 7)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXRUNTPIM_Msk                        (0x80UL)       /*!< RXRUNTPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXJABERPIM_Pos                       (8UL)          /*!< RXJABERPIM (Bit 8)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXJABERPIM_Msk                       (0x100UL)      /*!< RXJABERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXUSIZEGPIM_Pos                      (9UL)          /*!< RXUSIZEGPIM (Bit 9)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXUSIZEGPIM_Msk                      (0x200UL)      /*!< RXUSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXOSIZEGPIM_Pos                      (10UL)         /*!< RXOSIZEGPIM (Bit 10)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXOSIZEGPIM_Msk                      (0x400UL)      /*!< RXOSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX64OCTGBPIM_Pos                     (11UL)         /*!< RX64OCTGBPIM (Bit 11)                                 */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX64OCTGBPIM_Msk                     (0x800UL)      /*!< RX64OCTGBPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX65T127OCTGBPIM_Pos                 (12UL)         /*!< RX65T127OCTGBPIM (Bit 12)                             */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX65T127OCTGBPIM_Msk                 (0x1000UL)     /*!< RX65T127OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX128T255OCTGBPIM_Pos                (13UL)         /*!< RX128T255OCTGBPIM (Bit 13)                            */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX128T255OCTGBPIM_Msk                (0x2000UL)     /*!< RX128T255OCTGBPIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX256T511OCTGBPIM_Pos                (14UL)         /*!< RX256T511OCTGBPIM (Bit 14)                            */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX256T511OCTGBPIM_Msk                (0x4000UL)     /*!< RX256T511OCTGBPIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX512T1023OCTGBPIM_Pos               (15UL)         /*!< RX512T1023OCTGBPIM (Bit 15)                           */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX512T1023OCTGBPIM_Msk               (0x8000UL)     /*!< RX512T1023OCTGBPIM (Bitfield-Mask: 0x01)          */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX1024TMAXOCTGBPIM_Pos               (16UL)         /*!< RX1024TMAXOCTGBPIM (Bit 16)                           */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RX1024TMAXOCTGBPIM_Msk               (0x10000UL)    /*!< RX1024TMAXOCTGBPIM (Bitfield-Mask: 0x01)         */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXUCGPIM_Pos                         (17UL)         /*!< RXUCGPIM (Bit 17)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXUCGPIM_Msk                         (0x20000UL)    /*!< RXUCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLENERPIM_Pos                       (18UL)         /*!< RXLENERPIM (Bit 18)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLENERPIM_Msk                       (0x40000UL)    /*!< RXLENERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXORANGEPIM_Pos                      (19UL)         /*!< RXORANGEPIM (Bit 19)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXORANGEPIM_Msk                      (0x80000UL)    /*!< RXORANGEPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXPAUSPIM_Pos                        (20UL)         /*!< RXPAUSPIM (Bit 20)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXPAUSPIM_Msk                        (0x100000UL)   /*!< RXPAUSPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXFOVPIM_Pos                         (21UL)         /*!< RXFOVPIM (Bit 21)                                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXFOVPIM_Msk                         (0x200000UL)   /*!< RXFOVPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXVLANGBPIM_Pos                      (22UL)         /*!< RXVLANGBPIM (Bit 22)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXVLANGBPIM_Msk                      (0x400000UL)   /*!< RXVLANGBPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXWDOGPIM_Pos                        (23UL)         /*!< RXWDOGPIM (Bit 23)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXWDOGPIM_Msk                        (0x800000UL)   /*!< RXWDOGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXRCVERRPIM_Pos                      (24UL)         /*!< RXRCVERRPIM (Bit 24)                                  */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXRCVERRPIM_Msk                      (0x1000000UL)  /*!< RXRCVERRPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXCTRLPIM_Pos                        (25UL)         /*!< RXCTRLPIM (Bit 25)                                    */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXCTRLPIM_Msk                        (0x2000000UL)  /*!< RXCTRLPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLPIUSCIM_Pos                       (26UL)         /*!< RXLPIUSCIM (Bit 26)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLPIUSCIM_Msk                       (0x4000000UL)  /*!< RXLPIUSCIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLPITRCIM_Pos                       (27UL)         /*!< RXLPITRCIM (Bit 27)                                   */
 #define R_GMAC0_MMC_Rx_Interrupt_Mask_RXLPITRCIM_Msk                       (0x8000000UL)  /*!< RXLPITRCIM (Bitfield-Mask: 0x01)                      */
/* =================================================  MMC_Tx_Interrupt_Mask  ================================================= */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGBOCTIM_Pos                        (0UL)          /*!< TXGBOCTIM (Bit 0)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGBOCTIM_Msk                        (0x1UL)        /*!< TXGBOCTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGBPKTIM_Pos                        (1UL)          /*!< TXGBPKTIM (Bit 1)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGBPKTIM_Msk                        (0x2UL)        /*!< TXGBPKTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXBCGPIM_Pos                         (2UL)          /*!< TXBCGPIM (Bit 2)                                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXBCGPIM_Msk                         (0x4UL)        /*!< TXBCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCGPIM_Pos                         (3UL)          /*!< TXMCGPIM (Bit 3)                                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCGPIM_Msk                         (0x8UL)        /*!< TXMCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX64OCTGBPIM_Pos                     (4UL)          /*!< TX64OCTGBPIM (Bit 4)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX64OCTGBPIM_Msk                     (0x10UL)       /*!< TX64OCTGBPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX65T127OCTGBPIM_Pos                 (5UL)          /*!< TX65T127OCTGBPIM (Bit 5)                              */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX65T127OCTGBPIM_Msk                 (0x20UL)       /*!< TX65T127OCTGBPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX128T255OCTGBPIM_Pos                (6UL)          /*!< TX128T255OCTGBPIM (Bit 6)                             */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX128T255OCTGBPIM_Msk                (0x40UL)       /*!< TX128T255OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX256T511OCTGBPIM_Pos                (7UL)          /*!< TX256T511OCTGBPIM (Bit 7)                             */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX256T511OCTGBPIM_Msk                (0x80UL)       /*!< TX256T511OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX512T1023OCTGBPIM_Pos               (8UL)          /*!< TX512T1023OCTGBPIM (Bit 8)                            */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX512T1023OCTGBPIM_Msk               (0x100UL)      /*!< TX512T1023OCTGBPIM (Bitfield-Mask: 0x01)           */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX1024TMAXOCTGBPIM_Pos               (9UL)          /*!< TX1024TMAXOCTGBPIM (Bit 9)                            */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TX1024TMAXOCTGBPIM_Msk               (0x200UL)      /*!< TX1024TMAXOCTGBPIM (Bitfield-Mask: 0x01)           */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXUCGBPIM_Pos                        (10UL)         /*!< TXUCGBPIM (Bit 10)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXUCGBPIM_Msk                        (0x400UL)      /*!< TXUCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCGBPIM_Pos                        (11UL)         /*!< TXMCGBPIM (Bit 11)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCGBPIM_Msk                        (0x800UL)      /*!< TXMCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXBCGBPIM_Pos                        (12UL)         /*!< TXBCGBPIM (Bit 12)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXBCGBPIM_Msk                        (0x1000UL)     /*!< TXBCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXUFLOWERPIM_Pos                     (13UL)         /*!< TXUFLOWERPIM (Bit 13)                                 */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXUFLOWERPIM_Msk                     (0x2000UL)     /*!< TXUFLOWERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXSCOLGPIM_Pos                       (14UL)         /*!< TXSCOLGPIM (Bit 14)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXSCOLGPIM_Msk                       (0x4000UL)     /*!< TXSCOLGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCOLGPIM_Pos                       (15UL)         /*!< TXMCOLGPIM (Bit 15)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXMCOLGPIM_Msk                       (0x8000UL)     /*!< TXMCOLGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXDEFPIM_Pos                         (16UL)         /*!< TXDEFPIM (Bit 16)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXDEFPIM_Msk                         (0x10000UL)    /*!< TXDEFPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLATCOLPIM_Pos                      (17UL)         /*!< TXLATCOLPIM (Bit 17)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLATCOLPIM_Msk                      (0x20000UL)    /*!< TXLATCOLPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXEXCOLPIM_Pos                       (18UL)         /*!< TXEXCOLPIM (Bit 18)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXEXCOLPIM_Msk                       (0x40000UL)    /*!< TXEXCOLPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXCARERPIM_Pos                       (19UL)         /*!< TXCARERPIM (Bit 19)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXCARERPIM_Msk                       (0x80000UL)    /*!< TXCARERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGOCTIM_Pos                         (20UL)         /*!< TXGOCTIM (Bit 20)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGOCTIM_Msk                         (0x100000UL)   /*!< TXGOCTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGPKTIM_Pos                         (21UL)         /*!< TXGPKTIM (Bit 21)                                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXGPKTIM_Msk                         (0x200000UL)   /*!< TXGPKTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXEXDEFPIM_Pos                       (22UL)         /*!< TXEXDEFPIM (Bit 22)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXEXDEFPIM_Msk                       (0x400000UL)   /*!< TXEXDEFPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXPAUSPIM_Pos                        (23UL)         /*!< TXPAUSPIM (Bit 23)                                    */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXPAUSPIM_Msk                        (0x800000UL)   /*!< TXPAUSPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXVLANGPIM_Pos                       (24UL)         /*!< TXVLANGPIM (Bit 24)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXVLANGPIM_Msk                       (0x1000000UL)  /*!< TXVLANGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXOSIZEGPIM_Pos                      (25UL)         /*!< TXOSIZEGPIM (Bit 25)                                  */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXOSIZEGPIM_Msk                      (0x2000000UL)  /*!< TXOSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLPIUSCIM_Pos                       (26UL)         /*!< TXLPIUSCIM (Bit 26)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLPIUSCIM_Msk                       (0x4000000UL)  /*!< TXLPIUSCIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLPITRCIM_Pos                       (27UL)         /*!< TXLPITRCIM (Bit 27)                                   */
 #define R_GMAC0_MMC_Tx_Interrupt_Mask_TXLPITRCIM_Msk                       (0x8000000UL)  /*!< TXLPITRCIM (Bitfield-Mask: 0x01)                      */
/* ================================================  Tx_Octet_Count_Good_Bad  ================================================ */
 #define R_GMAC0_Tx_Octet_Count_Good_Bad_TXOCTGB_Pos                        (0UL)          /*!< TXOCTGB (Bit 0)                                       */
 #define R_GMAC0_Tx_Octet_Count_Good_Bad_TXOCTGB_Msk                        (0xffffffffUL) /*!< TXOCTGB (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Packet_Count_Good_Bad  ================================================ */
 #define R_GMAC0_Tx_Packet_Count_Good_Bad_TXPKTGB_Pos                       (0UL)          /*!< TXPKTGB (Bit 0)                                       */
 #define R_GMAC0_Tx_Packet_Count_Good_Bad_TXPKTGB_Msk                       (0xffffffffUL) /*!< TXPKTGB (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Broadcast_Packets_Good  =============================================== */
 #define R_GMAC0_Tx_Broadcast_Packets_Good_TXBCASTG_Pos                     (0UL)          /*!< TXBCASTG (Bit 0)                                      */
 #define R_GMAC0_Tx_Broadcast_Packets_Good_TXBCASTG_Msk                     (0xffffffffUL) /*!< TXBCASTG (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Tx_Multicast_Packets_Good  =============================================== */
 #define R_GMAC0_Tx_Multicast_Packets_Good_TXMCASTG_Pos                     (0UL)          /*!< TXMCASTG (Bit 0)                                      */
 #define R_GMAC0_Tx_Multicast_Packets_Good_TXMCASTG_Msk                     (0xffffffffUL) /*!< TXMCASTG (Bitfield-Mask: 0xffffffff)                */
/* =============================================  Tx_64Octets_Packets_Good_Bad  ============================================== */
 #define R_GMAC0_Tx_64Octets_Packets_Good_Bad_TX64OCTGB_Pos                 (0UL)          /*!< TX64OCTGB (Bit 0)                                     */
 #define R_GMAC0_Tx_64Octets_Packets_Good_Bad_TX64OCTGB_Msk                 (0xffffffffUL) /*!< TX64OCTGB (Bitfield-Mask: 0xffffffff)           */
/* ===========================================  Tx_65To127Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Tx_65To127Octets_Packets_Good_Bad_TX65_127OCTGB_Pos        (0UL)          /*!< TX65_127OCTGB (Bit 0)                           */
 #define R_GMAC0_Tx_65To127Octets_Packets_Good_Bad_TX65_127OCTGB_Msk        (0xffffffffUL) /*!< TX65_127OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_128To255Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Tx_128To255Octets_Packets_Good_Bad_TX128_255OCTGB_Pos      (0UL)          /*!< TX128_255OCTGB (Bit 0)                        */
 #define R_GMAC0_Tx_128To255Octets_Packets_Good_Bad_TX128_255OCTGB_Msk      (0xffffffffUL) /*!< TX128_255OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_256To511Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Tx_256To511Octets_Packets_Good_Bad_TX256_511OCTGB_Pos      (0UL)          /*!< TX256_511OCTGB (Bit 0)                        */
 #define R_GMAC0_Tx_256To511Octets_Packets_Good_Bad_TX256_511OCTGB_Msk      (0xffffffffUL) /*!< TX256_511OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_512To1023Octets_Packets_Good_Bad  ========================================== */
 #define R_GMAC0_Tx_512To1023Octets_Packets_Good_Bad_TX512_1023OCTGB_Pos    (0UL)          /*!< TX512_1023OCTGB (Bit 0)                     */
 #define R_GMAC0_Tx_512To1023Octets_Packets_Good_Bad_TX512_1023OCTGB_Msk    (0xffffffffUL) /*!< TX512_1023OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_1024ToMaxOctets_Packets_Good_Bad  ========================================== */
 #define R_GMAC0_Tx_1024ToMaxOctets_Packets_Good_Bad_TX1024_MAXOCTGB_Pos    (0UL)          /*!< TX1024_MAXOCTGB (Bit 0)                     */
 #define R_GMAC0_Tx_1024ToMaxOctets_Packets_Good_Bad_TX1024_MAXOCTGB_Msk    (0xffffffffUL) /*!< TX1024_MAXOCTGB (Bitfield-Mask: 0xffffffff) */
/* ==============================================  Tx_Unicast_Packets_Good_Bad  ============================================== */
 #define R_GMAC0_Tx_Unicast_Packets_Good_Bad_TXUCASTGB_Pos                  (0UL)          /*!< TXUCASTGB (Bit 0)                                     */
 #define R_GMAC0_Tx_Unicast_Packets_Good_Bad_TXUCASTGB_Msk                  (0xffffffffUL) /*!< TXUCASTGB (Bitfield-Mask: 0xffffffff)            */
/* =============================================  Tx_Multicast_Packets_Good_Bad  ============================================= */
 #define R_GMAC0_Tx_Multicast_Packets_Good_Bad_TXMCASTGB_Pos                (0UL)          /*!< TXMCASTGB (Bit 0)                                     */
 #define R_GMAC0_Tx_Multicast_Packets_Good_Bad_TXMCASTGB_Msk                (0xffffffffUL) /*!< TXMCASTGB (Bitfield-Mask: 0xffffffff)          */
/* =============================================  Tx_Broadcast_Packets_Good_Bad  ============================================= */
 #define R_GMAC0_Tx_Broadcast_Packets_Good_Bad_TXBCASTGB_Pos                (0UL)          /*!< TXBCASTGB (Bit 0)                                     */
 #define R_GMAC0_Tx_Broadcast_Packets_Good_Bad_TXBCASTGB_Msk                (0xffffffffUL) /*!< TXBCASTGB (Bitfield-Mask: 0xffffffff)          */
/* ==============================================  Tx_Underflow_Error_Packets  =============================================== */
 #define R_GMAC0_Tx_Underflow_Error_Packets_TXUNDRFLW_Pos                   (0UL)          /*!< TXUNDRFLW (Bit 0)                                     */
 #define R_GMAC0_Tx_Underflow_Error_Packets_TXUNDRFLW_Msk                   (0xffffffffUL) /*!< TXUNDRFLW (Bitfield-Mask: 0xffffffff)             */
/* ===========================================  Tx_Single_Collision_Good_Packets  ============================================ */
 #define R_GMAC0_Tx_Single_Collision_Good_Packets_TXSNGLCOLG_Pos            (0UL)          /*!< TXSNGLCOLG (Bit 0)                                  */
 #define R_GMAC0_Tx_Single_Collision_Good_Packets_TXSNGLCOLG_Msk            (0xffffffffUL) /*!< TXSNGLCOLG (Bitfield-Mask: 0xffffffff)     */
/* ==========================================  Tx_Multiple_Collision_Good_Packets  =========================================== */
 #define R_GMAC0_Tx_Multiple_Collision_Good_Packets_TXMULTCOLG_Pos          (0UL)          /*!< TXMULTCOLG (Bit 0)                                */
 #define R_GMAC0_Tx_Multiple_Collision_Good_Packets_TXMULTCOLG_Msk          (0xffffffffUL) /*!< TXMULTCOLG (Bitfield-Mask: 0xffffffff)   */
/* ==================================================  Tx_Deferred_Packets  ================================================== */
 #define R_GMAC0_Tx_Deferred_Packets_TXDEFRD_Pos                            (0UL)          /*!< TXDEFRD (Bit 0)                                       */
 #define R_GMAC0_Tx_Deferred_Packets_TXDEFRD_Msk                            (0xffffffffUL) /*!< TXDEFRD (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Late_Collision_Packets  =============================================== */
 #define R_GMAC0_Tx_Late_Collision_Packets_TXLATECOL_Pos                    (0UL)          /*!< TXLATECOL (Bit 0)                                     */
 #define R_GMAC0_Tx_Late_Collision_Packets_TXLATECOL_Msk                    (0xffffffffUL) /*!< TXLATECOL (Bitfield-Mask: 0xffffffff)              */
/* ============================================  Tx_Excessive_Collision_Packets  ============================================= */
 #define R_GMAC0_Tx_Excessive_Collision_Packets_TXEXSCOL_Pos                (0UL)          /*!< TXEXSCOL (Bit 0)                                      */
 #define R_GMAC0_Tx_Excessive_Collision_Packets_TXEXSCOL_Msk                (0xffffffffUL) /*!< TXEXSCOL (Bitfield-Mask: 0xffffffff)           */
/* ===============================================  Tx_Carrier_Error_Packets  ================================================ */
 #define R_GMAC0_Tx_Carrier_Error_Packets_TXCARR_Pos                        (0UL)          /*!< TXCARR (Bit 0)                                        */
 #define R_GMAC0_Tx_Carrier_Error_Packets_TXCARR_Msk                        (0xffffffffUL) /*!< TXCARR (Bitfield-Mask: 0xffffffff)                    */
/* ==================================================  Tx_Octet_Count_Good  ================================================== */
 #define R_GMAC0_Tx_Octet_Count_Good_TXOCTG_Pos                             (0UL)          /*!< TXOCTG (Bit 0)                                        */
 #define R_GMAC0_Tx_Octet_Count_Good_TXOCTG_Msk                             (0xffffffffUL) /*!< TXOCTG (Bitfield-Mask: 0xffffffff)                    */
/* =================================================  Tx_Packet_Count_Good  ================================================== */
 #define R_GMAC0_Tx_Packet_Count_Good_TXPKTG_Pos                            (0UL)          /*!< TXPKTG (Bit 0)                                        */
 #define R_GMAC0_Tx_Packet_Count_Good_TXPKTG_Msk                            (0xffffffffUL) /*!< TXPKTG (Bitfield-Mask: 0xffffffff)                    */
/* ==============================================  Tx_Excessive_Deferral_Error  ============================================== */
 #define R_GMAC0_Tx_Excessive_Deferral_Error_TXEXSDEF_Pos                   (0UL)          /*!< TXEXSDEF (Bit 0)                                      */
 #define R_GMAC0_Tx_Excessive_Deferral_Error_TXEXSDEF_Msk                   (0xffffffffUL) /*!< TXEXSDEF (Bitfield-Mask: 0xffffffff)              */
/* ===================================================  Tx_Pause_Packets  ==================================================== */
 #define R_GMAC0_Tx_Pause_Packets_TXPAUSE_Pos                               (0UL)          /*!< TXPAUSE (Bit 0)                                       */
 #define R_GMAC0_Tx_Pause_Packets_TXPAUSE_Msk                               (0xffffffffUL) /*!< TXPAUSE (Bitfield-Mask: 0xffffffff)                   */
/* =================================================  Tx_VLAN_Packets_Good  ================================================== */
 #define R_GMAC0_Tx_VLAN_Packets_Good_TXVLANG_Pos                           (0UL)          /*!< TXVLANG (Bit 0)                                       */
 #define R_GMAC0_Tx_VLAN_Packets_Good_TXVLANG_Msk                           (0xffffffffUL) /*!< TXVLANG (Bitfield-Mask: 0xffffffff)                   */
/* =================================================  Tx_OSize_Packets_Good  ================================================= */
 #define R_GMAC0_Tx_OSize_Packets_Good_TXOSIZG_Pos                          (0UL)          /*!< TXOSIZG (Bit 0)                                       */
 #define R_GMAC0_Tx_OSize_Packets_Good_TXOSIZG_Msk                          (0xffffffffUL) /*!< TXOSIZG (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Rx_Packets_Count_Good_Bad  =============================================== */
 #define R_GMAC0_Rx_Packets_Count_Good_Bad_RXPKTGB_Pos                      (0UL)          /*!< RXPKTGB (Bit 0)                                       */
 #define R_GMAC0_Rx_Packets_Count_Good_Bad_RXPKTGB_Msk                      (0xffffffffUL) /*!< RXPKTGB (Bitfield-Mask: 0xffffffff)                  */
/* ================================================  Rx_Octet_Count_Good_Bad  ================================================ */
 #define R_GMAC0_Rx_Octet_Count_Good_Bad_RXOCTGB_Pos                        (0UL)          /*!< RXOCTGB (Bit 0)                                       */
 #define R_GMAC0_Rx_Octet_Count_Good_Bad_RXOCTGB_Msk                        (0xffffffffUL) /*!< RXOCTGB (Bitfield-Mask: 0xffffffff)                   */
/* ==================================================  Rx_Octet_Count_Good  ================================================== */
 #define R_GMAC0_Rx_Octet_Count_Good_RXOCTG_Pos                             (0UL)          /*!< RXOCTG (Bit 0)                                        */
 #define R_GMAC0_Rx_Octet_Count_Good_RXOCTG_Msk                             (0xffffffffUL) /*!< RXOCTG (Bitfield-Mask: 0xffffffff)                    */
/* ===============================================  Rx_Broadcast_Packets_Good  =============================================== */
 #define R_GMAC0_Rx_Broadcast_Packets_Good_RXBCASTG_Pos                     (0UL)          /*!< RXBCASTG (Bit 0)                                      */
 #define R_GMAC0_Rx_Broadcast_Packets_Good_RXBCASTG_Msk                     (0xffffffffUL) /*!< RXBCASTG (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_Multicast_Packets_Good  =============================================== */
 #define R_GMAC0_Rx_Multicast_Packets_Good_RXMCASTG_Pos                     (0UL)          /*!< RXMCASTG (Bit 0)                                      */
 #define R_GMAC0_Rx_Multicast_Packets_Good_RXMCASTG_Msk                     (0xffffffffUL) /*!< RXMCASTG (Bitfield-Mask: 0xffffffff)                */
/* =================================================  Rx_CRC_Error_Packets  ================================================== */
 #define R_GMAC0_Rx_CRC_Error_Packets_RXCRCERR_Pos                          (0UL)          /*!< RXCRCERR (Bit 0)                                      */
 #define R_GMAC0_Rx_CRC_Error_Packets_RXCRCERR_Msk                          (0xffffffffUL) /*!< RXCRCERR (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  Rx_Alignment_Error_Packets  =============================================== */
 #define R_GMAC0_Rx_Alignment_Error_Packets_RXALGNERR_Pos                   (0UL)          /*!< RXALGNERR (Bit 0)                                     */
 #define R_GMAC0_Rx_Alignment_Error_Packets_RXALGNERR_Msk                   (0xffffffffUL) /*!< RXALGNERR (Bitfield-Mask: 0xffffffff)             */
/* =================================================  Rx_Runt_Error_Packets  ================================================= */
 #define R_GMAC0_Rx_Runt_Error_Packets_RXRUNTERR_Pos                        (0UL)          /*!< RXRUNTERR (Bit 0)                                     */
 #define R_GMAC0_Rx_Runt_Error_Packets_RXRUNTERR_Msk                        (0xffffffffUL) /*!< RXRUNTERR (Bitfield-Mask: 0xffffffff)                 */
/* ================================================  Rx_Jabber_Error_Packets  ================================================ */
 #define R_GMAC0_Rx_Jabber_Error_Packets_RXJABERR_Pos                       (0UL)          /*!< RXJABERR (Bit 0)                                      */
 #define R_GMAC0_Rx_Jabber_Error_Packets_RXJABERR_Msk                       (0xffffffffUL) /*!< RXJABERR (Bitfield-Mask: 0xffffffff)                  */
/* ===============================================  Rx_Undersize_Packets_Good  =============================================== */
 #define R_GMAC0_Rx_Undersize_Packets_Good_RXUNDERSZG_Pos                   (0UL)          /*!< RXUNDERSZG (Bit 0)                                    */
 #define R_GMAC0_Rx_Undersize_Packets_Good_RXUNDERSZG_Msk                   (0xffffffffUL) /*!< RXUNDERSZG (Bitfield-Mask: 0xffffffff)            */
/* ===============================================  Rx_Oversize_Packets_Good  ================================================ */
 #define R_GMAC0_Rx_Oversize_Packets_Good_RXOVERSZG_Pos                     (0UL)          /*!< RXOVERSZG (Bit 0)                                     */
 #define R_GMAC0_Rx_Oversize_Packets_Good_RXOVERSZG_Msk                     (0xffffffffUL) /*!< RXOVERSZG (Bitfield-Mask: 0xffffffff)               */
/* =============================================  Rx_64Octets_Packets_Good_Bad  ============================================== */
 #define R_GMAC0_Rx_64Octets_Packets_Good_Bad_RX64OCTGB_Pos                 (0UL)          /*!< RX64OCTGB (Bit 0)                                     */
 #define R_GMAC0_Rx_64Octets_Packets_Good_Bad_RX64OCTGB_Msk                 (0xffffffffUL) /*!< RX64OCTGB (Bitfield-Mask: 0xffffffff)           */
/* ===========================================  Rx_65To127Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Rx_65To127Octets_Packets_Good_Bad_RX65_127OCTGB_Pos        (0UL)          /*!< RX65_127OCTGB (Bit 0)                           */
 #define R_GMAC0_Rx_65To127Octets_Packets_Good_Bad_RX65_127OCTGB_Msk        (0xffffffffUL) /*!< RX65_127OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_128To255Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Rx_128To255Octets_Packets_Good_Bad_RX128_255OCTGB_Pos      (0UL)          /*!< RX128_255OCTGB (Bit 0)                        */
 #define R_GMAC0_Rx_128To255Octets_Packets_Good_Bad_RX128_255OCTGB_Msk      (0xffffffffUL) /*!< RX128_255OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_256To511Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC0_Rx_256To511Octets_Packets_Good_Bad_RX256_511OCTGB_Pos      (0UL)          /*!< RX256_511OCTGB (Bit 0)                        */
 #define R_GMAC0_Rx_256To511Octets_Packets_Good_Bad_RX256_511OCTGB_Msk      (0xffffffffUL) /*!< RX256_511OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_512To1023Octets_Packets_Good_Bad  ========================================== */
 #define R_GMAC0_Rx_512To1023Octets_Packets_Good_Bad_RX512_1023OCTGB_Pos    (0UL)          /*!< RX512_1023OCTGB (Bit 0)                     */
 #define R_GMAC0_Rx_512To1023Octets_Packets_Good_Bad_RX512_1023OCTGB_Msk    (0xffffffffUL) /*!< RX512_1023OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_1024ToMaxOctets_Packets_Good_Bad  ========================================== */
 #define R_GMAC0_Rx_1024ToMaxOctets_Packets_Good_Bad_RX1024_MAXOCTGB_Pos    (0UL)          /*!< RX1024_MAXOCTGB (Bit 0)                     */
 #define R_GMAC0_Rx_1024ToMaxOctets_Packets_Good_Bad_RX1024_MAXOCTGB_Msk    (0xffffffffUL) /*!< RX1024_MAXOCTGB (Bitfield-Mask: 0xffffffff) */
/* ================================================  Rx_Unicast_Packets_Good  ================================================ */
 #define R_GMAC0_Rx_Unicast_Packets_Good_RXUCASTG_Pos                       (0UL)          /*!< RXUCASTG (Bit 0)                                      */
 #define R_GMAC0_Rx_Unicast_Packets_Good_RXUCASTG_Msk                       (0xffffffffUL) /*!< RXUCASTG (Bitfield-Mask: 0xffffffff)                  */
/* ================================================  Rx_Length_Error_Packets  ================================================ */
 #define R_GMAC0_Rx_Length_Error_Packets_RXLENERR_Pos                       (0UL)          /*!< RXLENERR (Bit 0)                                      */
 #define R_GMAC0_Rx_Length_Error_Packets_RXLENERR_Msk                       (0xffffffffUL) /*!< RXLENERR (Bitfield-Mask: 0xffffffff)                  */
/* =============================================  Rx_Out_Of_Range_Type_Packets  ============================================== */
 #define R_GMAC0_Rx_Out_Of_Range_Type_Packets_RXOUTOFRNG_Pos                (0UL)          /*!< RXOUTOFRNG (Bit 0)                                    */
 #define R_GMAC0_Rx_Out_Of_Range_Type_Packets_RXOUTOFRNG_Msk                (0xffffffffUL) /*!< RXOUTOFRNG (Bitfield-Mask: 0xffffffff)         */
/* ===================================================  Rx_Pause_Packets  ==================================================== */
 #define R_GMAC0_Rx_Pause_Packets_RXPAUSEPKT_Pos                            (0UL)          /*!< RXPAUSEPKT (Bit 0)                                    */
 #define R_GMAC0_Rx_Pause_Packets_RXPAUSEPKT_Msk                            (0xffffffffUL) /*!< RXPAUSEPKT (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_FIFO_Overflow_Packets  ================================================ */
 #define R_GMAC0_Rx_FIFO_Overflow_Packets_RXFIFOOVFL_Pos                    (0UL)          /*!< RXFIFOOVFL (Bit 0)                                    */
 #define R_GMAC0_Rx_FIFO_Overflow_Packets_RXFIFOOVFL_Msk                    (0xffffffffUL) /*!< RXFIFOOVFL (Bitfield-Mask: 0xffffffff)             */
/* ===============================================  Rx_VLAN_Packets_Good_Bad  ================================================ */
 #define R_GMAC0_Rx_VLAN_Packets_Good_Bad_RXVLANPKTGB_Pos                   (0UL)          /*!< RXVLANPKTGB (Bit 0)                                   */
 #define R_GMAC0_Rx_VLAN_Packets_Good_Bad_RXVLANPKTGB_Msk                   (0xffffffffUL) /*!< RXVLANPKTGB (Bitfield-Mask: 0xffffffff)           */
/* ===============================================  Rx_Watchdog_Error_Packets  =============================================== */
 #define R_GMAC0_Rx_Watchdog_Error_Packets_RXWDGERR_Pos                     (0UL)          /*!< RXWDGERR (Bit 0)                                      */
 #define R_GMAC0_Rx_Watchdog_Error_Packets_RXWDGERR_Msk                     (0xffffffffUL) /*!< RXWDGERR (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_Receive_Error_Packets  ================================================ */
 #define R_GMAC0_Rx_Receive_Error_Packets_RXRCVERR_Pos                      (0UL)          /*!< RXRCVERR (Bit 0)                                      */
 #define R_GMAC0_Rx_Receive_Error_Packets_RXRCVERR_Msk                      (0xffffffffUL) /*!< RXRCVERR (Bitfield-Mask: 0xffffffff)                 */
/* ================================================  Rx_Control_Packets_Good  ================================================ */
 #define R_GMAC0_Rx_Control_Packets_Good_RXCTRLG_Pos                        (0UL)          /*!< RXCTRLG (Bit 0)                                       */
 #define R_GMAC0_Rx_Control_Packets_Good_RXCTRLG_Msk                        (0xffffffffUL) /*!< RXCTRLG (Bitfield-Mask: 0xffffffff)                   */
/* ===================================================  Tx_LPI_USEC_Cntr  ==================================================== */
 #define R_GMAC0_Tx_LPI_USEC_Cntr_TXLPIUSC_Pos                              (0UL)          /*!< TXLPIUSC (Bit 0)                                      */
 #define R_GMAC0_Tx_LPI_USEC_Cntr_TXLPIUSC_Msk                              (0xffffffffUL) /*!< TXLPIUSC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Tx_LPI_Tran_Cntr  ==================================================== */
 #define R_GMAC0_Tx_LPI_Tran_Cntr_TXLPITRC_Pos                              (0UL)          /*!< TXLPITRC (Bit 0)                                      */
 #define R_GMAC0_Tx_LPI_Tran_Cntr_TXLPITRC_Msk                              (0xffffffffUL) /*!< TXLPITRC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Rx_LPI_USEC_Cntr  ==================================================== */
 #define R_GMAC0_Rx_LPI_USEC_Cntr_RXLPIUSC_Pos                              (0UL)          /*!< RXLPIUSC (Bit 0)                                      */
 #define R_GMAC0_Rx_LPI_USEC_Cntr_RXLPIUSC_Msk                              (0xffffffffUL) /*!< RXLPIUSC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Rx_LPI_Tran_Cntr  ==================================================== */
 #define R_GMAC0_Rx_LPI_Tran_Cntr_RXLPITRC_Pos                              (0UL)          /*!< RXLPITRC (Bit 0)                                      */
 #define R_GMAC0_Rx_LPI_Tran_Cntr_RXLPITRC_Msk                              (0xffffffffUL) /*!< RXLPITRC (Bitfield-Mask: 0xffffffff)                  */
/* ===============================================  MMC_IPC_Rx_Interrupt_Mask  =============================================== */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GPIM_Pos                   (0UL)          /*!< RXIPV4GPIM (Bit 0)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GPIM_Msk                   (0x1UL)        /*!< RXIPV4GPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HERPIM_Pos                 (1UL)          /*!< RXIPV4HERPIM (Bit 1)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HERPIM_Msk                 (0x2UL)        /*!< RXIPV4HERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYPIM_Pos               (2UL)          /*!< RXIPV4NOPAYPIM (Bit 2)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYPIM_Msk               (0x4UL)        /*!< RXIPV4NOPAYPIM (Bitfield-Mask: 0x01)                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGPIM_Pos                (3UL)          /*!< RXIPV4FRAGPIM (Bit 3)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGPIM_Msk                (0x8UL)        /*!< RXIPV4FRAGPIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLPIM_Pos               (4UL)          /*!< RXIPV4UDSBLPIM (Bit 4)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLPIM_Msk               (0x10UL)       /*!< RXIPV4UDSBLPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GPIM_Pos                   (5UL)          /*!< RXIPV6GPIM (Bit 5)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GPIM_Msk                   (0x20UL)       /*!< RXIPV6GPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HERPIM_Pos                 (6UL)          /*!< RXIPV6HERPIM (Bit 6)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HERPIM_Msk                 (0x40UL)       /*!< RXIPV6HERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYPIM_Pos               (7UL)          /*!< RXIPV6NOPAYPIM (Bit 7)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYPIM_Msk               (0x80UL)       /*!< RXIPV6NOPAYPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPGPIM_Pos                    (8UL)          /*!< RXUDPGPIM (Bit 8)                                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPGPIM_Msk                    (0x100UL)      /*!< RXUDPGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPERPIM_Pos                   (9UL)          /*!< RXUDPERPIM (Bit 9)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPERPIM_Msk                   (0x200UL)      /*!< RXUDPERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPGPIM_Pos                    (10UL)         /*!< RXTCPGPIM (Bit 10)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPGPIM_Msk                    (0x400UL)      /*!< RXTCPGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPERPIM_Pos                   (11UL)         /*!< RXTCPERPIM (Bit 11)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPERPIM_Msk                   (0x800UL)      /*!< RXTCPERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPGPIM_Pos                   (12UL)         /*!< RXICMPGPIM (Bit 12)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPGPIM_Msk                   (0x1000UL)     /*!< RXICMPGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPERPIM_Pos                  (13UL)         /*!< RXICMPERPIM (Bit 13)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPERPIM_Msk                  (0x2000UL)     /*!< RXICMPERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GOIM_Pos                   (16UL)         /*!< RXIPV4GOIM (Bit 16)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GOIM_Msk                   (0x10000UL)    /*!< RXIPV4GOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HEROIM_Pos                 (17UL)         /*!< RXIPV4HEROIM (Bit 17)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HEROIM_Msk                 (0x20000UL)    /*!< RXIPV4HEROIM (Bitfield-Mask: 0x01)                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYOIM_Pos               (18UL)         /*!< RXIPV4NOPAYOIM (Bit 18)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYOIM_Msk               (0x40000UL)    /*!< RXIPV4NOPAYOIM (Bitfield-Mask: 0x01)             */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGOIM_Pos                (19UL)         /*!< RXIPV4FRAGOIM (Bit 19)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGOIM_Msk                (0x80000UL)    /*!< RXIPV4FRAGOIM (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLOIM_Pos               (20UL)         /*!< RXIPV4UDSBLOIM (Bit 20)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLOIM_Msk               (0x100000UL)   /*!< RXIPV4UDSBLOIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GOIM_Pos                   (21UL)         /*!< RXIPV6GOIM (Bit 21)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GOIM_Msk                   (0x200000UL)   /*!< RXIPV6GOIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HEROIM_Pos                 (22UL)         /*!< RXIPV6HEROIM (Bit 22)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HEROIM_Msk                 (0x400000UL)   /*!< RXIPV6HEROIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYOIM_Pos               (23UL)         /*!< RXIPV6NOPAYOIM (Bit 23)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYOIM_Msk               (0x800000UL)   /*!< RXIPV6NOPAYOIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPGOIM_Pos                    (24UL)         /*!< RXUDPGOIM (Bit 24)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPGOIM_Msk                    (0x1000000UL)  /*!< RXUDPGOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPEROIM_Pos                   (25UL)         /*!< RXUDPEROIM (Bit 25)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXUDPEROIM_Msk                   (0x2000000UL)  /*!< RXUDPEROIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPGOIM_Pos                    (26UL)         /*!< RXTCPGOIM (Bit 26)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPGOIM_Msk                    (0x4000000UL)  /*!< RXTCPGOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPEROIM_Pos                   (27UL)         /*!< RXTCPEROIM (Bit 27)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXTCPEROIM_Msk                   (0x8000000UL)  /*!< RXTCPEROIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPGOIM_Pos                   (28UL)         /*!< RXICMPGOIM (Bit 28)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPGOIM_Msk                   (0x10000000UL) /*!< RXICMPGOIM (Bitfield-Mask: 0x01)                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPEROIM_Pos                  (29UL)         /*!< RXICMPEROIM (Bit 29)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_Mask_RXICMPEROIM_Msk                  (0x20000000UL) /*!< RXICMPEROIM (Bitfield-Mask: 0x01)                */
/* =================================================  MMC_IPC_Rx_Interrupt  ================================================== */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4GPIS_Pos                        (0UL)          /*!< RXIPV4GPIS (Bit 0)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4GPIS_Msk                        (0x1UL)        /*!< RXIPV4GPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4HERPIS_Pos                      (1UL)          /*!< RXIPV4HERPIS (Bit 1)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4HERPIS_Msk                      (0x2UL)        /*!< RXIPV4HERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYPIS_Pos                    (2UL)          /*!< RXIPV4NOPAYPIS (Bit 2)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYPIS_Msk                    (0x4UL)        /*!< RXIPV4NOPAYPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4FRAGPIS_Pos                     (3UL)          /*!< RXIPV4FRAGPIS (Bit 3)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4FRAGPIS_Msk                     (0x8UL)        /*!< RXIPV4FRAGPIS (Bitfield-Mask: 0x01)                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLPIS_Pos                    (4UL)          /*!< RXIPV4UDSBLPIS (Bit 4)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLPIS_Msk                    (0x10UL)       /*!< RXIPV4UDSBLPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6GPIS_Pos                        (5UL)          /*!< RXIPV6GPIS (Bit 5)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6GPIS_Msk                        (0x20UL)       /*!< RXIPV6GPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6HERPIS_Pos                      (6UL)          /*!< RXIPV6HERPIS (Bit 6)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6HERPIS_Msk                      (0x40UL)       /*!< RXIPV6HERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYPIS_Pos                    (7UL)          /*!< RXIPV6NOPAYPIS (Bit 7)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYPIS_Msk                    (0x80UL)       /*!< RXIPV6NOPAYPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPGPIS_Pos                         (8UL)          /*!< RXUDPGPIS (Bit 8)                                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPGPIS_Msk                         (0x100UL)      /*!< RXUDPGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPERPIS_Pos                        (9UL)          /*!< RXUDPERPIS (Bit 9)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPERPIS_Msk                        (0x200UL)      /*!< RXUDPERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPGPIS_Pos                         (10UL)         /*!< RXTCPGPIS (Bit 10)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPGPIS_Msk                         (0x400UL)      /*!< RXTCPGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPERPIS_Pos                        (11UL)         /*!< RXTCPERPIS (Bit 11)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPERPIS_Msk                        (0x800UL)      /*!< RXTCPERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPGPIS_Pos                        (12UL)         /*!< RXICMPGPIS (Bit 12)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPGPIS_Msk                        (0x1000UL)     /*!< RXICMPGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPERPIS_Pos                       (13UL)         /*!< RXICMPERPIS (Bit 13)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPERPIS_Msk                       (0x2000UL)     /*!< RXICMPERPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4GOIS_Pos                        (16UL)         /*!< RXIPV4GOIS (Bit 16)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4GOIS_Msk                        (0x10000UL)    /*!< RXIPV4GOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4HEROIS_Pos                      (17UL)         /*!< RXIPV4HEROIS (Bit 17)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4HEROIS_Msk                      (0x20000UL)    /*!< RXIPV4HEROIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYOIS_Pos                    (18UL)         /*!< RXIPV4NOPAYOIS (Bit 18)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYOIS_Msk                    (0x40000UL)    /*!< RXIPV4NOPAYOIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4FRAGOIS_Pos                     (19UL)         /*!< RXIPV4FRAGOIS (Bit 19)                                */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4FRAGOIS_Msk                     (0x80000UL)    /*!< RXIPV4FRAGOIS (Bitfield-Mask: 0x01)                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLOIS_Pos                    (20UL)         /*!< RXIPV4UDSBLOIS (Bit 20)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLOIS_Msk                    (0x100000UL)   /*!< RXIPV4UDSBLOIS (Bitfield-Mask: 0x01)                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6GOIS_Pos                        (21UL)         /*!< RXIPV6GOIS (Bit 21)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6GOIS_Msk                        (0x200000UL)   /*!< RXIPV6GOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6HEROIS_Pos                      (22UL)         /*!< RXIPV6HEROIS (Bit 22)                                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6HEROIS_Msk                      (0x400000UL)   /*!< RXIPV6HEROIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYOIS_Pos                    (23UL)         /*!< RXIPV6NOPAYOIS (Bit 23)                               */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYOIS_Msk                    (0x800000UL)   /*!< RXIPV6NOPAYOIS (Bitfield-Mask: 0x01)                 */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPGOIS_Pos                         (24UL)         /*!< RXUDPGOIS (Bit 24)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPGOIS_Msk                         (0x1000000UL)  /*!< RXUDPGOIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPEROIS_Pos                        (25UL)         /*!< RXUDPEROIS (Bit 25)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXUDPEROIS_Msk                        (0x2000000UL)  /*!< RXUDPEROIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPGOIS_Pos                         (26UL)         /*!< RXTCPGOIS (Bit 26)                                    */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPGOIS_Msk                         (0x4000000UL)  /*!< RXTCPGOIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPEROIS_Pos                        (27UL)         /*!< RXTCPEROIS (Bit 27)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXTCPEROIS_Msk                        (0x8000000UL)  /*!< RXTCPEROIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPGOIS_Pos                        (28UL)         /*!< RXICMPGOIS (Bit 28)                                   */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPGOIS_Msk                        (0x10000000UL) /*!< RXICMPGOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPEROIS_Pos                       (29UL)         /*!< RXICMPEROIS (Bit 29)                                  */
 #define R_GMAC0_MMC_IPC_Rx_Interrupt_RXICMPEROIS_Msk                       (0x20000000UL) /*!< RXICMPEROIS (Bitfield-Mask: 0x01)                     */
/* ==================================================  RxIPv4_Good_Packets  ================================================== */
 #define R_GMAC0_RxIPv4_Good_Packets_RXIPV4GDPKT_Pos                        (0UL)          /*!< RXIPV4GDPKT (Bit 0)                                   */
 #define R_GMAC0_RxIPv4_Good_Packets_RXIPV4GDPKT_Msk                        (0xffffffffUL) /*!< RXIPV4GDPKT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv4_Header_Error_Packets  ============================================== */
 #define R_GMAC0_RxIPv4_Header_Error_Packets_RXIPV4HDRERRPKT_Pos            (0UL)          /*!< RXIPV4HDRERRPKT (Bit 0)                             */
 #define R_GMAC0_RxIPv4_Header_Error_Packets_RXIPV4HDRERRPKT_Msk            (0xffffffffUL) /*!< RXIPV4HDRERRPKT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv4_No_Payload_Packets  =============================================== */
 #define R_GMAC0_RxIPv4_No_Payload_Packets_RXIPV4NOPAYPKT_Pos               (0UL)          /*!< RXIPV4NOPAYPKT (Bit 0)                                */
 #define R_GMAC0_RxIPv4_No_Payload_Packets_RXIPV4NOPAYPKT_Msk               (0xffffffffUL) /*!< RXIPV4NOPAYPKT (Bitfield-Mask: 0xffffffff)    */
/* ===============================================  RxIPv4_Fragmented_Packets  =============================================== */
 #define R_GMAC0_RxIPv4_Fragmented_Packets_RXIPV4FRAGPKT_Pos                (0UL)          /*!< RXIPV4FRAGPKT (Bit 0)                                 */
 #define R_GMAC0_RxIPv4_Fragmented_Packets_RXIPV4FRAGPKT_Msk                (0xffffffffUL) /*!< RXIPV4FRAGPKT (Bitfield-Mask: 0xffffffff)      */
/* =========================================  RxIPv4_UDP_Checksum_Disabled_Packets  ========================================== */
 #define R_GMAC0_RxIPv4_UDP_Checksum_Disabled_Packets_RXIPV4UDSBLPKT_Pos    (0UL)          /*!< RXIPV4UDSBLPKT (Bit 0)                      */
 #define R_GMAC0_RxIPv4_UDP_Checksum_Disabled_Packets_RXIPV4UDSBLPKT_Msk    (0xffffffffUL) /*!< RXIPV4UDSBLPKT (Bitfield-Mask: 0xffffffff) */
/* ==================================================  RxIPv6_Good_Packets  ================================================== */
 #define R_GMAC0_RxIPv6_Good_Packets_RXIPV6GDPKT_Pos                        (0UL)          /*!< RXIPV6GDPKT (Bit 0)                                   */
 #define R_GMAC0_RxIPv6_Good_Packets_RXIPV6GDPKT_Msk                        (0xffffffffUL) /*!< RXIPV6GDPKT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv6_Header_Error_Packets  ============================================== */
 #define R_GMAC0_RxIPv6_Header_Error_Packets_RXIPV6HDRERRPKT_Pos            (0UL)          /*!< RXIPV6HDRERRPKT (Bit 0)                             */
 #define R_GMAC0_RxIPv6_Header_Error_Packets_RXIPV6HDRERRPKT_Msk            (0xffffffffUL) /*!< RXIPV6HDRERRPKT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv6_No_Payload_Packets  =============================================== */
 #define R_GMAC0_RxIPv6_No_Payload_Packets_RXIPV6NOPAYPKT_Pos               (0UL)          /*!< RXIPV6NOPAYPKT (Bit 0)                                */
 #define R_GMAC0_RxIPv6_No_Payload_Packets_RXIPV6NOPAYPKT_Msk               (0xffffffffUL) /*!< RXIPV6NOPAYPKT (Bitfield-Mask: 0xffffffff)    */
/* ==================================================  RxUDP_Good_Packets  =================================================== */
 #define R_GMAC0_RxUDP_Good_Packets_RXUDPGDPKT_Pos                          (0UL)          /*!< RXUDPGDPKT (Bit 0)                                    */
 #define R_GMAC0_RxUDP_Good_Packets_RXUDPGDPKT_Msk                          (0xffffffffUL) /*!< RXUDPGDPKT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxUDP_Error_Packets  ================================================== */
 #define R_GMAC0_RxUDP_Error_Packets_RXUDPERRPKT_Pos                        (0UL)          /*!< RXUDPERRPKT (Bit 0)                                   */
 #define R_GMAC0_RxUDP_Error_Packets_RXUDPERRPKT_Msk                        (0xffffffffUL) /*!< RXUDPERRPKT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxTCP_Good_Packets  =================================================== */
 #define R_GMAC0_RxTCP_Good_Packets_RXTCPGDPKT_Pos                          (0UL)          /*!< RXTCPGDPKT (Bit 0)                                    */
 #define R_GMAC0_RxTCP_Good_Packets_RXTCPGDPKT_Msk                          (0xffffffffUL) /*!< RXTCPGDPKT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxTCP_Error_Packets  ================================================== */
 #define R_GMAC0_RxTCP_Error_Packets_RXTCPERRPKT_Pos                        (0UL)          /*!< RXTCPERRPKT (Bit 0)                                   */
 #define R_GMAC0_RxTCP_Error_Packets_RXTCPERRPKT_Msk                        (0xffffffffUL) /*!< RXTCPERRPKT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Good_Packets  ================================================== */
 #define R_GMAC0_RxICMP_Good_Packets_RXICMPGDPKT_Pos                        (0UL)          /*!< RXICMPGDPKT (Bit 0)                                   */
 #define R_GMAC0_RxICMP_Good_Packets_RXICMPGDPKT_Msk                        (0xffffffffUL) /*!< RXICMPGDPKT (Bitfield-Mask: 0xffffffff)               */
/* =================================================  RxICMP_Error_Packets  ================================================== */
 #define R_GMAC0_RxICMP_Error_Packets_RXICMPERRPKT_Pos                      (0UL)          /*!< RXICMPERRPKT (Bit 0)                                  */
 #define R_GMAC0_RxICMP_Error_Packets_RXICMPERRPKT_Msk                      (0xffffffffUL) /*!< RXICMPERRPKT (Bitfield-Mask: 0xffffffff)             */
/* ==================================================  RxIPv4_Good_Octets  =================================================== */
 #define R_GMAC0_RxIPv4_Good_Octets_RXIPV4GDOCT_Pos                         (0UL)          /*!< RXIPV4GDOCT (Bit 0)                                   */
 #define R_GMAC0_RxIPv4_Good_Octets_RXIPV4GDOCT_Msk                         (0xffffffffUL) /*!< RXIPV4GDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv4_Header_Error_Octets  =============================================== */
 #define R_GMAC0_RxIPv4_Header_Error_Octets_RXIPV4HDRERROCT_Pos             (0UL)          /*!< RXIPV4HDRERROCT (Bit 0)                              */
 #define R_GMAC0_RxIPv4_Header_Error_Octets_RXIPV4HDRERROCT_Msk             (0xffffffffUL) /*!< RXIPV4HDRERROCT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv4_No_Payload_Octets  ================================================ */
 #define R_GMAC0_RxIPv4_No_Payload_Octets_RXIPV4NOPAYOCT_Pos                (0UL)          /*!< RXIPV4NOPAYOCT (Bit 0)                                */
 #define R_GMAC0_RxIPv4_No_Payload_Octets_RXIPV4NOPAYOCT_Msk                (0xffffffffUL) /*!< RXIPV4NOPAYOCT (Bitfield-Mask: 0xffffffff)     */
/* ===============================================  RxIPv4_Fragmented_Octets  ================================================ */
 #define R_GMAC0_RxIPv4_Fragmented_Octets_RXIPV4FRAGOCT_Pos                 (0UL)          /*!< RXIPV4FRAGOCT (Bit 0)                                 */
 #define R_GMAC0_RxIPv4_Fragmented_Octets_RXIPV4FRAGOCT_Msk                 (0xffffffffUL) /*!< RXIPV4FRAGOCT (Bitfield-Mask: 0xffffffff)       */
/* ==========================================  RxIPv4_UDP_Checksum_Disable_Octets  =========================================== */
 #define R_GMAC0_RxIPv4_UDP_Checksum_Disable_Octets_RXIPV4UDSBLOCT_Pos      (0UL)          /*!< RXIPV4UDSBLOCT (Bit 0)                        */
 #define R_GMAC0_RxIPv4_UDP_Checksum_Disable_Octets_RXIPV4UDSBLOCT_Msk      (0xffffffffUL) /*!< RXIPV4UDSBLOCT (Bitfield-Mask: 0xffffffff) */
/* ==================================================  RxIPv6_Good_Octets  =================================================== */
 #define R_GMAC0_RxIPv6_Good_Octets_RXIPV6GDOCT_Pos                         (0UL)          /*!< RXIPV6GDOCT (Bit 0)                                   */
 #define R_GMAC0_RxIPv6_Good_Octets_RXIPV6GDOCT_Msk                         (0xffffffffUL) /*!< RXIPV6GDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv6_Header_Error_Octets  =============================================== */
 #define R_GMAC0_RxIPv6_Header_Error_Octets_RXIPV6HDRERROCT_Pos             (0UL)          /*!< RXIPV6HDRERROCT (Bit 0)                              */
 #define R_GMAC0_RxIPv6_Header_Error_Octets_RXIPV6HDRERROCT_Msk             (0xffffffffUL) /*!< RXIPV6HDRERROCT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv6_No_Payload_Octets  ================================================ */
 #define R_GMAC0_RxIPv6_No_Payload_Octets_RXIPV6NOPAYOCT_Pos                (0UL)          /*!< RXIPV6NOPAYOCT (Bit 0)                                */
 #define R_GMAC0_RxIPv6_No_Payload_Octets_RXIPV6NOPAYOCT_Msk                (0xffffffffUL) /*!< RXIPV6NOPAYOCT (Bitfield-Mask: 0xffffffff)     */
/* ===================================================  RxUDP_Good_Octets  =================================================== */
 #define R_GMAC0_RxUDP_Good_Octets_RXUDPGDOCT_Pos                           (0UL)          /*!< RXUDPGDOCT (Bit 0)                                    */
 #define R_GMAC0_RxUDP_Good_Octets_RXUDPGDOCT_Msk                           (0xffffffffUL) /*!< RXUDPGDOCT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxUDP_Error_Octets  =================================================== */
 #define R_GMAC0_RxUDP_Error_Octets_RXUDPERROCT_Pos                         (0UL)          /*!< RXUDPERROCT (Bit 0)                                   */
 #define R_GMAC0_RxUDP_Error_Octets_RXUDPERROCT_Msk                         (0xffffffffUL) /*!< RXUDPERROCT (Bitfield-Mask: 0xffffffff)               */
/* ===================================================  RxTCP_Good_Octets  =================================================== */
 #define R_GMAC0_RxTCP_Good_Octets_RXTCPGDOCT_Pos                           (0UL)          /*!< RXTCPGDOCT (Bit 0)                                    */
 #define R_GMAC0_RxTCP_Good_Octets_RXTCPGDOCT_Msk                           (0xffffffffUL) /*!< RXTCPGDOCT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxTCP_Error_Octets  =================================================== */
 #define R_GMAC0_RxTCP_Error_Octets_RXTCPERROCT_Pos                         (0UL)          /*!< RXTCPERROCT (Bit 0)                                   */
 #define R_GMAC0_RxTCP_Error_Octets_RXTCPERROCT_Msk                         (0xffffffffUL) /*!< RXTCPERROCT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Good_Octets  =================================================== */
 #define R_GMAC0_RxICMP_Good_Octets_RXICMPGDOCT_Pos                         (0UL)          /*!< RXICMPGDOCT (Bit 0)                                   */
 #define R_GMAC0_RxICMP_Good_Octets_RXICMPGDOCT_Msk                         (0xffffffffUL) /*!< RXICMPGDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Error_Octets  ================================================== */
 #define R_GMAC0_RxICMP_Error_Octets_RXICMPERROCT_Pos                       (0UL)          /*!< RXICMPERROCT (Bit 0)                                  */
 #define R_GMAC0_RxICMP_Error_Octets_RXICMPERROCT_Msk                       (0xffffffffUL) /*!< RXICMPERROCT (Bitfield-Mask: 0xffffffff)              */
/* =================================================  MMC_FPE_Tx_Interrupt  ================================================== */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_FCIS_Pos                              (0UL)          /*!< FCIS (Bit 0)                                          */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_FCIS_Msk                              (0x1UL)        /*!< FCIS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_HRCIS_Pos                             (1UL)          /*!< HRCIS (Bit 1)                                         */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_HRCIS_Msk                             (0x2UL)        /*!< HRCIS (Bitfield-Mask: 0x01)                           */
/* ===============================================  MMC_FPE_Tx_Interrupt_Mask  =============================================== */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_Mask_FCIM_Pos                         (0UL)          /*!< FCIM (Bit 0)                                          */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_Mask_FCIM_Msk                         (0x1UL)        /*!< FCIM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_Mask_HRCIM_Pos                        (1UL)          /*!< HRCIM (Bit 1)                                         */
 #define R_GMAC0_MMC_FPE_Tx_Interrupt_Mask_HRCIM_Msk                        (0x2UL)        /*!< HRCIM (Bitfield-Mask: 0x01)                           */
/* ===============================================  MMC_Tx_FPE_Fragment_Cntr  ================================================ */
 #define R_GMAC0_MMC_Tx_FPE_Fragment_Cntr_TXFFC_Pos                         (0UL)          /*!< TXFFC (Bit 0)                                         */
 #define R_GMAC0_MMC_Tx_FPE_Fragment_Cntr_TXFFC_Msk                         (0xffffffffUL) /*!< TXFFC (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MMC_Tx_Hold_Req_Cntr  ================================================== */
 #define R_GMAC0_MMC_Tx_Hold_Req_Cntr_TXHRC_Pos                             (0UL)          /*!< TXHRC (Bit 0)                                         */
 #define R_GMAC0_MMC_Tx_Hold_Req_Cntr_TXHRC_Msk                             (0xffffffffUL) /*!< TXHRC (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MMC_FPE_Rx_Interrupt  ================================================== */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PAECIS_Pos                            (0UL)          /*!< PAECIS (Bit 0)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PAECIS_Msk                            (0x1UL)        /*!< PAECIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PSECIS_Pos                            (1UL)          /*!< PSECIS (Bit 1)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PSECIS_Msk                            (0x2UL)        /*!< PSECIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PAOCIS_Pos                            (2UL)          /*!< PAOCIS (Bit 2)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_PAOCIS_Msk                            (0x4UL)        /*!< PAOCIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_FCIS_Pos                              (3UL)          /*!< FCIS (Bit 3)                                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_FCIS_Msk                              (0x8UL)        /*!< FCIS (Bitfield-Mask: 0x01)                            */
/* ===============================================  MMC_FPE_Rx_Interrupt_Mask  =============================================== */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PAECIM_Pos                       (0UL)          /*!< PAECIM (Bit 0)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PAECIM_Msk                       (0x1UL)        /*!< PAECIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PSECIM_Pos                       (1UL)          /*!< PSECIM (Bit 1)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PSECIM_Msk                       (0x2UL)        /*!< PSECIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PAOCIM_Pos                       (2UL)          /*!< PAOCIM (Bit 2)                                        */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_PAOCIM_Msk                       (0x4UL)        /*!< PAOCIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_FCIM_Pos                         (3UL)          /*!< FCIM (Bit 3)                                          */
 #define R_GMAC0_MMC_FPE_Rx_Interrupt_Mask_FCIM_Msk                         (0x8UL)        /*!< FCIM (Bitfield-Mask: 0x01)                            */
/* ============================================  MMC_Rx_Packet_Assembly_Err_Cntr  ============================================ */
 #define R_GMAC0_MMC_Rx_Packet_Assembly_Err_Cntr_PAEC_Pos                   (0UL)          /*!< PAEC (Bit 0)                                          */
 #define R_GMAC0_MMC_Rx_Packet_Assembly_Err_Cntr_PAEC_Msk                   (0xffffffffUL) /*!< PAEC (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  MMC_Rx_Packet_SMD_Err_Cntr  =============================================== */
 #define R_GMAC0_MMC_Rx_Packet_SMD_Err_Cntr_PSEC_Pos                        (0UL)          /*!< PSEC (Bit 0)                                          */
 #define R_GMAC0_MMC_Rx_Packet_SMD_Err_Cntr_PSEC_Msk                        (0xffffffffUL) /*!< PSEC (Bitfield-Mask: 0xffffffff)                      */
/* ============================================  MMC_Rx_Packet_Assembly_OK_Cntr  ============================================= */
 #define R_GMAC0_MMC_Rx_Packet_Assembly_OK_Cntr_PAOC_Pos                    (0UL)          /*!< PAOC (Bit 0)                                          */
 #define R_GMAC0_MMC_Rx_Packet_Assembly_OK_Cntr_PAOC_Msk                    (0xffffffffUL) /*!< PAOC (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  MMC_Rx_FPE_Fragment_Cntr  ================================================ */
 #define R_GMAC0_MMC_Rx_FPE_Fragment_Cntr_FFC_Pos                           (0UL)          /*!< FFC (Bit 0)                                           */
 #define R_GMAC0_MMC_Rx_FPE_Fragment_Cntr_FFC_Msk                           (0xffffffffUL) /*!< FFC (Bitfield-Mask: 0xffffffff)                       */
/* ==================================================  MAC_L3_L4_CONTROL0  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL0_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL1  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL1_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL2  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL2_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL3  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL3_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL4  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL4_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL5  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL5_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL6  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL6_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL7  =================================================== */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC0_MAC_L3_L4_CONTROL7_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_LAYER4_ADDRESS0  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS0_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS0_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS0_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS0_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS1  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS1_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS1_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS1_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS1_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS2  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS2_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS2_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS2_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS2_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS3  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS3_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS3_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS3_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS3_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS4  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS4_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS4_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS4_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS4_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS5  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS5_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS5_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS5_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS5_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS6  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS6_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS6_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS6_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS6_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS7  ================================================== */
 #define R_GMAC0_MAC_LAYER4_ADDRESS7_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS7_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC0_MAC_LAYER4_ADDRESS7_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC0_MAC_LAYER4_ADDRESS7_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* =================================================  MAC_LAYER3_ADDR0_REG0  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG0_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG0_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG1  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG1_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG1_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG2  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG2_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG2_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG3  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG3_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG3_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG4  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG4_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG4_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG5  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG5_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG5_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG6  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG6_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG6_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG7  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG7_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR0_REG7_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG0  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG0_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG0_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG1  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG1_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG1_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG2  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG2_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG2_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG3  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG3_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG3_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG4  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG4_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG4_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG5  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG5_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG5_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG6  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG6_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG6_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG7  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG7_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR1_REG7_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG0  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG0_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG0_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG1  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG1_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG1_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG2  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG2_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG2_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG3  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG3_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG3_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG4  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG4_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG4_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG5  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG5_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG5_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG6  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG6_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG6_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG7  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG7_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR2_REG7_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG0  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG0_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG0_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG1  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG1_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG1_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG2  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG2_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG2_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG3  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG3_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG3_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG4  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG4_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG4_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG5  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG5_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG5_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG6  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG6_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG6_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG7  ================================================= */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG7_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC0_MAC_LAYER3_ADDR3_REG7_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_Indir_Access_Ctrl  ================================================= */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_OB_Pos                               (0UL)          /*!< OB (Bit 0)                                            */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_OB_Msk                               (0x1UL)        /*!< OB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_COM_Pos                              (1UL)          /*!< COM (Bit 1)                                           */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_COM_Msk                              (0x2UL)        /*!< COM (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_AUTO_Pos                             (5UL)          /*!< AUTO (Bit 5)                                          */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_AUTO_Msk                             (0x20UL)       /*!< AUTO (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_AOFF_Pos                             (8UL)          /*!< AOFF (Bit 8)                                          */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_AOFF_Msk                             (0xff00UL)     /*!< AOFF (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_MSEL_Pos                             (16UL)         /*!< MSEL (Bit 16)                                         */
 #define R_GMAC0_MAC_Indir_Access_Ctrl_MSEL_Msk                             (0xf0000UL)    /*!< MSEL (Bitfield-Mask: 0x0f)                            */
/* =================================================  MAC_Indir_Access_Data  ================================================= */
 #define R_GMAC0_MAC_Indir_Access_Data_DATA_Pos                             (0UL)          /*!< DATA (Bit 0)                                          */
 #define R_GMAC0_MAC_Indir_Access_Data_DATA_Msk                             (0xffffffffUL) /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =================================================  MAC_Timestamp_Control  ================================================= */
 #define R_GMAC0_MAC_Timestamp_Control_TSENA_Pos                            (0UL)          /*!< TSENA (Bit 0)                                         */
 #define R_GMAC0_MAC_Timestamp_Control_TSENA_Msk                            (0x1UL)        /*!< TSENA (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Timestamp_Control_TSTRIG_Pos                           (4UL)          /*!< TSTRIG (Bit 4)                                        */
 #define R_GMAC0_MAC_Timestamp_Control_TSTRIG_Msk                           (0x10UL)       /*!< TSTRIG (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Timestamp_Control_TSENALL_Pos                          (8UL)          /*!< TSENALL (Bit 8)                                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSENALL_Msk                          (0x100UL)      /*!< TSENALL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Timestamp_Control_TSCTRLSSR_Pos                        (9UL)          /*!< TSCTRLSSR (Bit 9)                                     */
 #define R_GMAC0_MAC_Timestamp_Control_TSCTRLSSR_Msk                        (0x200UL)      /*!< TSCTRLSSR (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSVER2ENA_Pos                        (10UL)         /*!< TSVER2ENA (Bit 10)                                    */
 #define R_GMAC0_MAC_Timestamp_Control_TSVER2ENA_Msk                        (0x400UL)      /*!< TSVER2ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPENA_Pos                          (11UL)         /*!< TSIPENA (Bit 11)                                      */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPENA_Msk                          (0x800UL)      /*!< TSIPENA (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPV6ENA_Pos                        (12UL)         /*!< TSIPV6ENA (Bit 12)                                    */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPV6ENA_Msk                        (0x1000UL)     /*!< TSIPV6ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPV4ENA_Pos                        (13UL)         /*!< TSIPV4ENA (Bit 13)                                    */
 #define R_GMAC0_MAC_Timestamp_Control_TSIPV4ENA_Msk                        (0x2000UL)     /*!< TSIPV4ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSEVNTENA_Pos                        (14UL)         /*!< TSEVNTENA (Bit 14)                                    */
 #define R_GMAC0_MAC_Timestamp_Control_TSEVNTENA_Msk                        (0x4000UL)     /*!< TSEVNTENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_TSMSTRENA_Pos                        (15UL)         /*!< TSMSTRENA (Bit 15)                                    */
 #define R_GMAC0_MAC_Timestamp_Control_TSMSTRENA_Msk                        (0x8000UL)     /*!< TSMSTRENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Control_SNAPTYPSEL_Pos                       (16UL)         /*!< SNAPTYPSEL (Bit 16)                                   */
 #define R_GMAC0_MAC_Timestamp_Control_SNAPTYPSEL_Msk                       (0x30000UL)    /*!< SNAPTYPSEL (Bitfield-Mask: 0x03)                      */
 #define R_GMAC0_MAC_Timestamp_Control_TSENMACADDR_Pos                      (18UL)         /*!< TSENMACADDR (Bit 18)                                  */
 #define R_GMAC0_MAC_Timestamp_Control_TSENMACADDR_Msk                      (0x40000UL)    /*!< TSENMACADDR (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MAC_Timestamp_Control_CSC_Pos                              (19UL)         /*!< CSC (Bit 19)                                          */
 #define R_GMAC0_MAC_Timestamp_Control_CSC_Msk                              (0x80000UL)    /*!< CSC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MAC_Timestamp_Control_TXTSSTSM_Pos                         (24UL)         /*!< TXTSSTSM (Bit 24)                                     */
 #define R_GMAC0_MAC_Timestamp_Control_TXTSSTSM_Msk                         (0x1000000UL)  /*!< TXTSSTSM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_Timestamp_Control_AV8021ASMEN_Pos                      (28UL)         /*!< AV8021ASMEN (Bit 28)                                  */
 #define R_GMAC0_MAC_Timestamp_Control_AV8021ASMEN_Msk                      (0x10000000UL) /*!< AV8021ASMEN (Bitfield-Mask: 0x01)                    */
/* ================================================  MAC_System_Time_Seconds  ================================================ */
 #define R_GMAC0_MAC_System_Time_Seconds_TSS_Pos                            (0UL)          /*!< TSS (Bit 0)                                           */
 #define R_GMAC0_MAC_System_Time_Seconds_TSS_Msk                            (0xffffffffUL) /*!< TSS (Bitfield-Mask: 0xffffffff)                       */
/* ==============================================  MAC_System_Time_Nanoseconds  ============================================== */
 #define R_GMAC0_MAC_System_Time_Nanoseconds_TSSS_Pos                       (0UL)          /*!< TSSS (Bit 0)                                          */
 #define R_GMAC0_MAC_System_Time_Nanoseconds_TSSS_Msk                       (0x7fffffffUL) /*!< TSSS (Bitfield-Mask: 0x7fffffff)                      */
/* =================================================  MAC_Timestamp_Status  ================================================== */
 #define R_GMAC0_MAC_Timestamp_Status_AUXTSTRIG_Pos                         (2UL)          /*!< AUXTSTRIG (Bit 2)                                     */
 #define R_GMAC0_MAC_Timestamp_Status_AUXTSTRIG_Msk                         (0x4UL)        /*!< AUXTSTRIG (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_Timestamp_Status_TXTSSIS_Pos                           (15UL)         /*!< TXTSSIS (Bit 15)                                      */
 #define R_GMAC0_MAC_Timestamp_Status_TXTSSIS_Msk                           (0x8000UL)     /*!< TXTSSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_Timestamp_Status_ATSSTN_Pos                            (16UL)         /*!< ATSSTN (Bit 16)                                       */
 #define R_GMAC0_MAC_Timestamp_Status_ATSSTN_Msk                            (0x30000UL)    /*!< ATSSTN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MAC_Timestamp_Status_ATSSTM_Pos                            (24UL)         /*!< ATSSTM (Bit 24)                                       */
 #define R_GMAC0_MAC_Timestamp_Status_ATSSTM_Msk                            (0x1000000UL)  /*!< ATSSTM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Timestamp_Status_ATSNS_Pos                             (25UL)         /*!< ATSNS (Bit 25)                                        */
 #define R_GMAC0_MAC_Timestamp_Status_ATSNS_Msk                             (0x3e000000UL) /*!< ATSNS (Bitfield-Mask: 0x1f)                           */
/* ==========================================  MAC_Tx_Timestamp_Status_Nanoseconds  ========================================== */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSLO_Pos            (0UL)          /*!< TXTSSLO (Bit 0)                                     */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSLO_Msk            (0x7fffffffUL) /*!< TXTSSLO (Bitfield-Mask: 0x7fffffff)        */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSMIS_Pos           (31UL)         /*!< TXTSSMIS (Bit 31)                                 */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSMIS_Msk           (0x80000000UL) /*!< TXTSSMIS (Bitfield-Mask: 0x01)            */
/* ============================================  MAC_Tx_Timestamp_Status_Seconds  ============================================ */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Seconds_TXTSSHI_Pos                (0UL)          /*!< TXTSSHI (Bit 0)                                       */
 #define R_GMAC0_MAC_Tx_Timestamp_Status_Seconds_TXTSSHI_Msk                (0xffffffffUL) /*!< TXTSSHI (Bitfield-Mask: 0xffffffff)            */
/* =================================================  MAC_Auxiliary_Control  ================================================= */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSFC_Pos                            (0UL)          /*!< ATSFC (Bit 0)                                         */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSFC_Msk                            (0x1UL)        /*!< ATSFC (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSEN0_Pos                           (4UL)          /*!< ATSEN0 (Bit 4)                                        */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSEN0_Msk                           (0x10UL)       /*!< ATSEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSEN1_Pos                           (5UL)          /*!< ATSEN1 (Bit 5)                                        */
 #define R_GMAC0_MAC_Auxiliary_Control_ATSEN1_Msk                           (0x20UL)       /*!< ATSEN1 (Bitfield-Mask: 0x01)                          */
/* ==========================================  MAC_Auxiliary_Timestamp_Nanoseconds  ========================================== */
 #define R_GMAC0_MAC_Auxiliary_Timestamp_Nanoseconds_AUXTSLO_Pos            (0UL)          /*!< AUXTSLO (Bit 0)                                     */
 #define R_GMAC0_MAC_Auxiliary_Timestamp_Nanoseconds_AUXTSLO_Msk            (0x7fffffffUL) /*!< AUXTSLO (Bitfield-Mask: 0x7fffffff)        */
/* ============================================  MAC_Auxiliary_Timestamp_Seconds  ============================================ */
 #define R_GMAC0_MAC_Auxiliary_Timestamp_Seconds_AUXTSHI_Pos                (0UL)          /*!< AUXTSHI (Bit 0)                                       */
 #define R_GMAC0_MAC_Auxiliary_Timestamp_Seconds_AUXTSHI_Msk                (0xffffffffUL) /*!< AUXTSHI (Bitfield-Mask: 0xffffffff)            */
/* ============================================  MAC_Timestamp_Ingress_Asym_Corr  ============================================ */
 #define R_GMAC0_MAC_Timestamp_Ingress_Asym_Corr_OSTIAC_Pos                 (0UL)          /*!< OSTIAC (Bit 0)                                        */
 #define R_GMAC0_MAC_Timestamp_Ingress_Asym_Corr_OSTIAC_Msk                 (0xffffffffUL) /*!< OSTIAC (Bitfield-Mask: 0xffffffff)              */
/* ============================================  MAC_Timestamp_Egress_Asym_Corr  ============================================= */
 #define R_GMAC0_MAC_Timestamp_Egress_Asym_Corr_OSTEAC_Pos                  (0UL)          /*!< OSTEAC (Bit 0)                                        */
 #define R_GMAC0_MAC_Timestamp_Egress_Asym_Corr_OSTEAC_Msk                  (0xffffffffUL) /*!< OSTEAC (Bitfield-Mask: 0xffffffff)               */
/* =========================================  MAC_Timestamp_Ingress_Corr_Nanosecond  ========================================= */
 #define R_GMAC0_MAC_Timestamp_Ingress_Corr_Nanosecond_TSIC_Pos             (0UL)          /*!< TSIC (Bit 0)                                         */
 #define R_GMAC0_MAC_Timestamp_Ingress_Corr_Nanosecond_TSIC_Msk             (0xffffffffUL) /*!< TSIC (Bitfield-Mask: 0xffffffff)            */
/* =========================================  MAC_Timestamp_Egress_Corr_Nanosecond  ========================================== */
 #define R_GMAC0_MAC_Timestamp_Egress_Corr_Nanosecond_TSEC_Pos              (0UL)          /*!< TSEC (Bit 0)                                          */
 #define R_GMAC0_MAC_Timestamp_Egress_Corr_Nanosecond_TSEC_Msk              (0xffffffffUL) /*!< TSEC (Bitfield-Mask: 0xffffffff)             */
/* =========================================  MAC_Timestamp_Ingress_Corr_Subnanosec  ========================================= */
 #define R_GMAC0_MAC_Timestamp_Ingress_Corr_Subnanosec_TSICSNS_Pos          (8UL)          /*!< TSICSNS (Bit 8)                                   */
 #define R_GMAC0_MAC_Timestamp_Ingress_Corr_Subnanosec_TSICSNS_Msk          (0xff00UL)     /*!< TSICSNS (Bitfield-Mask: 0xff)                */
/* =========================================  MAC_Timestamp_Egress_Corr_Subnanosec  ========================================== */
 #define R_GMAC0_MAC_Timestamp_Egress_Corr_Subnanosec_TSECSNS_Pos           (8UL)          /*!< TSECSNS (Bit 8)                                    */
 #define R_GMAC0_MAC_Timestamp_Egress_Corr_Subnanosec_TSECSNS_Msk           (0xff00UL)     /*!< TSECSNS (Bitfield-Mask: 0xff)                 */
/* =============================================  MAC_Timestamp_Ingress_Latency  ============================================= */
 #define R_GMAC0_MAC_Timestamp_Ingress_Latency_ITLSNS_Pos                   (8UL)          /*!< ITLSNS (Bit 8)                                        */
 #define R_GMAC0_MAC_Timestamp_Ingress_Latency_ITLSNS_Msk                   (0xff00UL)     /*!< ITLSNS (Bitfield-Mask: 0xff)                          */
 #define R_GMAC0_MAC_Timestamp_Ingress_Latency_ITLNS_Pos                    (16UL)         /*!< ITLNS (Bit 16)                                        */
 #define R_GMAC0_MAC_Timestamp_Ingress_Latency_ITLNS_Msk                    (0xfff0000UL)  /*!< ITLNS (Bitfield-Mask: 0xfff)                        */
/* =============================================  MAC_Timestamp_Egress_Latency  ============================================== */
 #define R_GMAC0_MAC_Timestamp_Egress_Latency_ETLSNS_Pos                    (8UL)          /*!< ETLSNS (Bit 8)                                        */
 #define R_GMAC0_MAC_Timestamp_Egress_Latency_ETLSNS_Msk                    (0xff00UL)     /*!< ETLSNS (Bitfield-Mask: 0xff)                          */
 #define R_GMAC0_MAC_Timestamp_Egress_Latency_ETLNS_Pos                     (16UL)         /*!< ETLNS (Bit 16)                                        */
 #define R_GMAC0_MAC_Timestamp_Egress_Latency_ETLNS_Msk                     (0xfff0000UL)  /*!< ETLNS (Bitfield-Mask: 0xfff)                         */
/* ====================================================  MAC_PTO_Control  ==================================================== */
 #define R_GMAC0_MAC_PTO_Control_PTOEN_Pos                                  (0UL)          /*!< PTOEN (Bit 0)                                         */
 #define R_GMAC0_MAC_PTO_Control_PTOEN_Msk                                  (0x1UL)        /*!< PTOEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MAC_PTO_Control_ASYNCEN_Pos                                (1UL)          /*!< ASYNCEN (Bit 1)                                       */
 #define R_GMAC0_MAC_PTO_Control_ASYNCEN_Msk                                (0x2UL)        /*!< ASYNCEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MAC_PTO_Control_APDREQEN_Pos                               (2UL)          /*!< APDREQEN (Bit 2)                                      */
 #define R_GMAC0_MAC_PTO_Control_APDREQEN_Msk                               (0x4UL)        /*!< APDREQEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MAC_PTO_Control_ASYNCTRIG_Pos                              (4UL)          /*!< ASYNCTRIG (Bit 4)                                     */
 #define R_GMAC0_MAC_PTO_Control_ASYNCTRIG_Msk                              (0x10UL)       /*!< ASYNCTRIG (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MAC_PTO_Control_APDREQTRIG_Pos                             (5UL)          /*!< APDREQTRIG (Bit 5)                                    */
 #define R_GMAC0_MAC_PTO_Control_APDREQTRIG_Msk                             (0x20UL)       /*!< APDREQTRIG (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MAC_PTO_Control_DRRDIS_Pos                                 (6UL)          /*!< DRRDIS (Bit 6)                                        */
 #define R_GMAC0_MAC_PTO_Control_DRRDIS_Msk                                 (0x40UL)       /*!< DRRDIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_PTO_Control_PDRDIS_Pos                                 (7UL)          /*!< PDRDIS (Bit 7)                                        */
 #define R_GMAC0_MAC_PTO_Control_PDRDIS_Msk                                 (0x80UL)       /*!< PDRDIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MAC_PTO_Control_DN_Pos                                     (8UL)          /*!< DN (Bit 8)                                            */
 #define R_GMAC0_MAC_PTO_Control_DN_Msk                                     (0xff00UL)     /*!< DN (Bitfield-Mask: 0xff)                              */
/* ===============================================  MAC_Source_Port_Identity0  =============================================== */
 #define R_GMAC0_MAC_Source_Port_Identity0_SPI0_Pos                         (0UL)          /*!< SPI0 (Bit 0)                                          */
 #define R_GMAC0_MAC_Source_Port_Identity0_SPI0_Msk                         (0xffffffffUL) /*!< SPI0 (Bitfield-Mask: 0xffffffff)                      */
/* ===============================================  MAC_Source_Port_Identity1  =============================================== */
 #define R_GMAC0_MAC_Source_Port_Identity1_SPI1_Pos                         (0UL)          /*!< SPI1 (Bit 0)                                          */
 #define R_GMAC0_MAC_Source_Port_Identity1_SPI1_Msk                         (0xffffffffUL) /*!< SPI1 (Bitfield-Mask: 0xffffffff)                      */
/* ===============================================  MAC_Source_Port_Identity2  =============================================== */
 #define R_GMAC0_MAC_Source_Port_Identity2_SPI2_Pos                         (0UL)          /*!< SPI2 (Bit 0)                                          */
 #define R_GMAC0_MAC_Source_Port_Identity2_SPI2_Msk                         (0xffffUL)     /*!< SPI2 (Bitfield-Mask: 0xffff)                          */
/* ===============================================  MAC_Log_Message_Interval  ================================================ */
 #define R_GMAC0_MAC_Log_Message_Interval_LSI_Pos                           (0UL)          /*!< LSI (Bit 0)                                           */
 #define R_GMAC0_MAC_Log_Message_Interval_LSI_Msk                           (0xffUL)       /*!< LSI (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MAC_Log_Message_Interval_DRSYNCR_Pos                       (8UL)          /*!< DRSYNCR (Bit 8)                                       */
 #define R_GMAC0_MAC_Log_Message_Interval_DRSYNCR_Msk                       (0x700UL)      /*!< DRSYNCR (Bitfield-Mask: 0x07)                         */
 #define R_GMAC0_MAC_Log_Message_Interval_LMPDRI_Pos                        (24UL)         /*!< LMPDRI (Bit 24)                                       */
 #define R_GMAC0_MAC_Log_Message_Interval_LMPDRI_Msk                        (0xff000000UL) /*!< LMPDRI (Bitfield-Mask: 0xff)                          */
/* ==================================================  MTL_Operation_Mode  =================================================== */
 #define R_GMAC0_MTL_Operation_Mode_DTXSTS_Pos                              (1UL)          /*!< DTXSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_Operation_Mode_DTXSTS_Msk                              (0x2UL)        /*!< DTXSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Operation_Mode_RAA_Pos                                 (2UL)          /*!< RAA (Bit 2)                                           */
 #define R_GMAC0_MTL_Operation_Mode_RAA_Msk                                 (0x4UL)        /*!< RAA (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_Operation_Mode_SCHALG_Pos                              (5UL)          /*!< SCHALG (Bit 5)                                        */
 #define R_GMAC0_MTL_Operation_Mode_SCHALG_Msk                              (0x60UL)       /*!< SCHALG (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_Operation_Mode_CNTPRST_Pos                             (8UL)          /*!< CNTPRST (Bit 8)                                       */
 #define R_GMAC0_MTL_Operation_Mode_CNTPRST_Msk                             (0x100UL)      /*!< CNTPRST (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Operation_Mode_CNTCLR_Pos                              (9UL)          /*!< CNTCLR (Bit 9)                                        */
 #define R_GMAC0_MTL_Operation_Mode_CNTCLR_Msk                              (0x200UL)      /*!< CNTCLR (Bitfield-Mask: 0x01)                          */
/* =================================================  MTL_Interrupt_Status  ================================================== */
 #define R_GMAC0_MTL_Interrupt_Status_Q0IS_Pos                              (0UL)          /*!< Q0IS (Bit 0)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q0IS_Msk                              (0x1UL)        /*!< Q0IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q1IS_Pos                              (1UL)          /*!< Q1IS (Bit 1)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q1IS_Msk                              (0x2UL)        /*!< Q1IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q2IS_Pos                              (2UL)          /*!< Q2IS (Bit 2)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q2IS_Msk                              (0x4UL)        /*!< Q2IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q3IS_Pos                              (3UL)          /*!< Q3IS (Bit 3)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q3IS_Msk                              (0x8UL)        /*!< Q3IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q4IS_Pos                              (4UL)          /*!< Q4IS (Bit 4)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q4IS_Msk                              (0x10UL)       /*!< Q4IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q5IS_Pos                              (5UL)          /*!< Q5IS (Bit 5)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q5IS_Msk                              (0x20UL)       /*!< Q5IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q6IS_Pos                              (6UL)          /*!< Q6IS (Bit 6)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q6IS_Msk                              (0x40UL)       /*!< Q6IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_Q7IS_Pos                              (7UL)          /*!< Q7IS (Bit 7)                                          */
 #define R_GMAC0_MTL_Interrupt_Status_Q7IS_Msk                              (0x80UL)       /*!< Q7IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_Interrupt_Status_ESTIS_Pos                             (18UL)         /*!< ESTIS (Bit 18)                                        */
 #define R_GMAC0_MTL_Interrupt_Status_ESTIS_Msk                             (0x40000UL)    /*!< ESTIS (Bitfield-Mask: 0x01)                           */
/* ===================================================  MTL_RxQ_DMA_Map0  ==================================================== */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q0MDMACH_Pos                              (0UL)          /*!< Q0MDMACH (Bit 0)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q0MDMACH_Msk                              (0x7UL)        /*!< Q0MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q0DDMACH_Pos                              (4UL)          /*!< Q0DDMACH (Bit 4)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q0DDMACH_Msk                              (0x10UL)       /*!< Q0DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q1MDMACH_Pos                              (8UL)          /*!< Q1MDMACH (Bit 8)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q1MDMACH_Msk                              (0x700UL)      /*!< Q1MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q1DDMACH_Pos                              (12UL)         /*!< Q1DDMACH (Bit 12)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q1DDMACH_Msk                              (0x1000UL)     /*!< Q1DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q2MDMACH_Pos                              (16UL)         /*!< Q2MDMACH (Bit 16)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q2MDMACH_Msk                              (0x70000UL)    /*!< Q2MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q2DDMACH_Pos                              (20UL)         /*!< Q2DDMACH (Bit 20)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q2DDMACH_Msk                              (0x100000UL)   /*!< Q2DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q3MDMACH_Pos                              (24UL)         /*!< Q3MDMACH (Bit 24)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q3MDMACH_Msk                              (0x7000000UL)  /*!< Q3MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q3DDMACH_Pos                              (28UL)         /*!< Q3DDMACH (Bit 28)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map0_Q3DDMACH_Msk                              (0x10000000UL) /*!< Q3DDMACH (Bitfield-Mask: 0x01)                        */
/* ===================================================  MTL_RxQ_DMA_Map1  ==================================================== */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q4MDMACH_Pos                              (0UL)          /*!< Q4MDMACH (Bit 0)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q4MDMACH_Msk                              (0x7UL)        /*!< Q4MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q4DDMACH_Pos                              (4UL)          /*!< Q4DDMACH (Bit 4)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q4DDMACH_Msk                              (0x10UL)       /*!< Q4DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q5MDMACH_Pos                              (8UL)          /*!< Q5MDMACH (Bit 8)                                      */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q5MDMACH_Msk                              (0x700UL)      /*!< Q5MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q5DDMACH_Pos                              (12UL)         /*!< Q5DDMACH (Bit 12)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q5DDMACH_Msk                              (0x1000UL)     /*!< Q5DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q6MDMACH_Pos                              (16UL)         /*!< Q6MDMACH (Bit 16)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q6MDMACH_Msk                              (0x70000UL)    /*!< Q6MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q6DDMACH_Pos                              (20UL)         /*!< Q6DDMACH (Bit 20)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q6DDMACH_Msk                              (0x100000UL)   /*!< Q6DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q7MDMACH_Pos                              (24UL)         /*!< Q7MDMACH (Bit 24)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q7MDMACH_Msk                              (0x7000000UL)  /*!< Q7MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q7DDMACH_Pos                              (28UL)         /*!< Q7DDMACH (Bit 28)                                     */
 #define R_GMAC0_MTL_RxQ_DMA_Map1_Q7DDMACH_Msk                              (0x10000000UL) /*!< Q7DDMACH (Bitfield-Mask: 0x01)                        */
/* =====================================================  MTL_TBS_CTRL  ====================================================== */
 #define R_GMAC0_MTL_TBS_CTRL_ESTM_Pos                                      (0UL)          /*!< ESTM (Bit 0)                                          */
 #define R_GMAC0_MTL_TBS_CTRL_ESTM_Msk                                      (0x1UL)        /*!< ESTM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_TBS_CTRL_LEOV_Pos                                      (1UL)          /*!< LEOV (Bit 1)                                          */
 #define R_GMAC0_MTL_TBS_CTRL_LEOV_Msk                                      (0x2UL)        /*!< LEOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_TBS_CTRL_LEGOS_Pos                                     (4UL)          /*!< LEGOS (Bit 4)                                         */
 #define R_GMAC0_MTL_TBS_CTRL_LEGOS_Msk                                     (0x70UL)       /*!< LEGOS (Bitfield-Mask: 0x07)                           */
 #define R_GMAC0_MTL_TBS_CTRL_LEOS_Pos                                      (8UL)          /*!< LEOS (Bit 8)                                          */
 #define R_GMAC0_MTL_TBS_CTRL_LEOS_Msk                                      (0xffffff00UL) /*!< LEOS (Bitfield-Mask: 0xffffff)                        */
/* ====================================================  MTL_EST_Control  ==================================================== */
 #define R_GMAC0_MTL_EST_Control_EEST_Pos                                   (0UL)          /*!< EEST (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Control_EEST_Msk                                   (0x1UL)        /*!< EEST (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Control_SSWL_Pos                                   (1UL)          /*!< SSWL (Bit 1)                                          */
 #define R_GMAC0_MTL_EST_Control_SSWL_Msk                                   (0x2UL)        /*!< SSWL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Control_QHLBF_Pos                                  (3UL)          /*!< QHLBF (Bit 3)                                         */
 #define R_GMAC0_MTL_EST_Control_QHLBF_Msk                                  (0x8UL)        /*!< QHLBF (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_EST_Control_DDBF_Pos                                   (4UL)          /*!< DDBF (Bit 4)                                          */
 #define R_GMAC0_MTL_EST_Control_DDBF_Msk                                   (0x10UL)       /*!< DDBF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Control_DFBS_Pos                                   (5UL)          /*!< DFBS (Bit 5)                                          */
 #define R_GMAC0_MTL_EST_Control_DFBS_Msk                                   (0x20UL)       /*!< DFBS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Control_LCSE_Pos                                   (6UL)          /*!< LCSE (Bit 6)                                          */
 #define R_GMAC0_MTL_EST_Control_LCSE_Msk                                   (0xc0UL)       /*!< LCSE (Bitfield-Mask: 0x03)                            */
 #define R_GMAC0_MTL_EST_Control_TILS_Pos                                   (8UL)          /*!< TILS (Bit 8)                                          */
 #define R_GMAC0_MTL_EST_Control_TILS_Msk                                   (0x700UL)      /*!< TILS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_EST_Control_CTOV_Pos                                   (12UL)         /*!< CTOV (Bit 12)                                         */
 #define R_GMAC0_MTL_EST_Control_CTOV_Msk                                   (0xfff000UL)   /*!< CTOV (Bitfield-Mask: 0xfff)                           */
 #define R_GMAC0_MTL_EST_Control_PTOV_Pos                                   (24UL)         /*!< PTOV (Bit 24)                                         */
 #define R_GMAC0_MTL_EST_Control_PTOV_Msk                                   (0xff000000UL) /*!< PTOV (Bitfield-Mask: 0xff)                            */
/* ==================================================  MTL_EST_Ext_Control  ================================================== */
 #define R_GMAC0_MTL_EST_Ext_Control_OVHD_Pos                               (0UL)          /*!< OVHD (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Ext_Control_OVHD_Msk                               (0x3fUL)       /*!< OVHD (Bitfield-Mask: 0x3f)                            */
/* ====================================================  MTL_EST_Status  ===================================================== */
 #define R_GMAC0_MTL_EST_Status_SWLC_Pos                                    (0UL)          /*!< SWLC (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Status_SWLC_Msk                                    (0x1UL)        /*!< SWLC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_BTRE_Pos                                    (1UL)          /*!< BTRE (Bit 1)                                          */
 #define R_GMAC0_MTL_EST_Status_BTRE_Msk                                    (0x2UL)        /*!< BTRE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_HLBF_Pos                                    (2UL)          /*!< HLBF (Bit 2)                                          */
 #define R_GMAC0_MTL_EST_Status_HLBF_Msk                                    (0x4UL)        /*!< HLBF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_HLBS_Pos                                    (3UL)          /*!< HLBS (Bit 3)                                          */
 #define R_GMAC0_MTL_EST_Status_HLBS_Msk                                    (0x8UL)        /*!< HLBS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_CGCE_Pos                                    (4UL)          /*!< CGCE (Bit 4)                                          */
 #define R_GMAC0_MTL_EST_Status_CGCE_Msk                                    (0x10UL)       /*!< CGCE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_SWOL_Pos                                    (7UL)          /*!< SWOL (Bit 7)                                          */
 #define R_GMAC0_MTL_EST_Status_SWOL_Msk                                    (0x80UL)       /*!< SWOL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Status_BTRL_Pos                                    (8UL)          /*!< BTRL (Bit 8)                                          */
 #define R_GMAC0_MTL_EST_Status_BTRL_Msk                                    (0xff00UL)     /*!< BTRL (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_MTL_EST_Status_CGSN_Pos                                    (16UL)         /*!< CGSN (Bit 16)                                         */
 #define R_GMAC0_MTL_EST_Status_CGSN_Msk                                    (0xf0000UL)    /*!< CGSN (Bitfield-Mask: 0x0f)                            */
/* ===================================================  MTL_EST_Sch_Error  =================================================== */
 #define R_GMAC0_MTL_EST_Sch_Error_SEQN_Pos                                 (0UL)          /*!< SEQN (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Sch_Error_SEQN_Msk                                 (0xffUL)       /*!< SEQN (Bitfield-Mask: 0xff)                            */
/* ================================================  MTL_EST_Frm_Size_Error  ================================================= */
 #define R_GMAC0_MTL_EST_Frm_Size_Error_FEQN_Pos                            (0UL)          /*!< FEQN (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Frm_Size_Error_FEQN_Msk                            (0xffUL)       /*!< FEQN (Bitfield-Mask: 0xff)                            */
/* ===============================================  MTL_EST_Frm_Size_Capture  ================================================ */
 #define R_GMAC0_MTL_EST_Frm_Size_Capture_HBFS_Pos                          (0UL)          /*!< HBFS (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Frm_Size_Capture_HBFS_Msk                          (0x7fffUL)     /*!< HBFS (Bitfield-Mask: 0x7fff)                          */
 #define R_GMAC0_MTL_EST_Frm_Size_Capture_HBFQ_Pos                          (16UL)         /*!< HBFQ (Bit 16)                                         */
 #define R_GMAC0_MTL_EST_Frm_Size_Capture_HBFQ_Msk                          (0x70000UL)    /*!< HBFQ (Bitfield-Mask: 0x07)                            */
/* ==================================================  MTL_EST_Intr_Enable  ================================================== */
 #define R_GMAC0_MTL_EST_Intr_Enable_IECC_Pos                               (0UL)          /*!< IECC (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_Intr_Enable_IECC_Msk                               (0x1UL)        /*!< IECC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEBE_Pos                               (1UL)          /*!< IEBE (Bit 1)                                          */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEBE_Msk                               (0x2UL)        /*!< IEBE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEHF_Pos                               (2UL)          /*!< IEHF (Bit 2)                                          */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEHF_Msk                               (0x4UL)        /*!< IEHF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEHS_Pos                               (3UL)          /*!< IEHS (Bit 3)                                          */
 #define R_GMAC0_MTL_EST_Intr_Enable_IEHS_Msk                               (0x8UL)        /*!< IEHS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_Intr_Enable_CGCE_Pos                               (4UL)          /*!< CGCE (Bit 4)                                          */
 #define R_GMAC0_MTL_EST_Intr_Enable_CGCE_Msk                               (0x10UL)       /*!< CGCE (Bitfield-Mask: 0x01)                            */
/* ==================================================  MTL_EST_GCL_Control  ================================================== */
 #define R_GMAC0_MTL_EST_GCL_Control_SRWO_Pos                               (0UL)          /*!< SRWO (Bit 0)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_SRWO_Msk                               (0x1UL)        /*!< SRWO (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_R1W0_Pos                               (1UL)          /*!< R1W0 (Bit 1)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_R1W0_Msk                               (0x2UL)        /*!< R1W0 (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_GCRR_Pos                               (2UL)          /*!< GCRR (Bit 2)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_GCRR_Msk                               (0x4UL)        /*!< GCRR (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_DBGM_Pos                               (4UL)          /*!< DBGM (Bit 4)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_DBGM_Msk                               (0x10UL)       /*!< DBGM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_DBGB_Pos                               (5UL)          /*!< DBGB (Bit 5)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_DBGB_Msk                               (0x20UL)       /*!< DBGB (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_ADDR_Pos                               (8UL)          /*!< ADDR (Bit 8)                                          */
 #define R_GMAC0_MTL_EST_GCL_Control_ADDR_Msk                               (0xff00UL)     /*!< ADDR (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_MTL_EST_GCL_Control_ESTEIEE_Pos                            (21UL)         /*!< ESTEIEE (Bit 21)                                      */
 #define R_GMAC0_MTL_EST_GCL_Control_ESTEIEE_Msk                            (0x200000UL)   /*!< ESTEIEE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_EST_GCL_Control_ESTEIAEE_Pos                           (22UL)         /*!< ESTEIAEE (Bit 22)                                     */
 #define R_GMAC0_MTL_EST_GCL_Control_ESTEIAEE_Msk                           (0x400000UL)   /*!< ESTEIAEE (Bitfield-Mask: 0x01)                        */
/* ===================================================  MTL_EST_GCL_Data  ==================================================== */
 #define R_GMAC0_MTL_EST_GCL_Data_GCD_Pos                                   (0UL)          /*!< GCD (Bit 0)                                           */
 #define R_GMAC0_MTL_EST_GCL_Data_GCD_Msk                                   (0xffffffffUL) /*!< GCD (Bitfield-Mask: 0xffffffff)                       */
/* ===================================================  MTL_FPE_CTRL_STS  ==================================================== */
 #define R_GMAC0_MTL_FPE_CTRL_STS_AFSZ_Pos                                  (0UL)          /*!< AFSZ (Bit 0)                                          */
 #define R_GMAC0_MTL_FPE_CTRL_STS_AFSZ_Msk                                  (0x3UL)        /*!< AFSZ (Bitfield-Mask: 0x03)                            */
 #define R_GMAC0_MTL_FPE_CTRL_STS_PEC_Pos                                   (8UL)          /*!< PEC (Bit 8)                                           */
 #define R_GMAC0_MTL_FPE_CTRL_STS_PEC_Msk                                   (0xff00UL)     /*!< PEC (Bitfield-Mask: 0xff)                             */
 #define R_GMAC0_MTL_FPE_CTRL_STS_HRS_Pos                                   (28UL)         /*!< HRS (Bit 28)                                          */
 #define R_GMAC0_MTL_FPE_CTRL_STS_HRS_Msk                                   (0x10000000UL) /*!< HRS (Bitfield-Mask: 0x01)                             */
/* ====================================================  MTL_FPE_Advance  ==================================================== */
 #define R_GMAC0_MTL_FPE_Advance_HADV_Pos                                   (0UL)          /*!< HADV (Bit 0)                                          */
 #define R_GMAC0_MTL_FPE_Advance_HADV_Msk                                   (0xffffUL)     /*!< HADV (Bitfield-Mask: 0xffff)                          */
 #define R_GMAC0_MTL_FPE_Advance_RADV_Pos                                   (16UL)         /*!< RADV (Bit 16)                                         */
 #define R_GMAC0_MTL_FPE_Advance_RADV_Msk                                   (0xffff0000UL) /*!< RADV (Bitfield-Mask: 0xffff)                          */
/* ================================================  MTL_TXQ0_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ0_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ==================================================  MTL_TXQ0_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ0_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ0_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ0_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ0_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ====================================================  MTL_TXQ0_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ0_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ0_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ0_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ0_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ0_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ==================================================  MTL_TXQ0_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ0_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ0_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ================================================  MTL_TXQ0_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ============================================  MTL_Q0_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ================================================  MTL_RXQ0_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ0_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ==========================================  MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ====================================================  MTL_RXQ0_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ0_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ0_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ0_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ===================================================  MTL_RXQ0_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ0_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ0_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ================================================  MTL_TXQ1_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ1_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ2_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ2_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ3_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ3_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ4_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ4_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ5_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ5_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ6_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ6_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ7_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC0_MTL_TXQ7_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ==================================================  MTL_TXQ1_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ1_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ1_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ1_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ1_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ2_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ2_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ2_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ2_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ2_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ3_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ3_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ3_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ3_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ3_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ4_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ4_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ4_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ4_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ4_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ5_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ5_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ5_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ5_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ5_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ6_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ6_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ6_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ6_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ6_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ7_UNDERFLOW  =================================================== */
 #define R_GMAC0_MTL_TXQ7_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC0_MTL_TXQ7_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC0_MTL_TXQ7_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC0_MTL_TXQ7_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ====================================================  MTL_TXQ1_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ1_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ1_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ1_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ1_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ1_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ2_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ2_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ2_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ2_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ2_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ2_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ3_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ3_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ3_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ3_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ3_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ3_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ4_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ4_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ4_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ4_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ4_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ4_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ5_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ5_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ5_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ5_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ5_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ5_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ6_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ6_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ6_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ6_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ6_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ6_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ7_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC0_MTL_TXQ7_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC0_MTL_TXQ7_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_TXQ7_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_MTL_TXQ7_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC0_MTL_TXQ7_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* =================================================  MTL_TXQ1_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ1_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ2_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ2_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ3_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ3_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ4_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ4_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ5_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ5_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ6_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ6_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ7_ETS_CONTROL  ================================================== */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC0_MTL_TXQ7_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* ==================================================  MTL_TXQ1_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ1_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ1_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ2_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ2_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ2_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ3_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ3_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ3_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ4_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ4_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ4_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ5_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ5_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ5_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ6_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ6_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ6_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ7_ETS_STATUS  ================================================== */
 #define R_GMAC0_MTL_TXQ7_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ7_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ================================================  MTL_TXQ1_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ2_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ3_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ4_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ5_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ5_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ5_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ6_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ6_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ6_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ7_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC0_MTL_TXQ7_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC0_MTL_TXQ7_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ===============================================  MTL_TXQ1_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ1_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ1_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ2_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ2_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ2_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ3_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ3_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ3_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ4_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ4_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ4_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ5_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ5_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ5_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ6_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ6_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ6_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ7_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC0_MTL_TXQ7_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC0_MTL_TXQ7_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===================================================  MTL_TXQ1_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ1_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ1_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ2_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ2_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ2_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ3_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ3_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ3_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ4_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ4_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ4_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ5_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ5_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ5_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ6_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ6_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ6_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ7_HICREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ7_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ7_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ1_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ1_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ1_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ2_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ2_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ2_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ3_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ3_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ3_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ4_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ4_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ4_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ5_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ5_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ5_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ6_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ6_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ6_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ7_LOCREDIT  =================================================== */
 #define R_GMAC0_MTL_TXQ7_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC0_MTL_TXQ7_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ============================================  MTL_Q1_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q2_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q3_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q4_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q5_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q6_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q7_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC0_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ================================================  MTL_RXQ1_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ1_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ2_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ2_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ3_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ3_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ4_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ4_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ5_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ5_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ6_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ6_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ7_OPERATION_MODE  ================================================ */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC0_MTL_RXQ7_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ==========================================  MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC0_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ====================================================  MTL_RXQ1_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ1_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ1_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ1_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ2_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ2_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ2_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ2_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ3_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ3_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ3_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ3_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ4_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ4_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ4_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ4_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ5_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ5_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ5_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ5_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ6_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ6_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ6_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ6_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ7_DEBUG  ===================================================== */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC0_MTL_RXQ7_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC0_MTL_RXQ7_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC0_MTL_RXQ7_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ===================================================  MTL_RXQ1_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ1_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ1_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ2_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ2_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ2_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ2_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ2_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ3_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ3_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ3_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ3_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ3_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ4_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ4_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ4_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ4_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ4_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ5_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ5_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ5_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ5_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ5_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ6_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ6_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ6_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ6_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ6_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ7_CONTROL  ==================================================== */
 #define R_GMAC0_MTL_RXQ7_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC0_MTL_RXQ7_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC0_MTL_RXQ7_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC0_MTL_RXQ7_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* =======================================================  DMA_Mode  ======================================================== */
 #define R_GMAC0_DMA_Mode_SWR_Pos                                           (0UL)          /*!< SWR (Bit 0)                                           */
 #define R_GMAC0_DMA_Mode_SWR_Msk                                           (0x1UL)        /*!< SWR (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_Mode_TAA_Pos                                           (2UL)          /*!< TAA (Bit 2)                                           */
 #define R_GMAC0_DMA_Mode_TAA_Msk                                           (0x1cUL)       /*!< TAA (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_Mode_DSPW_Pos                                          (8UL)          /*!< DSPW (Bit 8)                                          */
 #define R_GMAC0_DMA_Mode_DSPW_Msk                                          (0x100UL)      /*!< DSPW (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_Mode_TXPR_Pos                                          (11UL)         /*!< TXPR (Bit 11)                                         */
 #define R_GMAC0_DMA_Mode_TXPR_Msk                                          (0x800UL)      /*!< TXPR (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_Mode_INTM_Pos                                          (16UL)         /*!< INTM (Bit 16)                                         */
 #define R_GMAC0_DMA_Mode_INTM_Msk                                          (0x30000UL)    /*!< INTM (Bitfield-Mask: 0x03)                            */
/* ====================================================  DMA_SysBus_Mode  ==================================================== */
 #define R_GMAC0_DMA_SysBus_Mode_FB_Pos                                     (0UL)          /*!< FB (Bit 0)                                            */
 #define R_GMAC0_DMA_SysBus_Mode_FB_Msk                                     (0x1UL)        /*!< FB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN4_Pos                                  (1UL)          /*!< BLEN4 (Bit 1)                                         */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN4_Msk                                  (0x2UL)        /*!< BLEN4 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN8_Pos                                  (2UL)          /*!< BLEN8 (Bit 2)                                         */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN8_Msk                                  (0x4UL)        /*!< BLEN8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN16_Pos                                 (3UL)          /*!< BLEN16 (Bit 3)                                        */
 #define R_GMAC0_DMA_SysBus_Mode_BLEN16_Msk                                 (0x8UL)        /*!< BLEN16 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC0_DMA_SysBus_Mode_AALE_Pos                                   (10UL)         /*!< AALE (Bit 10)                                         */
 #define R_GMAC0_DMA_SysBus_Mode_AALE_Msk                                   (0x400UL)      /*!< AALE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_SysBus_Mode_AAL_Pos                                    (12UL)         /*!< AAL (Bit 12)                                          */
 #define R_GMAC0_DMA_SysBus_Mode_AAL_Msk                                    (0x1000UL)     /*!< AAL (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_SysBus_Mode_ONEKBBE_Pos                                (13UL)         /*!< ONEKBBE (Bit 13)                                      */
 #define R_GMAC0_DMA_SysBus_Mode_ONEKBBE_Msk                                (0x2000UL)     /*!< ONEKBBE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_DMA_SysBus_Mode_RD_OSR_LMT_Pos                             (16UL)         /*!< RD_OSR_LMT (Bit 16)                                   */
 #define R_GMAC0_DMA_SysBus_Mode_RD_OSR_LMT_Msk                             (0xf0000UL)    /*!< RD_OSR_LMT (Bitfield-Mask: 0x0f)                      */
 #define R_GMAC0_DMA_SysBus_Mode_WR_OSR_LMT_Pos                             (24UL)         /*!< WR_OSR_LMT (Bit 24)                                   */
 #define R_GMAC0_DMA_SysBus_Mode_WR_OSR_LMT_Msk                             (0xf000000UL)  /*!< WR_OSR_LMT (Bitfield-Mask: 0x0f)                      */
 #define R_GMAC0_DMA_SysBus_Mode_LPI_XIT_PKT_Pos                            (30UL)         /*!< LPI_XIT_PKT (Bit 30)                                  */
 #define R_GMAC0_DMA_SysBus_Mode_LPI_XIT_PKT_Msk                            (0x40000000UL) /*!< LPI_XIT_PKT (Bitfield-Mask: 0x01)                     */
 #define R_GMAC0_DMA_SysBus_Mode_EN_LPI_Pos                                 (31UL)         /*!< EN_LPI (Bit 31)                                       */
 #define R_GMAC0_DMA_SysBus_Mode_EN_LPI_Msk                                 (0x80000000UL) /*!< EN_LPI (Bitfield-Mask: 0x01)                          */
/* =================================================  DMA_Interrupt_Status  ================================================== */
 #define R_GMAC0_DMA_Interrupt_Status_DC0IS_Pos                             (0UL)          /*!< DC0IS (Bit 0)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC0IS_Msk                             (0x1UL)        /*!< DC0IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC1IS_Pos                             (1UL)          /*!< DC1IS (Bit 1)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC1IS_Msk                             (0x2UL)        /*!< DC1IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC2IS_Pos                             (2UL)          /*!< DC2IS (Bit 2)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC2IS_Msk                             (0x4UL)        /*!< DC2IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC3IS_Pos                             (3UL)          /*!< DC3IS (Bit 3)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC3IS_Msk                             (0x8UL)        /*!< DC3IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC4IS_Pos                             (4UL)          /*!< DC4IS (Bit 4)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC4IS_Msk                             (0x10UL)       /*!< DC4IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC5IS_Pos                             (5UL)          /*!< DC5IS (Bit 5)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC5IS_Msk                             (0x20UL)       /*!< DC5IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC6IS_Pos                             (6UL)          /*!< DC6IS (Bit 6)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC6IS_Msk                             (0x40UL)       /*!< DC6IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_DC7IS_Pos                             (7UL)          /*!< DC7IS (Bit 7)                                         */
 #define R_GMAC0_DMA_Interrupt_Status_DC7IS_Msk                             (0x80UL)       /*!< DC7IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_MTLIS_Pos                             (16UL)         /*!< MTLIS (Bit 16)                                        */
 #define R_GMAC0_DMA_Interrupt_Status_MTLIS_Msk                             (0x10000UL)    /*!< MTLIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_Interrupt_Status_MACIS_Pos                             (17UL)         /*!< MACIS (Bit 17)                                        */
 #define R_GMAC0_DMA_Interrupt_Status_MACIS_Msk                             (0x20000UL)    /*!< MACIS (Bitfield-Mask: 0x01)                           */
/* ===================================================  DMA_Debug_Status0  =================================================== */
 #define R_GMAC0_DMA_Debug_Status0_AXWHSTS_Pos                              (0UL)          /*!< AXWHSTS (Bit 0)                                       */
 #define R_GMAC0_DMA_Debug_Status0_AXWHSTS_Msk                              (0x1UL)        /*!< AXWHSTS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_DMA_Debug_Status0_AXRHSTS_Pos                              (1UL)          /*!< AXRHSTS (Bit 1)                                       */
 #define R_GMAC0_DMA_Debug_Status0_AXRHSTS_Msk                              (0x2UL)        /*!< AXRHSTS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC0_DMA_Debug_Status0_RPS0_Pos                                 (8UL)          /*!< RPS0 (Bit 8)                                          */
 #define R_GMAC0_DMA_Debug_Status0_RPS0_Msk                                 (0xf00UL)      /*!< RPS0 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status0_TPS0_Pos                                 (12UL)         /*!< TPS0 (Bit 12)                                         */
 #define R_GMAC0_DMA_Debug_Status0_TPS0_Msk                                 (0xf000UL)     /*!< TPS0 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status0_RPS1_Pos                                 (16UL)         /*!< RPS1 (Bit 16)                                         */
 #define R_GMAC0_DMA_Debug_Status0_RPS1_Msk                                 (0xf0000UL)    /*!< RPS1 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status0_TPS1_Pos                                 (20UL)         /*!< TPS1 (Bit 20)                                         */
 #define R_GMAC0_DMA_Debug_Status0_TPS1_Msk                                 (0xf00000UL)   /*!< TPS1 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status0_RPS2_Pos                                 (24UL)         /*!< RPS2 (Bit 24)                                         */
 #define R_GMAC0_DMA_Debug_Status0_RPS2_Msk                                 (0xf000000UL)  /*!< RPS2 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status0_TPS2_Pos                                 (28UL)         /*!< TPS2 (Bit 28)                                         */
 #define R_GMAC0_DMA_Debug_Status0_TPS2_Msk                                 (0xf0000000UL) /*!< TPS2 (Bitfield-Mask: 0x0f)                            */
/* ===================================================  DMA_Debug_Status1  =================================================== */
 #define R_GMAC0_DMA_Debug_Status1_RPS3_Pos                                 (0UL)          /*!< RPS3 (Bit 0)                                          */
 #define R_GMAC0_DMA_Debug_Status1_RPS3_Msk                                 (0xfUL)        /*!< RPS3 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_TPS3_Pos                                 (4UL)          /*!< TPS3 (Bit 4)                                          */
 #define R_GMAC0_DMA_Debug_Status1_TPS3_Msk                                 (0xf0UL)       /*!< TPS3 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_RPS4_Pos                                 (8UL)          /*!< RPS4 (Bit 8)                                          */
 #define R_GMAC0_DMA_Debug_Status1_RPS4_Msk                                 (0xf00UL)      /*!< RPS4 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_TPS4_Pos                                 (12UL)         /*!< TPS4 (Bit 12)                                         */
 #define R_GMAC0_DMA_Debug_Status1_TPS4_Msk                                 (0xf000UL)     /*!< TPS4 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_RPS5_Pos                                 (16UL)         /*!< RPS5 (Bit 16)                                         */
 #define R_GMAC0_DMA_Debug_Status1_RPS5_Msk                                 (0xf0000UL)    /*!< RPS5 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_TPS5_Pos                                 (20UL)         /*!< TPS5 (Bit 20)                                         */
 #define R_GMAC0_DMA_Debug_Status1_TPS5_Msk                                 (0xf00000UL)   /*!< TPS5 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_RPS6_Pos                                 (24UL)         /*!< RPS6 (Bit 24)                                         */
 #define R_GMAC0_DMA_Debug_Status1_RPS6_Msk                                 (0xf000000UL)  /*!< RPS6 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status1_TPS6_Pos                                 (28UL)         /*!< TPS6 (Bit 28)                                         */
 #define R_GMAC0_DMA_Debug_Status1_TPS6_Msk                                 (0xf0000000UL) /*!< TPS6 (Bitfield-Mask: 0x0f)                            */
/* ===================================================  DMA_Debug_Status2  =================================================== */
 #define R_GMAC0_DMA_Debug_Status2_RPS7_Pos                                 (0UL)          /*!< RPS7 (Bit 0)                                          */
 #define R_GMAC0_DMA_Debug_Status2_RPS7_Msk                                 (0xfUL)        /*!< RPS7 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC0_DMA_Debug_Status2_TPS7_Pos                                 (4UL)          /*!< TPS7 (Bit 4)                                          */
 #define R_GMAC0_DMA_Debug_Status2_TPS7_Msk                                 (0xf0UL)       /*!< TPS7 (Bitfield-Mask: 0x0f)                            */
/* ================================================  AXI_LPI_Entry_Interval  ================================================= */
 #define R_GMAC0_AXI_LPI_Entry_Interval_LPIEI_Pos                           (0UL)          /*!< LPIEI (Bit 0)                                         */
 #define R_GMAC0_AXI_LPI_Entry_Interval_LPIEI_Msk                           (0xfUL)        /*!< LPIEI (Bitfield-Mask: 0x0f)                           */
/* =====================================================  DMA_TBS_CTRL0  ===================================================== */
 #define R_GMAC0_DMA_TBS_CTRL0_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC0_DMA_TBS_CTRL0_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_TBS_CTRL0_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC0_DMA_TBS_CTRL0_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_DMA_TBS_CTRL0_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC0_DMA_TBS_CTRL0_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL1  ===================================================== */
 #define R_GMAC0_DMA_TBS_CTRL1_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC0_DMA_TBS_CTRL1_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_TBS_CTRL1_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC0_DMA_TBS_CTRL1_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_DMA_TBS_CTRL1_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC0_DMA_TBS_CTRL1_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL2  ===================================================== */
 #define R_GMAC0_DMA_TBS_CTRL2_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC0_DMA_TBS_CTRL2_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_TBS_CTRL2_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC0_DMA_TBS_CTRL2_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_DMA_TBS_CTRL2_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC0_DMA_TBS_CTRL2_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL3  ===================================================== */
 #define R_GMAC0_DMA_TBS_CTRL3_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC0_DMA_TBS_CTRL3_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_TBS_CTRL3_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC0_DMA_TBS_CTRL3_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC0_DMA_TBS_CTRL3_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC0_DMA_TBS_CTRL3_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* ====================================================  DMA_CH0_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH0_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH0_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH0_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH0_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH0_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH0_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH1_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH1_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH1_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH1_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH1_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH1_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH1_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH2_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH2_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH2_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH2_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH2_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH2_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH2_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH3_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH3_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH3_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH3_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH3_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH3_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH3_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH4_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH4_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH4_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH4_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH4_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH4_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH4_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH5_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH5_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH5_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH5_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH5_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH5_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH5_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH6_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH6_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH6_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH6_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH6_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH6_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH6_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH7_CONTROL  ==================================================== */
 #define R_GMAC0_DMA_CH7_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC0_DMA_CH7_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC0_DMA_CH7_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC0_DMA_CH7_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH7_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC0_DMA_CH7_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH0_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH0_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH1_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH1_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH2_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH2_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH3_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH3_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH4_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH4_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH5_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH5_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH6_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH6_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH7_TX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC0_DMA_CH7_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH0_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH0_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH1_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH1_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH2_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH2_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH3_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH3_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH4_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH4_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH5_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH5_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH6_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH6_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH7_RX_CONTROL  =================================================== */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC0_DMA_CH7_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==============================================  DMA_CH0_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH0_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH0_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH1_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH1_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH1_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH2_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH2_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH2_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH3_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH3_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH3_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH4_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH4_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH4_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH5_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH5_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH5_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH6_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH6_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH6_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH7_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH7_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH7_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH0_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH0_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH0_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH1_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH1_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH1_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH2_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH2_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH2_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH3_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH3_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH3_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH4_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH4_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH4_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH5_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH5_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH5_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH6_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH6_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH6_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH7_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC0_DMA_CH7_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC0_DMA_CH7_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH0_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH0_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH0_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH1_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH1_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH1_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH2_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH2_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH2_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH3_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH3_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH3_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH4_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH4_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH4_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH5_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH5_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH5_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH6_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH6_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH6_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH7_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH7_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH7_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH0_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH0_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH0_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH1_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH1_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH1_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH2_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH2_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH2_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH3_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH3_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH3_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH4_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH4_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH4_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH5_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH5_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH5_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH6_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH6_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH6_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH7_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC0_DMA_CH7_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC0_DMA_CH7_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH0_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH0_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH0_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH1_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH1_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH1_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH2_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH2_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH2_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH3_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH3_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH3_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH4_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH4_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH4_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH5_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH5_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH5_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH6_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH6_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH6_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH7_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC0_DMA_CH7_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH7_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==================================================  DMA_CH0_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH0_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH0_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH0_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH0_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH1_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH1_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH1_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH1_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH1_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH2_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH2_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH2_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH2_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH2_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH3_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH3_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH3_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH3_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH3_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH4_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH4_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH4_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH4_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH4_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH5_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH5_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH5_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH5_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH5_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH6_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH6_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH6_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH6_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH6_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH7_RX_CONTROL2  ================================================== */
 #define R_GMAC0_DMA_CH7_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC0_DMA_CH7_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC0_DMA_CH7_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC0_DMA_CH7_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ===============================================  DMA_CH0_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH0_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH1_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH1_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH2_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH2_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH3_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH3_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH4_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH4_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH5_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH5_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH6_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH6_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH7_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC0_DMA_CH7_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ==========================================  DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC0_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* =========================================  DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC0_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* ==============================================  DMA_CH0_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH1_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH2_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH3_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH4_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH5_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH6_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH7_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH0_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH1_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH2_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH3_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH4_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH5_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH6_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH7_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* =============================================  DMA_CH0_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH1_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH2_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH3_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH4_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH5_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH6_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH7_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH0_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH0_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH1_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH1_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH2_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH2_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH3_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH3_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH4_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH4_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH5_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH5_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH6_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH6_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH7_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC0_DMA_CH7_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* ====================================================  DMA_CH0_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH0_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH0_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH0_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH0_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH0_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH0_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH0_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH0_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH0_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH0_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH0_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH0_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH0_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH1_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH1_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH1_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH1_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH1_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH1_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH1_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH1_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH1_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH1_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH1_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH1_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH1_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH1_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH2_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH2_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH2_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH2_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH2_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH2_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH2_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH2_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH2_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH2_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH2_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH2_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH2_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH2_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH3_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH3_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH3_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH3_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH3_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH3_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH3_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH3_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH3_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH3_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH3_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH3_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH3_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH3_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH4_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH4_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH4_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH4_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH4_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH4_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH4_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH4_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH4_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH4_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH4_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH4_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH4_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH4_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH5_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH5_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH5_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH5_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH5_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH5_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH5_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH5_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH5_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH5_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH5_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH5_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH5_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH5_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH6_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH6_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH6_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH6_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH6_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH6_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH6_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH6_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH6_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH6_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH6_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH6_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH6_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH6_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH7_STATUS  ===================================================== */
 #define R_GMAC0_DMA_CH7_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC0_DMA_CH7_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH7_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC0_DMA_CH7_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC0_DMA_CH7_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC0_DMA_CH7_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC0_DMA_CH7_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC0_DMA_CH7_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC0_DMA_CH7_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC0_DMA_CH7_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC0_DMA_CH7_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC0_DMA_CH7_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC0_DMA_CH7_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ================================================  DMA_CH0_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH0_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH0_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH0_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH0_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH1_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH1_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH1_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH1_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH1_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH2_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH2_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH2_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH2_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH2_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH3_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH3_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH3_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH3_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH3_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH4_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH4_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH4_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH4_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH4_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH5_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH5_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH5_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH5_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH5_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH6_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH6_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH6_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH6_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH6_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH7_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC0_DMA_CH7_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC0_DMA_CH7_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC0_DMA_CH7_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC0_DMA_CH7_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */

/* =========================================================================================================================== */
/* ================                                          R_GMACC                                          ================ */
/* =========================================================================================================================== */

/* ======================================================  GMACTRGSEL  ======================================================= */
 #define R_GMACC_GMACTRGSEL_G0TRGSEL0_Pos    (0UL)    /*!< G0TRGSEL0 (Bit 0)                                     */
 #define R_GMACC_GMACTRGSEL_G0TRGSEL0_Msk    (0x1UL)  /*!< G0TRGSEL0 (Bitfield-Mask: 0x01)                       */
 #define R_GMACC_GMACTRGSEL_G0TRGSEL1_Pos    (1UL)    /*!< G0TRGSEL1 (Bit 1)                                     */
 #define R_GMACC_GMACTRGSEL_G0TRGSEL1_Msk    (0x2UL)  /*!< G0TRGSEL1 (Bitfield-Mask: 0x01)                       */
 #define R_GMACC_GMACTRGSEL_G1TRGSEL0_Pos    (2UL)    /*!< G1TRGSEL0 (Bit 2)                                     */
 #define R_GMACC_GMACTRGSEL_G1TRGSEL0_Msk    (0x4UL)  /*!< G1TRGSEL0 (Bitfield-Mask: 0x01)                       */
 #define R_GMACC_GMACTRGSEL_G1TRGSEL1_Pos    (3UL)    /*!< G1TRGSEL1 (Bit 3)                                     */
 #define R_GMACC_GMACTRGSEL_G1TRGSEL1_Msk    (0x8UL)  /*!< G1TRGSEL1 (Bitfield-Mask: 0x01)                       */
 #define R_GMACC_GMACTRGSEL_G2TRGSEL0_Pos    (4UL)    /*!< G2TRGSEL0 (Bit 4)                                     */
 #define R_GMACC_GMACTRGSEL_G2TRGSEL0_Msk    (0x10UL) /*!< G2TRGSEL0 (Bitfield-Mask: 0x01)                       */
 #define R_GMACC_GMACTRGSEL_G2TRGSEL1_Pos    (5UL)    /*!< G2TRGSEL1 (Bit 5)                                     */
 #define R_GMACC_GMACTRGSEL_G2TRGSEL1_Msk    (0x20UL) /*!< G2TRGSEL1 (Bitfield-Mask: 0x01)                       */

/* =========================================================================================================================== */
/* ================                                          R_GMAC1                                          ================ */
/* =========================================================================================================================== */

/* ===================================================  MAC_Configuration  =================================================== */
 #define R_GMAC1_MAC_Configuration_RE_Pos                                   (0UL)          /*!< RE (Bit 0)                                            */
 #define R_GMAC1_MAC_Configuration_RE_Msk                                   (0x1UL)        /*!< RE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_TE_Pos                                   (1UL)          /*!< TE (Bit 1)                                            */
 #define R_GMAC1_MAC_Configuration_TE_Msk                                   (0x2UL)        /*!< TE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_PRELEN_Pos                               (2UL)          /*!< PRELEN (Bit 2)                                        */
 #define R_GMAC1_MAC_Configuration_PRELEN_Msk                               (0xcUL)        /*!< PRELEN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_Configuration_DC_Pos                                   (4UL)          /*!< DC (Bit 4)                                            */
 #define R_GMAC1_MAC_Configuration_DC_Msk                                   (0x10UL)       /*!< DC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_BL_Pos                                   (5UL)          /*!< BL (Bit 5)                                            */
 #define R_GMAC1_MAC_Configuration_BL_Msk                                   (0x60UL)       /*!< BL (Bitfield-Mask: 0x03)                              */
 #define R_GMAC1_MAC_Configuration_DR_Pos                                   (8UL)          /*!< DR (Bit 8)                                            */
 #define R_GMAC1_MAC_Configuration_DR_Msk                                   (0x100UL)      /*!< DR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_DCRS_Pos                                 (9UL)          /*!< DCRS (Bit 9)                                          */
 #define R_GMAC1_MAC_Configuration_DCRS_Msk                                 (0x200UL)      /*!< DCRS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Configuration_DO_Pos                                   (10UL)         /*!< DO (Bit 10)                                           */
 #define R_GMAC1_MAC_Configuration_DO_Msk                                   (0x400UL)      /*!< DO (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_ECRSFD_Pos                               (11UL)         /*!< ECRSFD (Bit 11)                                       */
 #define R_GMAC1_MAC_Configuration_ECRSFD_Msk                               (0x800UL)      /*!< ECRSFD (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Configuration_LM_Pos                                   (12UL)         /*!< LM (Bit 12)                                           */
 #define R_GMAC1_MAC_Configuration_LM_Msk                                   (0x1000UL)     /*!< LM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_DM_Pos                                   (13UL)         /*!< DM (Bit 13)                                           */
 #define R_GMAC1_MAC_Configuration_DM_Msk                                   (0x2000UL)     /*!< DM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_FES_Pos                                  (14UL)         /*!< FES (Bit 14)                                          */
 #define R_GMAC1_MAC_Configuration_FES_Msk                                  (0x4000UL)     /*!< FES (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Configuration_PS_Pos                                   (15UL)         /*!< PS (Bit 15)                                           */
 #define R_GMAC1_MAC_Configuration_PS_Msk                                   (0x8000UL)     /*!< PS (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_JE_Pos                                   (16UL)         /*!< JE (Bit 16)                                           */
 #define R_GMAC1_MAC_Configuration_JE_Msk                                   (0x10000UL)    /*!< JE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_JD_Pos                                   (17UL)         /*!< JD (Bit 17)                                           */
 #define R_GMAC1_MAC_Configuration_JD_Msk                                   (0x20000UL)    /*!< JD (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_BE_Pos                                   (18UL)         /*!< BE (Bit 18)                                           */
 #define R_GMAC1_MAC_Configuration_BE_Msk                                   (0x40000UL)    /*!< BE (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_WD_Pos                                   (19UL)         /*!< WD (Bit 19)                                           */
 #define R_GMAC1_MAC_Configuration_WD_Msk                                   (0x80000UL)    /*!< WD (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Configuration_ACS_Pos                                  (20UL)         /*!< ACS (Bit 20)                                          */
 #define R_GMAC1_MAC_Configuration_ACS_Msk                                  (0x100000UL)   /*!< ACS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Configuration_CST_Pos                                  (21UL)         /*!< CST (Bit 21)                                          */
 #define R_GMAC1_MAC_Configuration_CST_Msk                                  (0x200000UL)   /*!< CST (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Configuration_S2KP_Pos                                 (22UL)         /*!< S2KP (Bit 22)                                         */
 #define R_GMAC1_MAC_Configuration_S2KP_Msk                                 (0x400000UL)   /*!< S2KP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Configuration_GPSLCE_Pos                               (23UL)         /*!< GPSLCE (Bit 23)                                       */
 #define R_GMAC1_MAC_Configuration_GPSLCE_Msk                               (0x800000UL)   /*!< GPSLCE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Configuration_IPG_Pos                                  (24UL)         /*!< IPG (Bit 24)                                          */
 #define R_GMAC1_MAC_Configuration_IPG_Msk                                  (0x7000000UL)  /*!< IPG (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MAC_Configuration_IPC_Pos                                  (27UL)         /*!< IPC (Bit 27)                                          */
 #define R_GMAC1_MAC_Configuration_IPC_Msk                                  (0x8000000UL)  /*!< IPC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Configuration_ARPEN_Pos                                (31UL)         /*!< ARPEN (Bit 31)                                        */
 #define R_GMAC1_MAC_Configuration_ARPEN_Msk                                (0x80000000UL) /*!< ARPEN (Bitfield-Mask: 0x01)                           */
/* =================================================  MAC_Ext_Configuration  ================================================= */
 #define R_GMAC1_MAC_Ext_Configuration_GPSL_Pos                             (0UL)          /*!< GPSL (Bit 0)                                          */
 #define R_GMAC1_MAC_Ext_Configuration_GPSL_Msk                             (0x3fffUL)     /*!< GPSL (Bitfield-Mask: 0x3fff)                          */
 #define R_GMAC1_MAC_Ext_Configuration_DCRCC_Pos                            (16UL)         /*!< DCRCC (Bit 16)                                        */
 #define R_GMAC1_MAC_Ext_Configuration_DCRCC_Msk                            (0x10000UL)    /*!< DCRCC (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Ext_Configuration_SPEN_Pos                             (17UL)         /*!< SPEN (Bit 17)                                         */
 #define R_GMAC1_MAC_Ext_Configuration_SPEN_Msk                             (0x20000UL)    /*!< SPEN (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Ext_Configuration_USP_Pos                              (18UL)         /*!< USP (Bit 18)                                          */
 #define R_GMAC1_MAC_Ext_Configuration_USP_Msk                              (0x40000UL)    /*!< USP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Ext_Configuration_PDC_Pos                              (19UL)         /*!< PDC (Bit 19)                                          */
 #define R_GMAC1_MAC_Ext_Configuration_PDC_Msk                              (0x80000UL)    /*!< PDC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Ext_Configuration_HDSMS_Pos                            (20UL)         /*!< HDSMS (Bit 20)                                        */
 #define R_GMAC1_MAC_Ext_Configuration_HDSMS_Msk                            (0x700000UL)   /*!< HDSMS (Bitfield-Mask: 0x07)                           */
 #define R_GMAC1_MAC_Ext_Configuration_EIPGEN_Pos                           (24UL)         /*!< EIPGEN (Bit 24)                                       */
 #define R_GMAC1_MAC_Ext_Configuration_EIPGEN_Msk                           (0x1000000UL)  /*!< EIPGEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Ext_Configuration_EIPG_Pos                             (25UL)         /*!< EIPG (Bit 25)                                         */
 #define R_GMAC1_MAC_Ext_Configuration_EIPG_Msk                             (0x3e000000UL) /*!< EIPG (Bitfield-Mask: 0x1f)                            */
 #define R_GMAC1_MAC_Ext_Configuration_APDIM_Pos                            (30UL)         /*!< APDIM (Bit 30)                                        */
 #define R_GMAC1_MAC_Ext_Configuration_APDIM_Msk                            (0x40000000UL) /*!< APDIM (Bitfield-Mask: 0x01)                           */
/* ===================================================  MAC_Packet_Filter  =================================================== */
 #define R_GMAC1_MAC_Packet_Filter_PR_Pos                                   (0UL)          /*!< PR (Bit 0)                                            */
 #define R_GMAC1_MAC_Packet_Filter_PR_Msk                                   (0x1UL)        /*!< PR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Packet_Filter_HUC_Pos                                  (1UL)          /*!< HUC (Bit 1)                                           */
 #define R_GMAC1_MAC_Packet_Filter_HUC_Msk                                  (0x2UL)        /*!< HUC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Packet_Filter_HMC_Pos                                  (2UL)          /*!< HMC (Bit 2)                                           */
 #define R_GMAC1_MAC_Packet_Filter_HMC_Msk                                  (0x4UL)        /*!< HMC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Packet_Filter_DAIF_Pos                                 (3UL)          /*!< DAIF (Bit 3)                                          */
 #define R_GMAC1_MAC_Packet_Filter_DAIF_Msk                                 (0x8UL)        /*!< DAIF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Packet_Filter_PM_Pos                                   (4UL)          /*!< PM (Bit 4)                                            */
 #define R_GMAC1_MAC_Packet_Filter_PM_Msk                                   (0x10UL)       /*!< PM (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Packet_Filter_DBF_Pos                                  (5UL)          /*!< DBF (Bit 5)                                           */
 #define R_GMAC1_MAC_Packet_Filter_DBF_Msk                                  (0x20UL)       /*!< DBF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Packet_Filter_PCF_Pos                                  (6UL)          /*!< PCF (Bit 6)                                           */
 #define R_GMAC1_MAC_Packet_Filter_PCF_Msk                                  (0xc0UL)       /*!< PCF (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MAC_Packet_Filter_SAIF_Pos                                 (8UL)          /*!< SAIF (Bit 8)                                          */
 #define R_GMAC1_MAC_Packet_Filter_SAIF_Msk                                 (0x100UL)      /*!< SAIF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Packet_Filter_SAF_Pos                                  (9UL)          /*!< SAF (Bit 9)                                           */
 #define R_GMAC1_MAC_Packet_Filter_SAF_Msk                                  (0x200UL)      /*!< SAF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Packet_Filter_HPF_Pos                                  (10UL)         /*!< HPF (Bit 10)                                          */
 #define R_GMAC1_MAC_Packet_Filter_HPF_Msk                                  (0x400UL)      /*!< HPF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Packet_Filter_VTFE_Pos                                 (16UL)         /*!< VTFE (Bit 16)                                         */
 #define R_GMAC1_MAC_Packet_Filter_VTFE_Msk                                 (0x10000UL)    /*!< VTFE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Packet_Filter_IPFE_Pos                                 (20UL)         /*!< IPFE (Bit 20)                                         */
 #define R_GMAC1_MAC_Packet_Filter_IPFE_Msk                                 (0x100000UL)   /*!< IPFE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Packet_Filter_DNTU_Pos                                 (21UL)         /*!< DNTU (Bit 21)                                         */
 #define R_GMAC1_MAC_Packet_Filter_DNTU_Msk                                 (0x200000UL)   /*!< DNTU (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Packet_Filter_RA_Pos                                   (31UL)         /*!< RA (Bit 31)                                           */
 #define R_GMAC1_MAC_Packet_Filter_RA_Msk                                   (0x80000000UL) /*!< RA (Bitfield-Mask: 0x01)                              */
/* =================================================  MAC_Watchdog_Timeout  ================================================== */
 #define R_GMAC1_MAC_Watchdog_Timeout_WTO_Pos                               (0UL)          /*!< WTO (Bit 0)                                           */
 #define R_GMAC1_MAC_Watchdog_Timeout_WTO_Msk                               (0xfUL)        /*!< WTO (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MAC_Watchdog_Timeout_PWE_Pos                               (8UL)          /*!< PWE (Bit 8)                                           */
 #define R_GMAC1_MAC_Watchdog_Timeout_PWE_Msk                               (0x100UL)      /*!< PWE (Bitfield-Mask: 0x01)                             */
/* ==================================================  MAC_HASH_TABLE_REG0  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG0_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG0_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG1  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG1_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG1_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG2  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG2_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG2_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG3  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG3_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG3_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG4  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG4_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG4_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG5  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG5_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG5_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG6  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG6_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG6_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ==================================================  MAC_HASH_TABLE_REG7  ================================================== */
 #define R_GMAC1_MAC_HASH_TABLE_REG7_HT_Pos                                 (0UL)          /*!< HT (Bit 0)                                            */
 #define R_GMAC1_MAC_HASH_TABLE_REG7_HT_Msk                                 (0xffffffffUL) /*!< HT (Bitfield-Mask: 0xffffffff)                        */
/* ===================================================  MAC_VLAN_Tag_Ctrl  =================================================== */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_OB_Pos                                   (0UL)          /*!< OB (Bit 0)                                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_OB_Msk                                   (0x1UL)        /*!< OB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_CT_Pos                                   (1UL)          /*!< CT (Bit 1)                                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_CT_Msk                                   (0x2UL)        /*!< CT (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_OFS_Pos                                  (2UL)          /*!< OFS (Bit 2)                                           */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_OFS_Msk                                  (0x3cUL)       /*!< OFS (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ETV_Pos                                  (16UL)         /*!< ETV (Bit 16)                                          */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ETV_Msk                                  (0x10000UL)    /*!< ETV (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_VTIM_Pos                                 (17UL)         /*!< VTIM (Bit 17)                                         */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_VTIM_Msk                                 (0x20000UL)    /*!< VTIM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ESVL_Pos                                 (18UL)         /*!< ESVL (Bit 18)                                         */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ESVL_Msk                                 (0x40000UL)    /*!< ESVL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ERSVLM_Pos                               (19UL)         /*!< ERSVLM (Bit 19)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ERSVLM_Msk                               (0x80000UL)    /*!< ERSVLM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_DOVLTC_Pos                               (20UL)         /*!< DOVLTC (Bit 20)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_DOVLTC_Msk                               (0x100000UL)   /*!< DOVLTC (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EVLS_Pos                                 (21UL)         /*!< EVLS (Bit 21)                                         */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EVLS_Msk                                 (0x600000UL)   /*!< EVLS (Bitfield-Mask: 0x03)                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EVLRXS_Pos                               (24UL)         /*!< EVLRXS (Bit 24)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EVLRXS_Msk                               (0x1000000UL)  /*!< EVLRXS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_VTHM_Pos                                 (25UL)         /*!< VTHM (Bit 25)                                         */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_VTHM_Msk                                 (0x2000000UL)  /*!< VTHM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EDVLP_Pos                                (26UL)         /*!< EDVLP (Bit 26)                                        */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EDVLP_Msk                                (0x4000000UL)  /*!< EDVLP (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ERIVLT_Pos                               (27UL)         /*!< ERIVLT (Bit 27)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_ERIVLT_Msk                               (0x8000000UL)  /*!< ERIVLT (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EIVLS_Pos                                (28UL)         /*!< EIVLS (Bit 28)                                        */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EIVLS_Msk                                (0x30000000UL) /*!< EIVLS (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EIVLRXS_Pos                              (31UL)         /*!< EIVLRXS (Bit 31)                                      */
 #define R_GMAC1_MAC_VLAN_Tag_Ctrl_EIVLRXS_Msk                              (0x80000000UL) /*!< EIVLRXS (Bitfield-Mask: 0x01)                         */
/* ===================================================  MAC_VLAN_Tag_Data  =================================================== */
 #define R_GMAC1_MAC_VLAN_Tag_Data_VID_Pos                                  (0UL)          /*!< VID (Bit 0)                                           */
 #define R_GMAC1_MAC_VLAN_Tag_Data_VID_Msk                                  (0xffffUL)     /*!< VID (Bitfield-Mask: 0xffff)                           */
 #define R_GMAC1_MAC_VLAN_Tag_Data_VEN_Pos                                  (16UL)         /*!< VEN (Bit 16)                                          */
 #define R_GMAC1_MAC_VLAN_Tag_Data_VEN_Msk                                  (0x10000UL)    /*!< VEN (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_VLAN_Tag_Data_ETV_Pos                                  (17UL)         /*!< ETV (Bit 17)                                          */
 #define R_GMAC1_MAC_VLAN_Tag_Data_ETV_Msk                                  (0x20000UL)    /*!< ETV (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DOVLTC_Pos                               (18UL)         /*!< DOVLTC (Bit 18)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DOVLTC_Msk                               (0x40000UL)    /*!< DOVLTC (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Data_ERSVLM_Pos                               (19UL)         /*!< ERSVLM (Bit 19)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Data_ERSVLM_Msk                               (0x80000UL)    /*!< ERSVLM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_VLAN_Tag_Data_RIVLT_Pos                                (20UL)         /*!< RIVLT (Bit 20)                                        */
 #define R_GMAC1_MAC_VLAN_Tag_Data_RIVLT_Msk                                (0x100000UL)   /*!< RIVLT (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DMACHEN_Pos                              (24UL)         /*!< DMACHEN (Bit 24)                                      */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DMACHEN_Msk                              (0x1000000UL)  /*!< DMACHEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DMACHN_Pos                               (25UL)         /*!< DMACHN (Bit 25)                                       */
 #define R_GMAC1_MAC_VLAN_Tag_Data_DMACHN_Msk                               (0xe000000UL)  /*!< DMACHN (Bitfield-Mask: 0x07)                          */
/* ==================================================  MAC_VLAN_Hash_Table  ================================================== */
 #define R_GMAC1_MAC_VLAN_Hash_Table_VLHT_Pos                               (0UL)          /*!< VLHT (Bit 0)                                          */
 #define R_GMAC1_MAC_VLAN_Hash_Table_VLHT_Msk                               (0xffffUL)     /*!< VLHT (Bitfield-Mask: 0xffff)                          */
/* ==================================================  MAC_Q0_Tx_Flow_Ctrl  ================================================== */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_FCB_BPA_Pos                            (0UL)          /*!< FCB_BPA (Bit 0)                                       */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_FCB_BPA_Msk                            (0x1UL)        /*!< FCB_BPA (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_TFE_Pos                                (1UL)          /*!< TFE (Bit 1)                                           */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_TFE_Msk                                (0x2UL)        /*!< TFE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_PLT_Pos                                (4UL)          /*!< PLT (Bit 4)                                           */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_PLT_Msk                                (0x70UL)       /*!< PLT (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_DZPQ_Pos                               (7UL)          /*!< DZPQ (Bit 7)                                          */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_DZPQ_Msk                               (0x80UL)       /*!< DZPQ (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_PT_Pos                                 (16UL)         /*!< PT (Bit 16)                                           */
 #define R_GMAC1_MAC_Q0_Tx_Flow_Ctrl_PT_Msk                                 (0xffff0000UL) /*!< PT (Bitfield-Mask: 0xffff)                            */
/* ===================================================  MAC_Rx_Flow_Ctrl  ==================================================== */
 #define R_GMAC1_MAC_Rx_Flow_Ctrl_RFE_Pos                                   (0UL)          /*!< RFE (Bit 0)                                           */
 #define R_GMAC1_MAC_Rx_Flow_Ctrl_RFE_Msk                                   (0x1UL)        /*!< RFE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Rx_Flow_Ctrl_UP_Pos                                    (1UL)          /*!< UP (Bit 1)                                            */
 #define R_GMAC1_MAC_Rx_Flow_Ctrl_UP_Msk                                    (0x2UL)        /*!< UP (Bitfield-Mask: 0x01)                              */
/* =====================================================  MAC_RxQ_Ctrl4  ===================================================== */
 #define R_GMAC1_MAC_RxQ_Ctrl4_UFFQE_Pos                                    (0UL)          /*!< UFFQE (Bit 0)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl4_UFFQE_Msk                                    (0x1UL)        /*!< UFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl4_UFFQ_Pos                                     (1UL)          /*!< UFFQ (Bit 1)                                          */
 #define R_GMAC1_MAC_RxQ_Ctrl4_UFFQ_Msk                                     (0xeUL)        /*!< UFFQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MAC_RxQ_Ctrl4_MFFQE_Pos                                    (8UL)          /*!< MFFQE (Bit 8)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl4_MFFQE_Msk                                    (0x100UL)      /*!< MFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl4_MFFQ_Pos                                     (9UL)          /*!< MFFQ (Bit 9)                                          */
 #define R_GMAC1_MAC_RxQ_Ctrl4_MFFQ_Msk                                     (0xe00UL)      /*!< MFFQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MAC_RxQ_Ctrl4_VFFQE_Pos                                    (16UL)         /*!< VFFQE (Bit 16)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl4_VFFQE_Msk                                    (0x10000UL)    /*!< VFFQE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl4_VFFQ_Pos                                     (17UL)         /*!< VFFQ (Bit 17)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl4_VFFQ_Msk                                     (0xe0000UL)    /*!< VFFQ (Bitfield-Mask: 0x07)                            */
/* =====================================================  MAC_RxQ_Ctrl0  ===================================================== */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ0EN_Pos                                   (0UL)          /*!< RXQ0EN (Bit 0)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ0EN_Msk                                   (0x3UL)        /*!< RXQ0EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ1EN_Pos                                   (2UL)          /*!< RXQ1EN (Bit 2)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ1EN_Msk                                   (0xcUL)        /*!< RXQ1EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ2EN_Pos                                   (4UL)          /*!< RXQ2EN (Bit 4)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ2EN_Msk                                   (0x30UL)       /*!< RXQ2EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ3EN_Pos                                   (6UL)          /*!< RXQ3EN (Bit 6)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ3EN_Msk                                   (0xc0UL)       /*!< RXQ3EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ4EN_Pos                                   (8UL)          /*!< RXQ4EN (Bit 8)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ4EN_Msk                                   (0x300UL)      /*!< RXQ4EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ5EN_Pos                                   (10UL)         /*!< RXQ5EN (Bit 10)                                       */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ5EN_Msk                                   (0xc00UL)      /*!< RXQ5EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ6EN_Pos                                   (12UL)         /*!< RXQ6EN (Bit 12)                                       */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ6EN_Msk                                   (0x3000UL)     /*!< RXQ6EN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ7EN_Pos                                   (14UL)         /*!< RXQ7EN (Bit 14)                                       */
 #define R_GMAC1_MAC_RxQ_Ctrl0_RXQ7EN_Msk                                   (0xc000UL)     /*!< RXQ7EN (Bitfield-Mask: 0x03)                          */
/* =====================================================  MAC_RxQ_Ctrl1  ===================================================== */
 #define R_GMAC1_MAC_RxQ_Ctrl1_AVCPQ_Pos                                    (0UL)          /*!< AVCPQ (Bit 0)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl1_AVCPQ_Msk                                    (0x7UL)        /*!< AVCPQ (Bitfield-Mask: 0x07)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl1_PTPQ_Pos                                     (4UL)          /*!< PTPQ (Bit 4)                                          */
 #define R_GMAC1_MAC_RxQ_Ctrl1_PTPQ_Msk                                     (0x70UL)       /*!< PTPQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MAC_RxQ_Ctrl1_UPQ_Pos                                      (12UL)         /*!< UPQ (Bit 12)                                          */
 #define R_GMAC1_MAC_RxQ_Ctrl1_UPQ_Msk                                      (0x7000UL)     /*!< UPQ (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MAC_RxQ_Ctrl1_MCBCQ_Pos                                    (16UL)         /*!< MCBCQ (Bit 16)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl1_MCBCQ_Msk                                    (0x70000UL)    /*!< MCBCQ (Bitfield-Mask: 0x07)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl1_MCBCQEN_Pos                                  (20UL)         /*!< MCBCQEN (Bit 20)                                      */
 #define R_GMAC1_MAC_RxQ_Ctrl1_MCBCQEN_Msk                                  (0x100000UL)   /*!< MCBCQEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TACPQE_Pos                                   (21UL)         /*!< TACPQE (Bit 21)                                       */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TACPQE_Msk                                   (0x200000UL)   /*!< TACPQE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TPQC_Pos                                     (22UL)         /*!< TPQC (Bit 22)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TPQC_Msk                                     (0xc00000UL)   /*!< TPQC (Bitfield-Mask: 0x03)                            */
 #define R_GMAC1_MAC_RxQ_Ctrl1_FPRQ_Pos                                     (24UL)         /*!< FPRQ (Bit 24)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl1_FPRQ_Msk                                     (0x7000000UL)  /*!< FPRQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MAC_RxQ_Ctrl1_OMCBCQ_Pos                                   (28UL)         /*!< OMCBCQ (Bit 28)                                       */
 #define R_GMAC1_MAC_RxQ_Ctrl1_OMCBCQ_Msk                                   (0x10000000UL) /*!< OMCBCQ (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TBRQE_Pos                                    (29UL)         /*!< TBRQE (Bit 29)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl1_TBRQE_Msk                                    (0x20000000UL) /*!< TBRQE (Bitfield-Mask: 0x01)                           */
/* =====================================================  MAC_RxQ_Ctrl2  ===================================================== */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ0_Pos                                    (0UL)          /*!< PSRQ0 (Bit 0)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ0_Msk                                    (0xffUL)       /*!< PSRQ0 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ1_Pos                                    (8UL)          /*!< PSRQ1 (Bit 8)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ1_Msk                                    (0xff00UL)     /*!< PSRQ1 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ2_Pos                                    (16UL)         /*!< PSRQ2 (Bit 16)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ2_Msk                                    (0xff0000UL)   /*!< PSRQ2 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ3_Pos                                    (24UL)         /*!< PSRQ3 (Bit 24)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl2_PSRQ3_Msk                                    (0xff000000UL) /*!< PSRQ3 (Bitfield-Mask: 0xff)                           */
/* =====================================================  MAC_RxQ_Ctrl3  ===================================================== */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ4_Pos                                    (0UL)          /*!< PSRQ4 (Bit 0)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ4_Msk                                    (0xffUL)       /*!< PSRQ4 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ5_Pos                                    (8UL)          /*!< PSRQ5 (Bit 8)                                         */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ5_Msk                                    (0xff00UL)     /*!< PSRQ5 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ6_Pos                                    (16UL)         /*!< PSRQ6 (Bit 16)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ6_Msk                                    (0xff0000UL)   /*!< PSRQ6 (Bitfield-Mask: 0xff)                           */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ7_Pos                                    (24UL)         /*!< PSRQ7 (Bit 24)                                        */
 #define R_GMAC1_MAC_RxQ_Ctrl3_PSRQ7_Msk                                    (0xff000000UL) /*!< PSRQ7 (Bitfield-Mask: 0xff)                           */
/* =================================================  MAC_Interrupt_Status  ================================================== */
 #define R_GMAC1_MAC_Interrupt_Status_PMTIS_Pos                             (4UL)          /*!< PMTIS (Bit 4)                                         */
 #define R_GMAC1_MAC_Interrupt_Status_PMTIS_Msk                             (0x10UL)       /*!< PMTIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Status_LPIIS_Pos                             (5UL)          /*!< LPIIS (Bit 5)                                         */
 #define R_GMAC1_MAC_Interrupt_Status_LPIIS_Msk                             (0x20UL)       /*!< LPIIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Status_MMCIS_Pos                             (8UL)          /*!< MMCIS (Bit 8)                                         */
 #define R_GMAC1_MAC_Interrupt_Status_MMCIS_Msk                             (0x100UL)      /*!< MMCIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Status_MMCRXIS_Pos                           (9UL)          /*!< MMCRXIS (Bit 9)                                       */
 #define R_GMAC1_MAC_Interrupt_Status_MMCRXIS_Msk                           (0x200UL)      /*!< MMCRXIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Status_MMCTXIS_Pos                           (10UL)         /*!< MMCTXIS (Bit 10)                                      */
 #define R_GMAC1_MAC_Interrupt_Status_MMCTXIS_Msk                           (0x400UL)      /*!< MMCTXIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Status_MMCRXIPIS_Pos                         (11UL)         /*!< MMCRXIPIS (Bit 11)                                    */
 #define R_GMAC1_MAC_Interrupt_Status_MMCRXIPIS_Msk                         (0x800UL)      /*!< MMCRXIPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Interrupt_Status_TSIS_Pos                              (12UL)         /*!< TSIS (Bit 12)                                         */
 #define R_GMAC1_MAC_Interrupt_Status_TSIS_Msk                              (0x1000UL)     /*!< TSIS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Interrupt_Status_TXSTSIS_Pos                           (13UL)         /*!< TXSTSIS (Bit 13)                                      */
 #define R_GMAC1_MAC_Interrupt_Status_TXSTSIS_Msk                           (0x2000UL)     /*!< TXSTSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Status_RXSTSIS_Pos                           (14UL)         /*!< RXSTSIS (Bit 14)                                      */
 #define R_GMAC1_MAC_Interrupt_Status_RXSTSIS_Msk                           (0x4000UL)     /*!< RXSTSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Status_FPEIS_Pos                             (17UL)         /*!< FPEIS (Bit 17)                                        */
 #define R_GMAC1_MAC_Interrupt_Status_FPEIS_Msk                             (0x20000UL)    /*!< FPEIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Status_MDIOIS_Pos                            (18UL)         /*!< MDIOIS (Bit 18)                                       */
 #define R_GMAC1_MAC_Interrupt_Status_MDIOIS_Msk                            (0x40000UL)    /*!< MDIOIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Interrupt_Status_MFTIS_Pos                             (19UL)         /*!< MFTIS (Bit 19)                                        */
 #define R_GMAC1_MAC_Interrupt_Status_MFTIS_Msk                             (0x80000UL)    /*!< MFTIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Status_MFRIS_Pos                             (20UL)         /*!< MFRIS (Bit 20)                                        */
 #define R_GMAC1_MAC_Interrupt_Status_MFRIS_Msk                             (0x100000UL)   /*!< MFRIS (Bitfield-Mask: 0x01)                           */
/* =================================================  MAC_Interrupt_Enable  ================================================== */
 #define R_GMAC1_MAC_Interrupt_Enable_PHYIE_Pos                             (3UL)          /*!< PHYIE (Bit 3)                                         */
 #define R_GMAC1_MAC_Interrupt_Enable_PHYIE_Msk                             (0x8UL)        /*!< PHYIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Enable_PMTIE_Pos                             (4UL)          /*!< PMTIE (Bit 4)                                         */
 #define R_GMAC1_MAC_Interrupt_Enable_PMTIE_Msk                             (0x10UL)       /*!< PMTIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Enable_LPIIE_Pos                             (5UL)          /*!< LPIIE (Bit 5)                                         */
 #define R_GMAC1_MAC_Interrupt_Enable_LPIIE_Msk                             (0x20UL)       /*!< LPIIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Enable_TSIE_Pos                              (12UL)         /*!< TSIE (Bit 12)                                         */
 #define R_GMAC1_MAC_Interrupt_Enable_TSIE_Msk                              (0x1000UL)     /*!< TSIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Interrupt_Enable_TXSTSIE_Pos                           (13UL)         /*!< TXSTSIE (Bit 13)                                      */
 #define R_GMAC1_MAC_Interrupt_Enable_TXSTSIE_Msk                           (0x2000UL)     /*!< TXSTSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Enable_RXSTSIE_Pos                           (14UL)         /*!< RXSTSIE (Bit 14)                                      */
 #define R_GMAC1_MAC_Interrupt_Enable_RXSTSIE_Msk                           (0x4000UL)     /*!< RXSTSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Interrupt_Enable_FPEIE_Pos                             (17UL)         /*!< FPEIE (Bit 17)                                        */
 #define R_GMAC1_MAC_Interrupt_Enable_FPEIE_Msk                             (0x20000UL)    /*!< FPEIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Interrupt_Enable_MDIOIE_Pos                            (18UL)         /*!< MDIOIE (Bit 18)                                       */
 #define R_GMAC1_MAC_Interrupt_Enable_MDIOIE_Msk                            (0x40000UL)    /*!< MDIOIE (Bitfield-Mask: 0x01)                          */
/* ===================================================  MAC_Rx_Tx_Status  ==================================================== */
 #define R_GMAC1_MAC_Rx_Tx_Status_TJT_Pos                                   (0UL)          /*!< TJT (Bit 0)                                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_TJT_Msk                                   (0x1UL)        /*!< TJT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Rx_Tx_Status_NCARR_Pos                                 (1UL)          /*!< NCARR (Bit 1)                                         */
 #define R_GMAC1_MAC_Rx_Tx_Status_NCARR_Msk                                 (0x2UL)        /*!< NCARR (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_LCARR_Pos                                 (2UL)          /*!< LCARR (Bit 2)                                         */
 #define R_GMAC1_MAC_Rx_Tx_Status_LCARR_Msk                                 (0x4UL)        /*!< LCARR (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_EXDEF_Pos                                 (3UL)          /*!< EXDEF (Bit 3)                                         */
 #define R_GMAC1_MAC_Rx_Tx_Status_EXDEF_Msk                                 (0x8UL)        /*!< EXDEF (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_LCOL_Pos                                  (4UL)          /*!< LCOL (Bit 4)                                          */
 #define R_GMAC1_MAC_Rx_Tx_Status_LCOL_Msk                                  (0x10UL)       /*!< LCOL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Rx_Tx_Status_EXCOL_Pos                                 (5UL)          /*!< EXCOL (Bit 5)                                         */
 #define R_GMAC1_MAC_Rx_Tx_Status_EXCOL_Msk                                 (0x20UL)       /*!< EXCOL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_RWT_Pos                                   (8UL)          /*!< RWT (Bit 8)                                           */
 #define R_GMAC1_MAC_Rx_Tx_Status_RWT_Msk                                   (0x100UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
/* ================================================  MAC_PMT_Control_Status  ================================================= */
 #define R_GMAC1_MAC_PMT_Control_Status_PWRDWN_Pos                          (0UL)          /*!< PWRDWN (Bit 0)                                        */
 #define R_GMAC1_MAC_PMT_Control_Status_PWRDWN_Msk                          (0x1UL)        /*!< PWRDWN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_PMT_Control_Status_MGKPKTEN_Pos                        (1UL)          /*!< MGKPKTEN (Bit 1)                                      */
 #define R_GMAC1_MAC_PMT_Control_Status_MGKPKTEN_Msk                        (0x2UL)        /*!< MGKPKTEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPKTEN_Pos                        (2UL)          /*!< RWKPKTEN (Bit 2)                                      */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPKTEN_Msk                        (0x4UL)        /*!< RWKPKTEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_PMT_Control_Status_MGKPRCVD_Pos                        (5UL)          /*!< MGKPRCVD (Bit 5)                                      */
 #define R_GMAC1_MAC_PMT_Control_Status_MGKPRCVD_Msk                        (0x20UL)       /*!< MGKPRCVD (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPRCVD_Pos                        (6UL)          /*!< RWKPRCVD (Bit 6)                                      */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPRCVD_Msk                        (0x40UL)       /*!< RWKPRCVD (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_PMT_Control_Status_GLBLUCAST_Pos                       (9UL)          /*!< GLBLUCAST (Bit 9)                                     */
 #define R_GMAC1_MAC_PMT_Control_Status_GLBLUCAST_Msk                       (0x200UL)      /*!< GLBLUCAST (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPFE_Pos                          (10UL)         /*!< RWKPFE (Bit 10)                                       */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPFE_Msk                          (0x400UL)      /*!< RWKPFE (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPTR_Pos                          (24UL)         /*!< RWKPTR (Bit 24)                                       */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKPTR_Msk                          (0x1f000000UL) /*!< RWKPTR (Bitfield-Mask: 0x1f)                          */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKFILTRST_Pos                      (31UL)         /*!< RWKFILTRST (Bit 31)                                   */
 #define R_GMAC1_MAC_PMT_Control_Status_RWKFILTRST_Msk                      (0x80000000UL) /*!< RWKFILTRST (Bitfield-Mask: 0x01)                     */
/* =================================================  MAC_RWK_Packet_Filter  ================================================= */
 #define R_GMAC1_MAC_RWK_Packet_Filter_WKUPFRMFTR_Pos                       (0UL)          /*!< WKUPFRMFTR (Bit 0)                                    */
 #define R_GMAC1_MAC_RWK_Packet_Filter_WKUPFRMFTR_Msk                       (0xffffffffUL) /*!< WKUPFRMFTR (Bitfield-Mask: 0xffffffff)                */
/* ================================================  MAC_LPI_Control_Status  ================================================= */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIEN_Pos                          (0UL)          /*!< TLPIEN (Bit 0)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIEN_Msk                          (0x1UL)        /*!< TLPIEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIEX_Pos                          (1UL)          /*!< TLPIEX (Bit 1)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIEX_Msk                          (0x2UL)        /*!< TLPIEX (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIEN_Pos                          (2UL)          /*!< RLPIEN (Bit 2)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIEN_Msk                          (0x4UL)        /*!< RLPIEN (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIEX_Pos                          (3UL)          /*!< RLPIEX (Bit 3)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIEX_Msk                          (0x8UL)        /*!< RLPIEX (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIST_Pos                          (8UL)          /*!< TLPIST (Bit 8)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_TLPIST_Msk                          (0x100UL)      /*!< TLPIST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIST_Pos                          (9UL)          /*!< RLPIST (Bit 9)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_RLPIST_Msk                          (0x200UL)      /*!< RLPIST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_LPIEN_Pos                           (16UL)         /*!< LPIEN (Bit 16)                                        */
 #define R_GMAC1_MAC_LPI_Control_Status_LPIEN_Msk                           (0x10000UL)    /*!< LPIEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_LPI_Control_Status_PLS_Pos                             (17UL)         /*!< PLS (Bit 17)                                          */
 #define R_GMAC1_MAC_LPI_Control_Status_PLS_Msk                             (0x20000UL)    /*!< PLS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_LPI_Control_Status_LPITXA_Pos                          (19UL)         /*!< LPITXA (Bit 19)                                       */
 #define R_GMAC1_MAC_LPI_Control_Status_LPITXA_Msk                          (0x80000UL)    /*!< LPITXA (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_LPI_Control_Status_LPIATE_Pos                          (20UL)         /*!< LPIATE (Bit 20)                                       */
 #define R_GMAC1_MAC_LPI_Control_Status_LPIATE_Msk                          (0x100000UL)   /*!< LPIATE (Bitfield-Mask: 0x01)                          */
/* ================================================  MAC_LPI_Timers_Control  ================================================= */
 #define R_GMAC1_MAC_LPI_Timers_Control_TWT_Pos                             (0UL)          /*!< TWT (Bit 0)                                           */
 #define R_GMAC1_MAC_LPI_Timers_Control_TWT_Msk                             (0xffffUL)     /*!< TWT (Bitfield-Mask: 0xffff)                           */
 #define R_GMAC1_MAC_LPI_Timers_Control_LST_Pos                             (16UL)         /*!< LST (Bit 16)                                          */
 #define R_GMAC1_MAC_LPI_Timers_Control_LST_Msk                             (0x3ff0000UL)  /*!< LST (Bitfield-Mask: 0x3ff)                            */
/* ==================================================  MAC_LPI_Entry_Timer  ================================================== */
 #define R_GMAC1_MAC_LPI_Entry_Timer_LPIET_Pos                              (3UL)          /*!< LPIET (Bit 3)                                         */
 #define R_GMAC1_MAC_LPI_Entry_Timer_LPIET_Msk                              (0xffff8UL)    /*!< LPIET (Bitfield-Mask: 0x1ffff)                        */
/* ==================================================  MAC_1US_Tic_Counter  ================================================== */
 #define R_GMAC1_MAC_1US_Tic_Counter_TIC_1US_CNTR_Pos                       (0UL)          /*!< TIC_1US_CNTR (Bit 0)                                  */
 #define R_GMAC1_MAC_1US_Tic_Counter_TIC_1US_CNTR_Msk                       (0xfffUL)      /*!< TIC_1US_CNTR (Bitfield-Mask: 0xfff)                   */
/* ======================================================  MAC_Version  ====================================================== */
 #define R_GMAC1_MAC_Version_VER_Pos                                        (0UL)          /*!< VER (Bit 0)                                           */
 #define R_GMAC1_MAC_Version_VER_Msk                                        (0xffffUL)     /*!< VER (Bitfield-Mask: 0xffff)                           */
/* =======================================================  MAC_Debug  ======================================================= */
 #define R_GMAC1_MAC_Debug_RPESTS_Pos                                       (0UL)          /*!< RPESTS (Bit 0)                                        */
 #define R_GMAC1_MAC_Debug_RPESTS_Msk                                       (0x1UL)        /*!< RPESTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Debug_RFCFCSTS_Pos                                     (1UL)          /*!< RFCFCSTS (Bit 1)                                      */
 #define R_GMAC1_MAC_Debug_RFCFCSTS_Msk                                     (0x6UL)        /*!< RFCFCSTS (Bitfield-Mask: 0x03)                        */
 #define R_GMAC1_MAC_Debug_TPESTS_Pos                                       (16UL)         /*!< TPESTS (Bit 16)                                       */
 #define R_GMAC1_MAC_Debug_TPESTS_Msk                                       (0x10000UL)    /*!< TPESTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Debug_TFCSTS_Pos                                       (17UL)         /*!< TFCSTS (Bit 17)                                       */
 #define R_GMAC1_MAC_Debug_TFCSTS_Msk                                       (0x60000UL)    /*!< TFCSTS (Bitfield-Mask: 0x03)                          */
/* ====================================================  MAC_HW_Feature0  ==================================================== */
 #define R_GMAC1_MAC_HW_Feature0_MIISEL_Pos                                 (0UL)          /*!< MIISEL (Bit 0)                                        */
 #define R_GMAC1_MAC_HW_Feature0_MIISEL_Msk                                 (0x1UL)        /*!< MIISEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_GMIISEL_Pos                                (1UL)          /*!< GMIISEL (Bit 1)                                       */
 #define R_GMAC1_MAC_HW_Feature0_GMIISEL_Msk                                (0x2UL)        /*!< GMIISEL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_HW_Feature0_HDSEL_Pos                                  (2UL)          /*!< HDSEL (Bit 2)                                         */
 #define R_GMAC1_MAC_HW_Feature0_HDSEL_Msk                                  (0x4UL)        /*!< HDSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature0_VLHASH_Pos                                 (4UL)          /*!< VLHASH (Bit 4)                                        */
 #define R_GMAC1_MAC_HW_Feature0_VLHASH_Msk                                 (0x10UL)       /*!< VLHASH (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_SMASEL_Pos                                 (5UL)          /*!< SMASEL (Bit 5)                                        */
 #define R_GMAC1_MAC_HW_Feature0_SMASEL_Msk                                 (0x20UL)       /*!< SMASEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_RWKSEL_Pos                                 (6UL)          /*!< RWKSEL (Bit 6)                                        */
 #define R_GMAC1_MAC_HW_Feature0_RWKSEL_Msk                                 (0x40UL)       /*!< RWKSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_MGKSEL_Pos                                 (7UL)          /*!< MGKSEL (Bit 7)                                        */
 #define R_GMAC1_MAC_HW_Feature0_MGKSEL_Msk                                 (0x80UL)       /*!< MGKSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_MMCSEL_Pos                                 (8UL)          /*!< MMCSEL (Bit 8)                                        */
 #define R_GMAC1_MAC_HW_Feature0_MMCSEL_Msk                                 (0x100UL)      /*!< MMCSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_ARPOFFSEL_Pos                              (9UL)          /*!< ARPOFFSEL (Bit 9)                                     */
 #define R_GMAC1_MAC_HW_Feature0_ARPOFFSEL_Msk                              (0x200UL)      /*!< ARPOFFSEL (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_HW_Feature0_TSSEL_Pos                                  (12UL)         /*!< TSSEL (Bit 12)                                        */
 #define R_GMAC1_MAC_HW_Feature0_TSSEL_Msk                                  (0x1000UL)     /*!< TSSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature0_EEESEL_Pos                                 (13UL)         /*!< EEESEL (Bit 13)                                       */
 #define R_GMAC1_MAC_HW_Feature0_EEESEL_Msk                                 (0x2000UL)     /*!< EEESEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature0_TXCOESEL_Pos                               (14UL)         /*!< TXCOESEL (Bit 14)                                     */
 #define R_GMAC1_MAC_HW_Feature0_TXCOESEL_Msk                               (0x4000UL)     /*!< TXCOESEL (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_HW_Feature0_RXCOESEL_Pos                               (16UL)         /*!< RXCOESEL (Bit 16)                                     */
 #define R_GMAC1_MAC_HW_Feature0_RXCOESEL_Msk                               (0x10000UL)    /*!< RXCOESEL (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_HW_Feature0_ADDMACADRSEL_Pos                           (18UL)         /*!< ADDMACADRSEL (Bit 18)                                 */
 #define R_GMAC1_MAC_HW_Feature0_ADDMACADRSEL_Msk                           (0x7c0000UL)   /*!< ADDMACADRSEL (Bitfield-Mask: 0x1f)                    */
 #define R_GMAC1_MAC_HW_Feature0_TSSTSSEL_Pos                               (25UL)         /*!< TSSTSSEL (Bit 25)                                     */
 #define R_GMAC1_MAC_HW_Feature0_TSSTSSEL_Msk                               (0x6000000UL)  /*!< TSSTSSEL (Bitfield-Mask: 0x03)                        */
/* ====================================================  MAC_HW_Feature1  ==================================================== */
 #define R_GMAC1_MAC_HW_Feature1_RXFIFOSIZE_Pos                             (0UL)          /*!< RXFIFOSIZE (Bit 0)                                    */
 #define R_GMAC1_MAC_HW_Feature1_RXFIFOSIZE_Msk                             (0x1fUL)       /*!< RXFIFOSIZE (Bitfield-Mask: 0x1f)                      */
 #define R_GMAC1_MAC_HW_Feature1_TXFIFOSIZE_Pos                             (6UL)          /*!< TXFIFOSIZE (Bit 6)                                    */
 #define R_GMAC1_MAC_HW_Feature1_TXFIFOSIZE_Msk                             (0x7c0UL)      /*!< TXFIFOSIZE (Bitfield-Mask: 0x1f)                      */
 #define R_GMAC1_MAC_HW_Feature1_OSTEN_Pos                                  (11UL)         /*!< OSTEN (Bit 11)                                        */
 #define R_GMAC1_MAC_HW_Feature1_OSTEN_Msk                                  (0x800UL)      /*!< OSTEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature1_PTOEN_Pos                                  (12UL)         /*!< PTOEN (Bit 12)                                        */
 #define R_GMAC1_MAC_HW_Feature1_PTOEN_Msk                                  (0x1000UL)     /*!< PTOEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature1_ADDR64_Pos                                 (14UL)         /*!< ADDR64 (Bit 14)                                       */
 #define R_GMAC1_MAC_HW_Feature1_ADDR64_Msk                                 (0xc000UL)     /*!< ADDR64 (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_HW_Feature1_SPHEN_Pos                                  (17UL)         /*!< SPHEN (Bit 17)                                        */
 #define R_GMAC1_MAC_HW_Feature1_SPHEN_Msk                                  (0x20000UL)    /*!< SPHEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature1_AVSEL_Pos                                  (20UL)         /*!< AVSEL (Bit 20)                                        */
 #define R_GMAC1_MAC_HW_Feature1_AVSEL_Msk                                  (0x100000UL)   /*!< AVSEL (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature1_POUOST_Pos                                 (23UL)         /*!< POUOST (Bit 23)                                       */
 #define R_GMAC1_MAC_HW_Feature1_POUOST_Msk                                 (0x800000UL)   /*!< POUOST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature1_HASHTBLSZ_Pos                              (24UL)         /*!< HASHTBLSZ (Bit 24)                                    */
 #define R_GMAC1_MAC_HW_Feature1_HASHTBLSZ_Msk                              (0x3000000UL)  /*!< HASHTBLSZ (Bitfield-Mask: 0x03)                       */
 #define R_GMAC1_MAC_HW_Feature1_L3L4FNUM_Pos                               (27UL)         /*!< L3L4FNUM (Bit 27)                                     */
 #define R_GMAC1_MAC_HW_Feature1_L3L4FNUM_Msk                               (0x78000000UL) /*!< L3L4FNUM (Bitfield-Mask: 0x0f)                        */
/* ====================================================  MAC_HW_Feature2  ==================================================== */
 #define R_GMAC1_MAC_HW_Feature2_RXQCNT_Pos                                 (0UL)          /*!< RXQCNT (Bit 0)                                        */
 #define R_GMAC1_MAC_HW_Feature2_RXQCNT_Msk                                 (0xfUL)        /*!< RXQCNT (Bitfield-Mask: 0x0f)                          */
 #define R_GMAC1_MAC_HW_Feature2_TXQCNT_Pos                                 (6UL)          /*!< TXQCNT (Bit 6)                                        */
 #define R_GMAC1_MAC_HW_Feature2_TXQCNT_Msk                                 (0x3c0UL)      /*!< TXQCNT (Bitfield-Mask: 0x0f)                          */
 #define R_GMAC1_MAC_HW_Feature2_RXCHCNT_Pos                                (12UL)         /*!< RXCHCNT (Bit 12)                                      */
 #define R_GMAC1_MAC_HW_Feature2_RXCHCNT_Msk                                (0xf000UL)     /*!< RXCHCNT (Bitfield-Mask: 0x0f)                         */
 #define R_GMAC1_MAC_HW_Feature2_TXCHCNT_Pos                                (18UL)         /*!< TXCHCNT (Bit 18)                                      */
 #define R_GMAC1_MAC_HW_Feature2_TXCHCNT_Msk                                (0x3c0000UL)   /*!< TXCHCNT (Bitfield-Mask: 0x0f)                         */
 #define R_GMAC1_MAC_HW_Feature2_AUXSNAPNUM_Pos                             (28UL)         /*!< AUXSNAPNUM (Bit 28)                                   */
 #define R_GMAC1_MAC_HW_Feature2_AUXSNAPNUM_Msk                             (0x70000000UL) /*!< AUXSNAPNUM (Bitfield-Mask: 0x07)                      */
/* ====================================================  MAC_HW_Feature3  ==================================================== */
 #define R_GMAC1_MAC_HW_Feature3_NRVF_Pos                                   (0UL)          /*!< NRVF (Bit 0)                                          */
 #define R_GMAC1_MAC_HW_Feature3_NRVF_Msk                                   (0x7UL)        /*!< NRVF (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MAC_HW_Feature3_DVLAN_Pos                                  (5UL)          /*!< DVLAN (Bit 5)                                         */
 #define R_GMAC1_MAC_HW_Feature3_DVLAN_Msk                                  (0x20UL)       /*!< DVLAN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_HW_Feature3_PDUPSEL_Pos                                (9UL)          /*!< PDUPSEL (Bit 9)                                       */
 #define R_GMAC1_MAC_HW_Feature3_PDUPSEL_Msk                                (0x200UL)      /*!< PDUPSEL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_HW_Feature3_ESTSEL_Pos                                 (16UL)         /*!< ESTSEL (Bit 16)                                       */
 #define R_GMAC1_MAC_HW_Feature3_ESTSEL_Msk                                 (0x10000UL)    /*!< ESTSEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature3_ESTDEP_Pos                                 (17UL)         /*!< ESTDEP (Bit 17)                                       */
 #define R_GMAC1_MAC_HW_Feature3_ESTDEP_Msk                                 (0xe0000UL)    /*!< ESTDEP (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_HW_Feature3_ESTWID_Pos                                 (20UL)         /*!< ESTWID (Bit 20)                                       */
 #define R_GMAC1_MAC_HW_Feature3_ESTWID_Msk                                 (0x300000UL)   /*!< ESTWID (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_HW_Feature3_FPESEL_Pos                                 (26UL)         /*!< FPESEL (Bit 26)                                       */
 #define R_GMAC1_MAC_HW_Feature3_FPESEL_Msk                                 (0x4000000UL)  /*!< FPESEL (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_HW_Feature3_TBSSEL_Pos                                 (27UL)         /*!< TBSSEL (Bit 27)                                       */
 #define R_GMAC1_MAC_HW_Feature3_TBSSEL_Msk                                 (0x8000000UL)  /*!< TBSSEL (Bitfield-Mask: 0x01)                          */
/* ===================================================  MAC_MDIO_Address  ==================================================== */
 #define R_GMAC1_MAC_MDIO_Address_GB_Pos                                    (0UL)          /*!< GB (Bit 0)                                            */
 #define R_GMAC1_MAC_MDIO_Address_GB_Msk                                    (0x1UL)        /*!< GB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_MDIO_Address_C45E_Pos                                  (1UL)          /*!< C45E (Bit 1)                                          */
 #define R_GMAC1_MAC_MDIO_Address_C45E_Msk                                  (0x2UL)        /*!< C45E (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_MDIO_Address_GOC_Pos                                   (2UL)          /*!< GOC (Bit 2)                                           */
 #define R_GMAC1_MAC_MDIO_Address_GOC_Msk                                   (0xcUL)        /*!< GOC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MAC_MDIO_Address_SKAP_Pos                                  (4UL)          /*!< SKAP (Bit 4)                                          */
 #define R_GMAC1_MAC_MDIO_Address_SKAP_Msk                                  (0x10UL)       /*!< SKAP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_MDIO_Address_CR_Pos                                    (8UL)          /*!< CR (Bit 8)                                            */
 #define R_GMAC1_MAC_MDIO_Address_CR_Msk                                    (0xf00UL)      /*!< CR (Bitfield-Mask: 0x0f)                              */
 #define R_GMAC1_MAC_MDIO_Address_NTC_Pos                                   (12UL)         /*!< NTC (Bit 12)                                          */
 #define R_GMAC1_MAC_MDIO_Address_NTC_Msk                                   (0x7000UL)     /*!< NTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MAC_MDIO_Address_RDA_Pos                                   (16UL)         /*!< RDA (Bit 16)                                          */
 #define R_GMAC1_MAC_MDIO_Address_RDA_Msk                                   (0x1f0000UL)   /*!< RDA (Bitfield-Mask: 0x1f)                             */
 #define R_GMAC1_MAC_MDIO_Address_PA_Pos                                    (21UL)         /*!< PA (Bit 21)                                           */
 #define R_GMAC1_MAC_MDIO_Address_PA_Msk                                    (0x3e00000UL)  /*!< PA (Bitfield-Mask: 0x1f)                              */
 #define R_GMAC1_MAC_MDIO_Address_BTB_Pos                                   (26UL)         /*!< BTB (Bit 26)                                          */
 #define R_GMAC1_MAC_MDIO_Address_BTB_Msk                                   (0x4000000UL)  /*!< BTB (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_MDIO_Address_PSE_Pos                                   (27UL)         /*!< PSE (Bit 27)                                          */
 #define R_GMAC1_MAC_MDIO_Address_PSE_Msk                                   (0x8000000UL)  /*!< PSE (Bitfield-Mask: 0x01)                             */
/* =====================================================  MAC_MDIO_Data  ===================================================== */
 #define R_GMAC1_MAC_MDIO_Data_GD_Pos                                       (0UL)          /*!< GD (Bit 0)                                            */
 #define R_GMAC1_MAC_MDIO_Data_GD_Msk                                       (0xffffUL)     /*!< GD (Bitfield-Mask: 0xffff)                            */
 #define R_GMAC1_MAC_MDIO_Data_RA_Pos                                       (16UL)         /*!< RA (Bit 16)                                           */
 #define R_GMAC1_MAC_MDIO_Data_RA_Msk                                       (0xffff0000UL) /*!< RA (Bitfield-Mask: 0xffff)                            */
/* ====================================================  MAC_ARP_Address  ==================================================== */
 #define R_GMAC1_MAC_ARP_Address_ARPPA_Pos                                  (0UL)          /*!< ARPPA (Bit 0)                                         */
 #define R_GMAC1_MAC_ARP_Address_ARPPA_Msk                                  (0xffffffffUL) /*!< ARPPA (Bitfield-Mask: 0xffffffff)                     */
/* ====================================================  MAC_CSR_SW_Ctrl  ==================================================== */
 #define R_GMAC1_MAC_CSR_SW_Ctrl_RCWE_Pos                                   (0UL)          /*!< RCWE (Bit 0)                                          */
 #define R_GMAC1_MAC_CSR_SW_Ctrl_RCWE_Msk                                   (0x1UL)        /*!< RCWE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_CSR_SW_Ctrl_SEEN_Pos                                   (8UL)          /*!< SEEN (Bit 8)                                          */
 #define R_GMAC1_MAC_CSR_SW_Ctrl_SEEN_Msk                                   (0x100UL)      /*!< SEEN (Bitfield-Mask: 0x01)                            */
/* ===================================================  MAC_FPE_CTRL_STS  ==================================================== */
 #define R_GMAC1_MAC_FPE_CTRL_STS_EFPE_Pos                                  (0UL)          /*!< EFPE (Bit 0)                                          */
 #define R_GMAC1_MAC_FPE_CTRL_STS_EFPE_Msk                                  (0x1UL)        /*!< EFPE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_SVER_Pos                                  (1UL)          /*!< SVER (Bit 1)                                          */
 #define R_GMAC1_MAC_FPE_CTRL_STS_SVER_Msk                                  (0x2UL)        /*!< SVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_SRSP_Pos                                  (2UL)          /*!< SRSP (Bit 2)                                          */
 #define R_GMAC1_MAC_FPE_CTRL_STS_SRSP_Msk                                  (0x4UL)        /*!< SRSP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_S1_SET_0_Pos                              (3UL)          /*!< S1_SET_0 (Bit 3)                                      */
 #define R_GMAC1_MAC_FPE_CTRL_STS_S1_SET_0_Msk                              (0x8UL)        /*!< S1_SET_0 (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_FPE_CTRL_STS_RVER_Pos                                  (16UL)         /*!< RVER (Bit 16)                                         */
 #define R_GMAC1_MAC_FPE_CTRL_STS_RVER_Msk                                  (0x10000UL)    /*!< RVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_RRSP_Pos                                  (17UL)         /*!< RRSP (Bit 17)                                         */
 #define R_GMAC1_MAC_FPE_CTRL_STS_RRSP_Msk                                  (0x20000UL)    /*!< RRSP (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_TVER_Pos                                  (18UL)         /*!< TVER (Bit 18)                                         */
 #define R_GMAC1_MAC_FPE_CTRL_STS_TVER_Msk                                  (0x40000UL)    /*!< TVER (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_FPE_CTRL_STS_TRSP_Pos                                  (19UL)         /*!< TRSP (Bit 19)                                         */
 #define R_GMAC1_MAC_FPE_CTRL_STS_TRSP_Msk                                  (0x80000UL)    /*!< TRSP (Bitfield-Mask: 0x01)                            */
/* =====================================================  MAC_Ext_Cfg1  ====================================================== */
 #define R_GMAC1_MAC_Ext_Cfg1_SPLOFST_Pos                                   (0UL)          /*!< SPLOFST (Bit 0)                                       */
 #define R_GMAC1_MAC_Ext_Cfg1_SPLOFST_Msk                                   (0x7fUL)       /*!< SPLOFST (Bitfield-Mask: 0x7f)                         */
 #define R_GMAC1_MAC_Ext_Cfg1_SPLM_Pos                                      (8UL)          /*!< SPLM (Bit 8)                                          */
 #define R_GMAC1_MAC_Ext_Cfg1_SPLM_Msk                                      (0x300UL)      /*!< SPLM (Bitfield-Mask: 0x03)                            */
 #define R_GMAC1_MAC_Ext_Cfg1_SAVO_Pos                                      (16UL)         /*!< SAVO (Bit 16)                                         */
 #define R_GMAC1_MAC_Ext_Cfg1_SAVO_Msk                                      (0x7f0000UL)   /*!< SAVO (Bitfield-Mask: 0x7f)                            */
 #define R_GMAC1_MAC_Ext_Cfg1_SAVE_Pos                                      (24UL)         /*!< SAVE (Bit 24)                                         */
 #define R_GMAC1_MAC_Ext_Cfg1_SAVE_Msk                                      (0x1000000UL)  /*!< SAVE (Bitfield-Mask: 0x01)                            */
/* ===================================================  MAC_ADDRESS0_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS0_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS0_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS0_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS0_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS1_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS1_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS2_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS2_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS3_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS3_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS4_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS4_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS5_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS5_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS6_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS6_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS7_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS7_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS8_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS8_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS9_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_ADDRHI_Pos                               (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_ADDRHI_Msk                               (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_DCS_Pos                                  (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_DCS_Msk                                  (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_MBC_Pos                                  (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_MBC_Msk                                  (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_SA_Pos                                   (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_SA_Msk                                   (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_AE_Pos                                   (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS9_HIGH_AE_Msk                                   (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS10_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS10_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS11_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS11_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS12_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS12_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS13_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS13_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS14_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS14_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS15_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS15_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS16_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS16_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS17_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS17_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS18_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS18_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS19_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS19_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS20_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS20_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS21_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS21_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS22_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS22_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS23_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS23_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS24_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS24_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS25_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS25_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS26_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS26_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS27_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS27_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS28_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS28_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS29_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS29_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS30_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS30_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ==================================================  MAC_ADDRESS31_HIGH  =================================================== */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_ADDRHI_Pos                              (0UL)          /*!< ADDRHI (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_ADDRHI_Msk                              (0xffffUL)     /*!< ADDRHI (Bitfield-Mask: 0xffff)                        */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_DCS_Pos                                 (16UL)         /*!< DCS (Bit 16)                                          */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_DCS_Msk                                 (0xff0000UL)   /*!< DCS (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_MBC_Pos                                 (24UL)         /*!< MBC (Bit 24)                                          */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_MBC_Msk                                 (0x3f000000UL) /*!< MBC (Bitfield-Mask: 0x3f)                             */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_SA_Pos                                  (30UL)         /*!< SA (Bit 30)                                           */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_SA_Msk                                  (0x40000000UL) /*!< SA (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_AE_Pos                                  (31UL)         /*!< AE (Bit 31)                                           */
 #define R_GMAC1_MAC_ADDRESS31_HIGH_AE_Msk                                  (0x80000000UL) /*!< AE (Bitfield-Mask: 0x01)                              */
/* ===================================================  MAC_ADDRESS1_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS1_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS1_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS2_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS2_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS2_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS3_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS3_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS3_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS4_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS4_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS4_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS5_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS5_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS5_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS6_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS6_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS6_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS7_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS7_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS7_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS8_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS8_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS8_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS9_LOW  ==================================================== */
 #define R_GMAC1_MAC_ADDRESS9_LOW_ADDRLO_Pos                                (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS9_LOW_ADDRLO_Msk                                (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS10_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS10_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS10_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS11_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS11_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS11_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS12_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS12_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS12_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS13_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS13_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS13_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS14_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS14_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS14_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS15_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS15_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS15_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS16_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS16_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS16_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS17_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS17_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS17_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS18_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS18_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS18_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS19_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS19_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS19_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS20_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS20_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS20_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS21_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS21_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS21_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS22_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS22_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS22_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS23_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS23_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS23_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS24_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS24_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS24_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS25_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS25_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS25_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS26_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS26_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS26_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS27_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS27_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS27_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS28_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS28_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS28_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS29_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS29_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS29_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS30_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS30_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS30_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ===================================================  MAC_ADDRESS31_LOW  =================================================== */
 #define R_GMAC1_MAC_ADDRESS31_LOW_ADDRLO_Pos                               (0UL)          /*!< ADDRLO (Bit 0)                                        */
 #define R_GMAC1_MAC_ADDRESS31_LOW_ADDRLO_Msk                               (0xffffffffUL) /*!< ADDRLO (Bitfield-Mask: 0xffffffff)                    */
/* ======================================================  MMC_Control  ====================================================== */
 #define R_GMAC1_MMC_Control_CNTRST_Pos                                     (0UL)          /*!< CNTRST (Bit 0)                                        */
 #define R_GMAC1_MMC_Control_CNTRST_Msk                                     (0x1UL)        /*!< CNTRST (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_Control_CNTSTOPRO_Pos                                  (1UL)          /*!< CNTSTOPRO (Bit 1)                                     */
 #define R_GMAC1_MMC_Control_CNTSTOPRO_Msk                                  (0x2UL)        /*!< CNTSTOPRO (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Control_RSTONRD_Pos                                    (2UL)          /*!< RSTONRD (Bit 2)                                       */
 #define R_GMAC1_MMC_Control_RSTONRD_Msk                                    (0x4UL)        /*!< RSTONRD (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MMC_Control_CNTFREEZ_Pos                                   (3UL)          /*!< CNTFREEZ (Bit 3)                                      */
 #define R_GMAC1_MMC_Control_CNTFREEZ_Msk                                   (0x8UL)        /*!< CNTFREEZ (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Control_CNTPRST_Pos                                    (4UL)          /*!< CNTPRST (Bit 4)                                       */
 #define R_GMAC1_MMC_Control_CNTPRST_Msk                                    (0x10UL)       /*!< CNTPRST (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MMC_Control_CNTPRSTLVL_Pos                                 (5UL)          /*!< CNTPRSTLVL (Bit 5)                                    */
 #define R_GMAC1_MMC_Control_CNTPRSTLVL_Msk                                 (0x20UL)       /*!< CNTPRSTLVL (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Control_UCDBC_Pos                                      (8UL)          /*!< UCDBC (Bit 8)                                         */
 #define R_GMAC1_MMC_Control_UCDBC_Msk                                      (0x100UL)      /*!< UCDBC (Bitfield-Mask: 0x01)                           */
/* ===================================================  MMC_Rx_Interrupt  ==================================================== */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGBPKTIS_Pos                             (0UL)          /*!< RXGBPKTIS (Bit 0)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGBPKTIS_Msk                             (0x1UL)        /*!< RXGBPKTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGBOCTIS_Pos                             (1UL)          /*!< RXGBOCTIS (Bit 1)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGBOCTIS_Msk                             (0x2UL)        /*!< RXGBOCTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGOCTIS_Pos                              (2UL)          /*!< RXGOCTIS (Bit 2)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXGOCTIS_Msk                              (0x4UL)        /*!< RXGOCTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_RXBCGPIS_Pos                              (3UL)          /*!< RXBCGPIS (Bit 3)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXBCGPIS_Msk                              (0x8UL)        /*!< RXBCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_RXMCGPIS_Pos                              (4UL)          /*!< RXMCGPIS (Bit 4)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXMCGPIS_Msk                              (0x10UL)       /*!< RXMCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_RXCRCERPIS_Pos                            (5UL)          /*!< RXCRCERPIS (Bit 5)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RXCRCERPIS_Msk                            (0x20UL)       /*!< RXCRCERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXALGNERPIS_Pos                           (6UL)          /*!< RXALGNERPIS (Bit 6)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_RXALGNERPIS_Msk                           (0x40UL)       /*!< RXALGNERPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXRUNTPIS_Pos                             (7UL)          /*!< RXRUNTPIS (Bit 7)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXRUNTPIS_Msk                             (0x80UL)       /*!< RXRUNTPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXJABERPIS_Pos                            (8UL)          /*!< RXJABERPIS (Bit 8)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RXJABERPIS_Msk                            (0x100UL)      /*!< RXJABERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXUSIZEGPIS_Pos                           (9UL)          /*!< RXUSIZEGPIS (Bit 9)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_RXUSIZEGPIS_Msk                           (0x200UL)      /*!< RXUSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXOSIZEGPIS_Pos                           (10UL)         /*!< RXOSIZEGPIS (Bit 10)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_RXOSIZEGPIS_Msk                           (0x400UL)      /*!< RXOSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RX64OCTGBPIS_Pos                          (11UL)         /*!< RX64OCTGBPIS (Bit 11)                                 */
 #define R_GMAC1_MMC_Rx_Interrupt_RX64OCTGBPIS_Msk                          (0x800UL)      /*!< RX64OCTGBPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RX65T127OCTGBPIS_Pos                      (12UL)         /*!< RX65T127OCTGBPIS (Bit 12)                             */
 #define R_GMAC1_MMC_Rx_Interrupt_RX65T127OCTGBPIS_Msk                      (0x1000UL)     /*!< RX65T127OCTGBPIS (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_Rx_Interrupt_RX128T255OCTGBPIS_Pos                     (13UL)         /*!< RX128T255OCTGBPIS (Bit 13)                            */
 #define R_GMAC1_MMC_Rx_Interrupt_RX128T255OCTGBPIS_Msk                     (0x2000UL)     /*!< RX128T255OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MMC_Rx_Interrupt_RX256T511OCTGBPIS_Pos                     (14UL)         /*!< RX256T511OCTGBPIS (Bit 14)                            */
 #define R_GMAC1_MMC_Rx_Interrupt_RX256T511OCTGBPIS_Msk                     (0x4000UL)     /*!< RX256T511OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MMC_Rx_Interrupt_RX512T1023OCTGBPIS_Pos                    (15UL)         /*!< RX512T1023OCTGBPIS (Bit 15)                           */
 #define R_GMAC1_MMC_Rx_Interrupt_RX512T1023OCTGBPIS_Msk                    (0x8000UL)     /*!< RX512T1023OCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Rx_Interrupt_RX1024TMAXOCTGBPIS_Pos                    (16UL)         /*!< RX1024TMAXOCTGBPIS (Bit 16)                           */
 #define R_GMAC1_MMC_Rx_Interrupt_RX1024TMAXOCTGBPIS_Msk                    (0x10000UL)    /*!< RX1024TMAXOCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Rx_Interrupt_RXUCGPIS_Pos                              (17UL)         /*!< RXUCGPIS (Bit 17)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXUCGPIS_Msk                              (0x20000UL)    /*!< RXUCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLENERPIS_Pos                            (18UL)         /*!< RXLENERPIS (Bit 18)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLENERPIS_Msk                            (0x40000UL)    /*!< RXLENERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXORANGEPIS_Pos                           (19UL)         /*!< RXORANGEPIS (Bit 19)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_RXORANGEPIS_Msk                           (0x80000UL)    /*!< RXORANGEPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXPAUSPIS_Pos                             (20UL)         /*!< RXPAUSPIS (Bit 20)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RXPAUSPIS_Msk                             (0x100000UL)   /*!< RXPAUSPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXFOVPIS_Pos                              (21UL)         /*!< RXFOVPIS (Bit 21)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXFOVPIS_Msk                              (0x200000UL)   /*!< RXFOVPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_RXVLANGBPIS_Pos                           (22UL)         /*!< RXVLANGBPIS (Bit 22)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_RXVLANGBPIS_Msk                           (0x400000UL)   /*!< RXVLANGBPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXWDOGPIS_Pos                             (23UL)         /*!< RXWDOGPIS (Bit 23)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RXWDOGPIS_Msk                             (0x800000UL)   /*!< RXWDOGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXRCVERRPIS_Pos                           (24UL)         /*!< RXRCVERRPIS (Bit 24)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_RXRCVERRPIS_Msk                           (0x1000000UL)  /*!< RXRCVERRPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_RXCTRLPIS_Pos                             (25UL)         /*!< RXCTRLPIS (Bit 25)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_RXCTRLPIS_Msk                             (0x2000000UL)  /*!< RXCTRLPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLPIUSCIS_Pos                            (26UL)         /*!< RXLPIUSCIS (Bit 26)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLPIUSCIS_Msk                            (0x4000000UL)  /*!< RXLPIUSCIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLPITRCIS_Pos                            (27UL)         /*!< RXLPITRCIS (Bit 27)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_RXLPITRCIS_Msk                            (0x8000000UL)  /*!< RXLPITRCIS (Bitfield-Mask: 0x01)                      */
/* ===================================================  MMC_Tx_Interrupt  ==================================================== */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGBOCTIS_Pos                             (0UL)          /*!< TXGBOCTIS (Bit 0)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGBOCTIS_Msk                             (0x1UL)        /*!< TXGBOCTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGBPKTIS_Pos                             (1UL)          /*!< TXGBPKTIS (Bit 1)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGBPKTIS_Msk                             (0x2UL)        /*!< TXGBPKTIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXBCGPIS_Pos                              (2UL)          /*!< TXBCGPIS (Bit 2)                                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXBCGPIS_Msk                              (0x4UL)        /*!< TXBCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCGPIS_Pos                              (3UL)          /*!< TXMCGPIS (Bit 3)                                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCGPIS_Msk                              (0x8UL)        /*!< TXMCGPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_TX64OCTGBPIS_Pos                          (4UL)          /*!< TX64OCTGBPIS (Bit 4)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_TX64OCTGBPIS_Msk                          (0x10UL)       /*!< TX64OCTGBPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TX65T127OCTGBPIS_Pos                      (5UL)          /*!< TX65T127OCTGBPIS (Bit 5)                              */
 #define R_GMAC1_MMC_Tx_Interrupt_TX65T127OCTGBPIS_Msk                      (0x20UL)       /*!< TX65T127OCTGBPIS (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_Tx_Interrupt_TX128T255OCTGBPIS_Pos                     (6UL)          /*!< TX128T255OCTGBPIS (Bit 6)                             */
 #define R_GMAC1_MMC_Tx_Interrupt_TX128T255OCTGBPIS_Msk                     (0x40UL)       /*!< TX128T255OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MMC_Tx_Interrupt_TX256T511OCTGBPIS_Pos                     (7UL)          /*!< TX256T511OCTGBPIS (Bit 7)                             */
 #define R_GMAC1_MMC_Tx_Interrupt_TX256T511OCTGBPIS_Msk                     (0x80UL)       /*!< TX256T511OCTGBPIS (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MMC_Tx_Interrupt_TX512T1023OCTGBPIS_Pos                    (8UL)          /*!< TX512T1023OCTGBPIS (Bit 8)                            */
 #define R_GMAC1_MMC_Tx_Interrupt_TX512T1023OCTGBPIS_Msk                    (0x100UL)      /*!< TX512T1023OCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Tx_Interrupt_TX1024TMAXOCTGBPIS_Pos                    (9UL)          /*!< TX1024TMAXOCTGBPIS (Bit 9)                            */
 #define R_GMAC1_MMC_Tx_Interrupt_TX1024TMAXOCTGBPIS_Msk                    (0x200UL)      /*!< TX1024TMAXOCTGBPIS (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Tx_Interrupt_TXUCGBPIS_Pos                             (10UL)         /*!< TXUCGBPIS (Bit 10)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TXUCGBPIS_Msk                             (0x400UL)      /*!< TXUCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCGBPIS_Pos                             (11UL)         /*!< TXMCGBPIS (Bit 11)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCGBPIS_Msk                             (0x800UL)      /*!< TXMCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXBCGBPIS_Pos                             (12UL)         /*!< TXBCGBPIS (Bit 12)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TXBCGBPIS_Msk                             (0x1000UL)     /*!< TXBCGBPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXUFLOWERPIS_Pos                          (13UL)         /*!< TXUFLOWERPIS (Bit 13)                                 */
 #define R_GMAC1_MMC_Tx_Interrupt_TXUFLOWERPIS_Msk                          (0x2000UL)     /*!< TXUFLOWERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TXSCOLGPIS_Pos                            (14UL)         /*!< TXSCOLGPIS (Bit 14)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXSCOLGPIS_Msk                            (0x4000UL)     /*!< TXSCOLGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCOLGPIS_Pos                            (15UL)         /*!< TXMCOLGPIS (Bit 15)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXMCOLGPIS_Msk                            (0x8000UL)     /*!< TXMCOLGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXDEFPIS_Pos                              (16UL)         /*!< TXDEFPIS (Bit 16)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXDEFPIS_Msk                              (0x10000UL)    /*!< TXDEFPIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLATCOLPIS_Pos                           (17UL)         /*!< TXLATCOLPIS (Bit 17)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLATCOLPIS_Msk                           (0x20000UL)    /*!< TXLATCOLPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXEXCOLPIS_Pos                            (18UL)         /*!< TXEXCOLPIS (Bit 18)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXEXCOLPIS_Msk                            (0x40000UL)    /*!< TXEXCOLPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXCARERPIS_Pos                            (19UL)         /*!< TXCARERPIS (Bit 19)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXCARERPIS_Msk                            (0x80000UL)    /*!< TXCARERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGOCTIS_Pos                              (20UL)         /*!< TXGOCTIS (Bit 20)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGOCTIS_Msk                              (0x100000UL)   /*!< TXGOCTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGPKTIS_Pos                              (21UL)         /*!< TXGPKTIS (Bit 21)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXGPKTIS_Msk                              (0x200000UL)   /*!< TXGPKTIS (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_TXEXDEFPIS_Pos                            (22UL)         /*!< TXEXDEFPIS (Bit 22)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXEXDEFPIS_Msk                            (0x400000UL)   /*!< TXEXDEFPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXPAUSPIS_Pos                             (23UL)         /*!< TXPAUSPIS (Bit 23)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_TXPAUSPIS_Msk                             (0x800000UL)   /*!< TXPAUSPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_TXVLANGPIS_Pos                            (24UL)         /*!< TXVLANGPIS (Bit 24)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXVLANGPIS_Msk                            (0x1000000UL)  /*!< TXVLANGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXOSIZEGPIS_Pos                           (25UL)         /*!< TXOSIZEGPIS (Bit 25)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_TXOSIZEGPIS_Msk                           (0x2000000UL)  /*!< TXOSIZEGPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLPIUSCIS_Pos                            (26UL)         /*!< TXLPIUSCIS (Bit 26)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLPIUSCIS_Msk                            (0x4000000UL)  /*!< TXLPIUSCIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLPITRCIS_Pos                            (27UL)         /*!< TXLPITRCIS (Bit 27)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_TXLPITRCIS_Msk                            (0x8000000UL)  /*!< TXLPITRCIS (Bitfield-Mask: 0x01)                      */
/* =================================================  MMC_Rx_Interrupt_Mask  ================================================= */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGBPKTIM_Pos                        (0UL)          /*!< RXGBPKTIM (Bit 0)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGBPKTIM_Msk                        (0x1UL)        /*!< RXGBPKTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGBOCTIM_Pos                        (1UL)          /*!< RXGBOCTIM (Bit 1)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGBOCTIM_Msk                        (0x2UL)        /*!< RXGBOCTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGOCTIM_Pos                         (2UL)          /*!< RXGOCTIM (Bit 2)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXGOCTIM_Msk                         (0x4UL)        /*!< RXGOCTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXBCGPIM_Pos                         (3UL)          /*!< RXBCGPIM (Bit 3)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXBCGPIM_Msk                         (0x8UL)        /*!< RXBCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXMCGPIM_Pos                         (4UL)          /*!< RXMCGPIM (Bit 4)                                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXMCGPIM_Msk                         (0x10UL)       /*!< RXMCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXCRCERPIM_Pos                       (5UL)          /*!< RXCRCERPIM (Bit 5)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXCRCERPIM_Msk                       (0x20UL)       /*!< RXCRCERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXALGNERPIM_Pos                      (6UL)          /*!< RXALGNERPIM (Bit 6)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXALGNERPIM_Msk                      (0x40UL)       /*!< RXALGNERPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXRUNTPIM_Pos                        (7UL)          /*!< RXRUNTPIM (Bit 7)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXRUNTPIM_Msk                        (0x80UL)       /*!< RXRUNTPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXJABERPIM_Pos                       (8UL)          /*!< RXJABERPIM (Bit 8)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXJABERPIM_Msk                       (0x100UL)      /*!< RXJABERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXUSIZEGPIM_Pos                      (9UL)          /*!< RXUSIZEGPIM (Bit 9)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXUSIZEGPIM_Msk                      (0x200UL)      /*!< RXUSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXOSIZEGPIM_Pos                      (10UL)         /*!< RXOSIZEGPIM (Bit 10)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXOSIZEGPIM_Msk                      (0x400UL)      /*!< RXOSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX64OCTGBPIM_Pos                     (11UL)         /*!< RX64OCTGBPIM (Bit 11)                                 */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX64OCTGBPIM_Msk                     (0x800UL)      /*!< RX64OCTGBPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX65T127OCTGBPIM_Pos                 (12UL)         /*!< RX65T127OCTGBPIM (Bit 12)                             */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX65T127OCTGBPIM_Msk                 (0x1000UL)     /*!< RX65T127OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX128T255OCTGBPIM_Pos                (13UL)         /*!< RX128T255OCTGBPIM (Bit 13)                            */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX128T255OCTGBPIM_Msk                (0x2000UL)     /*!< RX128T255OCTGBPIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX256T511OCTGBPIM_Pos                (14UL)         /*!< RX256T511OCTGBPIM (Bit 14)                            */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX256T511OCTGBPIM_Msk                (0x4000UL)     /*!< RX256T511OCTGBPIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX512T1023OCTGBPIM_Pos               (15UL)         /*!< RX512T1023OCTGBPIM (Bit 15)                           */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX512T1023OCTGBPIM_Msk               (0x8000UL)     /*!< RX512T1023OCTGBPIM (Bitfield-Mask: 0x01)          */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX1024TMAXOCTGBPIM_Pos               (16UL)         /*!< RX1024TMAXOCTGBPIM (Bit 16)                           */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RX1024TMAXOCTGBPIM_Msk               (0x10000UL)    /*!< RX1024TMAXOCTGBPIM (Bitfield-Mask: 0x01)         */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXUCGPIM_Pos                         (17UL)         /*!< RXUCGPIM (Bit 17)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXUCGPIM_Msk                         (0x20000UL)    /*!< RXUCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLENERPIM_Pos                       (18UL)         /*!< RXLENERPIM (Bit 18)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLENERPIM_Msk                       (0x40000UL)    /*!< RXLENERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXORANGEPIM_Pos                      (19UL)         /*!< RXORANGEPIM (Bit 19)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXORANGEPIM_Msk                      (0x80000UL)    /*!< RXORANGEPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXPAUSPIM_Pos                        (20UL)         /*!< RXPAUSPIM (Bit 20)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXPAUSPIM_Msk                        (0x100000UL)   /*!< RXPAUSPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXFOVPIM_Pos                         (21UL)         /*!< RXFOVPIM (Bit 21)                                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXFOVPIM_Msk                         (0x200000UL)   /*!< RXFOVPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXVLANGBPIM_Pos                      (22UL)         /*!< RXVLANGBPIM (Bit 22)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXVLANGBPIM_Msk                      (0x400000UL)   /*!< RXVLANGBPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXWDOGPIM_Pos                        (23UL)         /*!< RXWDOGPIM (Bit 23)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXWDOGPIM_Msk                        (0x800000UL)   /*!< RXWDOGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXRCVERRPIM_Pos                      (24UL)         /*!< RXRCVERRPIM (Bit 24)                                  */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXRCVERRPIM_Msk                      (0x1000000UL)  /*!< RXRCVERRPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXCTRLPIM_Pos                        (25UL)         /*!< RXCTRLPIM (Bit 25)                                    */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXCTRLPIM_Msk                        (0x2000000UL)  /*!< RXCTRLPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLPIUSCIM_Pos                       (26UL)         /*!< RXLPIUSCIM (Bit 26)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLPIUSCIM_Msk                       (0x4000000UL)  /*!< RXLPIUSCIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLPITRCIM_Pos                       (27UL)         /*!< RXLPITRCIM (Bit 27)                                   */
 #define R_GMAC1_MMC_Rx_Interrupt_Mask_RXLPITRCIM_Msk                       (0x8000000UL)  /*!< RXLPITRCIM (Bitfield-Mask: 0x01)                      */
/* =================================================  MMC_Tx_Interrupt_Mask  ================================================= */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGBOCTIM_Pos                        (0UL)          /*!< TXGBOCTIM (Bit 0)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGBOCTIM_Msk                        (0x1UL)        /*!< TXGBOCTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGBPKTIM_Pos                        (1UL)          /*!< TXGBPKTIM (Bit 1)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGBPKTIM_Msk                        (0x2UL)        /*!< TXGBPKTIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXBCGPIM_Pos                         (2UL)          /*!< TXBCGPIM (Bit 2)                                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXBCGPIM_Msk                         (0x4UL)        /*!< TXBCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCGPIM_Pos                         (3UL)          /*!< TXMCGPIM (Bit 3)                                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCGPIM_Msk                         (0x8UL)        /*!< TXMCGPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX64OCTGBPIM_Pos                     (4UL)          /*!< TX64OCTGBPIM (Bit 4)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX64OCTGBPIM_Msk                     (0x10UL)       /*!< TX64OCTGBPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX65T127OCTGBPIM_Pos                 (5UL)          /*!< TX65T127OCTGBPIM (Bit 5)                              */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX65T127OCTGBPIM_Msk                 (0x20UL)       /*!< TX65T127OCTGBPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX128T255OCTGBPIM_Pos                (6UL)          /*!< TX128T255OCTGBPIM (Bit 6)                             */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX128T255OCTGBPIM_Msk                (0x40UL)       /*!< TX128T255OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX256T511OCTGBPIM_Pos                (7UL)          /*!< TX256T511OCTGBPIM (Bit 7)                             */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX256T511OCTGBPIM_Msk                (0x80UL)       /*!< TX256T511OCTGBPIM (Bitfield-Mask: 0x01)              */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX512T1023OCTGBPIM_Pos               (8UL)          /*!< TX512T1023OCTGBPIM (Bit 8)                            */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX512T1023OCTGBPIM_Msk               (0x100UL)      /*!< TX512T1023OCTGBPIM (Bitfield-Mask: 0x01)           */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX1024TMAXOCTGBPIM_Pos               (9UL)          /*!< TX1024TMAXOCTGBPIM (Bit 9)                            */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TX1024TMAXOCTGBPIM_Msk               (0x200UL)      /*!< TX1024TMAXOCTGBPIM (Bitfield-Mask: 0x01)           */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXUCGBPIM_Pos                        (10UL)         /*!< TXUCGBPIM (Bit 10)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXUCGBPIM_Msk                        (0x400UL)      /*!< TXUCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCGBPIM_Pos                        (11UL)         /*!< TXMCGBPIM (Bit 11)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCGBPIM_Msk                        (0x800UL)      /*!< TXMCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXBCGBPIM_Pos                        (12UL)         /*!< TXBCGBPIM (Bit 12)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXBCGBPIM_Msk                        (0x1000UL)     /*!< TXBCGBPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXUFLOWERPIM_Pos                     (13UL)         /*!< TXUFLOWERPIM (Bit 13)                                 */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXUFLOWERPIM_Msk                     (0x2000UL)     /*!< TXUFLOWERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXSCOLGPIM_Pos                       (14UL)         /*!< TXSCOLGPIM (Bit 14)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXSCOLGPIM_Msk                       (0x4000UL)     /*!< TXSCOLGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCOLGPIM_Pos                       (15UL)         /*!< TXMCOLGPIM (Bit 15)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXMCOLGPIM_Msk                       (0x8000UL)     /*!< TXMCOLGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXDEFPIM_Pos                         (16UL)         /*!< TXDEFPIM (Bit 16)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXDEFPIM_Msk                         (0x10000UL)    /*!< TXDEFPIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLATCOLPIM_Pos                      (17UL)         /*!< TXLATCOLPIM (Bit 17)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLATCOLPIM_Msk                      (0x20000UL)    /*!< TXLATCOLPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXEXCOLPIM_Pos                       (18UL)         /*!< TXEXCOLPIM (Bit 18)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXEXCOLPIM_Msk                       (0x40000UL)    /*!< TXEXCOLPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXCARERPIM_Pos                       (19UL)         /*!< TXCARERPIM (Bit 19)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXCARERPIM_Msk                       (0x80000UL)    /*!< TXCARERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGOCTIM_Pos                         (20UL)         /*!< TXGOCTIM (Bit 20)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGOCTIM_Msk                         (0x100000UL)   /*!< TXGOCTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGPKTIM_Pos                         (21UL)         /*!< TXGPKTIM (Bit 21)                                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXGPKTIM_Msk                         (0x200000UL)   /*!< TXGPKTIM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXEXDEFPIM_Pos                       (22UL)         /*!< TXEXDEFPIM (Bit 22)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXEXDEFPIM_Msk                       (0x400000UL)   /*!< TXEXDEFPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXPAUSPIM_Pos                        (23UL)         /*!< TXPAUSPIM (Bit 23)                                    */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXPAUSPIM_Msk                        (0x800000UL)   /*!< TXPAUSPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXVLANGPIM_Pos                       (24UL)         /*!< TXVLANGPIM (Bit 24)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXVLANGPIM_Msk                       (0x1000000UL)  /*!< TXVLANGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXOSIZEGPIM_Pos                      (25UL)         /*!< TXOSIZEGPIM (Bit 25)                                  */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXOSIZEGPIM_Msk                      (0x2000000UL)  /*!< TXOSIZEGPIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLPIUSCIM_Pos                       (26UL)         /*!< TXLPIUSCIM (Bit 26)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLPIUSCIM_Msk                       (0x4000000UL)  /*!< TXLPIUSCIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLPITRCIM_Pos                       (27UL)         /*!< TXLPITRCIM (Bit 27)                                   */
 #define R_GMAC1_MMC_Tx_Interrupt_Mask_TXLPITRCIM_Msk                       (0x8000000UL)  /*!< TXLPITRCIM (Bitfield-Mask: 0x01)                      */
/* ================================================  Tx_Octet_Count_Good_Bad  ================================================ */
 #define R_GMAC1_Tx_Octet_Count_Good_Bad_TXOCTGB_Pos                        (0UL)          /*!< TXOCTGB (Bit 0)                                       */
 #define R_GMAC1_Tx_Octet_Count_Good_Bad_TXOCTGB_Msk                        (0xffffffffUL) /*!< TXOCTGB (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Packet_Count_Good_Bad  ================================================ */
 #define R_GMAC1_Tx_Packet_Count_Good_Bad_TXPKTGB_Pos                       (0UL)          /*!< TXPKTGB (Bit 0)                                       */
 #define R_GMAC1_Tx_Packet_Count_Good_Bad_TXPKTGB_Msk                       (0xffffffffUL) /*!< TXPKTGB (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Broadcast_Packets_Good  =============================================== */
 #define R_GMAC1_Tx_Broadcast_Packets_Good_TXBCASTG_Pos                     (0UL)          /*!< TXBCASTG (Bit 0)                                      */
 #define R_GMAC1_Tx_Broadcast_Packets_Good_TXBCASTG_Msk                     (0xffffffffUL) /*!< TXBCASTG (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Tx_Multicast_Packets_Good  =============================================== */
 #define R_GMAC1_Tx_Multicast_Packets_Good_TXMCASTG_Pos                     (0UL)          /*!< TXMCASTG (Bit 0)                                      */
 #define R_GMAC1_Tx_Multicast_Packets_Good_TXMCASTG_Msk                     (0xffffffffUL) /*!< TXMCASTG (Bitfield-Mask: 0xffffffff)                */
/* =============================================  Tx_64Octets_Packets_Good_Bad  ============================================== */
 #define R_GMAC1_Tx_64Octets_Packets_Good_Bad_TX64OCTGB_Pos                 (0UL)          /*!< TX64OCTGB (Bit 0)                                     */
 #define R_GMAC1_Tx_64Octets_Packets_Good_Bad_TX64OCTGB_Msk                 (0xffffffffUL) /*!< TX64OCTGB (Bitfield-Mask: 0xffffffff)           */
/* ===========================================  Tx_65To127Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Tx_65To127Octets_Packets_Good_Bad_TX65_127OCTGB_Pos        (0UL)          /*!< TX65_127OCTGB (Bit 0)                           */
 #define R_GMAC1_Tx_65To127Octets_Packets_Good_Bad_TX65_127OCTGB_Msk        (0xffffffffUL) /*!< TX65_127OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_128To255Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Tx_128To255Octets_Packets_Good_Bad_TX128_255OCTGB_Pos      (0UL)          /*!< TX128_255OCTGB (Bit 0)                        */
 #define R_GMAC1_Tx_128To255Octets_Packets_Good_Bad_TX128_255OCTGB_Msk      (0xffffffffUL) /*!< TX128_255OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_256To511Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Tx_256To511Octets_Packets_Good_Bad_TX256_511OCTGB_Pos      (0UL)          /*!< TX256_511OCTGB (Bit 0)                        */
 #define R_GMAC1_Tx_256To511Octets_Packets_Good_Bad_TX256_511OCTGB_Msk      (0xffffffffUL) /*!< TX256_511OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_512To1023Octets_Packets_Good_Bad  ========================================== */
 #define R_GMAC1_Tx_512To1023Octets_Packets_Good_Bad_TX512_1023OCTGB_Pos    (0UL)          /*!< TX512_1023OCTGB (Bit 0)                     */
 #define R_GMAC1_Tx_512To1023Octets_Packets_Good_Bad_TX512_1023OCTGB_Msk    (0xffffffffUL) /*!< TX512_1023OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Tx_1024ToMaxOctets_Packets_Good_Bad  ========================================== */
 #define R_GMAC1_Tx_1024ToMaxOctets_Packets_Good_Bad_TX1024_MAXOCTGB_Pos    (0UL)          /*!< TX1024_MAXOCTGB (Bit 0)                     */
 #define R_GMAC1_Tx_1024ToMaxOctets_Packets_Good_Bad_TX1024_MAXOCTGB_Msk    (0xffffffffUL) /*!< TX1024_MAXOCTGB (Bitfield-Mask: 0xffffffff) */
/* ==============================================  Tx_Unicast_Packets_Good_Bad  ============================================== */
 #define R_GMAC1_Tx_Unicast_Packets_Good_Bad_TXUCASTGB_Pos                  (0UL)          /*!< TXUCASTGB (Bit 0)                                     */
 #define R_GMAC1_Tx_Unicast_Packets_Good_Bad_TXUCASTGB_Msk                  (0xffffffffUL) /*!< TXUCASTGB (Bitfield-Mask: 0xffffffff)            */
/* =============================================  Tx_Multicast_Packets_Good_Bad  ============================================= */
 #define R_GMAC1_Tx_Multicast_Packets_Good_Bad_TXMCASTGB_Pos                (0UL)          /*!< TXMCASTGB (Bit 0)                                     */
 #define R_GMAC1_Tx_Multicast_Packets_Good_Bad_TXMCASTGB_Msk                (0xffffffffUL) /*!< TXMCASTGB (Bitfield-Mask: 0xffffffff)          */
/* =============================================  Tx_Broadcast_Packets_Good_Bad  ============================================= */
 #define R_GMAC1_Tx_Broadcast_Packets_Good_Bad_TXBCASTGB_Pos                (0UL)          /*!< TXBCASTGB (Bit 0)                                     */
 #define R_GMAC1_Tx_Broadcast_Packets_Good_Bad_TXBCASTGB_Msk                (0xffffffffUL) /*!< TXBCASTGB (Bitfield-Mask: 0xffffffff)          */
/* ==============================================  Tx_Underflow_Error_Packets  =============================================== */
 #define R_GMAC1_Tx_Underflow_Error_Packets_TXUNDRFLW_Pos                   (0UL)          /*!< TXUNDRFLW (Bit 0)                                     */
 #define R_GMAC1_Tx_Underflow_Error_Packets_TXUNDRFLW_Msk                   (0xffffffffUL) /*!< TXUNDRFLW (Bitfield-Mask: 0xffffffff)             */
/* ===========================================  Tx_Single_Collision_Good_Packets  ============================================ */
 #define R_GMAC1_Tx_Single_Collision_Good_Packets_TXSNGLCOLG_Pos            (0UL)          /*!< TXSNGLCOLG (Bit 0)                                  */
 #define R_GMAC1_Tx_Single_Collision_Good_Packets_TXSNGLCOLG_Msk            (0xffffffffUL) /*!< TXSNGLCOLG (Bitfield-Mask: 0xffffffff)     */
/* ==========================================  Tx_Multiple_Collision_Good_Packets  =========================================== */
 #define R_GMAC1_Tx_Multiple_Collision_Good_Packets_TXMULTCOLG_Pos          (0UL)          /*!< TXMULTCOLG (Bit 0)                                */
 #define R_GMAC1_Tx_Multiple_Collision_Good_Packets_TXMULTCOLG_Msk          (0xffffffffUL) /*!< TXMULTCOLG (Bitfield-Mask: 0xffffffff)   */
/* ==================================================  Tx_Deferred_Packets  ================================================== */
 #define R_GMAC1_Tx_Deferred_Packets_TXDEFRD_Pos                            (0UL)          /*!< TXDEFRD (Bit 0)                                       */
 #define R_GMAC1_Tx_Deferred_Packets_TXDEFRD_Msk                            (0xffffffffUL) /*!< TXDEFRD (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Tx_Late_Collision_Packets  =============================================== */
 #define R_GMAC1_Tx_Late_Collision_Packets_TXLATECOL_Pos                    (0UL)          /*!< TXLATECOL (Bit 0)                                     */
 #define R_GMAC1_Tx_Late_Collision_Packets_TXLATECOL_Msk                    (0xffffffffUL) /*!< TXLATECOL (Bitfield-Mask: 0xffffffff)              */
/* ============================================  Tx_Excessive_Collision_Packets  ============================================= */
 #define R_GMAC1_Tx_Excessive_Collision_Packets_TXEXSCOL_Pos                (0UL)          /*!< TXEXSCOL (Bit 0)                                      */
 #define R_GMAC1_Tx_Excessive_Collision_Packets_TXEXSCOL_Msk                (0xffffffffUL) /*!< TXEXSCOL (Bitfield-Mask: 0xffffffff)           */
/* ===============================================  Tx_Carrier_Error_Packets  ================================================ */
 #define R_GMAC1_Tx_Carrier_Error_Packets_TXCARR_Pos                        (0UL)          /*!< TXCARR (Bit 0)                                        */
 #define R_GMAC1_Tx_Carrier_Error_Packets_TXCARR_Msk                        (0xffffffffUL) /*!< TXCARR (Bitfield-Mask: 0xffffffff)                    */
/* ==================================================  Tx_Octet_Count_Good  ================================================== */
 #define R_GMAC1_Tx_Octet_Count_Good_TXOCTG_Pos                             (0UL)          /*!< TXOCTG (Bit 0)                                        */
 #define R_GMAC1_Tx_Octet_Count_Good_TXOCTG_Msk                             (0xffffffffUL) /*!< TXOCTG (Bitfield-Mask: 0xffffffff)                    */
/* =================================================  Tx_Packet_Count_Good  ================================================== */
 #define R_GMAC1_Tx_Packet_Count_Good_TXPKTG_Pos                            (0UL)          /*!< TXPKTG (Bit 0)                                        */
 #define R_GMAC1_Tx_Packet_Count_Good_TXPKTG_Msk                            (0xffffffffUL) /*!< TXPKTG (Bitfield-Mask: 0xffffffff)                    */
/* ==============================================  Tx_Excessive_Deferral_Error  ============================================== */
 #define R_GMAC1_Tx_Excessive_Deferral_Error_TXEXSDEF_Pos                   (0UL)          /*!< TXEXSDEF (Bit 0)                                      */
 #define R_GMAC1_Tx_Excessive_Deferral_Error_TXEXSDEF_Msk                   (0xffffffffUL) /*!< TXEXSDEF (Bitfield-Mask: 0xffffffff)              */
/* ===================================================  Tx_Pause_Packets  ==================================================== */
 #define R_GMAC1_Tx_Pause_Packets_TXPAUSE_Pos                               (0UL)          /*!< TXPAUSE (Bit 0)                                       */
 #define R_GMAC1_Tx_Pause_Packets_TXPAUSE_Msk                               (0xffffffffUL) /*!< TXPAUSE (Bitfield-Mask: 0xffffffff)                   */
/* =================================================  Tx_VLAN_Packets_Good  ================================================== */
 #define R_GMAC1_Tx_VLAN_Packets_Good_TXVLANG_Pos                           (0UL)          /*!< TXVLANG (Bit 0)                                       */
 #define R_GMAC1_Tx_VLAN_Packets_Good_TXVLANG_Msk                           (0xffffffffUL) /*!< TXVLANG (Bitfield-Mask: 0xffffffff)                   */
/* =================================================  Tx_OSize_Packets_Good  ================================================= */
 #define R_GMAC1_Tx_OSize_Packets_Good_TXOSIZG_Pos                          (0UL)          /*!< TXOSIZG (Bit 0)                                       */
 #define R_GMAC1_Tx_OSize_Packets_Good_TXOSIZG_Msk                          (0xffffffffUL) /*!< TXOSIZG (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  Rx_Packets_Count_Good_Bad  =============================================== */
 #define R_GMAC1_Rx_Packets_Count_Good_Bad_RXPKTGB_Pos                      (0UL)          /*!< RXPKTGB (Bit 0)                                       */
 #define R_GMAC1_Rx_Packets_Count_Good_Bad_RXPKTGB_Msk                      (0xffffffffUL) /*!< RXPKTGB (Bitfield-Mask: 0xffffffff)                  */
/* ================================================  Rx_Octet_Count_Good_Bad  ================================================ */
 #define R_GMAC1_Rx_Octet_Count_Good_Bad_RXOCTGB_Pos                        (0UL)          /*!< RXOCTGB (Bit 0)                                       */
 #define R_GMAC1_Rx_Octet_Count_Good_Bad_RXOCTGB_Msk                        (0xffffffffUL) /*!< RXOCTGB (Bitfield-Mask: 0xffffffff)                   */
/* ==================================================  Rx_Octet_Count_Good  ================================================== */
 #define R_GMAC1_Rx_Octet_Count_Good_RXOCTG_Pos                             (0UL)          /*!< RXOCTG (Bit 0)                                        */
 #define R_GMAC1_Rx_Octet_Count_Good_RXOCTG_Msk                             (0xffffffffUL) /*!< RXOCTG (Bitfield-Mask: 0xffffffff)                    */
/* ===============================================  Rx_Broadcast_Packets_Good  =============================================== */
 #define R_GMAC1_Rx_Broadcast_Packets_Good_RXBCASTG_Pos                     (0UL)          /*!< RXBCASTG (Bit 0)                                      */
 #define R_GMAC1_Rx_Broadcast_Packets_Good_RXBCASTG_Msk                     (0xffffffffUL) /*!< RXBCASTG (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_Multicast_Packets_Good  =============================================== */
 #define R_GMAC1_Rx_Multicast_Packets_Good_RXMCASTG_Pos                     (0UL)          /*!< RXMCASTG (Bit 0)                                      */
 #define R_GMAC1_Rx_Multicast_Packets_Good_RXMCASTG_Msk                     (0xffffffffUL) /*!< RXMCASTG (Bitfield-Mask: 0xffffffff)                */
/* =================================================  Rx_CRC_Error_Packets  ================================================== */
 #define R_GMAC1_Rx_CRC_Error_Packets_RXCRCERR_Pos                          (0UL)          /*!< RXCRCERR (Bit 0)                                      */
 #define R_GMAC1_Rx_CRC_Error_Packets_RXCRCERR_Msk                          (0xffffffffUL) /*!< RXCRCERR (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  Rx_Alignment_Error_Packets  =============================================== */
 #define R_GMAC1_Rx_Alignment_Error_Packets_RXALGNERR_Pos                   (0UL)          /*!< RXALGNERR (Bit 0)                                     */
 #define R_GMAC1_Rx_Alignment_Error_Packets_RXALGNERR_Msk                   (0xffffffffUL) /*!< RXALGNERR (Bitfield-Mask: 0xffffffff)             */
/* =================================================  Rx_Runt_Error_Packets  ================================================= */
 #define R_GMAC1_Rx_Runt_Error_Packets_RXRUNTERR_Pos                        (0UL)          /*!< RXRUNTERR (Bit 0)                                     */
 #define R_GMAC1_Rx_Runt_Error_Packets_RXRUNTERR_Msk                        (0xffffffffUL) /*!< RXRUNTERR (Bitfield-Mask: 0xffffffff)                 */
/* ================================================  Rx_Jabber_Error_Packets  ================================================ */
 #define R_GMAC1_Rx_Jabber_Error_Packets_RXJABERR_Pos                       (0UL)          /*!< RXJABERR (Bit 0)                                      */
 #define R_GMAC1_Rx_Jabber_Error_Packets_RXJABERR_Msk                       (0xffffffffUL) /*!< RXJABERR (Bitfield-Mask: 0xffffffff)                  */
/* ===============================================  Rx_Undersize_Packets_Good  =============================================== */
 #define R_GMAC1_Rx_Undersize_Packets_Good_RXUNDERSZG_Pos                   (0UL)          /*!< RXUNDERSZG (Bit 0)                                    */
 #define R_GMAC1_Rx_Undersize_Packets_Good_RXUNDERSZG_Msk                   (0xffffffffUL) /*!< RXUNDERSZG (Bitfield-Mask: 0xffffffff)            */
/* ===============================================  Rx_Oversize_Packets_Good  ================================================ */
 #define R_GMAC1_Rx_Oversize_Packets_Good_RXOVERSZG_Pos                     (0UL)          /*!< RXOVERSZG (Bit 0)                                     */
 #define R_GMAC1_Rx_Oversize_Packets_Good_RXOVERSZG_Msk                     (0xffffffffUL) /*!< RXOVERSZG (Bitfield-Mask: 0xffffffff)               */
/* =============================================  Rx_64Octets_Packets_Good_Bad  ============================================== */
 #define R_GMAC1_Rx_64Octets_Packets_Good_Bad_RX64OCTGB_Pos                 (0UL)          /*!< RX64OCTGB (Bit 0)                                     */
 #define R_GMAC1_Rx_64Octets_Packets_Good_Bad_RX64OCTGB_Msk                 (0xffffffffUL) /*!< RX64OCTGB (Bitfield-Mask: 0xffffffff)           */
/* ===========================================  Rx_65To127Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Rx_65To127Octets_Packets_Good_Bad_RX65_127OCTGB_Pos        (0UL)          /*!< RX65_127OCTGB (Bit 0)                           */
 #define R_GMAC1_Rx_65To127Octets_Packets_Good_Bad_RX65_127OCTGB_Msk        (0xffffffffUL) /*!< RX65_127OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_128To255Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Rx_128To255Octets_Packets_Good_Bad_RX128_255OCTGB_Pos      (0UL)          /*!< RX128_255OCTGB (Bit 0)                        */
 #define R_GMAC1_Rx_128To255Octets_Packets_Good_Bad_RX128_255OCTGB_Msk      (0xffffffffUL) /*!< RX128_255OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_256To511Octets_Packets_Good_Bad  =========================================== */
 #define R_GMAC1_Rx_256To511Octets_Packets_Good_Bad_RX256_511OCTGB_Pos      (0UL)          /*!< RX256_511OCTGB (Bit 0)                        */
 #define R_GMAC1_Rx_256To511Octets_Packets_Good_Bad_RX256_511OCTGB_Msk      (0xffffffffUL) /*!< RX256_511OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_512To1023Octets_Packets_Good_Bad  ========================================== */
 #define R_GMAC1_Rx_512To1023Octets_Packets_Good_Bad_RX512_1023OCTGB_Pos    (0UL)          /*!< RX512_1023OCTGB (Bit 0)                     */
 #define R_GMAC1_Rx_512To1023Octets_Packets_Good_Bad_RX512_1023OCTGB_Msk    (0xffffffffUL) /*!< RX512_1023OCTGB (Bitfield-Mask: 0xffffffff) */
/* ==========================================  Rx_1024ToMaxOctets_Packets_Good_Bad  ========================================== */
 #define R_GMAC1_Rx_1024ToMaxOctets_Packets_Good_Bad_RX1024_MAXOCTGB_Pos    (0UL)          /*!< RX1024_MAXOCTGB (Bit 0)                     */
 #define R_GMAC1_Rx_1024ToMaxOctets_Packets_Good_Bad_RX1024_MAXOCTGB_Msk    (0xffffffffUL) /*!< RX1024_MAXOCTGB (Bitfield-Mask: 0xffffffff) */
/* ================================================  Rx_Unicast_Packets_Good  ================================================ */
 #define R_GMAC1_Rx_Unicast_Packets_Good_RXUCASTG_Pos                       (0UL)          /*!< RXUCASTG (Bit 0)                                      */
 #define R_GMAC1_Rx_Unicast_Packets_Good_RXUCASTG_Msk                       (0xffffffffUL) /*!< RXUCASTG (Bitfield-Mask: 0xffffffff)                  */
/* ================================================  Rx_Length_Error_Packets  ================================================ */
 #define R_GMAC1_Rx_Length_Error_Packets_RXLENERR_Pos                       (0UL)          /*!< RXLENERR (Bit 0)                                      */
 #define R_GMAC1_Rx_Length_Error_Packets_RXLENERR_Msk                       (0xffffffffUL) /*!< RXLENERR (Bitfield-Mask: 0xffffffff)                  */
/* =============================================  Rx_Out_Of_Range_Type_Packets  ============================================== */
 #define R_GMAC1_Rx_Out_Of_Range_Type_Packets_RXOUTOFRNG_Pos                (0UL)          /*!< RXOUTOFRNG (Bit 0)                                    */
 #define R_GMAC1_Rx_Out_Of_Range_Type_Packets_RXOUTOFRNG_Msk                (0xffffffffUL) /*!< RXOUTOFRNG (Bitfield-Mask: 0xffffffff)         */
/* ===================================================  Rx_Pause_Packets  ==================================================== */
 #define R_GMAC1_Rx_Pause_Packets_RXPAUSEPKT_Pos                            (0UL)          /*!< RXPAUSEPKT (Bit 0)                                    */
 #define R_GMAC1_Rx_Pause_Packets_RXPAUSEPKT_Msk                            (0xffffffffUL) /*!< RXPAUSEPKT (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_FIFO_Overflow_Packets  ================================================ */
 #define R_GMAC1_Rx_FIFO_Overflow_Packets_RXFIFOOVFL_Pos                    (0UL)          /*!< RXFIFOOVFL (Bit 0)                                    */
 #define R_GMAC1_Rx_FIFO_Overflow_Packets_RXFIFOOVFL_Msk                    (0xffffffffUL) /*!< RXFIFOOVFL (Bitfield-Mask: 0xffffffff)             */
/* ===============================================  Rx_VLAN_Packets_Good_Bad  ================================================ */
 #define R_GMAC1_Rx_VLAN_Packets_Good_Bad_RXVLANPKTGB_Pos                   (0UL)          /*!< RXVLANPKTGB (Bit 0)                                   */
 #define R_GMAC1_Rx_VLAN_Packets_Good_Bad_RXVLANPKTGB_Msk                   (0xffffffffUL) /*!< RXVLANPKTGB (Bitfield-Mask: 0xffffffff)           */
/* ===============================================  Rx_Watchdog_Error_Packets  =============================================== */
 #define R_GMAC1_Rx_Watchdog_Error_Packets_RXWDGERR_Pos                     (0UL)          /*!< RXWDGERR (Bit 0)                                      */
 #define R_GMAC1_Rx_Watchdog_Error_Packets_RXWDGERR_Msk                     (0xffffffffUL) /*!< RXWDGERR (Bitfield-Mask: 0xffffffff)                */
/* ===============================================  Rx_Receive_Error_Packets  ================================================ */
 #define R_GMAC1_Rx_Receive_Error_Packets_RXRCVERR_Pos                      (0UL)          /*!< RXRCVERR (Bit 0)                                      */
 #define R_GMAC1_Rx_Receive_Error_Packets_RXRCVERR_Msk                      (0xffffffffUL) /*!< RXRCVERR (Bitfield-Mask: 0xffffffff)                 */
/* ================================================  Rx_Control_Packets_Good  ================================================ */
 #define R_GMAC1_Rx_Control_Packets_Good_RXCTRLG_Pos                        (0UL)          /*!< RXCTRLG (Bit 0)                                       */
 #define R_GMAC1_Rx_Control_Packets_Good_RXCTRLG_Msk                        (0xffffffffUL) /*!< RXCTRLG (Bitfield-Mask: 0xffffffff)                   */
/* ===================================================  Tx_LPI_USEC_Cntr  ==================================================== */
 #define R_GMAC1_Tx_LPI_USEC_Cntr_TXLPIUSC_Pos                              (0UL)          /*!< TXLPIUSC (Bit 0)                                      */
 #define R_GMAC1_Tx_LPI_USEC_Cntr_TXLPIUSC_Msk                              (0xffffffffUL) /*!< TXLPIUSC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Tx_LPI_Tran_Cntr  ==================================================== */
 #define R_GMAC1_Tx_LPI_Tran_Cntr_TXLPITRC_Pos                              (0UL)          /*!< TXLPITRC (Bit 0)                                      */
 #define R_GMAC1_Tx_LPI_Tran_Cntr_TXLPITRC_Msk                              (0xffffffffUL) /*!< TXLPITRC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Rx_LPI_USEC_Cntr  ==================================================== */
 #define R_GMAC1_Rx_LPI_USEC_Cntr_RXLPIUSC_Pos                              (0UL)          /*!< RXLPIUSC (Bit 0)                                      */
 #define R_GMAC1_Rx_LPI_USEC_Cntr_RXLPIUSC_Msk                              (0xffffffffUL) /*!< RXLPIUSC (Bitfield-Mask: 0xffffffff)                  */
/* ===================================================  Rx_LPI_Tran_Cntr  ==================================================== */
 #define R_GMAC1_Rx_LPI_Tran_Cntr_RXLPITRC_Pos                              (0UL)          /*!< RXLPITRC (Bit 0)                                      */
 #define R_GMAC1_Rx_LPI_Tran_Cntr_RXLPITRC_Msk                              (0xffffffffUL) /*!< RXLPITRC (Bitfield-Mask: 0xffffffff)                  */
/* ===============================================  MMC_IPC_Rx_Interrupt_Mask  =============================================== */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GPIM_Pos                   (0UL)          /*!< RXIPV4GPIM (Bit 0)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GPIM_Msk                   (0x1UL)        /*!< RXIPV4GPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HERPIM_Pos                 (1UL)          /*!< RXIPV4HERPIM (Bit 1)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HERPIM_Msk                 (0x2UL)        /*!< RXIPV4HERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYPIM_Pos               (2UL)          /*!< RXIPV4NOPAYPIM (Bit 2)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYPIM_Msk               (0x4UL)        /*!< RXIPV4NOPAYPIM (Bitfield-Mask: 0x01)                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGPIM_Pos                (3UL)          /*!< RXIPV4FRAGPIM (Bit 3)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGPIM_Msk                (0x8UL)        /*!< RXIPV4FRAGPIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLPIM_Pos               (4UL)          /*!< RXIPV4UDSBLPIM (Bit 4)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLPIM_Msk               (0x10UL)       /*!< RXIPV4UDSBLPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GPIM_Pos                   (5UL)          /*!< RXIPV6GPIM (Bit 5)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GPIM_Msk                   (0x20UL)       /*!< RXIPV6GPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HERPIM_Pos                 (6UL)          /*!< RXIPV6HERPIM (Bit 6)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HERPIM_Msk                 (0x40UL)       /*!< RXIPV6HERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYPIM_Pos               (7UL)          /*!< RXIPV6NOPAYPIM (Bit 7)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYPIM_Msk               (0x80UL)       /*!< RXIPV6NOPAYPIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPGPIM_Pos                    (8UL)          /*!< RXUDPGPIM (Bit 8)                                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPGPIM_Msk                    (0x100UL)      /*!< RXUDPGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPERPIM_Pos                   (9UL)          /*!< RXUDPERPIM (Bit 9)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPERPIM_Msk                   (0x200UL)      /*!< RXUDPERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPGPIM_Pos                    (10UL)         /*!< RXTCPGPIM (Bit 10)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPGPIM_Msk                    (0x400UL)      /*!< RXTCPGPIM (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPERPIM_Pos                   (11UL)         /*!< RXTCPERPIM (Bit 11)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPERPIM_Msk                   (0x800UL)      /*!< RXTCPERPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPGPIM_Pos                   (12UL)         /*!< RXICMPGPIM (Bit 12)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPGPIM_Msk                   (0x1000UL)     /*!< RXICMPGPIM (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPERPIM_Pos                  (13UL)         /*!< RXICMPERPIM (Bit 13)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPERPIM_Msk                  (0x2000UL)     /*!< RXICMPERPIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GOIM_Pos                   (16UL)         /*!< RXIPV4GOIM (Bit 16)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4GOIM_Msk                   (0x10000UL)    /*!< RXIPV4GOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HEROIM_Pos                 (17UL)         /*!< RXIPV4HEROIM (Bit 17)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4HEROIM_Msk                 (0x20000UL)    /*!< RXIPV4HEROIM (Bitfield-Mask: 0x01)                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYOIM_Pos               (18UL)         /*!< RXIPV4NOPAYOIM (Bit 18)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4NOPAYOIM_Msk               (0x40000UL)    /*!< RXIPV4NOPAYOIM (Bitfield-Mask: 0x01)             */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGOIM_Pos                (19UL)         /*!< RXIPV4FRAGOIM (Bit 19)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4FRAGOIM_Msk                (0x80000UL)    /*!< RXIPV4FRAGOIM (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLOIM_Pos               (20UL)         /*!< RXIPV4UDSBLOIM (Bit 20)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV4UDSBLOIM_Msk               (0x100000UL)   /*!< RXIPV4UDSBLOIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GOIM_Pos                   (21UL)         /*!< RXIPV6GOIM (Bit 21)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6GOIM_Msk                   (0x200000UL)   /*!< RXIPV6GOIM (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HEROIM_Pos                 (22UL)         /*!< RXIPV6HEROIM (Bit 22)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6HEROIM_Msk                 (0x400000UL)   /*!< RXIPV6HEROIM (Bitfield-Mask: 0x01)                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYOIM_Pos               (23UL)         /*!< RXIPV6NOPAYOIM (Bit 23)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXIPV6NOPAYOIM_Msk               (0x800000UL)   /*!< RXIPV6NOPAYOIM (Bitfield-Mask: 0x01)            */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPGOIM_Pos                    (24UL)         /*!< RXUDPGOIM (Bit 24)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPGOIM_Msk                    (0x1000000UL)  /*!< RXUDPGOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPEROIM_Pos                   (25UL)         /*!< RXUDPEROIM (Bit 25)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXUDPEROIM_Msk                   (0x2000000UL)  /*!< RXUDPEROIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPGOIM_Pos                    (26UL)         /*!< RXTCPGOIM (Bit 26)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPGOIM_Msk                    (0x4000000UL)  /*!< RXTCPGOIM (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPEROIM_Pos                   (27UL)         /*!< RXTCPEROIM (Bit 27)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXTCPEROIM_Msk                   (0x8000000UL)  /*!< RXTCPEROIM (Bitfield-Mask: 0x01)                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPGOIM_Pos                   (28UL)         /*!< RXICMPGOIM (Bit 28)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPGOIM_Msk                   (0x10000000UL) /*!< RXICMPGOIM (Bitfield-Mask: 0x01)                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPEROIM_Pos                  (29UL)         /*!< RXICMPEROIM (Bit 29)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_Mask_RXICMPEROIM_Msk                  (0x20000000UL) /*!< RXICMPEROIM (Bitfield-Mask: 0x01)                */
/* =================================================  MMC_IPC_Rx_Interrupt  ================================================== */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4GPIS_Pos                        (0UL)          /*!< RXIPV4GPIS (Bit 0)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4GPIS_Msk                        (0x1UL)        /*!< RXIPV4GPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4HERPIS_Pos                      (1UL)          /*!< RXIPV4HERPIS (Bit 1)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4HERPIS_Msk                      (0x2UL)        /*!< RXIPV4HERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYPIS_Pos                    (2UL)          /*!< RXIPV4NOPAYPIS (Bit 2)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYPIS_Msk                    (0x4UL)        /*!< RXIPV4NOPAYPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4FRAGPIS_Pos                     (3UL)          /*!< RXIPV4FRAGPIS (Bit 3)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4FRAGPIS_Msk                     (0x8UL)        /*!< RXIPV4FRAGPIS (Bitfield-Mask: 0x01)                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLPIS_Pos                    (4UL)          /*!< RXIPV4UDSBLPIS (Bit 4)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLPIS_Msk                    (0x10UL)       /*!< RXIPV4UDSBLPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6GPIS_Pos                        (5UL)          /*!< RXIPV6GPIS (Bit 5)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6GPIS_Msk                        (0x20UL)       /*!< RXIPV6GPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6HERPIS_Pos                      (6UL)          /*!< RXIPV6HERPIS (Bit 6)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6HERPIS_Msk                      (0x40UL)       /*!< RXIPV6HERPIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYPIS_Pos                    (7UL)          /*!< RXIPV6NOPAYPIS (Bit 7)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYPIS_Msk                    (0x80UL)       /*!< RXIPV6NOPAYPIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPGPIS_Pos                         (8UL)          /*!< RXUDPGPIS (Bit 8)                                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPGPIS_Msk                         (0x100UL)      /*!< RXUDPGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPERPIS_Pos                        (9UL)          /*!< RXUDPERPIS (Bit 9)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPERPIS_Msk                        (0x200UL)      /*!< RXUDPERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPGPIS_Pos                         (10UL)         /*!< RXTCPGPIS (Bit 10)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPGPIS_Msk                         (0x400UL)      /*!< RXTCPGPIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPERPIS_Pos                        (11UL)         /*!< RXTCPERPIS (Bit 11)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPERPIS_Msk                        (0x800UL)      /*!< RXTCPERPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPGPIS_Pos                        (12UL)         /*!< RXICMPGPIS (Bit 12)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPGPIS_Msk                        (0x1000UL)     /*!< RXICMPGPIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPERPIS_Pos                       (13UL)         /*!< RXICMPERPIS (Bit 13)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPERPIS_Msk                       (0x2000UL)     /*!< RXICMPERPIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4GOIS_Pos                        (16UL)         /*!< RXIPV4GOIS (Bit 16)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4GOIS_Msk                        (0x10000UL)    /*!< RXIPV4GOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4HEROIS_Pos                      (17UL)         /*!< RXIPV4HEROIS (Bit 17)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4HEROIS_Msk                      (0x20000UL)    /*!< RXIPV4HEROIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYOIS_Pos                    (18UL)         /*!< RXIPV4NOPAYOIS (Bit 18)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4NOPAYOIS_Msk                    (0x40000UL)    /*!< RXIPV4NOPAYOIS (Bitfield-Mask: 0x01)                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4FRAGOIS_Pos                     (19UL)         /*!< RXIPV4FRAGOIS (Bit 19)                                */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4FRAGOIS_Msk                     (0x80000UL)    /*!< RXIPV4FRAGOIS (Bitfield-Mask: 0x01)                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLOIS_Pos                    (20UL)         /*!< RXIPV4UDSBLOIS (Bit 20)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV4UDSBLOIS_Msk                    (0x100000UL)   /*!< RXIPV4UDSBLOIS (Bitfield-Mask: 0x01)                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6GOIS_Pos                        (21UL)         /*!< RXIPV6GOIS (Bit 21)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6GOIS_Msk                        (0x200000UL)   /*!< RXIPV6GOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6HEROIS_Pos                      (22UL)         /*!< RXIPV6HEROIS (Bit 22)                                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6HEROIS_Msk                      (0x400000UL)   /*!< RXIPV6HEROIS (Bitfield-Mask: 0x01)                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYOIS_Pos                    (23UL)         /*!< RXIPV6NOPAYOIS (Bit 23)                               */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXIPV6NOPAYOIS_Msk                    (0x800000UL)   /*!< RXIPV6NOPAYOIS (Bitfield-Mask: 0x01)                 */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPGOIS_Pos                         (24UL)         /*!< RXUDPGOIS (Bit 24)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPGOIS_Msk                         (0x1000000UL)  /*!< RXUDPGOIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPEROIS_Pos                        (25UL)         /*!< RXUDPEROIS (Bit 25)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXUDPEROIS_Msk                        (0x2000000UL)  /*!< RXUDPEROIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPGOIS_Pos                         (26UL)         /*!< RXTCPGOIS (Bit 26)                                    */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPGOIS_Msk                         (0x4000000UL)  /*!< RXTCPGOIS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPEROIS_Pos                        (27UL)         /*!< RXTCPEROIS (Bit 27)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXTCPEROIS_Msk                        (0x8000000UL)  /*!< RXTCPEROIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPGOIS_Pos                        (28UL)         /*!< RXICMPGOIS (Bit 28)                                   */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPGOIS_Msk                        (0x10000000UL) /*!< RXICMPGOIS (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPEROIS_Pos                       (29UL)         /*!< RXICMPEROIS (Bit 29)                                  */
 #define R_GMAC1_MMC_IPC_Rx_Interrupt_RXICMPEROIS_Msk                       (0x20000000UL) /*!< RXICMPEROIS (Bitfield-Mask: 0x01)                     */
/* ==================================================  RxIPv4_Good_Packets  ================================================== */
 #define R_GMAC1_RxIPv4_Good_Packets_RXIPV4GDPKT_Pos                        (0UL)          /*!< RXIPV4GDPKT (Bit 0)                                   */
 #define R_GMAC1_RxIPv4_Good_Packets_RXIPV4GDPKT_Msk                        (0xffffffffUL) /*!< RXIPV4GDPKT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv4_Header_Error_Packets  ============================================== */
 #define R_GMAC1_RxIPv4_Header_Error_Packets_RXIPV4HDRERRPKT_Pos            (0UL)          /*!< RXIPV4HDRERRPKT (Bit 0)                             */
 #define R_GMAC1_RxIPv4_Header_Error_Packets_RXIPV4HDRERRPKT_Msk            (0xffffffffUL) /*!< RXIPV4HDRERRPKT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv4_No_Payload_Packets  =============================================== */
 #define R_GMAC1_RxIPv4_No_Payload_Packets_RXIPV4NOPAYPKT_Pos               (0UL)          /*!< RXIPV4NOPAYPKT (Bit 0)                                */
 #define R_GMAC1_RxIPv4_No_Payload_Packets_RXIPV4NOPAYPKT_Msk               (0xffffffffUL) /*!< RXIPV4NOPAYPKT (Bitfield-Mask: 0xffffffff)    */
/* ===============================================  RxIPv4_Fragmented_Packets  =============================================== */
 #define R_GMAC1_RxIPv4_Fragmented_Packets_RXIPV4FRAGPKT_Pos                (0UL)          /*!< RXIPV4FRAGPKT (Bit 0)                                 */
 #define R_GMAC1_RxIPv4_Fragmented_Packets_RXIPV4FRAGPKT_Msk                (0xffffffffUL) /*!< RXIPV4FRAGPKT (Bitfield-Mask: 0xffffffff)      */
/* =========================================  RxIPv4_UDP_Checksum_Disabled_Packets  ========================================== */
 #define R_GMAC1_RxIPv4_UDP_Checksum_Disabled_Packets_RXIPV4UDSBLPKT_Pos    (0UL)          /*!< RXIPV4UDSBLPKT (Bit 0)                      */
 #define R_GMAC1_RxIPv4_UDP_Checksum_Disabled_Packets_RXIPV4UDSBLPKT_Msk    (0xffffffffUL) /*!< RXIPV4UDSBLPKT (Bitfield-Mask: 0xffffffff) */
/* ==================================================  RxIPv6_Good_Packets  ================================================== */
 #define R_GMAC1_RxIPv6_Good_Packets_RXIPV6GDPKT_Pos                        (0UL)          /*!< RXIPV6GDPKT (Bit 0)                                   */
 #define R_GMAC1_RxIPv6_Good_Packets_RXIPV6GDPKT_Msk                        (0xffffffffUL) /*!< RXIPV6GDPKT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv6_Header_Error_Packets  ============================================== */
 #define R_GMAC1_RxIPv6_Header_Error_Packets_RXIPV6HDRERRPKT_Pos            (0UL)          /*!< RXIPV6HDRERRPKT (Bit 0)                             */
 #define R_GMAC1_RxIPv6_Header_Error_Packets_RXIPV6HDRERRPKT_Msk            (0xffffffffUL) /*!< RXIPV6HDRERRPKT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv6_No_Payload_Packets  =============================================== */
 #define R_GMAC1_RxIPv6_No_Payload_Packets_RXIPV6NOPAYPKT_Pos               (0UL)          /*!< RXIPV6NOPAYPKT (Bit 0)                                */
 #define R_GMAC1_RxIPv6_No_Payload_Packets_RXIPV6NOPAYPKT_Msk               (0xffffffffUL) /*!< RXIPV6NOPAYPKT (Bitfield-Mask: 0xffffffff)    */
/* ==================================================  RxUDP_Good_Packets  =================================================== */
 #define R_GMAC1_RxUDP_Good_Packets_RXUDPGDPKT_Pos                          (0UL)          /*!< RXUDPGDPKT (Bit 0)                                    */
 #define R_GMAC1_RxUDP_Good_Packets_RXUDPGDPKT_Msk                          (0xffffffffUL) /*!< RXUDPGDPKT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxUDP_Error_Packets  ================================================== */
 #define R_GMAC1_RxUDP_Error_Packets_RXUDPERRPKT_Pos                        (0UL)          /*!< RXUDPERRPKT (Bit 0)                                   */
 #define R_GMAC1_RxUDP_Error_Packets_RXUDPERRPKT_Msk                        (0xffffffffUL) /*!< RXUDPERRPKT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxTCP_Good_Packets  =================================================== */
 #define R_GMAC1_RxTCP_Good_Packets_RXTCPGDPKT_Pos                          (0UL)          /*!< RXTCPGDPKT (Bit 0)                                    */
 #define R_GMAC1_RxTCP_Good_Packets_RXTCPGDPKT_Msk                          (0xffffffffUL) /*!< RXTCPGDPKT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxTCP_Error_Packets  ================================================== */
 #define R_GMAC1_RxTCP_Error_Packets_RXTCPERRPKT_Pos                        (0UL)          /*!< RXTCPERRPKT (Bit 0)                                   */
 #define R_GMAC1_RxTCP_Error_Packets_RXTCPERRPKT_Msk                        (0xffffffffUL) /*!< RXTCPERRPKT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Good_Packets  ================================================== */
 #define R_GMAC1_RxICMP_Good_Packets_RXICMPGDPKT_Pos                        (0UL)          /*!< RXICMPGDPKT (Bit 0)                                   */
 #define R_GMAC1_RxICMP_Good_Packets_RXICMPGDPKT_Msk                        (0xffffffffUL) /*!< RXICMPGDPKT (Bitfield-Mask: 0xffffffff)               */
/* =================================================  RxICMP_Error_Packets  ================================================== */
 #define R_GMAC1_RxICMP_Error_Packets_RXICMPERRPKT_Pos                      (0UL)          /*!< RXICMPERRPKT (Bit 0)                                  */
 #define R_GMAC1_RxICMP_Error_Packets_RXICMPERRPKT_Msk                      (0xffffffffUL) /*!< RXICMPERRPKT (Bitfield-Mask: 0xffffffff)             */
/* ==================================================  RxIPv4_Good_Octets  =================================================== */
 #define R_GMAC1_RxIPv4_Good_Octets_RXIPV4GDOCT_Pos                         (0UL)          /*!< RXIPV4GDOCT (Bit 0)                                   */
 #define R_GMAC1_RxIPv4_Good_Octets_RXIPV4GDOCT_Msk                         (0xffffffffUL) /*!< RXIPV4GDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv4_Header_Error_Octets  =============================================== */
 #define R_GMAC1_RxIPv4_Header_Error_Octets_RXIPV4HDRERROCT_Pos             (0UL)          /*!< RXIPV4HDRERROCT (Bit 0)                              */
 #define R_GMAC1_RxIPv4_Header_Error_Octets_RXIPV4HDRERROCT_Msk             (0xffffffffUL) /*!< RXIPV4HDRERROCT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv4_No_Payload_Octets  ================================================ */
 #define R_GMAC1_RxIPv4_No_Payload_Octets_RXIPV4NOPAYOCT_Pos                (0UL)          /*!< RXIPV4NOPAYOCT (Bit 0)                                */
 #define R_GMAC1_RxIPv4_No_Payload_Octets_RXIPV4NOPAYOCT_Msk                (0xffffffffUL) /*!< RXIPV4NOPAYOCT (Bitfield-Mask: 0xffffffff)     */
/* ===============================================  RxIPv4_Fragmented_Octets  ================================================ */
 #define R_GMAC1_RxIPv4_Fragmented_Octets_RXIPV4FRAGOCT_Pos                 (0UL)          /*!< RXIPV4FRAGOCT (Bit 0)                                 */
 #define R_GMAC1_RxIPv4_Fragmented_Octets_RXIPV4FRAGOCT_Msk                 (0xffffffffUL) /*!< RXIPV4FRAGOCT (Bitfield-Mask: 0xffffffff)       */
/* ==========================================  RxIPv4_UDP_Checksum_Disable_Octets  =========================================== */
 #define R_GMAC1_RxIPv4_UDP_Checksum_Disable_Octets_RXIPV4UDSBLOCT_Pos      (0UL)          /*!< RXIPV4UDSBLOCT (Bit 0)                        */
 #define R_GMAC1_RxIPv4_UDP_Checksum_Disable_Octets_RXIPV4UDSBLOCT_Msk      (0xffffffffUL) /*!< RXIPV4UDSBLOCT (Bitfield-Mask: 0xffffffff) */
/* ==================================================  RxIPv6_Good_Octets  =================================================== */
 #define R_GMAC1_RxIPv6_Good_Octets_RXIPV6GDOCT_Pos                         (0UL)          /*!< RXIPV6GDOCT (Bit 0)                                   */
 #define R_GMAC1_RxIPv6_Good_Octets_RXIPV6GDOCT_Msk                         (0xffffffffUL) /*!< RXIPV6GDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==============================================  RxIPv6_Header_Error_Octets  =============================================== */
 #define R_GMAC1_RxIPv6_Header_Error_Octets_RXIPV6HDRERROCT_Pos             (0UL)          /*!< RXIPV6HDRERROCT (Bit 0)                              */
 #define R_GMAC1_RxIPv6_Header_Error_Octets_RXIPV6HDRERROCT_Msk             (0xffffffffUL) /*!< RXIPV6HDRERROCT (Bitfield-Mask: 0xffffffff) */
/* ===============================================  RxIPv6_No_Payload_Octets  ================================================ */
 #define R_GMAC1_RxIPv6_No_Payload_Octets_RXIPV6NOPAYOCT_Pos                (0UL)          /*!< RXIPV6NOPAYOCT (Bit 0)                                */
 #define R_GMAC1_RxIPv6_No_Payload_Octets_RXIPV6NOPAYOCT_Msk                (0xffffffffUL) /*!< RXIPV6NOPAYOCT (Bitfield-Mask: 0xffffffff)     */
/* ===================================================  RxUDP_Good_Octets  =================================================== */
 #define R_GMAC1_RxUDP_Good_Octets_RXUDPGDOCT_Pos                           (0UL)          /*!< RXUDPGDOCT (Bit 0)                                    */
 #define R_GMAC1_RxUDP_Good_Octets_RXUDPGDOCT_Msk                           (0xffffffffUL) /*!< RXUDPGDOCT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxUDP_Error_Octets  =================================================== */
 #define R_GMAC1_RxUDP_Error_Octets_RXUDPERROCT_Pos                         (0UL)          /*!< RXUDPERROCT (Bit 0)                                   */
 #define R_GMAC1_RxUDP_Error_Octets_RXUDPERROCT_Msk                         (0xffffffffUL) /*!< RXUDPERROCT (Bitfield-Mask: 0xffffffff)               */
/* ===================================================  RxTCP_Good_Octets  =================================================== */
 #define R_GMAC1_RxTCP_Good_Octets_RXTCPGDOCT_Pos                           (0UL)          /*!< RXTCPGDOCT (Bit 0)                                    */
 #define R_GMAC1_RxTCP_Good_Octets_RXTCPGDOCT_Msk                           (0xffffffffUL) /*!< RXTCPGDOCT (Bitfield-Mask: 0xffffffff)                */
/* ==================================================  RxTCP_Error_Octets  =================================================== */
 #define R_GMAC1_RxTCP_Error_Octets_RXTCPERROCT_Pos                         (0UL)          /*!< RXTCPERROCT (Bit 0)                                   */
 #define R_GMAC1_RxTCP_Error_Octets_RXTCPERROCT_Msk                         (0xffffffffUL) /*!< RXTCPERROCT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Good_Octets  =================================================== */
 #define R_GMAC1_RxICMP_Good_Octets_RXICMPGDOCT_Pos                         (0UL)          /*!< RXICMPGDOCT (Bit 0)                                   */
 #define R_GMAC1_RxICMP_Good_Octets_RXICMPGDOCT_Msk                         (0xffffffffUL) /*!< RXICMPGDOCT (Bitfield-Mask: 0xffffffff)               */
/* ==================================================  RxICMP_Error_Octets  ================================================== */
 #define R_GMAC1_RxICMP_Error_Octets_RXICMPERROCT_Pos                       (0UL)          /*!< RXICMPERROCT (Bit 0)                                  */
 #define R_GMAC1_RxICMP_Error_Octets_RXICMPERROCT_Msk                       (0xffffffffUL) /*!< RXICMPERROCT (Bitfield-Mask: 0xffffffff)              */
/* =================================================  MMC_FPE_Tx_Interrupt  ================================================== */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_FCIS_Pos                              (0UL)          /*!< FCIS (Bit 0)                                          */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_FCIS_Msk                              (0x1UL)        /*!< FCIS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_HRCIS_Pos                             (1UL)          /*!< HRCIS (Bit 1)                                         */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_HRCIS_Msk                             (0x2UL)        /*!< HRCIS (Bitfield-Mask: 0x01)                           */
/* ===============================================  MMC_FPE_Tx_Interrupt_Mask  =============================================== */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_Mask_FCIM_Pos                         (0UL)          /*!< FCIM (Bit 0)                                          */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_Mask_FCIM_Msk                         (0x1UL)        /*!< FCIM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_Mask_HRCIM_Pos                        (1UL)          /*!< HRCIM (Bit 1)                                         */
 #define R_GMAC1_MMC_FPE_Tx_Interrupt_Mask_HRCIM_Msk                        (0x2UL)        /*!< HRCIM (Bitfield-Mask: 0x01)                           */
/* ===============================================  MMC_Tx_FPE_Fragment_Cntr  ================================================ */
 #define R_GMAC1_MMC_Tx_FPE_Fragment_Cntr_TXFFC_Pos                         (0UL)          /*!< TXFFC (Bit 0)                                         */
 #define R_GMAC1_MMC_Tx_FPE_Fragment_Cntr_TXFFC_Msk                         (0xffffffffUL) /*!< TXFFC (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MMC_Tx_Hold_Req_Cntr  ================================================== */
 #define R_GMAC1_MMC_Tx_Hold_Req_Cntr_TXHRC_Pos                             (0UL)          /*!< TXHRC (Bit 0)                                         */
 #define R_GMAC1_MMC_Tx_Hold_Req_Cntr_TXHRC_Msk                             (0xffffffffUL) /*!< TXHRC (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MMC_FPE_Rx_Interrupt  ================================================== */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PAECIS_Pos                            (0UL)          /*!< PAECIS (Bit 0)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PAECIS_Msk                            (0x1UL)        /*!< PAECIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PSECIS_Pos                            (1UL)          /*!< PSECIS (Bit 1)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PSECIS_Msk                            (0x2UL)        /*!< PSECIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PAOCIS_Pos                            (2UL)          /*!< PAOCIS (Bit 2)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_PAOCIS_Msk                            (0x4UL)        /*!< PAOCIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_FCIS_Pos                              (3UL)          /*!< FCIS (Bit 3)                                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_FCIS_Msk                              (0x8UL)        /*!< FCIS (Bitfield-Mask: 0x01)                            */
/* ===============================================  MMC_FPE_Rx_Interrupt_Mask  =============================================== */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PAECIM_Pos                       (0UL)          /*!< PAECIM (Bit 0)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PAECIM_Msk                       (0x1UL)        /*!< PAECIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PSECIM_Pos                       (1UL)          /*!< PSECIM (Bit 1)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PSECIM_Msk                       (0x2UL)        /*!< PSECIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PAOCIM_Pos                       (2UL)          /*!< PAOCIM (Bit 2)                                        */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_PAOCIM_Msk                       (0x4UL)        /*!< PAOCIM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_FCIM_Pos                         (3UL)          /*!< FCIM (Bit 3)                                          */
 #define R_GMAC1_MMC_FPE_Rx_Interrupt_Mask_FCIM_Msk                         (0x8UL)        /*!< FCIM (Bitfield-Mask: 0x01)                            */
/* ============================================  MMC_Rx_Packet_Assembly_Err_Cntr  ============================================ */
 #define R_GMAC1_MMC_Rx_Packet_Assembly_Err_Cntr_PAEC_Pos                   (0UL)          /*!< PAEC (Bit 0)                                          */
 #define R_GMAC1_MMC_Rx_Packet_Assembly_Err_Cntr_PAEC_Msk                   (0xffffffffUL) /*!< PAEC (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  MMC_Rx_Packet_SMD_Err_Cntr  =============================================== */
 #define R_GMAC1_MMC_Rx_Packet_SMD_Err_Cntr_PSEC_Pos                        (0UL)          /*!< PSEC (Bit 0)                                          */
 #define R_GMAC1_MMC_Rx_Packet_SMD_Err_Cntr_PSEC_Msk                        (0xffffffffUL) /*!< PSEC (Bitfield-Mask: 0xffffffff)                      */
/* ============================================  MMC_Rx_Packet_Assembly_OK_Cntr  ============================================= */
 #define R_GMAC1_MMC_Rx_Packet_Assembly_OK_Cntr_PAOC_Pos                    (0UL)          /*!< PAOC (Bit 0)                                          */
 #define R_GMAC1_MMC_Rx_Packet_Assembly_OK_Cntr_PAOC_Msk                    (0xffffffffUL) /*!< PAOC (Bitfield-Mask: 0xffffffff)                   */
/* ===============================================  MMC_Rx_FPE_Fragment_Cntr  ================================================ */
 #define R_GMAC1_MMC_Rx_FPE_Fragment_Cntr_FFC_Pos                           (0UL)          /*!< FFC (Bit 0)                                           */
 #define R_GMAC1_MMC_Rx_FPE_Fragment_Cntr_FFC_Msk                           (0xffffffffUL) /*!< FFC (Bitfield-Mask: 0xffffffff)                       */
/* ==================================================  MAC_L3_L4_CONTROL0  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL0_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL1  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL1_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL2  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL2_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL3  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL3_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL4  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL4_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL5  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL5_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL6  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL6_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_L3_L4_CONTROL7  =================================================== */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3PEN0_Pos                              (0UL)          /*!< L3PEN0 (Bit 0)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3PEN0_Msk                              (0x1UL)        /*!< L3PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3SAM0_Pos                              (2UL)          /*!< L3SAM0 (Bit 2)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3SAM0_Msk                              (0x4UL)        /*!< L3SAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3SAIM0_Pos                             (3UL)          /*!< L3SAIM0 (Bit 3)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3SAIM0_Msk                             (0x8UL)        /*!< L3SAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3DAM0_Pos                              (4UL)          /*!< L3DAM0 (Bit 4)                                        */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3DAM0_Msk                              (0x10UL)       /*!< L3DAM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3DAIM0_Pos                             (5UL)          /*!< L3DAIM0 (Bit 5)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3DAIM0_Msk                             (0x20UL)       /*!< L3DAIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3HSBM0_Pos                             (6UL)          /*!< L3HSBM0 (Bit 6)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3HSBM0_Msk                             (0x7c0UL)      /*!< L3HSBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3HDBM0_Pos                             (11UL)         /*!< L3HDBM0 (Bit 11)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L3HDBM0_Msk                             (0xf800UL)     /*!< L3HDBM0 (Bitfield-Mask: 0x1f)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4PEN0_Pos                              (16UL)         /*!< L4PEN0 (Bit 16)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4PEN0_Msk                              (0x10000UL)    /*!< L4PEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4SPM0_Pos                              (18UL)         /*!< L4SPM0 (Bit 18)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4SPM0_Msk                              (0x40000UL)    /*!< L4SPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4SPIM0_Pos                             (19UL)         /*!< L4SPIM0 (Bit 19)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4SPIM0_Msk                             (0x80000UL)    /*!< L4SPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4DPM0_Pos                              (20UL)         /*!< L4DPM0 (Bit 20)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4DPM0_Msk                              (0x100000UL)   /*!< L4DPM0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4DPIM0_Pos                             (21UL)         /*!< L4DPIM0 (Bit 21)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_L4DPIM0_Msk                             (0x200000UL)   /*!< L4DPIM0 (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_DMCHN0_Pos                              (24UL)         /*!< DMCHN0 (Bit 24)                                       */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_DMCHN0_Msk                              (0x7000000UL)  /*!< DMCHN0 (Bitfield-Mask: 0x07)                          */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_DMCHEN0_Pos                             (28UL)         /*!< DMCHEN0 (Bit 28)                                      */
 #define R_GMAC1_MAC_L3_L4_CONTROL7_DMCHEN0_Msk                             (0x10000000UL) /*!< DMCHEN0 (Bitfield-Mask: 0x01)                         */
/* ==================================================  MAC_LAYER4_ADDRESS0  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS0_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS0_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS0_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS0_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS1  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS1_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS1_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS1_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS1_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS2  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS2_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS2_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS2_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS2_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS3  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS3_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS3_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS3_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS3_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS4  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS4_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS4_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS4_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS4_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS5  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS5_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS5_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS5_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS5_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS6  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS6_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS6_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS6_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS6_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* ==================================================  MAC_LAYER4_ADDRESS7  ================================================== */
 #define R_GMAC1_MAC_LAYER4_ADDRESS7_L4SP0_Pos                              (0UL)          /*!< L4SP0 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS7_L4SP0_Msk                              (0xffffUL)     /*!< L4SP0 (Bitfield-Mask: 0xffff)                         */
 #define R_GMAC1_MAC_LAYER4_ADDRESS7_L4DP0_Pos                              (16UL)         /*!< L4DP0 (Bit 16)                                        */
 #define R_GMAC1_MAC_LAYER4_ADDRESS7_L4DP0_Msk                              (0xffff0000UL) /*!< L4DP0 (Bitfield-Mask: 0xffff)                         */
/* =================================================  MAC_LAYER3_ADDR0_REG0  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG0_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG0_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG1  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG1_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG1_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG2  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG2_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG2_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG3  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG3_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG3_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG4  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG4_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG4_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG5  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG5_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG5_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG6  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG6_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG6_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR0_REG7  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG7_L3A00_Pos                            (0UL)          /*!< L3A00 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR0_REG7_L3A00_Msk                            (0xffffffffUL) /*!< L3A00 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG0  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG0_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG0_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG1  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG1_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG1_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG2  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG2_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG2_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG3  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG3_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG3_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG4  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG4_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG4_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG5  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG5_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG5_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG6  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG6_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG6_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR1_REG7  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG7_L3A10_Pos                            (0UL)          /*!< L3A10 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR1_REG7_L3A10_Msk                            (0xffffffffUL) /*!< L3A10 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG0  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG0_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG0_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG1  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG1_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG1_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG2  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG2_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG2_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG3  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG3_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG3_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG4  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG4_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG4_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG5  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG5_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG5_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG6  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG6_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG6_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR2_REG7  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG7_L3A20_Pos                            (0UL)          /*!< L3A20 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR2_REG7_L3A20_Msk                            (0xffffffffUL) /*!< L3A20 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG0  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG0_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG0_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG1  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG1_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG1_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG2  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG2_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG2_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG3  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG3_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG3_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG4  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG4_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG4_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG5  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG5_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG5_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG6  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG6_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG6_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_LAYER3_ADDR3_REG7  ================================================= */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG7_L3A30_Pos                            (0UL)          /*!< L3A30 (Bit 0)                                         */
 #define R_GMAC1_MAC_LAYER3_ADDR3_REG7_L3A30_Msk                            (0xffffffffUL) /*!< L3A30 (Bitfield-Mask: 0xffffffff)                     */
/* =================================================  MAC_Indir_Access_Ctrl  ================================================= */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_OB_Pos                               (0UL)          /*!< OB (Bit 0)                                            */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_OB_Msk                               (0x1UL)        /*!< OB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_COM_Pos                              (1UL)          /*!< COM (Bit 1)                                           */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_COM_Msk                              (0x2UL)        /*!< COM (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_AUTO_Pos                             (5UL)          /*!< AUTO (Bit 5)                                          */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_AUTO_Msk                             (0x20UL)       /*!< AUTO (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_AOFF_Pos                             (8UL)          /*!< AOFF (Bit 8)                                          */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_AOFF_Msk                             (0xff00UL)     /*!< AOFF (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_MSEL_Pos                             (16UL)         /*!< MSEL (Bit 16)                                         */
 #define R_GMAC1_MAC_Indir_Access_Ctrl_MSEL_Msk                             (0xf0000UL)    /*!< MSEL (Bitfield-Mask: 0x0f)                            */
/* =================================================  MAC_Indir_Access_Data  ================================================= */
 #define R_GMAC1_MAC_Indir_Access_Data_DATA_Pos                             (0UL)          /*!< DATA (Bit 0)                                          */
 #define R_GMAC1_MAC_Indir_Access_Data_DATA_Msk                             (0xffffffffUL) /*!< DATA (Bitfield-Mask: 0xffffffff)                      */
/* =================================================  MAC_Timestamp_Control  ================================================= */
 #define R_GMAC1_MAC_Timestamp_Control_TSENA_Pos                            (0UL)          /*!< TSENA (Bit 0)                                         */
 #define R_GMAC1_MAC_Timestamp_Control_TSENA_Msk                            (0x1UL)        /*!< TSENA (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Timestamp_Control_TSTRIG_Pos                           (4UL)          /*!< TSTRIG (Bit 4)                                        */
 #define R_GMAC1_MAC_Timestamp_Control_TSTRIG_Msk                           (0x10UL)       /*!< TSTRIG (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Timestamp_Control_TSENALL_Pos                          (8UL)          /*!< TSENALL (Bit 8)                                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSENALL_Msk                          (0x100UL)      /*!< TSENALL (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Timestamp_Control_TSCTRLSSR_Pos                        (9UL)          /*!< TSCTRLSSR (Bit 9)                                     */
 #define R_GMAC1_MAC_Timestamp_Control_TSCTRLSSR_Msk                        (0x200UL)      /*!< TSCTRLSSR (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSVER2ENA_Pos                        (10UL)         /*!< TSVER2ENA (Bit 10)                                    */
 #define R_GMAC1_MAC_Timestamp_Control_TSVER2ENA_Msk                        (0x400UL)      /*!< TSVER2ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPENA_Pos                          (11UL)         /*!< TSIPENA (Bit 11)                                      */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPENA_Msk                          (0x800UL)      /*!< TSIPENA (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPV6ENA_Pos                        (12UL)         /*!< TSIPV6ENA (Bit 12)                                    */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPV6ENA_Msk                        (0x1000UL)     /*!< TSIPV6ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPV4ENA_Pos                        (13UL)         /*!< TSIPV4ENA (Bit 13)                                    */
 #define R_GMAC1_MAC_Timestamp_Control_TSIPV4ENA_Msk                        (0x2000UL)     /*!< TSIPV4ENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSEVNTENA_Pos                        (14UL)         /*!< TSEVNTENA (Bit 14)                                    */
 #define R_GMAC1_MAC_Timestamp_Control_TSEVNTENA_Msk                        (0x4000UL)     /*!< TSEVNTENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_TSMSTRENA_Pos                        (15UL)         /*!< TSMSTRENA (Bit 15)                                    */
 #define R_GMAC1_MAC_Timestamp_Control_TSMSTRENA_Msk                        (0x8000UL)     /*!< TSMSTRENA (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Control_SNAPTYPSEL_Pos                       (16UL)         /*!< SNAPTYPSEL (Bit 16)                                   */
 #define R_GMAC1_MAC_Timestamp_Control_SNAPTYPSEL_Msk                       (0x30000UL)    /*!< SNAPTYPSEL (Bitfield-Mask: 0x03)                      */
 #define R_GMAC1_MAC_Timestamp_Control_TSENMACADDR_Pos                      (18UL)         /*!< TSENMACADDR (Bit 18)                                  */
 #define R_GMAC1_MAC_Timestamp_Control_TSENMACADDR_Msk                      (0x40000UL)    /*!< TSENMACADDR (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MAC_Timestamp_Control_CSC_Pos                              (19UL)         /*!< CSC (Bit 19)                                          */
 #define R_GMAC1_MAC_Timestamp_Control_CSC_Msk                              (0x80000UL)    /*!< CSC (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MAC_Timestamp_Control_TXTSSTSM_Pos                         (24UL)         /*!< TXTSSTSM (Bit 24)                                     */
 #define R_GMAC1_MAC_Timestamp_Control_TXTSSTSM_Msk                         (0x1000000UL)  /*!< TXTSSTSM (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_Timestamp_Control_AV8021ASMEN_Pos                      (28UL)         /*!< AV8021ASMEN (Bit 28)                                  */
 #define R_GMAC1_MAC_Timestamp_Control_AV8021ASMEN_Msk                      (0x10000000UL) /*!< AV8021ASMEN (Bitfield-Mask: 0x01)                    */
/* ================================================  MAC_System_Time_Seconds  ================================================ */
 #define R_GMAC1_MAC_System_Time_Seconds_TSS_Pos                            (0UL)          /*!< TSS (Bit 0)                                           */
 #define R_GMAC1_MAC_System_Time_Seconds_TSS_Msk                            (0xffffffffUL) /*!< TSS (Bitfield-Mask: 0xffffffff)                       */
/* ==============================================  MAC_System_Time_Nanoseconds  ============================================== */
 #define R_GMAC1_MAC_System_Time_Nanoseconds_TSSS_Pos                       (0UL)          /*!< TSSS (Bit 0)                                          */
 #define R_GMAC1_MAC_System_Time_Nanoseconds_TSSS_Msk                       (0x7fffffffUL) /*!< TSSS (Bitfield-Mask: 0x7fffffff)                      */
/* =================================================  MAC_Timestamp_Status  ================================================== */
 #define R_GMAC1_MAC_Timestamp_Status_AUXTSTRIG_Pos                         (2UL)          /*!< AUXTSTRIG (Bit 2)                                     */
 #define R_GMAC1_MAC_Timestamp_Status_AUXTSTRIG_Msk                         (0x4UL)        /*!< AUXTSTRIG (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_Timestamp_Status_TXTSSIS_Pos                           (15UL)         /*!< TXTSSIS (Bit 15)                                      */
 #define R_GMAC1_MAC_Timestamp_Status_TXTSSIS_Msk                           (0x8000UL)     /*!< TXTSSIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_Timestamp_Status_ATSSTN_Pos                            (16UL)         /*!< ATSSTN (Bit 16)                                       */
 #define R_GMAC1_MAC_Timestamp_Status_ATSSTN_Msk                            (0x30000UL)    /*!< ATSSTN (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MAC_Timestamp_Status_ATSSTM_Pos                            (24UL)         /*!< ATSSTM (Bit 24)                                       */
 #define R_GMAC1_MAC_Timestamp_Status_ATSSTM_Msk                            (0x1000000UL)  /*!< ATSSTM (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Timestamp_Status_ATSNS_Pos                             (25UL)         /*!< ATSNS (Bit 25)                                        */
 #define R_GMAC1_MAC_Timestamp_Status_ATSNS_Msk                             (0x3e000000UL) /*!< ATSNS (Bitfield-Mask: 0x1f)                           */
/* ==========================================  MAC_Tx_Timestamp_Status_Nanoseconds  ========================================== */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSLO_Pos            (0UL)          /*!< TXTSSLO (Bit 0)                                     */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSLO_Msk            (0x7fffffffUL) /*!< TXTSSLO (Bitfield-Mask: 0x7fffffff)        */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSMIS_Pos           (31UL)         /*!< TXTSSMIS (Bit 31)                                 */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Nanoseconds_TXTSSMIS_Msk           (0x80000000UL) /*!< TXTSSMIS (Bitfield-Mask: 0x01)            */
/* ============================================  MAC_Tx_Timestamp_Status_Seconds  ============================================ */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Seconds_TXTSSHI_Pos                (0UL)          /*!< TXTSSHI (Bit 0)                                       */
 #define R_GMAC1_MAC_Tx_Timestamp_Status_Seconds_TXTSSHI_Msk                (0xffffffffUL) /*!< TXTSSHI (Bitfield-Mask: 0xffffffff)            */
/* =================================================  MAC_Auxiliary_Control  ================================================= */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSFC_Pos                            (0UL)          /*!< ATSFC (Bit 0)                                         */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSFC_Msk                            (0x1UL)        /*!< ATSFC (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSEN0_Pos                           (4UL)          /*!< ATSEN0 (Bit 4)                                        */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSEN0_Msk                           (0x10UL)       /*!< ATSEN0 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSEN1_Pos                           (5UL)          /*!< ATSEN1 (Bit 5)                                        */
 #define R_GMAC1_MAC_Auxiliary_Control_ATSEN1_Msk                           (0x20UL)       /*!< ATSEN1 (Bitfield-Mask: 0x01)                          */
/* ==========================================  MAC_Auxiliary_Timestamp_Nanoseconds  ========================================== */
 #define R_GMAC1_MAC_Auxiliary_Timestamp_Nanoseconds_AUXTSLO_Pos            (0UL)          /*!< AUXTSLO (Bit 0)                                     */
 #define R_GMAC1_MAC_Auxiliary_Timestamp_Nanoseconds_AUXTSLO_Msk            (0x7fffffffUL) /*!< AUXTSLO (Bitfield-Mask: 0x7fffffff)        */
/* ============================================  MAC_Auxiliary_Timestamp_Seconds  ============================================ */
 #define R_GMAC1_MAC_Auxiliary_Timestamp_Seconds_AUXTSHI_Pos                (0UL)          /*!< AUXTSHI (Bit 0)                                       */
 #define R_GMAC1_MAC_Auxiliary_Timestamp_Seconds_AUXTSHI_Msk                (0xffffffffUL) /*!< AUXTSHI (Bitfield-Mask: 0xffffffff)            */
/* ============================================  MAC_Timestamp_Ingress_Asym_Corr  ============================================ */
 #define R_GMAC1_MAC_Timestamp_Ingress_Asym_Corr_OSTIAC_Pos                 (0UL)          /*!< OSTIAC (Bit 0)                                        */
 #define R_GMAC1_MAC_Timestamp_Ingress_Asym_Corr_OSTIAC_Msk                 (0xffffffffUL) /*!< OSTIAC (Bitfield-Mask: 0xffffffff)              */
/* ============================================  MAC_Timestamp_Egress_Asym_Corr  ============================================= */
 #define R_GMAC1_MAC_Timestamp_Egress_Asym_Corr_OSTEAC_Pos                  (0UL)          /*!< OSTEAC (Bit 0)                                        */
 #define R_GMAC1_MAC_Timestamp_Egress_Asym_Corr_OSTEAC_Msk                  (0xffffffffUL) /*!< OSTEAC (Bitfield-Mask: 0xffffffff)               */
/* =========================================  MAC_Timestamp_Ingress_Corr_Nanosecond  ========================================= */
 #define R_GMAC1_MAC_Timestamp_Ingress_Corr_Nanosecond_TSIC_Pos             (0UL)          /*!< TSIC (Bit 0)                                         */
 #define R_GMAC1_MAC_Timestamp_Ingress_Corr_Nanosecond_TSIC_Msk             (0xffffffffUL) /*!< TSIC (Bitfield-Mask: 0xffffffff)            */
/* =========================================  MAC_Timestamp_Egress_Corr_Nanosecond  ========================================== */
 #define R_GMAC1_MAC_Timestamp_Egress_Corr_Nanosecond_TSEC_Pos              (0UL)          /*!< TSEC (Bit 0)                                          */
 #define R_GMAC1_MAC_Timestamp_Egress_Corr_Nanosecond_TSEC_Msk              (0xffffffffUL) /*!< TSEC (Bitfield-Mask: 0xffffffff)             */
/* =========================================  MAC_Timestamp_Ingress_Corr_Subnanosec  ========================================= */
 #define R_GMAC1_MAC_Timestamp_Ingress_Corr_Subnanosec_TSICSNS_Pos          (8UL)          /*!< TSICSNS (Bit 8)                                   */
 #define R_GMAC1_MAC_Timestamp_Ingress_Corr_Subnanosec_TSICSNS_Msk          (0xff00UL)     /*!< TSICSNS (Bitfield-Mask: 0xff)                */
/* =========================================  MAC_Timestamp_Egress_Corr_Subnanosec  ========================================== */
 #define R_GMAC1_MAC_Timestamp_Egress_Corr_Subnanosec_TSECSNS_Pos           (8UL)          /*!< TSECSNS (Bit 8)                                    */
 #define R_GMAC1_MAC_Timestamp_Egress_Corr_Subnanosec_TSECSNS_Msk           (0xff00UL)     /*!< TSECSNS (Bitfield-Mask: 0xff)                 */
/* =============================================  MAC_Timestamp_Ingress_Latency  ============================================= */
 #define R_GMAC1_MAC_Timestamp_Ingress_Latency_ITLSNS_Pos                   (8UL)          /*!< ITLSNS (Bit 8)                                        */
 #define R_GMAC1_MAC_Timestamp_Ingress_Latency_ITLSNS_Msk                   (0xff00UL)     /*!< ITLSNS (Bitfield-Mask: 0xff)                          */
 #define R_GMAC1_MAC_Timestamp_Ingress_Latency_ITLNS_Pos                    (16UL)         /*!< ITLNS (Bit 16)                                        */
 #define R_GMAC1_MAC_Timestamp_Ingress_Latency_ITLNS_Msk                    (0xfff0000UL)  /*!< ITLNS (Bitfield-Mask: 0xfff)                        */
/* =============================================  MAC_Timestamp_Egress_Latency  ============================================== */
 #define R_GMAC1_MAC_Timestamp_Egress_Latency_ETLSNS_Pos                    (8UL)          /*!< ETLSNS (Bit 8)                                        */
 #define R_GMAC1_MAC_Timestamp_Egress_Latency_ETLSNS_Msk                    (0xff00UL)     /*!< ETLSNS (Bitfield-Mask: 0xff)                          */
 #define R_GMAC1_MAC_Timestamp_Egress_Latency_ETLNS_Pos                     (16UL)         /*!< ETLNS (Bit 16)                                        */
 #define R_GMAC1_MAC_Timestamp_Egress_Latency_ETLNS_Msk                     (0xfff0000UL)  /*!< ETLNS (Bitfield-Mask: 0xfff)                         */
/* ====================================================  MAC_PTO_Control  ==================================================== */
 #define R_GMAC1_MAC_PTO_Control_PTOEN_Pos                                  (0UL)          /*!< PTOEN (Bit 0)                                         */
 #define R_GMAC1_MAC_PTO_Control_PTOEN_Msk                                  (0x1UL)        /*!< PTOEN (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MAC_PTO_Control_ASYNCEN_Pos                                (1UL)          /*!< ASYNCEN (Bit 1)                                       */
 #define R_GMAC1_MAC_PTO_Control_ASYNCEN_Msk                                (0x2UL)        /*!< ASYNCEN (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MAC_PTO_Control_APDREQEN_Pos                               (2UL)          /*!< APDREQEN (Bit 2)                                      */
 #define R_GMAC1_MAC_PTO_Control_APDREQEN_Msk                               (0x4UL)        /*!< APDREQEN (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MAC_PTO_Control_ASYNCTRIG_Pos                              (4UL)          /*!< ASYNCTRIG (Bit 4)                                     */
 #define R_GMAC1_MAC_PTO_Control_ASYNCTRIG_Msk                              (0x10UL)       /*!< ASYNCTRIG (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MAC_PTO_Control_APDREQTRIG_Pos                             (5UL)          /*!< APDREQTRIG (Bit 5)                                    */
 #define R_GMAC1_MAC_PTO_Control_APDREQTRIG_Msk                             (0x20UL)       /*!< APDREQTRIG (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MAC_PTO_Control_DRRDIS_Pos                                 (6UL)          /*!< DRRDIS (Bit 6)                                        */
 #define R_GMAC1_MAC_PTO_Control_DRRDIS_Msk                                 (0x40UL)       /*!< DRRDIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_PTO_Control_PDRDIS_Pos                                 (7UL)          /*!< PDRDIS (Bit 7)                                        */
 #define R_GMAC1_MAC_PTO_Control_PDRDIS_Msk                                 (0x80UL)       /*!< PDRDIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MAC_PTO_Control_DN_Pos                                     (8UL)          /*!< DN (Bit 8)                                            */
 #define R_GMAC1_MAC_PTO_Control_DN_Msk                                     (0xff00UL)     /*!< DN (Bitfield-Mask: 0xff)                              */
/* ===============================================  MAC_Source_Port_Identity0  =============================================== */
 #define R_GMAC1_MAC_Source_Port_Identity0_SPI0_Pos                         (0UL)          /*!< SPI0 (Bit 0)                                          */
 #define R_GMAC1_MAC_Source_Port_Identity0_SPI0_Msk                         (0xffffffffUL) /*!< SPI0 (Bitfield-Mask: 0xffffffff)                      */
/* ===============================================  MAC_Source_Port_Identity1  =============================================== */
 #define R_GMAC1_MAC_Source_Port_Identity1_SPI1_Pos                         (0UL)          /*!< SPI1 (Bit 0)                                          */
 #define R_GMAC1_MAC_Source_Port_Identity1_SPI1_Msk                         (0xffffffffUL) /*!< SPI1 (Bitfield-Mask: 0xffffffff)                      */
/* ===============================================  MAC_Source_Port_Identity2  =============================================== */
 #define R_GMAC1_MAC_Source_Port_Identity2_SPI2_Pos                         (0UL)          /*!< SPI2 (Bit 0)                                          */
 #define R_GMAC1_MAC_Source_Port_Identity2_SPI2_Msk                         (0xffffUL)     /*!< SPI2 (Bitfield-Mask: 0xffff)                          */
/* ===============================================  MAC_Log_Message_Interval  ================================================ */
 #define R_GMAC1_MAC_Log_Message_Interval_LSI_Pos                           (0UL)          /*!< LSI (Bit 0)                                           */
 #define R_GMAC1_MAC_Log_Message_Interval_LSI_Msk                           (0xffUL)       /*!< LSI (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MAC_Log_Message_Interval_DRSYNCR_Pos                       (8UL)          /*!< DRSYNCR (Bit 8)                                       */
 #define R_GMAC1_MAC_Log_Message_Interval_DRSYNCR_Msk                       (0x700UL)      /*!< DRSYNCR (Bitfield-Mask: 0x07)                         */
 #define R_GMAC1_MAC_Log_Message_Interval_LMPDRI_Pos                        (24UL)         /*!< LMPDRI (Bit 24)                                       */
 #define R_GMAC1_MAC_Log_Message_Interval_LMPDRI_Msk                        (0xff000000UL) /*!< LMPDRI (Bitfield-Mask: 0xff)                          */
/* ==================================================  MTL_Operation_Mode  =================================================== */
 #define R_GMAC1_MTL_Operation_Mode_DTXSTS_Pos                              (1UL)          /*!< DTXSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_Operation_Mode_DTXSTS_Msk                              (0x2UL)        /*!< DTXSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Operation_Mode_RAA_Pos                                 (2UL)          /*!< RAA (Bit 2)                                           */
 #define R_GMAC1_MTL_Operation_Mode_RAA_Msk                                 (0x4UL)        /*!< RAA (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_Operation_Mode_SCHALG_Pos                              (5UL)          /*!< SCHALG (Bit 5)                                        */
 #define R_GMAC1_MTL_Operation_Mode_SCHALG_Msk                              (0x60UL)       /*!< SCHALG (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_Operation_Mode_CNTPRST_Pos                             (8UL)          /*!< CNTPRST (Bit 8)                                       */
 #define R_GMAC1_MTL_Operation_Mode_CNTPRST_Msk                             (0x100UL)      /*!< CNTPRST (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Operation_Mode_CNTCLR_Pos                              (9UL)          /*!< CNTCLR (Bit 9)                                        */
 #define R_GMAC1_MTL_Operation_Mode_CNTCLR_Msk                              (0x200UL)      /*!< CNTCLR (Bitfield-Mask: 0x01)                          */
/* =================================================  MTL_Interrupt_Status  ================================================== */
 #define R_GMAC1_MTL_Interrupt_Status_Q0IS_Pos                              (0UL)          /*!< Q0IS (Bit 0)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q0IS_Msk                              (0x1UL)        /*!< Q0IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q1IS_Pos                              (1UL)          /*!< Q1IS (Bit 1)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q1IS_Msk                              (0x2UL)        /*!< Q1IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q2IS_Pos                              (2UL)          /*!< Q2IS (Bit 2)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q2IS_Msk                              (0x4UL)        /*!< Q2IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q3IS_Pos                              (3UL)          /*!< Q3IS (Bit 3)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q3IS_Msk                              (0x8UL)        /*!< Q3IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q4IS_Pos                              (4UL)          /*!< Q4IS (Bit 4)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q4IS_Msk                              (0x10UL)       /*!< Q4IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q5IS_Pos                              (5UL)          /*!< Q5IS (Bit 5)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q5IS_Msk                              (0x20UL)       /*!< Q5IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q6IS_Pos                              (6UL)          /*!< Q6IS (Bit 6)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q6IS_Msk                              (0x40UL)       /*!< Q6IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_Q7IS_Pos                              (7UL)          /*!< Q7IS (Bit 7)                                          */
 #define R_GMAC1_MTL_Interrupt_Status_Q7IS_Msk                              (0x80UL)       /*!< Q7IS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_Interrupt_Status_ESTIS_Pos                             (18UL)         /*!< ESTIS (Bit 18)                                        */
 #define R_GMAC1_MTL_Interrupt_Status_ESTIS_Msk                             (0x40000UL)    /*!< ESTIS (Bitfield-Mask: 0x01)                           */
/* ===================================================  MTL_RxQ_DMA_Map0  ==================================================== */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q0MDMACH_Pos                              (0UL)          /*!< Q0MDMACH (Bit 0)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q0MDMACH_Msk                              (0x7UL)        /*!< Q0MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q0DDMACH_Pos                              (4UL)          /*!< Q0DDMACH (Bit 4)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q0DDMACH_Msk                              (0x10UL)       /*!< Q0DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q1MDMACH_Pos                              (8UL)          /*!< Q1MDMACH (Bit 8)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q1MDMACH_Msk                              (0x700UL)      /*!< Q1MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q1DDMACH_Pos                              (12UL)         /*!< Q1DDMACH (Bit 12)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q1DDMACH_Msk                              (0x1000UL)     /*!< Q1DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q2MDMACH_Pos                              (16UL)         /*!< Q2MDMACH (Bit 16)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q2MDMACH_Msk                              (0x70000UL)    /*!< Q2MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q2DDMACH_Pos                              (20UL)         /*!< Q2DDMACH (Bit 20)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q2DDMACH_Msk                              (0x100000UL)   /*!< Q2DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q3MDMACH_Pos                              (24UL)         /*!< Q3MDMACH (Bit 24)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q3MDMACH_Msk                              (0x7000000UL)  /*!< Q3MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q3DDMACH_Pos                              (28UL)         /*!< Q3DDMACH (Bit 28)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map0_Q3DDMACH_Msk                              (0x10000000UL) /*!< Q3DDMACH (Bitfield-Mask: 0x01)                        */
/* ===================================================  MTL_RxQ_DMA_Map1  ==================================================== */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q4MDMACH_Pos                              (0UL)          /*!< Q4MDMACH (Bit 0)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q4MDMACH_Msk                              (0x7UL)        /*!< Q4MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q4DDMACH_Pos                              (4UL)          /*!< Q4DDMACH (Bit 4)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q4DDMACH_Msk                              (0x10UL)       /*!< Q4DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q5MDMACH_Pos                              (8UL)          /*!< Q5MDMACH (Bit 8)                                      */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q5MDMACH_Msk                              (0x700UL)      /*!< Q5MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q5DDMACH_Pos                              (12UL)         /*!< Q5DDMACH (Bit 12)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q5DDMACH_Msk                              (0x1000UL)     /*!< Q5DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q6MDMACH_Pos                              (16UL)         /*!< Q6MDMACH (Bit 16)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q6MDMACH_Msk                              (0x70000UL)    /*!< Q6MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q6DDMACH_Pos                              (20UL)         /*!< Q6DDMACH (Bit 20)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q6DDMACH_Msk                              (0x100000UL)   /*!< Q6DDMACH (Bitfield-Mask: 0x01)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q7MDMACH_Pos                              (24UL)         /*!< Q7MDMACH (Bit 24)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q7MDMACH_Msk                              (0x7000000UL)  /*!< Q7MDMACH (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q7DDMACH_Pos                              (28UL)         /*!< Q7DDMACH (Bit 28)                                     */
 #define R_GMAC1_MTL_RxQ_DMA_Map1_Q7DDMACH_Msk                              (0x10000000UL) /*!< Q7DDMACH (Bitfield-Mask: 0x01)                        */
/* =====================================================  MTL_TBS_CTRL  ====================================================== */
 #define R_GMAC1_MTL_TBS_CTRL_ESTM_Pos                                      (0UL)          /*!< ESTM (Bit 0)                                          */
 #define R_GMAC1_MTL_TBS_CTRL_ESTM_Msk                                      (0x1UL)        /*!< ESTM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_TBS_CTRL_LEOV_Pos                                      (1UL)          /*!< LEOV (Bit 1)                                          */
 #define R_GMAC1_MTL_TBS_CTRL_LEOV_Msk                                      (0x2UL)        /*!< LEOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_TBS_CTRL_LEGOS_Pos                                     (4UL)          /*!< LEGOS (Bit 4)                                         */
 #define R_GMAC1_MTL_TBS_CTRL_LEGOS_Msk                                     (0x70UL)       /*!< LEGOS (Bitfield-Mask: 0x07)                           */
 #define R_GMAC1_MTL_TBS_CTRL_LEOS_Pos                                      (8UL)          /*!< LEOS (Bit 8)                                          */
 #define R_GMAC1_MTL_TBS_CTRL_LEOS_Msk                                      (0xffffff00UL) /*!< LEOS (Bitfield-Mask: 0xffffff)                        */
/* ====================================================  MTL_EST_Control  ==================================================== */
 #define R_GMAC1_MTL_EST_Control_EEST_Pos                                   (0UL)          /*!< EEST (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Control_EEST_Msk                                   (0x1UL)        /*!< EEST (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Control_SSWL_Pos                                   (1UL)          /*!< SSWL (Bit 1)                                          */
 #define R_GMAC1_MTL_EST_Control_SSWL_Msk                                   (0x2UL)        /*!< SSWL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Control_QHLBF_Pos                                  (3UL)          /*!< QHLBF (Bit 3)                                         */
 #define R_GMAC1_MTL_EST_Control_QHLBF_Msk                                  (0x8UL)        /*!< QHLBF (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_EST_Control_DDBF_Pos                                   (4UL)          /*!< DDBF (Bit 4)                                          */
 #define R_GMAC1_MTL_EST_Control_DDBF_Msk                                   (0x10UL)       /*!< DDBF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Control_DFBS_Pos                                   (5UL)          /*!< DFBS (Bit 5)                                          */
 #define R_GMAC1_MTL_EST_Control_DFBS_Msk                                   (0x20UL)       /*!< DFBS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Control_LCSE_Pos                                   (6UL)          /*!< LCSE (Bit 6)                                          */
 #define R_GMAC1_MTL_EST_Control_LCSE_Msk                                   (0xc0UL)       /*!< LCSE (Bitfield-Mask: 0x03)                            */
 #define R_GMAC1_MTL_EST_Control_TILS_Pos                                   (8UL)          /*!< TILS (Bit 8)                                          */
 #define R_GMAC1_MTL_EST_Control_TILS_Msk                                   (0x700UL)      /*!< TILS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_EST_Control_CTOV_Pos                                   (12UL)         /*!< CTOV (Bit 12)                                         */
 #define R_GMAC1_MTL_EST_Control_CTOV_Msk                                   (0xfff000UL)   /*!< CTOV (Bitfield-Mask: 0xfff)                           */
 #define R_GMAC1_MTL_EST_Control_PTOV_Pos                                   (24UL)         /*!< PTOV (Bit 24)                                         */
 #define R_GMAC1_MTL_EST_Control_PTOV_Msk                                   (0xff000000UL) /*!< PTOV (Bitfield-Mask: 0xff)                            */
/* ==================================================  MTL_EST_Ext_Control  ================================================== */
 #define R_GMAC1_MTL_EST_Ext_Control_OVHD_Pos                               (0UL)          /*!< OVHD (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Ext_Control_OVHD_Msk                               (0x3fUL)       /*!< OVHD (Bitfield-Mask: 0x3f)                            */
/* ====================================================  MTL_EST_Status  ===================================================== */
 #define R_GMAC1_MTL_EST_Status_SWLC_Pos                                    (0UL)          /*!< SWLC (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Status_SWLC_Msk                                    (0x1UL)        /*!< SWLC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_BTRE_Pos                                    (1UL)          /*!< BTRE (Bit 1)                                          */
 #define R_GMAC1_MTL_EST_Status_BTRE_Msk                                    (0x2UL)        /*!< BTRE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_HLBF_Pos                                    (2UL)          /*!< HLBF (Bit 2)                                          */
 #define R_GMAC1_MTL_EST_Status_HLBF_Msk                                    (0x4UL)        /*!< HLBF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_HLBS_Pos                                    (3UL)          /*!< HLBS (Bit 3)                                          */
 #define R_GMAC1_MTL_EST_Status_HLBS_Msk                                    (0x8UL)        /*!< HLBS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_CGCE_Pos                                    (4UL)          /*!< CGCE (Bit 4)                                          */
 #define R_GMAC1_MTL_EST_Status_CGCE_Msk                                    (0x10UL)       /*!< CGCE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_SWOL_Pos                                    (7UL)          /*!< SWOL (Bit 7)                                          */
 #define R_GMAC1_MTL_EST_Status_SWOL_Msk                                    (0x80UL)       /*!< SWOL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Status_BTRL_Pos                                    (8UL)          /*!< BTRL (Bit 8)                                          */
 #define R_GMAC1_MTL_EST_Status_BTRL_Msk                                    (0xff00UL)     /*!< BTRL (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_MTL_EST_Status_CGSN_Pos                                    (16UL)         /*!< CGSN (Bit 16)                                         */
 #define R_GMAC1_MTL_EST_Status_CGSN_Msk                                    (0xf0000UL)    /*!< CGSN (Bitfield-Mask: 0x0f)                            */
/* ===================================================  MTL_EST_Sch_Error  =================================================== */
 #define R_GMAC1_MTL_EST_Sch_Error_SEQN_Pos                                 (0UL)          /*!< SEQN (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Sch_Error_SEQN_Msk                                 (0xffUL)       /*!< SEQN (Bitfield-Mask: 0xff)                            */
/* ================================================  MTL_EST_Frm_Size_Error  ================================================= */
 #define R_GMAC1_MTL_EST_Frm_Size_Error_FEQN_Pos                            (0UL)          /*!< FEQN (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Frm_Size_Error_FEQN_Msk                            (0xffUL)       /*!< FEQN (Bitfield-Mask: 0xff)                            */
/* ===============================================  MTL_EST_Frm_Size_Capture  ================================================ */
 #define R_GMAC1_MTL_EST_Frm_Size_Capture_HBFS_Pos                          (0UL)          /*!< HBFS (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Frm_Size_Capture_HBFS_Msk                          (0x7fffUL)     /*!< HBFS (Bitfield-Mask: 0x7fff)                          */
 #define R_GMAC1_MTL_EST_Frm_Size_Capture_HBFQ_Pos                          (16UL)         /*!< HBFQ (Bit 16)                                         */
 #define R_GMAC1_MTL_EST_Frm_Size_Capture_HBFQ_Msk                          (0x70000UL)    /*!< HBFQ (Bitfield-Mask: 0x07)                            */
/* ==================================================  MTL_EST_Intr_Enable  ================================================== */
 #define R_GMAC1_MTL_EST_Intr_Enable_IECC_Pos                               (0UL)          /*!< IECC (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_Intr_Enable_IECC_Msk                               (0x1UL)        /*!< IECC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEBE_Pos                               (1UL)          /*!< IEBE (Bit 1)                                          */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEBE_Msk                               (0x2UL)        /*!< IEBE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEHF_Pos                               (2UL)          /*!< IEHF (Bit 2)                                          */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEHF_Msk                               (0x4UL)        /*!< IEHF (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEHS_Pos                               (3UL)          /*!< IEHS (Bit 3)                                          */
 #define R_GMAC1_MTL_EST_Intr_Enable_IEHS_Msk                               (0x8UL)        /*!< IEHS (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_Intr_Enable_CGCE_Pos                               (4UL)          /*!< CGCE (Bit 4)                                          */
 #define R_GMAC1_MTL_EST_Intr_Enable_CGCE_Msk                               (0x10UL)       /*!< CGCE (Bitfield-Mask: 0x01)                            */
/* ==================================================  MTL_EST_GCL_Control  ================================================== */
 #define R_GMAC1_MTL_EST_GCL_Control_SRWO_Pos                               (0UL)          /*!< SRWO (Bit 0)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_SRWO_Msk                               (0x1UL)        /*!< SRWO (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_R1W0_Pos                               (1UL)          /*!< R1W0 (Bit 1)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_R1W0_Msk                               (0x2UL)        /*!< R1W0 (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_GCRR_Pos                               (2UL)          /*!< GCRR (Bit 2)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_GCRR_Msk                               (0x4UL)        /*!< GCRR (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_DBGM_Pos                               (4UL)          /*!< DBGM (Bit 4)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_DBGM_Msk                               (0x10UL)       /*!< DBGM (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_DBGB_Pos                               (5UL)          /*!< DBGB (Bit 5)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_DBGB_Msk                               (0x20UL)       /*!< DBGB (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_ADDR_Pos                               (8UL)          /*!< ADDR (Bit 8)                                          */
 #define R_GMAC1_MTL_EST_GCL_Control_ADDR_Msk                               (0xff00UL)     /*!< ADDR (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_MTL_EST_GCL_Control_ESTEIEE_Pos                            (21UL)         /*!< ESTEIEE (Bit 21)                                      */
 #define R_GMAC1_MTL_EST_GCL_Control_ESTEIEE_Msk                            (0x200000UL)   /*!< ESTEIEE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_EST_GCL_Control_ESTEIAEE_Pos                           (22UL)         /*!< ESTEIAEE (Bit 22)                                     */
 #define R_GMAC1_MTL_EST_GCL_Control_ESTEIAEE_Msk                           (0x400000UL)   /*!< ESTEIAEE (Bitfield-Mask: 0x01)                        */
/* ===================================================  MTL_EST_GCL_Data  ==================================================== */
 #define R_GMAC1_MTL_EST_GCL_Data_GCD_Pos                                   (0UL)          /*!< GCD (Bit 0)                                           */
 #define R_GMAC1_MTL_EST_GCL_Data_GCD_Msk                                   (0xffffffffUL) /*!< GCD (Bitfield-Mask: 0xffffffff)                       */
/* ===================================================  MTL_FPE_CTRL_STS  ==================================================== */
 #define R_GMAC1_MTL_FPE_CTRL_STS_AFSZ_Pos                                  (0UL)          /*!< AFSZ (Bit 0)                                          */
 #define R_GMAC1_MTL_FPE_CTRL_STS_AFSZ_Msk                                  (0x3UL)        /*!< AFSZ (Bitfield-Mask: 0x03)                            */
 #define R_GMAC1_MTL_FPE_CTRL_STS_PEC_Pos                                   (8UL)          /*!< PEC (Bit 8)                                           */
 #define R_GMAC1_MTL_FPE_CTRL_STS_PEC_Msk                                   (0xff00UL)     /*!< PEC (Bitfield-Mask: 0xff)                             */
 #define R_GMAC1_MTL_FPE_CTRL_STS_HRS_Pos                                   (28UL)         /*!< HRS (Bit 28)                                          */
 #define R_GMAC1_MTL_FPE_CTRL_STS_HRS_Msk                                   (0x10000000UL) /*!< HRS (Bitfield-Mask: 0x01)                             */
/* ====================================================  MTL_FPE_Advance  ==================================================== */
 #define R_GMAC1_MTL_FPE_Advance_HADV_Pos                                   (0UL)          /*!< HADV (Bit 0)                                          */
 #define R_GMAC1_MTL_FPE_Advance_HADV_Msk                                   (0xffffUL)     /*!< HADV (Bitfield-Mask: 0xffff)                          */
 #define R_GMAC1_MTL_FPE_Advance_RADV_Pos                                   (16UL)         /*!< RADV (Bit 16)                                         */
 #define R_GMAC1_MTL_FPE_Advance_RADV_Msk                                   (0xffff0000UL) /*!< RADV (Bitfield-Mask: 0xffff)                          */
/* ================================================  MTL_TXQ0_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ0_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ==================================================  MTL_TXQ0_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ0_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ0_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ0_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ0_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ====================================================  MTL_TXQ0_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ0_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ0_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ0_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ0_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ0_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ==================================================  MTL_TXQ0_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ0_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ0_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ================================================  MTL_TXQ0_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ============================================  MTL_Q0_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ================================================  MTL_RXQ0_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ0_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ==========================================  MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ====================================================  MTL_RXQ0_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ0_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ0_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ0_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ===================================================  MTL_RXQ0_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ0_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ0_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ================================================  MTL_TXQ1_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ1_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ2_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ2_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ3_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ3_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ4_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ4_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ5_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ5_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ6_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ6_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_TXQ7_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_FTQ_Pos                            (0UL)          /*!< FTQ (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_FTQ_Msk                            (0x1UL)        /*!< FTQ (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TSF_Pos                            (1UL)          /*!< TSF (Bit 1)                                           */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TSF_Msk                            (0x2UL)        /*!< TSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TXQEN_Pos                          (2UL)          /*!< TXQEN (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TXQEN_Msk                          (0xcUL)        /*!< TXQEN (Bitfield-Mask: 0x03)                           */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TTC_Pos                            (4UL)          /*!< TTC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TTC_Msk                            (0x70UL)       /*!< TTC (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TQS_Pos                            (16UL)         /*!< TQS (Bit 16)                                          */
 #define R_GMAC1_MTL_TXQ7_OPERATION_MODE_TQS_Msk                            (0x1f0000UL)   /*!< TQS (Bitfield-Mask: 0x1f)                             */
/* ==================================================  MTL_TXQ1_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ1_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ1_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ1_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ1_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ2_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ2_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ2_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ2_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ2_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ3_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ3_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ3_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ3_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ3_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ4_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ4_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ4_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ4_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ4_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ5_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ5_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ5_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ5_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ5_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ6_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ6_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ6_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ6_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ6_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ==================================================  MTL_TXQ7_UNDERFLOW  =================================================== */
 #define R_GMAC1_MTL_TXQ7_UNDERFLOW_UFFRMCNT_Pos                            (0UL)          /*!< UFFRMCNT (Bit 0)                                      */
 #define R_GMAC1_MTL_TXQ7_UNDERFLOW_UFFRMCNT_Msk                            (0x7ffUL)      /*!< UFFRMCNT (Bitfield-Mask: 0x7ff)                       */
 #define R_GMAC1_MTL_TXQ7_UNDERFLOW_UFCNTOVF_Pos                            (11UL)         /*!< UFCNTOVF (Bit 11)                                     */
 #define R_GMAC1_MTL_TXQ7_UNDERFLOW_UFCNTOVF_Msk                            (0x800UL)      /*!< UFCNTOVF (Bitfield-Mask: 0x01)                        */
/* ====================================================  MTL_TXQ1_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ1_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ1_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ1_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ1_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ1_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ2_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ2_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ2_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ2_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ2_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ2_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ3_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ3_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ3_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ3_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ3_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ3_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ4_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ4_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ4_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ4_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ4_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ4_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ5_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ5_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ5_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ5_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ5_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ5_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ6_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ6_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ6_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ6_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ6_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ6_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* ====================================================  MTL_TXQ7_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXQPAUSED_Pos                               (0UL)          /*!< TXQPAUSED (Bit 0)                                     */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXQPAUSED_Msk                               (0x1UL)        /*!< TXQPAUSED (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TRCSTS_Pos                                  (1UL)          /*!< TRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TRCSTS_Msk                                  (0x6UL)        /*!< TRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TWCSTS_Pos                                  (3UL)          /*!< TWCSTS (Bit 3)                                        */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TWCSTS_Msk                                  (0x8UL)        /*!< TWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXQSTS_Pos                                  (4UL)          /*!< TXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXQSTS_Msk                                  (0x10UL)       /*!< TXQSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXSTSFSTS_Pos                               (5UL)          /*!< TXSTSFSTS (Bit 5)                                     */
 #define R_GMAC1_MTL_TXQ7_DEBUG_TXSTSFSTS_Msk                               (0x20UL)       /*!< TXSTSFSTS (Bitfield-Mask: 0x01)                       */
 #define R_GMAC1_MTL_TXQ7_DEBUG_PTXQ_Pos                                    (16UL)         /*!< PTXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_TXQ7_DEBUG_PTXQ_Msk                                    (0x70000UL)    /*!< PTXQ (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_MTL_TXQ7_DEBUG_STXSTSF_Pos                                 (20UL)         /*!< STXSTSF (Bit 20)                                      */
 #define R_GMAC1_MTL_TXQ7_DEBUG_STXSTSF_Msk                                 (0x700000UL)   /*!< STXSTSF (Bitfield-Mask: 0x07)                         */
/* =================================================  MTL_TXQ1_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ1_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ2_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ2_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ3_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ3_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ4_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ4_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ5_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ5_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ6_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ6_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* =================================================  MTL_TXQ7_ETS_CONTROL  ================================================== */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_AVALG_Pos                             (2UL)          /*!< AVALG (Bit 2)                                         */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_AVALG_Msk                             (0x4UL)        /*!< AVALG (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_CC_Pos                                (3UL)          /*!< CC (Bit 3)                                            */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_CC_Msk                                (0x8UL)        /*!< CC (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_SLC_Pos                               (4UL)          /*!< SLC (Bit 4)                                           */
 #define R_GMAC1_MTL_TXQ7_ETS_CONTROL_SLC_Msk                               (0x70UL)       /*!< SLC (Bitfield-Mask: 0x07)                             */
/* ==================================================  MTL_TXQ1_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ1_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ1_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ2_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ2_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ2_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ3_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ3_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ3_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ4_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ4_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ4_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ5_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ5_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ5_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ6_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ6_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ6_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ==================================================  MTL_TXQ7_ETS_STATUS  ================================================== */
 #define R_GMAC1_MTL_TXQ7_ETS_STATUS_ABS_Pos                                (0UL)          /*!< ABS (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ7_ETS_STATUS_ABS_Msk                                (0xffffffUL)   /*!< ABS (Bitfield-Mask: 0xffffff)                         */
/* ================================================  MTL_TXQ1_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ2_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ3_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ4_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ5_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ5_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ5_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ6_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ6_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ6_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ================================================  MTL_TXQ7_QUANTUM_WEIGHT  ================================================ */
 #define R_GMAC1_MTL_TXQ7_QUANTUM_WEIGHT_ISCQW_Pos                          (0UL)          /*!< ISCQW (Bit 0)                                         */
 #define R_GMAC1_MTL_TXQ7_QUANTUM_WEIGHT_ISCQW_Msk                          (0x1fffffUL)   /*!< ISCQW (Bitfield-Mask: 0x1fffff)                       */
/* ===============================================  MTL_TXQ1_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ1_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ1_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ2_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ2_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ2_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ3_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ3_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ3_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ4_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ4_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ4_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ5_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ5_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ5_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ6_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ6_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ6_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===============================================  MTL_TXQ7_SENDSLOPECREDIT  ================================================ */
 #define R_GMAC1_MTL_TXQ7_SENDSLOPECREDIT_SSC_Pos                           (0UL)          /*!< SSC (Bit 0)                                           */
 #define R_GMAC1_MTL_TXQ7_SENDSLOPECREDIT_SSC_Msk                           (0x3fffUL)     /*!< SSC (Bitfield-Mask: 0x3fff)                           */
/* ===================================================  MTL_TXQ1_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ1_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ1_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ2_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ2_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ2_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ3_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ3_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ3_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ4_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ4_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ4_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ5_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ5_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ5_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ6_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ6_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ6_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ7_HICREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ7_HICREDIT_HC_Pos                                   (0UL)          /*!< HC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ7_HICREDIT_HC_Msk                                   (0x1fffffffUL) /*!< HC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ1_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ1_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ1_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ2_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ2_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ2_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ3_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ3_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ3_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ4_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ4_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ4_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ5_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ5_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ5_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ6_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ6_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ6_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ===================================================  MTL_TXQ7_LOCREDIT  =================================================== */
 #define R_GMAC1_MTL_TXQ7_LOCREDIT_LC_Pos                                   (0UL)          /*!< LC (Bit 0)                                            */
 #define R_GMAC1_MTL_TXQ7_LOCREDIT_LC_Msk                                   (0x1fffffffUL) /*!< LC (Bitfield-Mask: 0x1fffffff)                        */
/* ============================================  MTL_Q1_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q2_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q2_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q3_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q3_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q4_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q4_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q5_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q5_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q6_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q6_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ============================================  MTL_Q7_INTERRUPT_CONTROL_STATUS  ============================================ */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUNFIS_Pos                (0UL)          /*!< TXUNFIS (Bit 0)                                       */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUNFIS_Msk                (0x1UL)        /*!< TXUNFIS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIS_Pos                 (1UL)          /*!< ABPSIS (Bit 1)                                        */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIS_Msk                 (0x2UL)        /*!< ABPSIS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUIE_Pos                  (8UL)          /*!< TXUIE (Bit 8)                                         */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_TXUIE_Msk                  (0x100UL)      /*!< TXUIE (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIE_Pos                 (9UL)          /*!< ABPSIE (Bit 9)                                        */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_ABPSIE_Msk                 (0x200UL)      /*!< ABPSIE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOVFIS_Pos                (16UL)         /*!< RXOVFIS (Bit 16)                                      */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOVFIS_Msk                (0x10000UL)    /*!< RXOVFIS (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOIE_Pos                  (24UL)         /*!< RXOIE (Bit 24)                                        */
 #define R_GMAC1_MTL_Q7_INTERRUPT_CONTROL_STATUS_RXOIE_Msk                  (0x1000000UL)  /*!< RXOIE (Bitfield-Mask: 0x01)                       */
/* ================================================  MTL_RXQ1_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ1_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ2_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ2_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ3_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ3_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ4_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ4_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ5_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ5_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ6_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ6_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ================================================  MTL_RXQ7_OPERATION_MODE  ================================================ */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RTC_Pos                            (0UL)          /*!< RTC (Bit 0)                                           */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RTC_Msk                            (0x3UL)        /*!< RTC (Bitfield-Mask: 0x03)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_FUP_Pos                            (3UL)          /*!< FUP (Bit 3)                                           */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_FUP_Msk                            (0x8UL)        /*!< FUP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_FEP_Pos                            (4UL)          /*!< FEP (Bit 4)                                           */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_FEP_Msk                            (0x10UL)       /*!< FEP (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RSF_Pos                            (5UL)          /*!< RSF (Bit 5)                                           */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RSF_Msk                            (0x20UL)       /*!< RSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_DIS_TCP_EF_Pos                     (6UL)          /*!< DIS_TCP_EF (Bit 6)                                    */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_DIS_TCP_EF_Msk                     (0x40UL)       /*!< DIS_TCP_EF (Bitfield-Mask: 0x01)                      */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_EHFC_Pos                           (7UL)          /*!< EHFC (Bit 7)                                          */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_EHFC_Msk                           (0x80UL)       /*!< EHFC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RFA_Pos                            (8UL)          /*!< RFA (Bit 8)                                           */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RFA_Msk                            (0xf00UL)      /*!< RFA (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RFD_Pos                            (14UL)         /*!< RFD (Bit 14)                                          */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RFD_Msk                            (0x3c000UL)    /*!< RFD (Bitfield-Mask: 0x0f)                             */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RQS_Pos                            (20UL)         /*!< RQS (Bit 20)                                          */
 #define R_GMAC1_MTL_RXQ7_OPERATION_MODE_RQS_Msk                            (0x1f00000UL)  /*!< RQS (Bitfield-Mask: 0x1f)                             */
/* ==========================================  MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ2_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ3_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ4_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ5_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ6_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ==========================================  MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT  ========================================== */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Pos          (0UL)          /*!< OVFPKTCNT (Bit 0)                                 */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_Msk          (0x7ffUL)      /*!< OVFPKTCNT (Bitfield-Mask: 0x7ff)              */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Pos          (11UL)         /*!< OVFCNTOVF (Bit 11)                               */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_Msk          (0x800UL)      /*!< OVFCNTOVF (Bitfield-Mask: 0x01)               */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Pos          (16UL)         /*!< MISPKTCNT (Bit 16)                               */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_Msk          (0x7ff0000UL)  /*!< MISPKTCNT (Bitfield-Mask: 0x7ff)          */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Pos          (27UL)         /*!< MISCNTOVF (Bit 27)                               */
 #define R_GMAC1_MTL_RXQ7_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_Msk          (0x8000000UL)  /*!< MISCNTOVF (Bitfield-Mask: 0x01)           */
/* ====================================================  MTL_RXQ1_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ1_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ1_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ1_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ2_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ2_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ2_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ2_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ3_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ3_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ3_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ3_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ4_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ4_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ4_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ4_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ5_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ5_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ5_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ5_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ6_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ6_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ6_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ6_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ====================================================  MTL_RXQ7_DEBUG  ===================================================== */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RWCSTS_Pos                                  (0UL)          /*!< RWCSTS (Bit 0)                                        */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RWCSTS_Msk                                  (0x1UL)        /*!< RWCSTS (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RRCSTS_Pos                                  (1UL)          /*!< RRCSTS (Bit 1)                                        */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RRCSTS_Msk                                  (0x6UL)        /*!< RRCSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RXQSTS_Pos                                  (4UL)          /*!< RXQSTS (Bit 4)                                        */
 #define R_GMAC1_MTL_RXQ7_DEBUG_RXQSTS_Msk                                  (0x30UL)       /*!< RXQSTS (Bitfield-Mask: 0x03)                          */
 #define R_GMAC1_MTL_RXQ7_DEBUG_PRXQ_Pos                                    (16UL)         /*!< PRXQ (Bit 16)                                         */
 #define R_GMAC1_MTL_RXQ7_DEBUG_PRXQ_Msk                                    (0x3fff0000UL) /*!< PRXQ (Bitfield-Mask: 0x3fff)                          */
/* ===================================================  MTL_RXQ1_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ1_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ1_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ2_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ2_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ2_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ2_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ2_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ3_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ3_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ3_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ3_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ3_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ4_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ4_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ4_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ4_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ4_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ5_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ5_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ5_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ5_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ5_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ6_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ6_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ6_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ6_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ6_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* ===================================================  MTL_RXQ7_CONTROL  ==================================================== */
 #define R_GMAC1_MTL_RXQ7_CONTROL_RXQ_WEGT_Pos                              (0UL)          /*!< RXQ_WEGT (Bit 0)                                      */
 #define R_GMAC1_MTL_RXQ7_CONTROL_RXQ_WEGT_Msk                              (0x7UL)        /*!< RXQ_WEGT (Bitfield-Mask: 0x07)                        */
 #define R_GMAC1_MTL_RXQ7_CONTROL_RXQ_FRM_ARBIT_Pos                         (3UL)          /*!< RXQ_FRM_ARBIT (Bit 3)                                 */
 #define R_GMAC1_MTL_RXQ7_CONTROL_RXQ_FRM_ARBIT_Msk                         (0x8UL)        /*!< RXQ_FRM_ARBIT (Bitfield-Mask: 0x01)                   */
/* =======================================================  DMA_Mode  ======================================================== */
 #define R_GMAC1_DMA_Mode_SWR_Pos                                           (0UL)          /*!< SWR (Bit 0)                                           */
 #define R_GMAC1_DMA_Mode_SWR_Msk                                           (0x1UL)        /*!< SWR (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_Mode_TAA_Pos                                           (2UL)          /*!< TAA (Bit 2)                                           */
 #define R_GMAC1_DMA_Mode_TAA_Msk                                           (0x1cUL)       /*!< TAA (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_Mode_DSPW_Pos                                          (8UL)          /*!< DSPW (Bit 8)                                          */
 #define R_GMAC1_DMA_Mode_DSPW_Msk                                          (0x100UL)      /*!< DSPW (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_Mode_TXPR_Pos                                          (11UL)         /*!< TXPR (Bit 11)                                         */
 #define R_GMAC1_DMA_Mode_TXPR_Msk                                          (0x800UL)      /*!< TXPR (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_Mode_INTM_Pos                                          (16UL)         /*!< INTM (Bit 16)                                         */
 #define R_GMAC1_DMA_Mode_INTM_Msk                                          (0x30000UL)    /*!< INTM (Bitfield-Mask: 0x03)                            */
/* ====================================================  DMA_SysBus_Mode  ==================================================== */
 #define R_GMAC1_DMA_SysBus_Mode_FB_Pos                                     (0UL)          /*!< FB (Bit 0)                                            */
 #define R_GMAC1_DMA_SysBus_Mode_FB_Msk                                     (0x1UL)        /*!< FB (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN4_Pos                                  (1UL)          /*!< BLEN4 (Bit 1)                                         */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN4_Msk                                  (0x2UL)        /*!< BLEN4 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN8_Pos                                  (2UL)          /*!< BLEN8 (Bit 2)                                         */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN8_Msk                                  (0x4UL)        /*!< BLEN8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN16_Pos                                 (3UL)          /*!< BLEN16 (Bit 3)                                        */
 #define R_GMAC1_DMA_SysBus_Mode_BLEN16_Msk                                 (0x8UL)        /*!< BLEN16 (Bitfield-Mask: 0x01)                          */
 #define R_GMAC1_DMA_SysBus_Mode_AALE_Pos                                   (10UL)         /*!< AALE (Bit 10)                                         */
 #define R_GMAC1_DMA_SysBus_Mode_AALE_Msk                                   (0x400UL)      /*!< AALE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_SysBus_Mode_AAL_Pos                                    (12UL)         /*!< AAL (Bit 12)                                          */
 #define R_GMAC1_DMA_SysBus_Mode_AAL_Msk                                    (0x1000UL)     /*!< AAL (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_SysBus_Mode_ONEKBBE_Pos                                (13UL)         /*!< ONEKBBE (Bit 13)                                      */
 #define R_GMAC1_DMA_SysBus_Mode_ONEKBBE_Msk                                (0x2000UL)     /*!< ONEKBBE (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_DMA_SysBus_Mode_RD_OSR_LMT_Pos                             (16UL)         /*!< RD_OSR_LMT (Bit 16)                                   */
 #define R_GMAC1_DMA_SysBus_Mode_RD_OSR_LMT_Msk                             (0xf0000UL)    /*!< RD_OSR_LMT (Bitfield-Mask: 0x0f)                      */
 #define R_GMAC1_DMA_SysBus_Mode_WR_OSR_LMT_Pos                             (24UL)         /*!< WR_OSR_LMT (Bit 24)                                   */
 #define R_GMAC1_DMA_SysBus_Mode_WR_OSR_LMT_Msk                             (0xf000000UL)  /*!< WR_OSR_LMT (Bitfield-Mask: 0x0f)                      */
 #define R_GMAC1_DMA_SysBus_Mode_LPI_XIT_PKT_Pos                            (30UL)         /*!< LPI_XIT_PKT (Bit 30)                                  */
 #define R_GMAC1_DMA_SysBus_Mode_LPI_XIT_PKT_Msk                            (0x40000000UL) /*!< LPI_XIT_PKT (Bitfield-Mask: 0x01)                     */
 #define R_GMAC1_DMA_SysBus_Mode_EN_LPI_Pos                                 (31UL)         /*!< EN_LPI (Bit 31)                                       */
 #define R_GMAC1_DMA_SysBus_Mode_EN_LPI_Msk                                 (0x80000000UL) /*!< EN_LPI (Bitfield-Mask: 0x01)                          */
/* =================================================  DMA_Interrupt_Status  ================================================== */
 #define R_GMAC1_DMA_Interrupt_Status_DC0IS_Pos                             (0UL)          /*!< DC0IS (Bit 0)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC0IS_Msk                             (0x1UL)        /*!< DC0IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC1IS_Pos                             (1UL)          /*!< DC1IS (Bit 1)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC1IS_Msk                             (0x2UL)        /*!< DC1IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC2IS_Pos                             (2UL)          /*!< DC2IS (Bit 2)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC2IS_Msk                             (0x4UL)        /*!< DC2IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC3IS_Pos                             (3UL)          /*!< DC3IS (Bit 3)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC3IS_Msk                             (0x8UL)        /*!< DC3IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC4IS_Pos                             (4UL)          /*!< DC4IS (Bit 4)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC4IS_Msk                             (0x10UL)       /*!< DC4IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC5IS_Pos                             (5UL)          /*!< DC5IS (Bit 5)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC5IS_Msk                             (0x20UL)       /*!< DC5IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC6IS_Pos                             (6UL)          /*!< DC6IS (Bit 6)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC6IS_Msk                             (0x40UL)       /*!< DC6IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_DC7IS_Pos                             (7UL)          /*!< DC7IS (Bit 7)                                         */
 #define R_GMAC1_DMA_Interrupt_Status_DC7IS_Msk                             (0x80UL)       /*!< DC7IS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_MTLIS_Pos                             (16UL)         /*!< MTLIS (Bit 16)                                        */
 #define R_GMAC1_DMA_Interrupt_Status_MTLIS_Msk                             (0x10000UL)    /*!< MTLIS (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_Interrupt_Status_MACIS_Pos                             (17UL)         /*!< MACIS (Bit 17)                                        */
 #define R_GMAC1_DMA_Interrupt_Status_MACIS_Msk                             (0x20000UL)    /*!< MACIS (Bitfield-Mask: 0x01)                           */
/* ===================================================  DMA_Debug_Status0  =================================================== */
 #define R_GMAC1_DMA_Debug_Status0_AXWHSTS_Pos                              (0UL)          /*!< AXWHSTS (Bit 0)                                       */
 #define R_GMAC1_DMA_Debug_Status0_AXWHSTS_Msk                              (0x1UL)        /*!< AXWHSTS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_DMA_Debug_Status0_AXRHSTS_Pos                              (1UL)          /*!< AXRHSTS (Bit 1)                                       */
 #define R_GMAC1_DMA_Debug_Status0_AXRHSTS_Msk                              (0x2UL)        /*!< AXRHSTS (Bitfield-Mask: 0x01)                         */
 #define R_GMAC1_DMA_Debug_Status0_RPS0_Pos                                 (8UL)          /*!< RPS0 (Bit 8)                                          */
 #define R_GMAC1_DMA_Debug_Status0_RPS0_Msk                                 (0xf00UL)      /*!< RPS0 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status0_TPS0_Pos                                 (12UL)         /*!< TPS0 (Bit 12)                                         */
 #define R_GMAC1_DMA_Debug_Status0_TPS0_Msk                                 (0xf000UL)     /*!< TPS0 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status0_RPS1_Pos                                 (16UL)         /*!< RPS1 (Bit 16)                                         */
 #define R_GMAC1_DMA_Debug_Status0_RPS1_Msk                                 (0xf0000UL)    /*!< RPS1 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status0_TPS1_Pos                                 (20UL)         /*!< TPS1 (Bit 20)                                         */
 #define R_GMAC1_DMA_Debug_Status0_TPS1_Msk                                 (0xf00000UL)   /*!< TPS1 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status0_RPS2_Pos                                 (24UL)         /*!< RPS2 (Bit 24)                                         */
 #define R_GMAC1_DMA_Debug_Status0_RPS2_Msk                                 (0xf000000UL)  /*!< RPS2 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status0_TPS2_Pos                                 (28UL)         /*!< TPS2 (Bit 28)                                         */
 #define R_GMAC1_DMA_Debug_Status0_TPS2_Msk                                 (0xf0000000UL) /*!< TPS2 (Bitfield-Mask: 0x0f)                            */
/* ===================================================  DMA_Debug_Status1  =================================================== */
 #define R_GMAC1_DMA_Debug_Status1_RPS3_Pos                                 (0UL)          /*!< RPS3 (Bit 0)                                          */
 #define R_GMAC1_DMA_Debug_Status1_RPS3_Msk                                 (0xfUL)        /*!< RPS3 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_TPS3_Pos                                 (4UL)          /*!< TPS3 (Bit 4)                                          */
 #define R_GMAC1_DMA_Debug_Status1_TPS3_Msk                                 (0xf0UL)       /*!< TPS3 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_RPS4_Pos                                 (8UL)          /*!< RPS4 (Bit 8)                                          */
 #define R_GMAC1_DMA_Debug_Status1_RPS4_Msk                                 (0xf00UL)      /*!< RPS4 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_TPS4_Pos                                 (12UL)         /*!< TPS4 (Bit 12)                                         */
 #define R_GMAC1_DMA_Debug_Status1_TPS4_Msk                                 (0xf000UL)     /*!< TPS4 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_RPS5_Pos                                 (16UL)         /*!< RPS5 (Bit 16)                                         */
 #define R_GMAC1_DMA_Debug_Status1_RPS5_Msk                                 (0xf0000UL)    /*!< RPS5 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_TPS5_Pos                                 (20UL)         /*!< TPS5 (Bit 20)                                         */
 #define R_GMAC1_DMA_Debug_Status1_TPS5_Msk                                 (0xf00000UL)   /*!< TPS5 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_RPS6_Pos                                 (24UL)         /*!< RPS6 (Bit 24)                                         */
 #define R_GMAC1_DMA_Debug_Status1_RPS6_Msk                                 (0xf000000UL)  /*!< RPS6 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status1_TPS6_Pos                                 (28UL)         /*!< TPS6 (Bit 28)                                         */
 #define R_GMAC1_DMA_Debug_Status1_TPS6_Msk                                 (0xf0000000UL) /*!< TPS6 (Bitfield-Mask: 0x0f)                            */
/* ===================================================  DMA_Debug_Status2  =================================================== */
 #define R_GMAC1_DMA_Debug_Status2_RPS7_Pos                                 (0UL)          /*!< RPS7 (Bit 0)                                          */
 #define R_GMAC1_DMA_Debug_Status2_RPS7_Msk                                 (0xfUL)        /*!< RPS7 (Bitfield-Mask: 0x0f)                            */
 #define R_GMAC1_DMA_Debug_Status2_TPS7_Pos                                 (4UL)          /*!< TPS7 (Bit 4)                                          */
 #define R_GMAC1_DMA_Debug_Status2_TPS7_Msk                                 (0xf0UL)       /*!< TPS7 (Bitfield-Mask: 0x0f)                            */
/* ================================================  AXI_LPI_Entry_Interval  ================================================= */
 #define R_GMAC1_AXI_LPI_Entry_Interval_LPIEI_Pos                           (0UL)          /*!< LPIEI (Bit 0)                                         */
 #define R_GMAC1_AXI_LPI_Entry_Interval_LPIEI_Msk                           (0xfUL)        /*!< LPIEI (Bitfield-Mask: 0x0f)                           */
/* =====================================================  DMA_TBS_CTRL0  ===================================================== */
 #define R_GMAC1_DMA_TBS_CTRL0_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC1_DMA_TBS_CTRL0_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_TBS_CTRL0_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC1_DMA_TBS_CTRL0_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_DMA_TBS_CTRL0_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC1_DMA_TBS_CTRL0_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL1  ===================================================== */
 #define R_GMAC1_DMA_TBS_CTRL1_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC1_DMA_TBS_CTRL1_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_TBS_CTRL1_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC1_DMA_TBS_CTRL1_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_DMA_TBS_CTRL1_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC1_DMA_TBS_CTRL1_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL2  ===================================================== */
 #define R_GMAC1_DMA_TBS_CTRL2_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC1_DMA_TBS_CTRL2_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_TBS_CTRL2_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC1_DMA_TBS_CTRL2_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_DMA_TBS_CTRL2_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC1_DMA_TBS_CTRL2_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* =====================================================  DMA_TBS_CTRL3  ===================================================== */
 #define R_GMAC1_DMA_TBS_CTRL3_FTOV_Pos                                     (0UL)          /*!< FTOV (Bit 0)                                          */
 #define R_GMAC1_DMA_TBS_CTRL3_FTOV_Msk                                     (0x1UL)        /*!< FTOV (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_TBS_CTRL3_FGOS_Pos                                     (4UL)          /*!< FGOS (Bit 4)                                          */
 #define R_GMAC1_DMA_TBS_CTRL3_FGOS_Msk                                     (0x70UL)       /*!< FGOS (Bitfield-Mask: 0x07)                            */
 #define R_GMAC1_DMA_TBS_CTRL3_FTOS_Pos                                     (8UL)          /*!< FTOS (Bit 8)                                          */
 #define R_GMAC1_DMA_TBS_CTRL3_FTOS_Msk                                     (0xffffff00UL) /*!< FTOS (Bitfield-Mask: 0xffffff)                        */
/* ====================================================  DMA_CH0_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH0_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH0_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH0_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH0_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH0_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH0_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH1_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH1_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH1_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH1_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH1_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH1_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH1_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH2_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH2_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH2_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH2_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH2_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH2_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH2_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH3_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH3_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH3_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH3_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH3_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH3_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH3_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH4_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH4_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH4_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH4_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH4_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH4_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH4_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH5_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH5_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH5_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH5_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH5_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH5_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH5_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH6_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH6_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH6_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH6_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH6_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH6_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH6_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ====================================================  DMA_CH7_CONTROL  ==================================================== */
 #define R_GMAC1_DMA_CH7_CONTROL_PBLx8_Pos                                  (16UL)         /*!< PBLx8 (Bit 16)                                        */
 #define R_GMAC1_DMA_CH7_CONTROL_PBLx8_Msk                                  (0x10000UL)    /*!< PBLx8 (Bitfield-Mask: 0x01)                           */
 #define R_GMAC1_DMA_CH7_CONTROL_DSL_Pos                                    (18UL)         /*!< DSL (Bit 18)                                          */
 #define R_GMAC1_DMA_CH7_CONTROL_DSL_Msk                                    (0x1c0000UL)   /*!< DSL (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH7_CONTROL_SPH_Pos                                    (24UL)         /*!< SPH (Bit 24)                                          */
 #define R_GMAC1_DMA_CH7_CONTROL_SPH_Msk                                    (0x1000000UL)  /*!< SPH (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH0_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH0_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH1_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH1_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH2_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH2_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH3_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH3_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH4_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH4_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH5_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH5_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH6_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH6_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH7_TX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_ST_Pos                                  (0UL)          /*!< ST (Bit 0)                                            */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_ST_Msk                                  (0x1UL)        /*!< ST (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TCW_Pos                                 (1UL)          /*!< TCW (Bit 1)                                           */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TCW_Msk                                 (0xeUL)        /*!< TCW (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_OSF_Pos                                 (4UL)          /*!< OSF (Bit 4)                                           */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_OSF_Msk                                 (0x10UL)       /*!< OSF (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_IPBL_Pos                                (15UL)         /*!< IPBL (Bit 15)                                         */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_IPBL_Msk                                (0x8000UL)     /*!< IPBL (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TxPBL_Pos                               (16UL)         /*!< TxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TxPBL_Msk                               (0x3f0000UL)   /*!< TxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_EDSE_Pos                                (28UL)         /*!< EDSE (Bit 28)                                         */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_EDSE_Msk                                (0x10000000UL) /*!< EDSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TFSEL_Pos                               (29UL)         /*!< TFSEL (Bit 29)                                        */
 #define R_GMAC1_DMA_CH7_TX_CONTROL_TFSEL_Msk                               (0x60000000UL) /*!< TFSEL (Bitfield-Mask: 0x03)                           */
/* ==================================================  DMA_CH0_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH0_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH1_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH1_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH2_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH2_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH3_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH3_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH4_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH4_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH5_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH5_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH6_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH6_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==================================================  DMA_CH7_RX_CONTROL  =================================================== */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_SR_Pos                                  (0UL)          /*!< SR (Bit 0)                                            */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_SR_Msk                                  (0x1UL)        /*!< SR (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RBSZ_x_0_Pos                            (1UL)          /*!< RBSZ_x_0 (Bit 1)                                      */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RBSZ_x_0_Msk                            (0x1eUL)       /*!< RBSZ_x_0 (Bitfield-Mask: 0x0f)                        */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RBSZ_13_y_Pos                           (5UL)          /*!< RBSZ_13_y (Bit 5)                                     */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RBSZ_13_y_Msk                           (0x7fe0UL)     /*!< RBSZ_13_y (Bitfield-Mask: 0x3ff)                      */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RxPBL_Pos                               (16UL)         /*!< RxPBL (Bit 16)                                        */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RxPBL_Msk                               (0x3f0000UL)   /*!< RxPBL (Bitfield-Mask: 0x3f)                           */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RPF_Pos                                 (31UL)         /*!< RPF (Bit 31)                                          */
 #define R_GMAC1_DMA_CH7_RX_CONTROL_RPF_Msk                                 (0x80000000UL) /*!< RPF (Bitfield-Mask: 0x01)                             */
/* ==============================================  DMA_CH0_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH0_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH0_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH1_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH1_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH1_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH2_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH2_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH2_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH3_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH3_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH3_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH4_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH4_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH4_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH5_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH5_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH5_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH6_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH6_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH6_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH7_TXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH7_TXDESC_LIST_ADDRESS_TDESLA_Pos                     (0UL)          /*!< TDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH7_TXDESC_LIST_ADDRESS_TDESLA_Msk                     (0xffffffffUL) /*!< TDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH0_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH0_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH0_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH1_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH1_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH1_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH2_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH2_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH2_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH3_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH3_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH3_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH4_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH4_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH4_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH5_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH5_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH5_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH6_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH6_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH6_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH7_RXDESC_LIST_ADDRESS  ============================================== */
 #define R_GMAC1_DMA_CH7_RXDESC_LIST_ADDRESS_RDESLA_Pos                     (0UL)          /*!< RDESLA (Bit 0)                                        */
 #define R_GMAC1_DMA_CH7_RXDESC_LIST_ADDRESS_RDESLA_Msk                     (0xffffffffUL) /*!< RDESLA (Bitfield-Mask: 0xffffffff)                  */
/* ==============================================  DMA_CH0_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH0_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH0_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH1_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH1_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH1_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH2_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH2_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH2_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH3_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH3_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH3_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH4_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH4_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH4_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH5_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH5_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH5_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH6_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH6_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH6_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH7_TXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH7_TXDESC_TAIL_POINTER_TDTP_Pos                       (0UL)          /*!< TDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH7_TXDESC_TAIL_POINTER_TDTP_Msk                       (0xffffffffUL) /*!< TDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH0_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH0_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH0_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH1_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH1_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH1_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH2_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH2_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH2_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH3_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH3_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH3_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH4_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH4_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH4_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH5_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH5_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH5_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH6_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH6_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH6_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH7_RXDESC_TAIL_POINTER  ============================================== */
 #define R_GMAC1_DMA_CH7_RXDESC_TAIL_POINTER_RDTP_Pos                       (0UL)          /*!< RDTP (Bit 0)                                          */
 #define R_GMAC1_DMA_CH7_RXDESC_TAIL_POINTER_RDTP_Msk                       (0xffffffffUL) /*!< RDTP (Bitfield-Mask: 0xffffffff)                      */
/* ==============================================  DMA_CH0_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH0_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH0_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH1_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH1_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH1_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH2_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH2_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH2_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH3_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH3_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH3_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH4_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH4_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH4_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH5_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH5_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH5_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH6_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH6_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH6_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==============================================  DMA_CH7_TXDESC_RING_LENGTH  =============================================== */
 #define R_GMAC1_DMA_CH7_TXDESC_RING_LENGTH_TDRL_Pos                        (0UL)          /*!< TDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH7_TXDESC_RING_LENGTH_TDRL_Msk                        (0x3ffUL)      /*!< TDRL (Bitfield-Mask: 0x3ff)                           */
/* ==================================================  DMA_CH0_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH0_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH0_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH0_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH0_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH1_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH1_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH1_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH1_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH1_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH2_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH2_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH2_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH2_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH2_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH3_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH3_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH3_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH3_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH3_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH4_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH4_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH4_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH4_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH4_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH5_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH5_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH5_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH5_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH5_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH6_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH6_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH6_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH6_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH6_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ==================================================  DMA_CH7_RX_CONTROL2  ================================================== */
 #define R_GMAC1_DMA_CH7_RX_CONTROL2_RDRL_Pos                               (0UL)          /*!< RDRL (Bit 0)                                          */
 #define R_GMAC1_DMA_CH7_RX_CONTROL2_RDRL_Msk                               (0x3ffUL)      /*!< RDRL (Bitfield-Mask: 0x3ff)                           */
 #define R_GMAC1_DMA_CH7_RX_CONTROL2_ARBS_Pos                               (18UL)         /*!< ARBS (Bit 18)                                         */
 #define R_GMAC1_DMA_CH7_RX_CONTROL2_ARBS_Msk                               (0xfc0000UL)   /*!< ARBS (Bitfield-Mask: 0x3f)                            */
/* ===============================================  DMA_CH0_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH0_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH1_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH1_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH2_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH2_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH3_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH3_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH4_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH4_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH5_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH5_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH6_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH6_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ===============================================  DMA_CH7_INTERRUPT_ENABLE  ================================================ */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TIE_Pos                           (0UL)          /*!< TIE (Bit 0)                                           */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TIE_Msk                           (0x1UL)        /*!< TIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TXSE_Pos                          (1UL)          /*!< TXSE (Bit 1)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TXSE_Msk                          (0x2UL)        /*!< TXSE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TBUE_Pos                          (2UL)          /*!< TBUE (Bit 2)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_TBUE_Msk                          (0x4UL)        /*!< TBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RIE_Pos                           (6UL)          /*!< RIE (Bit 6)                                           */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RIE_Msk                           (0x40UL)       /*!< RIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RBUE_Pos                          (7UL)          /*!< RBUE (Bit 7)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RBUE_Msk                          (0x80UL)       /*!< RBUE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RSE_Pos                           (8UL)          /*!< RSE (Bit 8)                                           */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RSE_Msk                           (0x100UL)      /*!< RSE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RWTE_Pos                          (9UL)          /*!< RWTE (Bit 9)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_RWTE_Msk                          (0x200UL)      /*!< RWTE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_ETIE_Pos                          (10UL)         /*!< ETIE (Bit 10)                                         */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_ETIE_Msk                          (0x400UL)      /*!< ETIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_ERIE_Pos                          (11UL)         /*!< ERIE (Bit 11)                                         */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_ERIE_Msk                          (0x800UL)      /*!< ERIE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_FBEE_Pos                          (12UL)         /*!< FBEE (Bit 12)                                         */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_FBEE_Msk                          (0x1000UL)     /*!< FBEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_CDEE_Pos                          (13UL)         /*!< CDEE (Bit 13)                                         */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_CDEE_Msk                          (0x2000UL)     /*!< CDEE (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_AIE_Pos                           (14UL)         /*!< AIE (Bit 14)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_AIE_Msk                           (0x4000UL)     /*!< AIE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_NIE_Pos                           (15UL)         /*!< NIE (Bit 15)                                          */
 #define R_GMAC1_DMA_CH7_INTERRUPT_ENABLE_NIE_Msk                           (0x8000UL)     /*!< NIE (Bitfield-Mask: 0x01)                             */
/* ==========================================  DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH1_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH2_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH3_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH4_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH5_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH6_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* ==========================================  DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER  ========================================== */
 #define R_GMAC1_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Pos                (0UL)          /*!< RWT (Bit 0)                                           */
 #define R_GMAC1_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWT_Msk                (0xffUL)       /*!< RWT (Bitfield-Mask: 0xff)                            */
 #define R_GMAC1_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Pos               (16UL)         /*!< RWTU (Bit 16)                                         */
 #define R_GMAC1_DMA_CH7_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_Msk               (0x30000UL)    /*!< RWTU (Bitfield-Mask: 0x03)                       */
/* =========================================  DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH0_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH1_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH2_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH3_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH4_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH5_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH6_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* =========================================  DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS  ========================================== */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ESC_Pos               (0UL)          /*!< ESC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ESC_Msk               (0x1UL)        /*!< ESC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ASC_Pos               (1UL)          /*!< ASC (Bit 1)                                           */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_ASC_Msk               (0x2UL)        /*!< ASC (Bitfield-Mask: 0x01)                            */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_SIV_Pos               (4UL)          /*!< SIV (Bit 4)                                           */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_SIV_Msk               (0xfff0UL)     /*!< SIV (Bitfield-Mask: 0xfff)                        */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_RSN_Pos               (16UL)         /*!< RSN (Bit 16)                                          */
 #define R_GMAC1_DMA_CH7_SLOT_FUNCTION_CONTROL_STATUS_RSN_Msk               (0xf0000UL)    /*!< RSN (Bitfield-Mask: 0x0f)                        */
/* ==============================================  DMA_CH0_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH1_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH2_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH3_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH4_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH5_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH6_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH7_CURRENT_APP_TXDESC  =============================================== */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_TXDESC_CURTDESAPTR_Pos                 (0UL)          /*!< CURTDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_TXDESC_CURTDESAPTR_Msk                 (0xffffffffUL) /*!< CURTDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH0_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH1_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH2_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH3_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH4_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH5_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH6_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* ==============================================  DMA_CH7_CURRENT_APP_RXDESC  =============================================== */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_RXDESC_CURRDESAPTR_Pos                 (0UL)          /*!< CURRDESAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_RXDESC_CURRDESAPTR_Msk                 (0xffffffffUL) /*!< CURRDESAPTR (Bitfield-Mask: 0xffffffff)         */
/* =============================================  DMA_CH0_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH1_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH2_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH3_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH4_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH5_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH6_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH7_CURRENT_APP_TXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Pos               (0UL)          /*!< CURTBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_TXBUFFER_CURTBUFAPTR_Msk               (0xffffffffUL) /*!< CURTBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH0_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH0_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH1_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH1_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH2_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH2_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH3_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH3_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH4_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH4_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH5_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH5_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH6_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH6_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* =============================================  DMA_CH7_CURRENT_APP_RXBUFFER  ============================================== */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Pos               (0UL)          /*!< CURRBUFAPTR (Bit 0)                                   */
 #define R_GMAC1_DMA_CH7_CURRENT_APP_RXBUFFER_CURRBUFAPTR_Msk               (0xffffffffUL) /*!< CURRBUFAPTR (Bitfield-Mask: 0xffffffff)       */
/* ====================================================  DMA_CH0_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH0_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH0_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH0_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH0_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH0_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH0_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH0_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH0_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH0_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH0_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH0_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH0_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH0_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH1_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH1_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH1_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH1_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH1_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH1_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH1_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH1_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH1_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH1_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH1_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH1_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH1_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH1_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH2_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH2_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH2_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH2_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH2_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH2_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH2_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH2_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH2_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH2_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH2_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH2_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH2_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH2_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH3_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH3_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH3_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH3_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH3_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH3_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH3_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH3_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH3_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH3_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH3_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH3_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH3_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH3_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH4_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH4_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH4_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH4_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH4_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH4_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH4_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH4_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH4_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH4_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH4_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH4_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH4_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH4_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH5_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH5_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH5_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH5_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH5_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH5_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH5_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH5_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH5_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH5_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH5_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH5_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH5_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH5_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH6_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH6_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH6_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH6_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH6_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH6_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH6_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH6_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH6_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH6_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH6_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH6_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH6_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH6_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ====================================================  DMA_CH7_STATUS  ===================================================== */
 #define R_GMAC1_DMA_CH7_STATUS_TI_Pos                                      (0UL)          /*!< TI (Bit 0)                                            */
 #define R_GMAC1_DMA_CH7_STATUS_TI_Msk                                      (0x1UL)        /*!< TI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH7_STATUS_TPS_Pos                                     (1UL)          /*!< TPS (Bit 1)                                           */
 #define R_GMAC1_DMA_CH7_STATUS_TPS_Msk                                     (0x2UL)        /*!< TPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_TBU_Pos                                     (2UL)          /*!< TBU (Bit 2)                                           */
 #define R_GMAC1_DMA_CH7_STATUS_TBU_Msk                                     (0x4UL)        /*!< TBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_RI_Pos                                      (6UL)          /*!< RI (Bit 6)                                            */
 #define R_GMAC1_DMA_CH7_STATUS_RI_Msk                                      (0x40UL)       /*!< RI (Bitfield-Mask: 0x01)                              */
 #define R_GMAC1_DMA_CH7_STATUS_RBU_Pos                                     (7UL)          /*!< RBU (Bit 7)                                           */
 #define R_GMAC1_DMA_CH7_STATUS_RBU_Msk                                     (0x80UL)       /*!< RBU (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_RPS_Pos                                     (8UL)          /*!< RPS (Bit 8)                                           */
 #define R_GMAC1_DMA_CH7_STATUS_RPS_Msk                                     (0x100UL)      /*!< RPS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_RWT_Pos                                     (9UL)          /*!< RWT (Bit 9)                                           */
 #define R_GMAC1_DMA_CH7_STATUS_RWT_Msk                                     (0x200UL)      /*!< RWT (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_ETI_Pos                                     (10UL)         /*!< ETI (Bit 10)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_ETI_Msk                                     (0x400UL)      /*!< ETI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_ERI_Pos                                     (11UL)         /*!< ERI (Bit 11)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_ERI_Msk                                     (0x800UL)      /*!< ERI (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_FBE_Pos                                     (12UL)         /*!< FBE (Bit 12)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_FBE_Msk                                     (0x1000UL)     /*!< FBE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_CDE_Pos                                     (13UL)         /*!< CDE (Bit 13)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_CDE_Msk                                     (0x2000UL)     /*!< CDE (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_AIS_Pos                                     (14UL)         /*!< AIS (Bit 14)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_AIS_Msk                                     (0x4000UL)     /*!< AIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_NIS_Pos                                     (15UL)         /*!< NIS (Bit 15)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_NIS_Msk                                     (0x8000UL)     /*!< NIS (Bitfield-Mask: 0x01)                             */
 #define R_GMAC1_DMA_CH7_STATUS_TEB_Pos                                     (16UL)         /*!< TEB (Bit 16)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_TEB_Msk                                     (0x70000UL)    /*!< TEB (Bitfield-Mask: 0x07)                             */
 #define R_GMAC1_DMA_CH7_STATUS_REB_Pos                                     (19UL)         /*!< REB (Bit 19)                                          */
 #define R_GMAC1_DMA_CH7_STATUS_REB_Msk                                     (0x380000UL)   /*!< REB (Bitfield-Mask: 0x07)                             */
/* ================================================  DMA_CH0_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH0_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH0_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH0_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH0_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH1_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH1_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH1_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH1_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH1_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH2_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH2_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH2_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH2_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH2_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH3_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH3_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH3_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH3_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH3_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH4_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH4_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH4_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH4_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH4_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH5_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH5_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH5_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH5_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH5_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH6_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH6_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH6_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH6_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH6_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */
/* ================================================  DMA_CH7_MISS_FRAME_CNT  ================================================= */
 #define R_GMAC1_DMA_CH7_MISS_FRAME_CNT_MFC_Pos                             (0UL)          /*!< MFC (Bit 0)                                           */
 #define R_GMAC1_DMA_CH7_MISS_FRAME_CNT_MFC_Msk                             (0x7ffUL)      /*!< MFC (Bitfield-Mask: 0x7ff)                            */
 #define R_GMAC1_DMA_CH7_MISS_FRAME_CNT_MFCO_Pos                            (15UL)         /*!< MFCO (Bit 15)                                         */
 #define R_GMAC1_DMA_CH7_MISS_FRAME_CNT_MFCO_Msk                            (0x8000UL)     /*!< MFCO (Bitfield-Mask: 0x01)                            */

 #ifdef __cplusplus
}
 #endif

#endif                                 /* R9A09G087_EXT_GMAC_H */
