{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683387759814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683387759815 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Paj7620_top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"Paj7620_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683387759905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683387759942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683387759942 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683387760120 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387760329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387760329 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683387760329 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683387760329 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387760348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387760348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387760348 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683387760348 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683387760348 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683387760352 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1683387760453 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 32 " "No exact pin location assignment(s) for 7 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683387760842 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "31 " "The Timing Analyzer is analyzing 31 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683387761399 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683387761409 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1683387761409 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1683387761409 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1683387761409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Paj7620_top.sdc " "Synopsys Design Constraints File file not found: 'Paj7620_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683387761461 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paj7620_top:paj7620_top_inst\|cnt\[2\]\[25\] clk " "Register paj7620_top:paj7620_top_inst\|cnt\[2\]\[25\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\] " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|cnt_i2c_clk\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|cnt_i2c_clk[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " "Register paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[1\] is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|i2c_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sel_drive:inst_sel_drive\|flag " "Node: sel_drive:inst_sel_drive\|flag was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sel_drive:inst_sel_drive\|next_state.state0_210 sel_drive:inst_sel_drive\|flag " "Latch sel_drive:inst_sel_drive\|next_state.state0_210 is being clocked by sel_drive:inst_sel_drive\|flag" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|sel_drive:inst_sel_drive|flag"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Node: paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\] " "Latch paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|slave_addr\[0\]_2041 is being clocked by paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|mode\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|paj7620_top:paj7620_top_inst|i2c_ctrl:i2c_ctrl_inst|mode[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed auto_stp_external_clock_0 " "Register sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed is being clocked by auto_stp_external_clock_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1683387761489 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1683387761489 "|prj7620_beep_seg|auto_stp_external_clock_0"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683387761559 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1683387761559 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1683387761559 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1683387761561 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387761561 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387761561 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1683387761561 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1683387761561 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762166 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[3\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[3\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[3\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[60\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[60\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[147\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[147\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[147\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[147\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[234\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[234\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[234\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[234\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[262\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[262\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[262\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[262\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683387762166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762166 ""}  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762166 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0 " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|i2c_clk~0" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762166 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 1689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always9~2  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|always9~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762166 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector17~1 " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Selector17~1" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762166 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762166 ""}  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762166 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux11~0  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux11~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762167 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux2~0  " "Automatically promoted node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762167 ""}  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sel_drive:inst_sel_drive\|flag  " "Automatically promoted node sel_drive:inst_sel_drive\|flag " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state0 " "Destination node sel_drive:inst_sel_drive\|current_state.state0" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state0" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state1 " "Destination node sel_drive:inst_sel_drive\|current_state.state1" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state1" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state2 " "Destination node sel_drive:inst_sel_drive\|current_state.state2" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state2" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state3 " "Destination node sel_drive:inst_sel_drive\|current_state.state3" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state3" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state4 " "Destination node sel_drive:inst_sel_drive\|current_state.state4" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state4" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sel_drive:inst_sel_drive\|current_state.state5 " "Destination node sel_drive:inst_sel_drive\|current_state.state5" {  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 20 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|current_state.state5" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[649\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[649\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[649\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[649\]" {  } { { "sld_signaltap.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 13807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762167 ""}  } { { "../src/sel_driver.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/sel_driver.v" 23 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sel_drive:inst_sel_drive\|flag" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p)) " "Automatically promoted node rst_n~input (placed in PIN M15 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|comb~0 " "Destination node paj7620_top:paj7620_top_inst\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[1\]~0 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[1\]~0" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[2\]~1 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[2\]~1" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|led_out\[3\]~3 " "Destination node paj7620_top:paj7620_top_inst\|led_out\[3\]~3" {  } { { "../src/paj7620_top.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/paj7620_top.v" 141 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 3123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "machine_drive:inst_machine_drive\|always4~5 " "Destination node machine_drive:inst_machine_drive\|always4~5" {  } { { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 4700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[1\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[2\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[3\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\] " "Destination node paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\]" {  } { { "../src/i2c_ctrl.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/i2c_ctrl.v" 542 0 0 } } { "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/environment/ide/quartus_18.1.0.625/quartus/bin64/Assignment Editor.qase" 1 { { 0 "paj7620_top:paj7620_top_inst\|i2c_ctrl:i2c_ctrl_inst\|po_data\[4\]" } } } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762167 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1683387762167 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762167 ""}  } { { "../src/prj7620_beep_seg.v" "" { Text "D:/code-file/FPGA_PRJ/gesture_prj/src/prj7620_beep_seg.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 34466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762167 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683387762168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 19878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 19898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762168 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 6006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683387762168 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683387762168 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/environment/ide/quartus_18.1.0.625/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/code-file/FPGA_PRJ/gesture_prj/prj/" { { 0 { 0 ""} 0 12446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683387762168 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683387763033 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683387763051 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683387763052 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683387763072 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683387763110 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683387763145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683387763145 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683387763160 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683387763468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683387763485 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683387763485 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 1 5 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 1 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1683387763497 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1683387763497 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1683387763497 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 11 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 21 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 8 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 13 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1683387763497 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1683387763497 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1683387763497 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683387763753 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683387763767 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683387764599 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_TOO_MANY_BLES" "9090 6272 register node " "Design contains 9090 blocks of type register node.  However, the device contains only 6272 blocks." {  } { { "d:/environment/ide/quartus_18.1.0.625/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "D:/code-file/FPGA_PRJ/gesture_prj/prj/" "LE" } }  } 0 170011 "Design contains %1!d! blocks of type %3!s!.  However, the device contains only %2!d! blocks." 0 0 "Fitter" 0 -1 1683387764958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683387764958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683387764958 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683387772708 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.fit.smsg " "Generated suppressed messages file D:/code-file/FPGA_PRJ/gesture_prj/prj/output_files/Paj7620_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683387773080 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 14 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5691 " "Peak virtual memory: 5691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683387773241 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 23:42:53 2023 " "Processing ended: Sat May 06 23:42:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683387773241 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683387773241 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683387773241 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683387773241 ""}
