<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<!--Converted with LaTeX2HTML 2008 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Footnotes</TITLE>
<META NAME="description" CONTENT="Footnotes">
<META NAME="keywords" CONTENT="report">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2008">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="report.css">

<LINK REL="previous" HREF="node65.html">
<LINK REL="up" HREF="report.html">
</HEAD>

<BODY >

<DL>
<DT><A NAME="foot1133">... other</A><A
 HREF="node6.html#tex2html2"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">1</SPAN></SUP></A></DT>
<DD>the POTS service can affect the performance of a DSL service if the phone lines are not low-pass filtered and split, but this is now common practise <A
 HREF="node65.html#TS03">Thomas&nbsp;Starr (2003)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot359">... experimentation</A><A
 HREF="node9.html#tex2html4"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">2</SPAN></SUP></A></DT>
<DD>not to mention that real-world experimentation is time-consuming, expensive, and often incomparable to other results due to a multitude of measurement standards

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot386">... frequency</A><A
 HREF="node9.html#tex2html6"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">3</SPAN></SUP></A></DT>
<DD>necessary due to the large margins of error in characterising 'real-world' lines

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot445">... bundle</A><A
 HREF="node10.html#tex2html9"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">4</SPAN></SUP></A></DT>
<DD>i.e., lines in the core of the bundle receive must more cross-talk than those on the skin of the bundle

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot464">... constellation</A><A
 HREF="node10.html#tex2html10"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">5</SPAN></SUP></A></DT>
<DD>with an associated number of nearest neighbours, <SPAN CLASS="MATH"><IMG
 WIDTH="21" HEIGHT="26" ALIGN="MIDDLE" BORDER="0"
 SRC="img41.png"
 ALT="$ N_e$"></SPAN>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot621">... system</A><A
 HREF="node10.html#tex2html12"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">6</SPAN></SUP></A></DT>
<DD>Lag and Lead, terms originally from the field of economics but 'adopted' by the field of control theory, implies a kind of 'lending' system, where by a given variable (in this case the bit-rate/weight on a particular line) can be allowed to 'run rampant' if the system has spare capacity, but that added usage is accounted and is 'paid back' to the system when needed, and often that particular variable will be more 'borrowed from' until its lag/lead accounts are even again

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot642">... operation</A><A
 HREF="node11.html#tex2html13"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">7</SPAN></SUP></A></DT>
<DD>Strictly speaking not DSM but included for completeness

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot675">... 0</A><A
 HREF="node12.html#tex2html21"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">8</SPAN></SUP></A></DT>
<DD>currently the most common method of 'Spectrum Balancing'

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1170">... solution</A><A
 HREF="node12.html#tex2html23"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">9</SPAN></SUP></A></DT>
<DD>It is proven in <A
 HREF="node65.html#STC03">Seong Taek&nbsp;Chung (2003)</A> that for frequencies less than 2MHz, there exists only one Nash Equilibrium point within a distributed DSL network, and although it is possible, no example of multiple optimal rate-region points has been discovered to date <A
 HREF="node65.html#STC07">Seong Taek Chung (2007)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot692">... bit-assignment</A><A
 HREF="node12.html#tex2html24"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">10</SPAN></SUP></A></DT>
<DD>I.e non-integer bit-assignments are permitted

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1171">... energy</A><A
 HREF="node12.html#tex2html25"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">11</SPAN></SUP></A></DT>
<DD>generally termed <!-- MATH
 $\Delta p(k)$
 -->
<SPAN CLASS="MATH"><IMG
 WIDTH="44" HEIGHT="29" ALIGN="MIDDLE" BORDER="0"
 SRC="img83.png"
 ALT="$ \Delta p(k)$"></SPAN><!-- MATH
 $\Delta p(k)$
 -->
<SPAN CLASS="MATH"><IMG
 WIDTH="44" HEIGHT="29" ALIGN="MIDDLE" BORDER="0"
 SRC="img83.png"
 ALT="$ \Delta p(k)$"></SPAN>Single-bit addition power

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot743">... Lagrangian</A><A
 HREF="node15.html#tex2html27"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">12</SPAN></SUP></A></DT>
<DD>A Lagrangian of a dynamical system is a function that summarises the dynamics of the system, and in the field of optimisation, allows for the joint-optimisation of a dually (in this case) constrained problem through the use of an additional Lagrange multiplier to generate the new Lagrangian decomposition <SPAN CLASS="MATH"><IMG
 WIDTH="12" HEIGHT="15" ALIGN="BOTTOM" BORDER="0"
 SRC="img85.png"
 ALT="$ L$"></SPAN> that implicitly encompasses both (all) constraint functions

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot761">... space</A><A
 HREF="node15.html#tex2html28"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">13</SPAN></SUP></A></DT>
<DD>How the <SPAN CLASS="MATH"><IMG
 WIDTH="11" HEIGHT="15" ALIGN="BOTTOM" BORDER="0"
 SRC="img87.png"
 ALT="$ \lambda$"></SPAN> space is searched is a matter of much debate, which will be met later

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1175">... required</A><A
 HREF="node15.html#tex2html29"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">14</SPAN></SUP></A></DT>
<DD>For the interested reader, this is a computationally explosive procedure; consider the vector <SPAN CLASS="MATH"><IMG
 WIDTH="36" HEIGHT="29" ALIGN="MIDDLE" BORDER="0"
 SRC="img74.png"
 ALT="$ B(k)$"></SPAN>, with each vector index as the bit load on a particular line on channel <SPAN CLASS="MATH"><IMG
 WIDTH="10" HEIGHT="15" ALIGN="BOTTOM" BORDER="0"
 SRC="img61.png"
 ALT="$ k$"></SPAN>, and a maximum bits per tone of 15 (from the DSL standard). For two lines, this represents only 225 possibilities, but for four, its 50625; for 8 its over 2.5 billion, and for a standard 50 line bundle, its a 59 digit number.To put that in perspective, the number of stars in the observable universe is only a 24 digit number. For a given max bits per tone <SPAN CLASS="MATH"><IMG
 WIDTH="35" HEIGHT="27" ALIGN="MIDDLE" BORDER="0"
 SRC="img90.png"
 ALT="$ b_{max}$"></SPAN>, the number of bit combinations for <SPAN CLASS="MATH"><IMG
 WIDTH="16" HEIGHT="15" ALIGN="BOTTOM" BORDER="0"
 SRC="img6.png"
 ALT="$ N$"></SPAN> lines is <!-- MATH
 $b_{max}^{N}-1$
 -->
<SPAN CLASS="MATH"><IMG
 WIDTH="62" HEIGHT="31" ALIGN="MIDDLE" BORDER="0"
 SRC="img91.png"
 ALT="$ b_{max}^{N}-1$"></SPAN>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot875">... operation</A><A
 HREF="node19.html#tex2html34"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">15</SPAN></SUP></A></DT>
<DD>Co-location of at least one side of the bundle, computationally expensive pre-computation, inflexibility of applications, requirement for expensive real-time DSP hardware at both bundle terminations

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot879">... EDVAC</A><A
 HREF="node20.html#tex2html35"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">16</SPAN></SUP></A></DT>
<DD>Electronic Discrete Variable Automatic Computer, predominantly used for Ordnance Trajectory calculations and other military applications

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot881">... units</A><A
 HREF="node20.html#tex2html36"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">17</SPAN></SUP></A></DT>
<DD>Whether instruction pipe-lining should be included in this is a point of debate, which will be dealt with later in this chapter

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1183">... warfare.</A><A
 HREF="node20.html#tex2html37"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">18</SPAN></SUP></A></DT>
<DD>For example, the Cray-1 was built for fusion plasma dynamics research, the Cytocomputer pipelined processor was built for biomedical image processing in 1980 <A
 HREF="node65.html#RML80">Robert M.&nbsp;Lougheed (1980)</A>, and the Staran Content-Addressable Parallel computer, built in 1972, was used for Cartographic data processing for military intelligence<A
 HREF="node65.html#KH84">Kai&nbsp;Hwant (1984)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1184">... physics</A><A
 HREF="node20.html#tex2html38"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">19</SPAN></SUP></A></DT>
<DD>Quantum Tunnelling leads to non-deterministic behaviour at around the 16 nanometre mark<A
 HREF="node65.html#Zhi03">Zhirnov (2003)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1185">... wall'</A><A
 HREF="node20.html#tex2html39"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">20</SPAN></SUP></A></DT>
<DD>If processor speeds were growing today at the same rate as in the mid-90's, CPU's would require a power density equivalent to that of a Saturn V booster stage nozzle<A
 HREF="node65.html#Rab07">Rabaey (2007)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot887">... form</A><A
 HREF="node20.html#tex2html40"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">21</SPAN></SUP></A></DT>
<DD>Moore himself has said 'his' law is the exception to Murphy's Law, in that no-matter what doomsday predictions are made regarding it, The Law seems to perpetuate itself in new forms

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot889">... hyper-threaded</A><A
 HREF="node20.html#tex2html41"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">22</SPAN></SUP></A></DT>
<DD>Read:two hardware threads per core

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot890">... exist</A><A
 HREF="node20.html#tex2html42"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">23</SPAN></SUP></A></DT>
<DD>IBM's BlueGene/Q architecture, Intel's Larabee Microarchitecture, AMD's FireStream, NVIDIA's Tesla, and Tilera's iMesh to name a few

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot899">... GPU</A><A
 HREF="node20.html#tex2html44"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">24</SPAN></SUP></A></DT>
<DD>Used as an example of Many-core computing; the general principals apply across many-core devices

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1186">... Processor)</A><A
 HREF="node20.html#tex2html45"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">25</SPAN></SUP></A></DT>
<DD>These principals will be covered in more detail in Section&nbsp;<A HREF="node26.html#sec:GPGPU">2.2.3</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot903">... machines</A><A
 HREF="node20.html#tex2html46"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">26</SPAN></SUP></A></DT>
<DD>Made famous by SETI@Home in 1999

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot906">... (PU)</A><A
 HREF="node21.html#tex2html47"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">27</SPAN></SUP></A></DT>
<DD>Think of cores or threads of execution

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot936">... time</A><A
 HREF="node21.html#tex2html52"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">28</SPAN></SUP></A></DT>
<DD>Don't worry dear readers, pipe-lining is coming...

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1193">... cycles.</A><A
 HREF="node22.html#tex2html54"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">29</SPAN></SUP></A></DT>
<DD>Complications to this system arise if the instructions processed are conditional, but as pipe-lining is not the focus of this project, refer to <A
 HREF="node65.html#Yeh91">Yeh (1991)</A> for more information

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot955">... applied</A><A
 HREF="node24.html#tex2html55"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">30</SPAN></SUP></A></DT>
<DD>It's everywhere

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot985">... contention</A><A
 HREF="node25.html#tex2html58"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">31</SPAN></SUP></A></DT>
<DD>Whereby working data is partitioned across PUs, and in order to maintain the integrity of these caches with respect to the global data state, additional processing is required

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1194">... API</A><A
 HREF="node26.html#tex2html59"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">32</SPAN></SUP></A></DT>
<DD>Application Programming InterfaceAPIApplication Programming Interface: DirectX and OpenGL allowed game developers to have a hardware-agnostic interface to leverage GPUs and other hardware

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1195">... rankings</A><A
 HREF="node26.html#tex2html60"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">33</SPAN></SUP></A></DT>
<DD>TSUBAME made it to 29th in the world rankings, with the addition of 170 Tesla S1070 systems<A
 HREF="node65.html#Hum08">Humber (2008)</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1005">... C/C++</A><A
 HREF="node27.html#tex2html62"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">34</SPAN></SUP></A></DT>
<DD>As we'll see, wrappers for other languages exist, but there is always an intermediate C/C++ stage

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1019">... recently</A><A
 HREF="node27.html#tex2html65"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">35</SPAN></SUP></A></DT>
<DD>The latest Fermi devices support multiple parallel kernel invocations, under which SMs are assigned different kernels based on a proprietary load-balancing algorithm

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1024">... values</A><A
 HREF="node27.html#tex2html66"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">36</SPAN></SUP></A></DT>
<DD>For the latest generation of Tesla GPUs

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1048">...)</A><A
 HREF="node27.html#tex2html69"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">37</SPAN></SUP></A></DT>
<DD>Due to Memory and Hardware considerations, this is a ridiculously contrived metric

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1196">... registers</A><A
 HREF="node27.html#tex2html71"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">38</SPAN></SUP></A></DT>
<DD>These will be covered in detail in Section&nbsp;<A HREF="node28.html#fig:CUDAMemArch">26</A>

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1057">... basis</A><A
 HREF="node27.html#tex2html72"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">39</SPAN></SUP></A></DT>
<DD>For the sake of simplicity, the following section discusses the hardware capabilities of the latest generation of Fermi cards, specifically the Tesla C2050 Workstation card

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot1090">... GFLOPS</A><A
 HREF="node28.html#tex2html77"><SUP><SPAN CLASS="arabic">2</SPAN>.<SPAN CLASS="arabic">40</SPAN></SUP></A></DT>
<DD>Giga-Floating Point Operations per Second

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2214">... fast</A><A
 HREF="node33.html#tex2html82"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">1</SPAN></SUP></A></DT>
<DD>Technically record breaking

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2215">... flexibility</A><A
 HREF="node33.html#tex2html83"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">2</SPAN></SUP></A></DT>
<DD>Python supports Imperative, Object Oriented, Aspect Oriented and Functional Programming constructs interchangeably

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2216">... Profiling</A><A
 HREF="node33.html#tex2html84"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">3</SPAN></SUP></A></DT>
<DD>Profiling is the process of recording a software execution and monitoring the performance and runtime of its constituent functions, providing the developer with a 'look under the hood' to establish what areas of code could be optimised to give the maximum performance improvement with minimum wasted time

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2219">... devices</A><A
 HREF="node33.html#tex2html85"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">4</SPAN></SUP></A></DT>
<DD>This is technically true only for the latest version of CUDA; at time of writing, 4.0 RC2

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2238">... NICC</A><A
 HREF="node35.html#tex2html86"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">5</SPAN></SUP></A></DT>
<DD>NICC is a UK based communications interoperability standards body

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2301">... targeting</A><A
 HREF="node36.html#tex2html89"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">6</SPAN></SUP></A></DT>
<DD>Rate Targeting is not a focus of this project, but was explored for fun anyway

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2303">... bit-load</A><A
 HREF="node36.html#tex2html90"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">7</SPAN></SUP></A></DT>
<DD>And propagating this information back to the algorithm root before wasting any more processing time on this attempt

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2306">... project</A><A
 HREF="node36.html#tex2html91"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">8</SPAN></SUP></A></DT>
<DD>Seeing it condensed into just over a page of text is slightly depressing!

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2318">... bit-loads.</A><A
 HREF="node36.html#tex2html93"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">9</SPAN></SUP></A></DT>
<DD>It is for this reason that MIPB results tend to be slightly skewed with respect to the McKinley implementation.

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2350">...fig:2-3k5k-nearfar)</A><A
 HREF="node36.html#tex2html96"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">10</SPAN></SUP></A></DT>
<DD>Notice that occasionally the low-channel bit-allocations are swapped between the two lines, i.e. line A in McKinley may have the bit-allocation of line B in this implementation below channel 50. Consultations with McKinley state that this behaviour is acceptable.

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2383">... side</A><A
 HREF="node39.html#tex2html100"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">11</SPAN></SUP></A></DT>
<DD>To try and make this test fair, The calculation was repeated 256 times with pre-generated random inputs on both the GPU and CPU side, with these repeats parallelised on the GPU

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2384">... solver</A><A
 HREF="node39.html#tex2html101"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">12</SPAN></SUP></A></DT>
<DD>This was quite possibly the most technically difficult and frustrating section of the entire project

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2385">... algorithm</A><A
 HREF="node39.html#tex2html102"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">13</SPAN></SUP></A></DT>
<DD>A Blog post discussing the development of this function is availiable at http://bit.ly/eH3WH6

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2392">... called)</A><A
 HREF="node39.html#tex2html103"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">14</SPAN></SUP></A></DT>
<DD>ISB has a lower, but still significant, cache hit ratio of just over 80%, but since ISB executes approximately 5% the number of PSD calculations as OSB, this caching is less significant. MIPB by comparison has a hit ratio of 0%; no PSD is asked for twice, so caching is largely useless unless using rate targeting, and even then hit ratios average between 10-20%.

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2482">... permutation</A><A
 HREF="node40.html#tex2html104"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">15</SPAN></SUP></A></DT>
<DD>As Derived from equation (<A HREF="node10.html#eq:DSLSystemModelAlt">2.20</A>)

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2396">... improvement?'</A><A
 HREF="node41.html#tex2html105"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">16</SPAN></SUP></A></DT>
<DD>Without going any further, I would be confident that this is false for greater than 6 lines; Greedy is just that fast

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2400">... 16</A><A
 HREF="node42.html#tex2html106"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">17</SPAN></SUP></A></DT>
<DD>The number of possible bit-load combinations for the line currently being looped over within the kernel

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2404">... GPU's</A><A
 HREF="node43.html#tex2html107"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">18</SPAN></SUP></A></DT>
<DD>as long as those problems are independent of each-other

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2405">... block</A><A
 HREF="node43.html#tex2html108"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">19</SPAN></SUP></A></DT>
<DD>Note, this is not the optimal number of threads, just a ceiling value

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2413">... device</A><A
 HREF="node44.html#tex2html110"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">20</SPAN></SUP></A></DT>
<DD>This has changed in CUDA 4.0 RC2, but due to PyCUDA's current lack of direct hooks into this functionality, this option could not be explored sufficiently for inclusion in this document

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2414">... simultaneously</A><A
 HREF="node44.html#tex2html111"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">21</SPAN></SUP></A></DT>
<DD>This is required due to Python's memory management system not being thread-safe

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2415">... systems</A><A
 HREF="node44.html#tex2html112"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">22</SPAN></SUP></A></DT>
<DD>Although this functionality has not been tested, since no systems were available for test operated under a mixed-device configuration

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2417">... convergence</A><A
 HREF="node45.html#tex2html113"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">23</SPAN></SUP></A></DT>
<DD>Strictly speaking, these calculations are not simultaneous, as individual warps are swapped in and out of the SM's, but for the sake of simplicity, 'simultaneously' is used

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2426">... model</A><A
 HREF="node46.html#tex2html114"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">24</SPAN></SUP></A></DT>
<DD>For four line OSB, the permutation sharing implementation encountered a versus-CPU speed-up of 3x, compared to, as we'll see later, a channel-distributed speed-up of 10 on a single GPU

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2438">... converged</A><A
 HREF="node48.html#tex2html116"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">25</SPAN></SUP></A></DT>
<DD>Sub-bundles in the case of multi-GPU operation

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2440">... converge</A><A
 HREF="node48.html#tex2html117"><SUP><SPAN CLASS="arabic">3</SPAN>.<SPAN CLASS="arabic">26</SPAN></SUP></A></DT>
<DD>Experimentally it has been found that this implementation of ISB can happily operate on at least 16 line bundles within a practicable time frame(24 seconds), and the only reason for not going further than that is the constraints of 32-bit numerical representation of bit-permutations

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
<DT><A NAME="foot2798">... PUs</A><A
 HREF="node55.html#tex2html121"><SUP><SPAN CLASS="arabic">4</SPAN>.<SPAN CLASS="arabic">1</SPAN></SUP></A></DT>
<DD>Each device is a Tesla T10 processor, consisting of 32 SMs with 8 CUDA cores (SPs) per SM

<PRE>.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
.
</PRE>
</DD>
</DL>
</BODY>
</HTML>
