http://scholar.google.com/scholar?hl=en&q=R.+E.+Ahmed%2C+R.+C.+Frazier%2C+and+P.+N.+Marinos.+1990.+Cache-aided+rollback+error+recovery+%28CARER%29+algorithm+for+shared-memory+multiprocessor+systems.+In+Proceedings+of+the+20th+International+Symposium+on+Fault-Tolerant+Computing%2C+1990+%28FTCS-20%E2%80%9990%29%2C+Digest+of+Papers.+82%2D%2D88.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1990.89338
http://scholar.google.com/scholar?hl=en&q=J.+H.+Ahn%2C+N.+P.+Jouppi%2C+C.+Kozyrakis%2C+J.+Leverich%2C+and+R.+S.+Schreiber.+2009.+Future+scaling+of+processor-memory+interfaces.+In+Proceedings+of+the+Conference+on+High+Performance+Computing+Networking%2C+Storage+and+Analysis+%28SC%E2%80%9909%29.+ACM%2C+New+York%2C+NY.+Article+42%2C+12+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1654059.1654102+10.1145%2F1654059.1654102+
http://scholar.google.com/scholar?hl=en&q=G.+M.+Amdahl.+1967.+Validity+of+the+single+processor+approach+to+achieving+large+scale+computing+capabilities.+In+Proceedings+of+the+April+18%2D%2D20%2C+1967%2C+Spring+Joint+Computer+Conference+%28AFIPS%E2%80%9967+%28Spring%29%29.+ACM%2C+New+York%2C+NY.+483%2D%2D485.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1465482.1465560+10.1145%2F1465482.1465560+
http://scholar.google.com/scholar?hl=en&q=H.+Ando%2C+Y.+Yoshida%2C+A.+Inoue%2C+I.+Sugiyama%2C+T.+Asakawa%2C+K.+Morita%2C+T.+Muta%2C+T.+Motokurumada%2C+S.+Okada%2C+H.+Yamashita%2C+Y.+Satsukawa%2C+A.+Konmoto%2C+R.+Yamashita%2C+and+H.+Sugiyama.+2003b.+A+1.3+GHz+fifth+generation+SPARC64+microprocessor.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference%2C+2003%2C+Digest+of+Technical+Papers.+%28ISSCC%E2%80%9903%29.+Vol.+1.+246%2D%2D491.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISSCC.2003.1234286
http://scholar.google.com/scholar?hl=en&q=H.+Ando%2C+Y.+Yoshida%2C+A.+Inoue%2C+I.+Sugiyama%2C+T.+Asakawa%2C+K.+Morita%2C+T.+Muta%2C+T.+Motokurumada%2C+S.+Okada%2C+H.+Yamashita%2C+Y.+Satsukawa%2C+A.+Konmoto%2C+R.+Yamashita%2C+and+H.+Sugiyama.+2003a.+A+1.3GHz+fifth+generation+SPARC64+microprocessor.+In+Proceedings+of+the+Design+Automation+Conference%2C+2003.+702%2D%2D705.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDAC.2003.1219109+10.1145%2F775832.776010+
http://scholar.google.com/scholar?hl=en&q=T.+M.+Austin.+1999.+DIVA%3A+A+reliable+substrate+for+deep+submicron+microarchitecture+design.+In+Proceedings+of+the+32nd+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO+32%E2%80%9999%29.+IEEE+Computer+Society%2C+196%2D%2D207.+
http://scholar.google.com/scholar?hl=en&q=A.+Avi%C5%BEienis+and+L.+Chen.+1977.+On+the+implementation+of+N-version+programming+for+software+fault+tolerance+during+execution.+In+Proceedings+of+the+IEEE+International+Computer+Software+and+Applications+Conference.+149%2D%2D155.
http://scholar.google.com/scholar?hl=en&q=A.+Avizienis.+1971.+Arithmetic+error+codes%3A+Cost+and+effectiveness+studies+for+application+in+digital+system+design.+IEEE+Trans.+Comput.+20%2C+11+%281971%29%2C+1322%2D%2D1331.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FT-C.1971.223134+10.1109%2FT-C.1971.223134+
http://scholar.google.com/scholar?hl=en&q=A.+Avizienis%2C+J.-C.+Laprie%2C+B.+Randell%2C+and+C.+Landwehr.+2004.+Basic+concepts+and+taxonomy+of+dependable+and+secure+computing.+IEEE+Trans.+Dependable+Secur.+Comput.+1%2C+1+%28Jan.+2004%29%2C+11%2D%2D33.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTDSC.2004.2+10.1109%2FTDSC.2004.2+
http://scholar.google.com/scholar?hl=en&q=B.+J.+Babb.+1998.+Error+detection+and+correction+circuit.+%28May+1998%29.+Patent+No.+5751744%2C+Filed+Jan.+27%2C+1995%2C+Issued+May+12%2C+1998.
http://scholar.google.com/scholar?hl=en&q=A.+Bachtold%2C+P.+Hadley%2C+T.+Nakanishi%2C+and+C.+Dekker.+2001.+Logic+circuits+with+carbon+nanotube+transistors.+Science+294%2C+5545+%282001%29%2C+1317%2D%2D1320.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1126%2Fscience.1065824
http://scholar.google.com/scholar?hl=en&q=R.+D.+Bannon+and+M.+M.+Bhansali.+1984.+Digital+data+storage+error+detecting+and+correcting+system+and+method.+%28April+1984%29.+Patent+No.+0042966%2C+Filed+May+19%2C+1981%2C+Issued+Apr.+18%2C+1984.
http://scholar.google.com/scholar?hl=en&q=W.+B.+Barker.+1977.+Error-checking+scheme.+%28July+1977%29.+Patent+No.+4035766%2C+Filed+Aug.+1%2C+1975%2C+Issued+July+12%2C+1977.
http://scholar.google.com/scholar?hl=en&q=M.+J.+Barry.+1992.+Radiation+resistant+sram+memory+cell.+%28Oct.+1992%29.+Patent+No.+5157625%2C+Filed+May+22%2C+1990%2C+Issued+Oct.+20%2C+1992.
http://scholar.google.com/scholar?hl=en&q=J.+F.+Bartlett.+1981.+A+nonstop+kernel.+SIGOPS+Oper.+Syst.+Rev.+15%2C+5+%281981%29%2C+22%2D%2D29.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1067627.806587+10.1145%2F1067627.806587+
http://scholar.google.com/scholar?hl=en&q=W.+Bartlett+and+L.+Spainhower.+2004.+Commercial+fault+tolerance%3A+A+tale+of+two+systems.+IEEE+Trans.+Depend.+Secure+Comput.+1%2C+1+%28Jan.+2004%29%2C+87%2D%2D96.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTDSC.2004.4+10.1109%2FTDSC.2004.4+
http://scholar.google.com/scholar?hl=en&q=R.+Baumann.+2005.+Soft+errors+in+advanced+computer+systems.+IEEE+Des.+Test+22%2C+3+%28May+2005%29%2C+258%2D%2D266.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMDT.2005.69+10.1109%2FMDT.2005.69+
http://scholar.google.com/scholar?hl=en&q=D.+Binder%2C+E.+C.+Smith%2C+and+A.+B.+Holman.+1975.+Satellite+anomalies+from+Galactic+cosmic+rays.+IEEE+Trans.+Nucl.+Sci.+22%2C+6+%281975%29%2C+2675%2D%2D2680.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.1975.4328188
http://scholar.google.com/scholar?hl=en&q=A.+Biswas%2C+P.+Racunas%2C+R.+Cheveresan%2C+J.+Emer%2C+S.+S.+Mukherjee%2C+and+R.+Rangan.+2005.+Computing+architectural+vulnerability+factors+for+address-based+structures.+In+Proceedings+of+the+32nd+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9905%29.+IEEE+Computer+Society.+532%2D%2D543.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISCA.2005.18+10.1109%2FISCA.2005.18+
http://scholar.google.com/scholar?hl=en&q=D.+Blaauw%2C+S.+Kalaiselvan%2C+K.+Lai%2C+Wei-Hsiang+Ma%2C+S.+Pant%2C+C.+Tokunaga%2C+S.+Das%2C+and+D.+Bull.+2008.+Razor+II%3A+In+situ+error+detection+and+correction+for+PVT+and+SER+tolerance.+In+Proceedings+of+the+IEEE+International+Solid-State+Circuits+Conference%2C+2008+%28ISSCC%E2%80%9908%29%2C+Digest+of+Technical+Papers.+400%2D%2D622.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISSCC.2008.4523226
http://scholar.google.com/scholar?hl=en&q=T.+G.+W.+Blake+and+T.+W.+Houston.+1993.+Memory+cell+with+capacitance+for+single+event+upset+protection.+%28April+1993%29.+Patent+No.+5204990%2C+Filed+Sept.+7%2C+1988%2C+Issued+Apr.+20%2C+1993.
http://scholar.google.com/scholar?hl=en&q=W.+Bland.+2012.+User+Level+Failure+Mitigation+in+MPI.+In+Proceedings+of+the+Euro-Par+2012%3A+Parallel+Processing+Workshops%3A+BDMC%2C+CGWS%2C+HeteroPar%2C+HiBB%2C+OMHI%2C+Paraphrase%2C+PROPER%2C+Resilience%2C+UCHPC%2C+VHPC.+Revised+Selected+Papers.+Springer%2C+Berlin.+499%2D%2D504.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1007%2F978-3-642-36949-0_57+10.1007%2F978-3-642-36949-0_57+
http://scholar.google.com/scholar?hl=en&q=J.+Blome%2C+S.+Mahlke%2C+D.+Bradley%2C+and+K.+Flautner.+2005.+A+microarchitectural+analysis+of+soft+error+propagation+in+a+production-level+embedded+microprocessor.+In+Proceedings+of+the+1st+Workshop+on+Architecture+Reliability.
http://scholar.google.com/scholar?hl=en&q=D.+M.+Blough%2C+F.+J.+Kurdahi%2C+and+S.+Y.+Ohm.+1999.+High-level+synthesis+of+recoverable+VLSI+microarchitectures.+IEEE+Trans.+Very+Large+Scale+Integr.+Syst.+7%2C+4+%28Dec.+1999%29%2C+401%2D%2D410.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F92.805747+10.1109%2F92.805747+
http://scholar.google.com/scholar?hl=en&q=K.+K.+Bourdelle%2C+S.+Chaudhry%2C+and+J.+Chu.+2002.+The+effect+of+triple+well+implant+dose+on+performance+of+NMOS+transistors.+IEEE+Trans.+Electron+Devices+49%2C+3+%28March+2002%29%2C+521%2D%2D524.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F16.987125
http://scholar.google.com/scholar?hl=en&q=K.+A.+Bowman%2C+J.+W.+Tschanz%2C+S.+L.+L.+Lu%2C+P.+A.+Aseron%2C+M.+M.+Khellah%2C+A.+Raychowdhury%2C+B.+M.+Geuskens%2C+C.+Tokunaga%2C+C.+B.+Wilkerson%2C+T.+Karnik%2C+and+V.+K.+De.+2011.+A+45+nm+resilient+microprocessor+core+for+dynamic+variation+tolerance.+IEEE+J.+Solid-State+Circuits+46%2C+1+%28Jan.+2011%29%2C+194%2D%2D208.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FJSSC.2010.2089657
http://scholar.google.com/scholar?hl=en&q=G.+Bronevetsky%2C+D.+Marques%2C+K.+Pingali%2C+P.+Szwed%2C+and+M.+Schulz.+2004.+Application-level+checkpointing+for+shared+memory+programs.+In+Proceedings+of+the+11th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS+XI%E2%80%9904%29.+ACM%2C+New+York%2C+NY.+235%2D%2D247.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1024393.1024421+10.1145%2F1024393.1024421+
http://scholar.google.com/scholar?hl=en&q=D.+T.+Brown.+1960.+Error+detecting+and+correcting+binary+codes+for+arithmetic+operations.+IRE+Trans.+Electron.+Comput.+EC-9%2C+3+%28Sept.+1960%29%2C+333%2D%2D337.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTEC.1960.5219855
http://scholar.google.com/scholar?hl=en&q=M.+Bruel.+1995.+Silicon+on+insulator+material+technology.+Electron.+Lett.+31%2C+14+%281995%29%2C+1201%2D%2D1202.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1049%2Fel%3A19950805
http://scholar.google.com/scholar?hl=en&q=D.+Burnett%2C+C.+Lage%2C+and+A.+Bormann.+1993.+Soft-error-rate+improvement+in+advanced+BiCMOS+SRAMs.+In+Proceedings+of+the+31st+Annual+Proceedings+of+the+International+Reliability+Physics+Symposium%2C+1993.+156%2D%2D160.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FRELPHY.1993.283330
http://scholar.google.com/scholar?hl=en&q=J.+A.+Cairns+and+J.+F.+Ziegler.+1985.+Coated+ceramic+substrates+for+mounting+integrated+circuits.+%28July+1985%29.+Patent+No.+4528212%2C+Filed+July+22%2C+1982%2C+Issued+July+9%2C+1985.
http://scholar.google.com/scholar?hl=en&q=J.+A.+Cairns+and+J.+F.+Ziegler.+1989.+Coated+ceramic+substrates+for+mounting+integrated+circuits+and+methods+of+coating+such+substrates.+%28March+1989%29.+Patent+No.+0099570%2C+Filed+July+19%2C+1983%2C+Issued+Mar.+29%2C+1989.
http://scholar.google.com/scholar?hl=en&q=T.+Calin%2C+M.+Nicolaidis%2C+and+R.+Velazco.+1996.+Upset+hardened+memory+design+for+submicron+CMOS+technology.+IEEE+Trans.+Nucl.+Sci.+43%2C+6+%281996%29%2C+2874%2D%2D2878.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.556880
http://scholar.google.com/scholar?hl=en&q=E.+H.+Cannon%2C+D.+D.+Reinhardt%2C+M.+S.+Gordon%2C+and+P.+S.+Makowenskyj.+2004.+SRAM+SER+in+90%2C+130+and+180+nm+bulk+and+SOI+technologies.+In+Proceedings+of+the+42nd+Annual+IEEE+International+Reliability+Physics+Symposium+Proceedings%2C+2004.+300%2D%2D304.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FRELPHY.2004.1315341
http://scholar.google.com/scholar?hl=en&q=P.+M.+Carter+and+B.+R.+Wilkins.+1987.+Influences+on+soft+error+rates+in+static+RAMs.+IEEE+J.+Solid-State+Circuits+22%2C+3+%28June+1987%29%2C+430%2D%2D436.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FJSSC.1987.1052743
http://scholar.google.com/scholar?hl=en&q=J.+Chang%2C+G.+A.+Reis%2C+and+D.+I.+August.+2006.+Automatic+instruction-level+software-only+recovery.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9906%29.+83%2D%2D92.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2006.15+10.1109%2FDSN.2006.15+
http://scholar.google.com/scholar?hl=en&q=C.-L.+Chen.+1989.+Double+error+correction+-+triple+error+detection+code+for+a+memory.+%28Aug.+1989%29.+Patent+No.+0107038%2C+Filed+Sept.+20%2C+1983%2C+Issued+Aug.+23%2C+1989.
http://scholar.google.com/scholar?hl=en&q=L.+Chen+and+A.+Avi%C5%BEienis.+1995.+N-version+programming%3A+A+fault-tolerance+approach+to+rellablllty+of+software+operatlon.+In+Proceedings+of+the+25th+International+Symposium+on+Fault-Tolerant+Computing%2C+1995%2C+Highlights+from+25+Years.+113%2D%2D119.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCSH.1995.532621
http://scholar.google.com/scholar?hl=en&q=P.+M.+Chen%2C+E.+K.+Lee%2C+G.+A.+Gibson%2C+R.+H.+Katz%2C+and+D.+A.+Patterson.+1994.+RAID%3A+High-performance%2C+reliable+secondary+storage.+ACM+Comput.+Surv.+26%2C+2+%28June+1994%29%2C+145%2D%2D185.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F176979.176981+10.1145%2F176979.176981+
http://scholar.google.com/scholar?hl=en&q=E.+Cheng%2C+S.+Mirkhani%2C+L.+G.+Szafaryn%2C+C.-Y.+Cher%2C+H.+Cho%2C+K.+Skadron%2C+M.+R.+Stan%2C+K.+Lilja%2C+J.+A.+Abraham%2C+P.+Bose%2C+and+S.+Mitra.+2016a.+CLEAR%3A+Cross-layer+exploration+for+architecting+resilience+-+combining+hardware+and+software+techniques+to+tolerate+soft+errors+in+processor+cores.+CoRR+abs%2F1604.03062+%282016%29.+http%3A%2F%2Farxiv.org%2Fabs%2F1604.03062+10.1145%2F2897937.2897996+
http://scholar.google.com/scholar?hl=en&q=E.+Cheng%2C+S.+Mirkhani%2C+L.+G.+Szafaryn%2C+C.-Y.+Cher%2C+H.+Cho%2C+K.+Skadron%2C+M.+R.+Stan%2C+K.+Lilja%2C+J.+A.+Abraham%2C+P.+Bose%2C+and+S.+Mitra.+2016b.+CLEAR%3A+Cross-layer+exploration+for+architecting+resilience+-+combining+hardware+and+software+techniques+to+tolerate+soft+errors+in+processor+cores.+In+Proceedings+of+the+53rd+Annual+Design+Automation+Conference+%28DAC%E2%80%9916%29.+ACM%2C+New+York%2C+NY.+Article+68%2C+6+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2897937.2897996+10.1145%2F2897937.2897996+
http://scholar.google.com/scholar?hl=en&q=A.+L.+Crouch%2C+M.+D.+Pressly%2C+J.+C.+Circello%2C+and+R.+Duerden.+1997.+Serial+scan+chain+architecture+for+a+data+processing+system+and+method+of+operation.+%28July+1997%29.+Patent+No.+5592493%2C+Filed+Sept.+13%2C+1994%2C+Issued+July+1%2C+1997.
http://scholar.google.com/scholar?hl=en&q=M.+de+Kruijf%2C+S.+Nomura%2C+and+K.+Sankaralingam.+2010.+Relax%3A+An+architectural+framework+for+software+recovery+of+hardware+faults.+In+Proceedings+of+the+37th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9910%29.+ACM%2C+New+York%2C+NY.+497%2D%2D508.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1815961.1816026+10.1145%2F1815961.1816026+
http://scholar.google.com/scholar?hl=en&q=D.+A.+G.+de+Oliveira%2C+L.+L.+Pilla%2C+T.+Santini%2C+and+P.+Rech.+2016.+Evaluation+and+mitigation+of+radiation-induced+soft+errors+in+graphics+processing+units.+IEEE+Trans.+Comput.+65%2C+3+%28March+2016%29%2C+791%2D%2D804.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTC.2015.2444855+10.1109%2FTC.2015.2444855+
http://scholar.google.com/scholar?hl=en&q=T.+Dell.+1997.+A+white+paper+on+the+benefits+of+Chipkill-correct+ECC+for+PC+server+main+memory.+In+IBM+Microelectronics+Division.
http://scholar.google.com/scholar?hl=en&q=S.+E.+Diehl%2C+A.+Ochoa%2C+Jr.%2C+P.+V.+Dressendorfer%2C+P.+Koga%2C+and+W.+A.+Kolasinski.+1982.+Error+analysis+and+prevention+of+cosmic+ion-induced+soft+errors+in+static+CMOS+RAMs.+IEEE+Trans.+Nucl.+Sci.+29+%28Dec.+1982%29%2C+2032%2D%2D2039.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.1982.4336491
http://scholar.google.com/scholar?hl=en&q=A.+Dixit+and+A.+Wood.+2011.+The+impact+of+new+technology+on+soft+error+rates.+In+2011+IEEE+International+Reliability+Physics+Symposium+%28IRPS%E2%80%9911%29.+5B.4.1%2D%2D5B.4.7.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2011.5784522
http://scholar.google.com/scholar?hl=en&q=P.+E.+Dodd+and+F.+W.+Sexton.+1995.+Critical+charge+concepts+for+CMOS+SRAMs.+IEEE+Trans.+Nucl.+Sci.+42%2C+6+%28Dec.+1995%29%2C+1764%2D%2D1771.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.488777
http://scholar.google.com/scholar?hl=en&q=J.+G.+Dooley.+1994.+Seu-immune+latch+for+gate+array%2C+standard+cell%2C+and+other+asic+applications.+%28May+1994%29.+Patent+No.+5311070%2C+Filed+June+26%2C+1992%2C+Issued+May+10%2C+1994.
http://scholar.google.com/scholar?hl=en&q=J.+Duell.+2003.+The+Design+and+Implementation+of+Berkeley+Lab%E2%80%99s+Linux+Checkpoint%2FRestart.+Technical+Report+LBNL-54941.+Lawrence+Berkeley+National+Laboratory%2C+Berkeley%2C+CA.
http://scholar.google.com/scholar?hl=en&q=N.+El-Sayed+and+B.+Schroeder.+2013.+Reading+between+the+lines+of+failure+logs%3A+Understanding+how+HPC+systems+fail.+In+2013+43rd+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9913%29.+1%2D%2D12.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2013.6575356+10.1109%2FDSN.2013.6575356+
http://scholar.google.com/scholar?hl=en&q=K.+Endo.+2008.+Enhancing+SRAM+cell+performance+by+using+independent+double-gate+FinFET.+In+2008+IEEE+International+Electron+Devices+Meeting+%28IEDM%2708%29.+1%2D%2D4.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIEDM.2008.4796833
http://scholar.google.com/scholar?hl=en&q=D.+Ernst%2C+N.+S.+Kim%2C+S.+Das%2C+S.+Pant%2C+R.+Rao%2C+T.+Pham%2C+C.+Ziesler%2C+D.+Blaauw%2C+T.+Austin%2C+K.+Flautner%2C+and+T.+Mudge.+2003.+Razor%3A+A+low-power+pipeline+based+on+circuit-level+timing+speculation.+In+Proceedings+of+the+36th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO+36%E2%80%9903%29.+IEEE+Computer+Society.+7%2D%2D.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B956417.956571+
http://scholar.google.com/scholar?hl=en&q=Y.+P.+Fang+and+A.+S.+Oates.+2011.+Neutron-induced+charge+collection+simulation+of+bulk+FinFET+SRAMs+compared+with+conventional+planar+SRAMs.+IEEE+Trans.+Device+Mat.+Reliabil.+11%2C+4+%28Dec.+2011%29%2C+551%2D%2D554.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTDMR.2011.2168959
http://scholar.google.com/scholar?hl=en&q=S.+Feng%2C+S.+Gupta%2C+A.+Ansari%2C+and+S.+Mahlke.+2010.+Shoestring%3A+Probabilistic+soft+error+reliability+on+the+cheap.+SIGARCH+Comput.+Archit.+News+38%2C+1+%28March+2010%29%2C+385%2D%2D396.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1735970.1736063+10.1145%2F1735970.1736063+
http://scholar.google.com/scholar?hl=en&q=S.+Feng%2C+S.+Gupta%2C+A.+Ansari%2C+S.+A.+Mahlke%2C+and+D.+I.+August.+2011.+Encore%3A+Low-cost%2C+fine-grained+transient+fault+recovery.+In+Proceedings+of+the+44th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO-44%E2%80%9911%29.+ACM%2C+New+York%2C+NY.+398%2D%2D409.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2155620.2155667+10.1145%2F2155620.2155667+
http://scholar.google.com/scholar?hl=en&q=M.+J.+Fremont.+1987.+Method+and+apparatus+for+fault+recovery+within+a+computing+system.+%28Oct.+1987%29.+Patent+No.+4703481%2C+Filed+Aug.+16%2C+1985%2C+Issued+Oct.+27%2C+1987.
http://scholar.google.com/scholar?hl=en&q=X.+Fu%2C+T.+Li%2C+and+J.+A.+B.+Fortes.+2006.+Sim-SODA%3A+A+unified+framework+for+architectural+level+software+reliability+analysis.+In+Proceedings+of+the+Workshop+on+Modeling%2C+Benchmarking+and+Simulation.
http://scholar.google.com/scholar?hl=en&q=E.+Fujiwara+and+D.+K.+Pradhan.+1990.+Error-control+coding+in+computers.+Computer+23%2C+7+%281990%29%2C+63%2D%2D72.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F2.56853+10.1109%2F2.56853+
http://scholar.google.com/scholar?hl=en&q=J.+Furuta%2C+C.+Hamanaka%2C+K.+Kobayashi%2C+and+H.+Onodera.+2010.+A+65nm+bistable+cross-coupled+dual+modular+redundancy+flip-flop+capable+of+protecting+soft+errors+on+the+c-element.+In+Proceedings+of+the+2010+Symposium+on+VLSI+Circuits.+123%2D%2D124.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FVLSIC.2010.5560329
http://scholar.google.com/scholar?hl=en&q=H.+L.+Garner.+1966.+Error+codes+for+arithmetic+operations.+IEEE+Trans.+Electron.+Comput.+EC-15%2C+5+%28Oct.+1966%29%2C+763%2D%2D770.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FPGEC.1966.264566
http://scholar.google.com/scholar?hl=en&q=B.+Gill%2C+N.+Seifert%2C+and+V.+Zia.+2009.+Comparison+of+alpha-particle+and+neutron-induced+combinational+and+sequential+logic+error+rates+at+the+32nm+technology+node.+In+Proceedings+of+the+2009+IEEE+International+Reliability+Physics+Symposium.+199%2D%2D205.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2009.5173251
http://scholar.google.com/scholar?hl=en&q=J.+N.+Glosli%2C+D.+F.+Richards%2C+K.+J.+Caspersen%2C+R.+E.+Rudd%2C+J.+A.+Gunnels%2C+and+F.+H.+Streitz.+2007.+Extending+stability+beyond+CPU+millennium%3A+A+micron-scale+atomistic+simulation+of+Kelvin-Helmholtz+instability.+In+Proceedings+of+the+2007+ACM%2FIEEE+Conference+on+Supercomputing+%28SC%E2%80%9907%29.+ACM%2C+New+York%2C+NY.+Article+58%2C+11+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1362622.1362700+10.1145%2F1362622.1362700+
http://scholar.google.com/scholar?hl=en&q=M.+Gomaa%2C+C.+Scarbrough%2C+T.+N.+Vijaykumar%2C+and+I.+Pomeranz.+2003.+Transient-fault+recovery+for+chip+multiprocessors.+In+Proceedings+of+the+30th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9903%29.+ACM%2C+New+York%2C+NY.+98%2D%2D109.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F859618.859631+10.1145%2F859618.859631+
http://scholar.google.com/scholar?hl=en&q=L.+B.+Gomez%2C+F.+Cappello%2C+L.+Carro%2C+N.+DeBardeleben%2C+B.+Fang%2C+S.+Gurumurthi%2C+K.+Pattabiraman%2C+P.+Rech%2C+and+M.+S.+Reorda.+2014.+GPGPUs%3A+How+to+combine+high+computational+power+with+high+reliability.+In+Proceedings+of+the+2014+Design%2C+Automation+Test+in+Europe+Conference+Exhibition+%28DATE%E2%80%9914%29.+1%2D%2D9.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.7873%2FDATE.2014.354+
http://scholar.google.com/scholar?hl=en&q=W.+Gu%2C+Z.+Kalbarczyk%2C+Ravishankar%2C+K.+Iyer%2C+and+Z.+Yang.+2003.+Characterization+of+Linux+kernel+behavior+under+errors.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks%2C+2003.+459%2D%2D468.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2003.1209956
http://scholar.google.com/scholar?hl=en&q=M.+S.+Gupta%2C+J.+A.+Rivers%2C+P.+Bose%2C+G.+Y.+Wei%2C+and+D.+Brooks.+2009.+Tribeca%3A+Design+for+PVT+variations+with+local+recovery+and+fine-grained+adaptation.+In+2009+42nd+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO%E2%80%9909%29.+435%2D%2D446.+10.1145%2F1669112.1669168+
http://scholar.google.com/scholar?hl=en&q=R.+W.+Hamming.+1950.+Error+detecting+and+error+correcting+codes.+Bell+Syst.+Tech.+J.+26%2C+2+%281950%29%2C+147%2D%2D160.
http://scholar.google.com/scholar?hl=en&q=J.-J.+Han%2C+D.-H.+Hwang%2C+B.-K.+Kim%2C+and+B.-K.+Lee.+2001.+Semiconductor+device+having+triple-well.+%28May+2001%29.+Patent+No.+6225199%2C+Filed+July+7%2C+1999%2C+Issued+May+1%2C+2001.
http://scholar.google.com/scholar?hl=en&q=S.+K.+S.+Hari%2C+S.+V.+Adve%2C+H.+Naeimi%2C+and+P.+Ramachandran.+2012.+Relyzer%3A+Exploiting+application-level+fault+equivalence+to+analyze+application+resiliency+to+transient+faults.+In+Proceedings+of+the+17th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS+XVII%E2%80%9912%29.+ACM%2C+New+York%2C+NY.+123%2D%2D134.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2150976.2150990+10.1145%2F2150976.2150990+
http://scholar.google.com/scholar?hl=en&q=K.+J.+Hass+and+J.+W.+Ambles.+1999.+Single+event+transients+in+deep+submicron+CMOS.+In+42nd+Midwest+Symposium+on+Circuits+and+Systems%2C+1999.+Vol.+1.+122%2D%2D125.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMWSCAS.1999.867224
http://scholar.google.com/scholar?hl=en&q=J.+D.+Hayden.+1994.+A+quadruple+well%2C+quadruple+polysilicon+BiCMOS+process+for+fast+16+Mb+SRAM%E2%80%99s.+IEEE+Trans.+Electron+Devices+41%2C+12+%281994%29%2C+2318%2D%2D2325.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F16.337444
http://scholar.google.com/scholar?hl=en&q=P.+Hazucha+and+C.+Svensson.+2000.+Impact+of+CMOS+technology+scaling+on+the+atmospheric+neutron+soft+error+rate.+IEEE+Trans.+Nucl.+Sci.+47+%28Dec.+2000%29%2C+2586%2D%2D2594.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.903813
http://scholar.google.com/scholar?hl=en&q=J.+L.+Hennessy+and+D.+A.+Patterson.+2006.+Computer+Architecture%2C+Fourth+Edition%3A+A+Quantitative+Approach.+Morgan+Kaufmann+Publishers%2C+San+Francisco%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=R.+Ho%2C+K.+W.+Mai%2C+and+M.+A.+Horowitz.+2001.+The+future+of+wires.+Proc.+IEEE+89%2C+4+%28April+2001%29%2C+490%2D%2D504.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F5.920580
http://scholar.google.com/scholar?hl=en&q=T.+W.+Houston.+1990.+Memory+cell+with+improved+single+event+upset+rate+reduction+circuitry.+%28Sept.+1990%29.+Patent+No.+4956814%2C+Filed+Sept.+30%2C+1988%2C+Issued+Sept.+11%2C+1990.
http://scholar.google.com/scholar?hl=en&q=A.+W.+Hsingya%2C+J.-C.+Young%2C+and+S.+K.+Ming.+2013.+Triple+well+flash+memory+cell+and+fabrication+process.+%28Feb.+2013%29.+Patent+No.+0810667%2C+Filed+May+30%2C+1997%2C+Issued+Feb.+27%2C+2013.
http://scholar.google.com/scholar?hl=en&q=K.-H.+Huang+and+J.+A.+Abraham.+1984.+Algorithm-based+fault+tolerance+for+matrix+operations.+IEEE+Trans.+Comput.+33%2C+6+%28June+1984%29%2C+518%2D%2D528.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTC.1984.1676475+10.1109%2FTC.1984.1676475+
http://scholar.google.com/scholar?hl=en&q=X.+Huang.+1999.+Sub+50-nm+FinFET%3A+PMOS.+In+IEDM.+67%2D%2D70.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIEDM.1999.823848
http://scholar.google.com/scholar?hl=en&q=D.+Hunt+and+P.+Marinos.+1987.+A+general+purpose+cache-aided+rollback+error+recovery+%28CARER%29+technique.+In+Proceedings+of+the+17th+International+Symposium+on+Fault-Tolerant+Computing+Systems.+170%2D%2D175.
http://scholar.google.com/scholar?hl=en&q=E.+Ibe%2C+H.+Taniguchi%2C+Y.+Yahagi%2C+K.+Shimbo%2C+and+T.+Toba.+2010.+Impact+of+scaling+on+neutron-induced+soft+error+in+SRAMs+from+a+250+nm+to+a+22+nm+design+rule.+IEEE+Trans.+Electron+Devices+57%2C+7+%282010%29%2C+1527%2D%2D1538.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTED.2010.2047907
http://scholar.google.com/scholar?hl=en&q=K.+Itoh.+1980.+A+single+5V+64K+dynamic+RAM.+In+ISSCC.+Vol.+XXIII.+228%2D%2D229.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISSCC.1980.1156076
http://scholar.google.com/scholar?hl=en&q=R.+K.+Iyer%2C+N.+M.+Nakka%2C+Z.+T.+Kalbarczyk%2C+and+S.+Mitra.+2005.+Recent+advances+and+new+avenues+in+hardware-level+reliability+support.+IEEE+Micro+25%2C+6+%28Nov.+2005%29%2C+18%2D%2D29.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMM.2005.119+10.1109%2FMM.2005.119+
http://scholar.google.com/scholar?hl=en&q=K.+Johansson%2C+M.+Ohlsson%2C+N.+Olsson%2C+J.+Blomgren%2C+and+P.+U.+Renberg.+1999.+Neutron+induced+single-word+multiple-bit+upset+in+SRAM.+IEEE+Trans.+Nucl.+Sci.+46%2C+6+%28Dec.+1999%29%2C+1427%2D%2D1433.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.819103
http://scholar.google.com/scholar?hl=en&q=J.-Y.+Jou+and+J.+A.+Abraham.+1988.+Fault-tolerant+FFT+networks.+IEEE+Trans.+Comput.+37%2C+5+%28May+1988%29%2C+548%2D%2D561.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F12.4606+10.1109%2F12.4606+
http://scholar.google.com/scholar?hl=en&q=A.+B.+Kahng.+2013.+The+ITRS+design+technology+and+system+drivers+roadmap%3A+Process+and+status.+In+Proceedings+of+the+50th+Annual+Design+Automation+Conference+%28DAC%E2%80%9913%29.+ACM%2C+New+York%2C+NY.+Article+34%2C+6+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2463209.2488776+10.1145%2F2463209.2488776+
http://scholar.google.com/scholar?hl=en&q=A.+Kar-Roy%2C+M.+Racanelli%2C+and+J.+Zhang.+2006.+Deep+N+wells+in+triple+well+structures+and+method+for+fabricating+same.+%28May+2006%29.+Patent+No.+7052966%2C+Filed+Apr.+9%2C+2003%2C+Issued+May+30%2C+2006.
http://scholar.google.com/scholar?hl=en&q=T.+Karnik.+2002.+Selective+node+engineering+for+chip-level+soft+error+rate+improvement+%7Bin+CMOS%7D.+In+VLSIC.+204%2D%2D205.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FVLSIC.2002.1015084
http://scholar.google.com/scholar?hl=en&q=L.+Hsiao-Heng+Kelin%2C+L.+Klas%2C+B.+Mounaim%2C+R.+Prasanthi%2C+I.+R.+Linscott%2C+U.+S.+Inan%2C+and+M.+Subhasish.+2010.+LEAP%3A+Layout+design+through+error-aware+transistor+positioning+for+soft-error+resilient+sequential+cell+design.+In+Proceedings+of+the+2010+IEEE+International+Reliability+Physics+Symposium+%28IRPS%E2%80%9910%29.+203%2D%2D212.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2010.5488829
http://scholar.google.com/scholar?hl=en&q=G.+H.+Kemmetmueller.+1980.+RAM+error+correction+using+two+dimensional+parity+checking.+%28Jan.+1980%29.+Patent+No.+4183463%2C+Filed+July+31%2C+1978%2C+Issued+Jan.+15%2C+1980.
http://scholar.google.com/scholar?hl=en&q=D.+S.+Khudia+and+S.+Mahlke.+2014.+Harnessing+soft+computations+for+low-budget+fault+tolerance.+In+Proceedings+of+the+2014+47th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+319%2D%2D330.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMICRO.2014.33+10.1109%2FMICRO.2014.33+
http://scholar.google.com/scholar?hl=en&q=D.+R.+Kim.+1977.+Longitudinal+parity+generator+for+use+with+a+memory.+%28April+1977%29.+Patent+No.+4016409%2C+Filed+Mar.+1%2C+1976%2C+Issued+Apr.+5%2C+1977.
http://scholar.google.com/scholar?hl=en&q=K.+S.+Kim+and+L.+J.+Schultz.+1996.+Method+and+apparatus+for+multi-frequency%2C+multi-phase+scan+chain+%28April+1996%29.+Patent+No.+5504756%2C+Filed+Sept.+30%2C+1993%2C+Issued+Apr.+2%2C+1996.
http://scholar.google.com/scholar?hl=en&q=T.-J.+King.+2005.+FinFETs+for+nanoscale+CMOS+digital+integrated+circuits.+In+Proceedings+of+the+2005+IEEE%2FACM+International+Conference+on+Computer-aided+Design+%28ICCAD%E2%80%9905%29.+IEEE+Computer+Society.+207%2D%2D210.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B1129601.1129631+
http://scholar.google.com/scholar?hl=en&q=J.+S.+Klecka%2C+W.+F.+Bruckert%2C+and+R.+L.+Jardine.+2002.+Error+self-checking+and+recovery+using+lock-step+processor+pair+architecture.+%28May+2002%29.+Patent+No.+6393582%2C+Filed+Dec.+10%2C+1998%2C+Issued+May+21%2C+2002.
http://scholar.google.com/scholar?hl=en&q=P.+M.+Kogge%2C+K.+T.+Truong%2C+D.+A.+Rickard%2C+and+R.+L.+Schoenike.+1990.+Checkpoint+retry+mechanism.+%28March+1990%29.+Patent+No.+4912707%2C+Filed+Aug.+23%2C+1988%2C+Issued+Mar.+27%2C+1990.
http://scholar.google.com/scholar?hl=en&q=M.+Kohara%2C+Y.+Mashiko%2C+K.+Nakasaki%2C+and+M.+Nunoshita.+1990.+Mechanism+of+electromigration+in+ceramic+packages+induced+by+chip-coating+polyimide.+IEEE+Trans.+Compon.+Hybrids+Manufact.+Technol.+13%2C+4+%281990%29%2C+873%2D%2D878.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F33.62532
http://scholar.google.com/scholar?hl=en&q=I.+Laguna%2C+D.+F.+Richards%2C+T.+Gamblin%2C+M.+Schulz%2C+and+B.+R.+de+Supinski.+2014.+Evaluating+user-level+fault+tolerance+for+MPI+applications.+In+Proceedings+of+the+21st+European+MPI+Users%E2%80%99+Group+Meeting+%28EuroMPI%2FASIA%E2%80%9914%29.+ACM%2C+New+York%2C+NY%2C+Article+57%2C+6+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2642769.2642775+10.1145%2F2642769.2642775+
http://scholar.google.com/scholar?hl=en&q=H.+H.+K.+Lee%2C+K.+Lilja%2C+M.+Bounasser%2C+I.+Linscott%2C+and+U.+Inan.+2011.+Design+framework+for+soft-error-resilient+sequential+cells.+IEEE+Trans.+Nucl.+Sci.+58%2C+6+%28Dec.+2011%29%2C+3026%2D%2D3032.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2011.2168611
http://scholar.google.com/scholar?hl=en&q=N.-C.+Lee.+2000.+Lead-free+soldering+and+low+alpha+solders+for+Wafer+level+interconnects.+In+Proceedings+of+SMTA+International+Conference.
http://scholar.google.com/scholar?hl=en&q=C.+C.+J.+Li+and+W.+K.+Fuchs.+1990.+CATCH-compiler-assisted+techniques+for+checkpointing.+In+Proceedings+of+the+20th+International+Symposium+Fault-Tolerant+Computing%2C+1990+%28FTCS-20%E2%80%9990%29%2C+Digest+of+Papers.+74%2D%2D81.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1990.89337
http://scholar.google.com/scholar?hl=en&q=T.+Li%2C+R.+Ragel%2C+and+S.+Parameswaran.+2012.+Reli%3A+Hardware%2Fsoftware+checkpoint+and+recovery+scheme+for+embedded+processors.+In+Proceedings+of+the+Design%2C+Automation+Test+in+Europe+Conference+Exhibition+%28DATE%E2%80%9912%29.+875%2D%2D880.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDATE.2012.6176621+
http://scholar.google.com/scholar?hl=en&q=T.+Li%2C+M.+Shafique%2C+J.+A.+Ambrose%2C+S.+Rehman%2C+J.+Henkel%2C+and+S.+Parameswaran.+2013a.+RASTER%3A+Runtime+adaptive+spatial%2Ftemporal+error+resiliency+for+embedded+processors.+In+Proceedings+of+the+50th+Annual+Design+Automation+Conference+%28DAC%E2%80%9913%29.+ACM%2C+New+York%2C+NY.+Article+62%2C+7+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2463209.2488809+10.1145%2F2463209.2488809+
http://scholar.google.com/scholar?hl=en&q=T.+Li%2C+M.+Shafique%2C+S.+Rehman%2C+J.+A.+Ambrose%2C+J.+Henkel%2C+and+S.+Parameswaran.+2013b.+DHASER%3A+Dynamic+heterogeneous+adaptation+for+soft-error+resiliency+in+ASIP-based+multi-core+systems.+In+2013+IEEE%2FACM+International+Conference+on+Computer-Aided+Design+%28ICCAD%E2%80%9913%29.+646%2D%2D653.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FICCAD.2013.6691184+
http://scholar.google.com/scholar?hl=en&q=X.+Li%2C+S.+V.+Adve%2C+P.+Bose%2C+and+J.+A.+Rivers.+2005.+SoftArch%3A+An+architecture-level+tool+for+modeling+and+analyzing+soft+errors.+In+2005+International+Conference+on+Dependable+Systems+and+Networks+%28DSN%E2%80%9905%29.+496%2D%2D505.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2005.88+10.1109%2FDSN.2005.88+
http://scholar.google.com/scholar?hl=en&q=K.+Lilja%2C+M.+Bounasser%2C+S.+J.+Wen%2C+R.+Wong%2C+J.+Holst%2C+N.+Gaspard%2C+S.+Jagannathan%2C+D.+Loveless%2C+and+B.+Bhuva.+2013.+Single-event+performance+and+layout+optimization+of+flip-flops+in+a+28-nm+bulk+technology.+IEEE+Trans.+Nucl.+Sci.+60%2C+4+%28Aug.+2013%29%2C+2782%2D%2D2788.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2013.2273437
http://scholar.google.com/scholar?hl=en&q=R.+Lim.+2010.+Investigation+into+Lead-Free+Solder+in+Australian+Defence+Force+Applications.+Technical+Report+DSTO-TN-0970.+DSTO+Defence+Science+and+Technology+Organization%2C+Air+Vehicles+Division.
http://scholar.google.com/scholar?hl=en&q=D.+Lipetz+and+E.+Schwarz.+2011.+Self+checking+in+current+floating-point+units.+In+2011+20th+IEEE+Symposium+on+Computer+Arithmetic+%28ARITH%E2%80%9911%29.+73%2D%2D76.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FARITH.2011.18+10.1109%2FARITH.2011.18+
http://scholar.google.com/scholar?hl=en&q=M.+N.+Liu+and+S.+Whitaker.+1992.+Low+power+SEU+immune+CMOS+memory+circuits.+IEEE+Trans.+Nucl.+Sci.+39+%28Dec.+1992%29%2C+1679%2D%2D1684.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.211353
http://scholar.google.com/scholar?hl=en&q=T.+D.+Loveless%2C+S.+Jagannathan%2C+T.+Reece%2C+J.+Chetia%2C+B.+L.+Bhuva%2C+M.+W.+McCurdy%2C+L.+W.+Massengill%2C+S.+J.+Wen%2C+R.+Wong%2C+and+D.+Rennie.+2011.+Neutron-+and+proton-induced+single+event+upsets+for+D-+and+DICE-flip%2Fflop+designs+at+a+40+nm+technology+node.+IEEE+Trans.+Nucl.+Sci.+58%2C+3+%28June+2011%29%2C+1008%2D%2D1014.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2011.2123918
http://scholar.google.com/scholar?hl=en&q=D.+J.+C.+MacKay.+2002.+Information+Theory%2C+Inference+8+Learning+Algorithms.+Cambridge+University+Press%2C+New+York%2C+NY.+
http://scholar.google.com/scholar?hl=en&q=J.+Maiz%2C+S.+Hareland%2C+K.+Zhang%2C+and+P.+Armstrong.+2003.+Characterization+of+multi-bit+soft+error+events+in+advanced+SRAMs.+In+IEEE+International+Electron+Devices+Meeting%2C+2003+%28IEDM%E2%80%9903%29%2C+Technical+Digest.+21.4.1%2D%2D21.4.4.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIEDM.2003.1269335
http://scholar.google.com/scholar?hl=en&q=G.+Maki%2C+K.+Haas%2C+S.+Quan%2C+and+J.+Murguia.+2003.+Conflict+free+radiation+tolerant+storage+cell.+%28June+2003%29.+Patent+No.+6573773%2C+Filed+Feb.+2%2C+2001%2C+Issued+June+3%2C+2003.
http://scholar.google.com/scholar?hl=en&q=B.+E.+Mann%2C+P.+J.+Trasatti%2C+M.+D.+Carlozzi%2C+J.+A.+Ywoskus%2C+and+E.+J.+McGrath.+1999.+Loosely+coupled+mass+storage+computer+cluster.+%28Jan.+1999%29.+Patent+No.+5862312%2C+Filed+Oct.+24%2C+1995%2C+Issued+Jan.+19%2C+1999.
http://scholar.google.com/scholar?hl=en&q=J.+T.+Marino+Jr.+1981.+DES+Parity+check+system.+%28April+1981%29.+Patent+No.+4262358%2C+Filed+June+28%2C+1979%2C+Issued+Apr.+14%2C+1981.
http://scholar.google.com/scholar?hl=en&q=D.+T.+Marr%2C+F.+Binns%2C+D.+L.+Hill%2C+G.+Hinton%2C+D.+A.+Koufaty%2C+A.+J.+Miller%2C+and+M.+Upton.+2002.+Hyper-threading+technology+architecture+and+microarchitecture.+Intel+Technol.+J.+6%2C+1+%28Feb.+2002%29%2C+4%2D%2D15.
http://scholar.google.com/scholar?hl=en&q=C.+D.+Martino%2C+W.+Kramer%2C+Z.+Kalbarczyk%2C+and+R.+Iyer.+2015.+Measuring+and+understanding+extreme-scale+application+resilience%3A+A+field+study+of+5%2C000%2C000+HPC+application+runs.+In+Proceedings+of+the+2015+45th+Annual+IEEE%2FIFIP+International+Conference+on+Dependable+Systems+and+Networks.+25%2D%2D36.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2015.50+10.1109%2FDSN.2015.50+
http://scholar.google.com/scholar?hl=en&q=J.+L.+Massey+and+O.+N.+Garc%C3%ADa.+1972.+Error-correcting+codes+in+computer+arithmetic.+In+Advances+in+Information+Systems+Science.+Vol.+4.+Springer+US%2C+Boston%2C+MA..+273%2D%2D326.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1007%2F978-1-4615-9053-8_5
http://scholar.google.com/scholar?hl=en&q=R.+N.+Master%2C+S.+A.+Anand%2C+S.+Parthasarathy%2C+and+Y.+C.+Mui.+2007.+Lead-free+semiconductor+package.+%28May+2007%29.+Patent+No.+7215030%2C+Filed+June+27%2C+2005%2C+Issued+May+8%2C+2007.
http://scholar.google.com/scholar?hl=en&q=T.+C.+May+and+M.+H.+Woods.+1979.+Alpha-particle-induced+soft+errors+in+dynamic+memories.+IEEE+Trans.+Electron+Devices+26%2C+1+%281979%29%2C+2%2D%2D9.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FT-ED.1979.19370
http://scholar.google.com/scholar?hl=en&q=K.+L.+McMillan.+1993.+Symbolic+model+checking.+In+Symbolic+Model+Checking.+Springer+US.+25%2D%2D60.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1007%2F978-1-4615-3190-6_3
http://scholar.google.com/scholar?hl=en&q=A.+Meixner%2C+M.+E.+Bauer%2C+and+D.+Sorin.+2007.+Argus%3A+Low-cost%2C+comprehensive+error+detection+in+simple+cores.+In+Proceedings+of+the+40th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO+40%E2%80%9907%29.+IEEE+Computer+Society.+210%2D%2D222.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMICRO.2007.8+10.1109%2FMICRO.2007.8+
http://scholar.google.com/scholar?hl=en&q=A.+Meixner+and+D.+J.+Sorin.+2007.+Error+detection+using+dynamic+dataflow+verification.+In+Proceedings+of+the+16th+International+Conference+on+Parallel+Architecture+and+Compilation+Techniques+%28PACT%E2%80%9907%29.+IEEE+Computer+Society.+104%2D%2D118.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FPACT.2007.30+10.1109%2FPACT.2007.30+
http://scholar.google.com/scholar?hl=en&q=G.+C.+Messenger.+1982.+Collection+of+charge+on+junction+nodes+from+ion+tracks.+IEEE+Trans.+Nucl.+Sci.+29%2C+6+%281982%29%2C+2024%2D%2D2031.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.1982.4336490
http://scholar.google.com/scholar?hl=en&q=A.+Mishra+and+P.+Banerjee.+1999.+An+algorithm+based+error+detection+scheme+for+the+multigrid+algorithm.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Fault-Tolerant+Computing%2C+1999.+Digest+of+Papers.+12%2D%2D19.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1999.781029+
http://scholar.google.com/scholar?hl=en&q=A.+Mishra+and+P.+Banerjee.+2003.+An+algorithm-based+error+detection+scheme+for+the+multigrid+method.+IEEE+Trans.+Comput.+52%2C+9+%282003%29%2C+1089%2D%2D1099.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTC.2003.1228507+10.1109%2FTC.2003.1228507+
http://scholar.google.com/scholar?hl=en&q=N.+Miskov-Zivanov+and+D.+Marculescu.+2006.+Circuit+reliability+analysis+using+symbolic+techniques.+IEEE+Trans.+Computer-Aided+Design+Integr.+Circuits+Syst.+25%2C+12+%28Dec.+2006%29%2C+2638%2D%2D2649.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTCAD.2006.882592+10.1109%2FTCAD.2006.882592+
http://scholar.google.com/scholar?hl=en&q=N.+Miskov-Zivanov+and+D.+Marculescu.+2010.+Formal+modeling+and+reasoning+for+reliability+analysis.+In+Proceedings+of+the+47th+Design+Automation+Conference+%28DAC%E2%80%9910%29.+ACM%2C+New+York%2C+NY.+531%2D%2D536.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1837274.1837406+10.1145%2F1837274.1837406+
http://scholar.google.com/scholar?hl=en&q=S.+Mitra%2C+T.+Karnik%2C+N.+Seifert%2C+and+M.+Zhang.+2005a.+Logic+soft+errors+in+sub-65Nm+technologies+design+and+CAD+challenges.+In+Proceedings+of+the+42nd+Annual+Design+Automation+Conference+%28DAC%E2%80%9905%29.+ACM%2C+New+York%2C+NY.+2%2D%2D4.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1065579.1065585+10.1145%2F1065579.1065585+
http://scholar.google.com/scholar?hl=en&q=S.+Mitra+and+E.+J.+McCluskey.+2000.+Which+concurrent+error+detection+scheme+to+choose%3F+In+Proceedings+of+the+2012+IEEE+International+Test+Conference.+985.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTEST.2000.894311+
http://scholar.google.com/scholar?hl=en&q=S.+Mitra%2C+N.+Seifert%2C+M.+Zhang%2C+Q.+Shi%2C+and+K.+S.+Kim.+2005b.+Robust+system+design+with+built-in+soft-error+resilience.+Computer+38%2C+2+%282005%29%2C+43%2D%2D52.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMC.2005.70+10.1109%2FMC.2005.70+
http://scholar.google.com/scholar?hl=en&q=S.+Mukherjee.+2008.+Architecture+Design+for+Soft+Errors.+Morgan+Kaufmann+Publishers%2C+San+Francisco%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+J.+Emer%2C+and+S.+K.+Reinhardt.+2005.+The+soft+error+problem%3A+An+architectural+perspective.+In+Proceedings+of+the+11th+International+Symposium+on+High-Performance+Computer+Architecture.+243%2D%2D247.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FHPCA.2005.37+10.1109%2FHPCA.2005.37+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+J.+S.+Emer%2C+S.+K.+Reinhardt%2C+and+C.+T.+Weaver.+2008.+Implementing+check+instructions+in+each+thread+within+a+redundant+multithreading+environments.+%28April+2008%29.+Patent+No.+7353365%2C+Filed+Sept.+29%2C+2004%2C+Issued+Apr.+1%2C+2008.
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+C.+Weaver%2C+J.+Emer%2C+S.+K.+Reinhardt%2C+and+T.+Austin.+2003a.+A+systematic+methodology+to+compute+the+architectural+vulnerability+factors+for+a+high-performance+microprocessor.+In+Proceedings+of+the+36th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture+%28MICRO+36%E2%80%9903%29.+IEEE+Computer+Society.+29%2D%2D.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B956417.956570+
http://scholar.google.com/scholar?hl=en&q=S.+S.+Mukherjee%2C+C.+T.+Weaver%2C+J.+Emer%2C+S.+K.+Reinhardt%2C+and+T.+Austin.+2003b.+Measuring+architectural+vulnerability+factors.+IEEE+Micro+23%2C+6+%28Nov.+2003%29%2C+70%2D%2D75.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMM.2003.1261389+10.1109%2FMM.2003.1261389+
http://scholar.google.com/scholar?hl=en&q=D.+E.+Muller+and+W.+S.+Bartky.+1959.+A+theory+of+asynchronous+circuits.+In+Proceedings+of+International+Symposium+on+the+Theory+of+Switching.+Harvard+University+Press.
http://scholar.google.com/scholar?hl=en&q=P.+C.+Murley+and+G.+R.+Srinivasan.+1996.+Soft-error+Monte+Carlo+modeling+program%2C+SEMM.+IBM+J.+Res.+Dev.+40%2C+1+%28Jan.+1996%29%2C+109%2D%2D118.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1147%2Frd.401.0109+10.1147%2Frd.401.0109+
http://scholar.google.com/scholar?hl=en&q=A.+A.+Nair%2C+S.+Eyerman%2C+J.+Chen%2C+L.+K.+John%2C+and+L.+Eeckhout.+2015.+Mechanistic+modeling+of+architectural+vulnerability+factor.+ACM+Trans.+Comput.+Syst.+32%2C+4%2C+Article+11+%28Jan.+2015%29%2C+32+pages.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2669364+10.1145%2F2669364+
http://scholar.google.com/scholar?hl=en&q=A.+A.+Nair%2C+S.+Eyerman%2C+L.+Eeckhout%2C+and+L.+Kurian+John.+2012.+A+first-order+mechanistic+model+for+architectural+vulnerability+factor.+In+Proceedings+of+the+39th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9912%29.+IEEE+Computer+Society.+273%2D%2D284.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B2337159.2337191+
http://scholar.google.com/scholar?hl=en&q=N.+Nakka%2C+Z.+Kalbarczyk%2C+R.+K.+Iyer%2C+and+J.+Xu.+2004.+An+architectural+framework+for+providing+reliability+and+security+support.+In+Proceedings+of+the+2004+International+Conference+on+Dependable+Systems+and+Networks.+585%2D%2D594.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2004.1311929+
http://scholar.google.com/scholar?hl=en&q=M.+Nicolaidis%2C+R.+O.+Duarte%2C+S.+Manich%2C+and+J.+Figueras.+1997.+Fault-secure+parity+prediction+arithmetic+operators.+IEEE+Des.+Test+Comput.+14%2C+2+%281997%29%2C+60%2D%2D71.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F54.587743+10.1109%2F54.587743+
http://scholar.google.com/scholar?hl=en&q=Nitin%2C+I.+Pomeranz%2C+and+T.+N.+Vijaykumar.+2015.+FaultHound%3A+Value-locality-based+soft-fault+tolerance.+In+Proceedings+of+the+42nd+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9915%29.+ACM%2C+New+York%2C+NY.+668%2D%2D681.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2749469.2750372+10.1145%2F2749469.2750372+
http://scholar.google.com/scholar?hl=en&q=E.+Normand%2C+J.+L.+Wert%2C+H.+Quinn%2C+T.+D.+Fairbanks%2C+S.+Michalak%2C+G.+Grider%2C+P.+Iwanchuk%2C+J.+Morrison%2C+S.+Wender%2C+and+S.+Johnson.+2010.+First+record+of+single-event+upset+on+ground%2C+cray-1+computer+at+Los+Alamos+in+1976.+IEEE+Trans.+Nucl.+Sci.+57%2C+6+%282010%29%2C+3114%2D%2D3120.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2010.2083687
http://scholar.google.com/scholar?hl=en&q=Nvidia.+2009.+Fermi+Compute+Architecture+Whitepaper.
http://scholar.google.com/scholar?hl=en&q=N.+Oh%2C+P.+P.+Shirvani%2C+and+E.+J.+McCluskey.+2002a.+Control-flow+checking+by+software+signatures.+IEEE+Trans.+Reliabil.+51%2C+1+%28March+2002%29%2C+111%2D%2D122.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F24.994926
http://scholar.google.com/scholar?hl=en&q=N.+Oh%2C+P.+P.+Shirvani%2C+and+E.+J.+McCluskey.+2002b.+Error+detection+by+duplicated+instructions+in+super-scalar+processors.+IEEE+Trans.+Reliabil.+51%2C+1+%28March+2002%29%2C+63%2D%2D75.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F24.994913
http://scholar.google.com/scholar?hl=en&q=P.+Oldiges%2C+R.+Dennard%2C+D.+Heidel%2C+T.+Ning%2C+K.+Rodbell%2C+H.+Tang%2C+M.+Gordon%2C+and+L.+Wissel.+2009.+Technologies+to+further+reduce+soft+error+susceptibility+in+SOI.+In+Proceedings+of+the+2009+IEEE+International+Electron+Devices+Meeting+%28IEDM%E2%80%9909%29.+1%2D%2D4.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIEDM.2009.5424338
http://scholar.google.com/scholar?hl=en&q=K.+Osada%2C+Y.+Saitoh%2C+E.+Ibe%2C+and+K.+Ishibashi.+2003.+16.7-fA%2Fcell+tunnel-leakage-suppressed+16-Mb+SRAM+for+handling+cosmic-ray-induced+multierrors.+IEEE+J.+Solid-State+Circuits+38%2C+11+%28Nov.+2003%29%2C+1952%2D%2D1957.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FJSSC.2003.818138
http://scholar.google.com/scholar?hl=en&q=J.+M.+Palau%2C+G.+Hubert%2C+K.+Coulie%2C+B.+Sagnes%2C+M.+C.+Calvet%2C+and+S.+Fourtine.+2001.+Device+simulation+study+of+the+SEU+sensitivity+of+SRAMs+to+internal+ion+tracks+generated+by+nuclear+reactions.+IEEE+Trans.+Nucl.+Sci.+48%2C+2+%28April+2001%29%2C+225%2D%2D231.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.915368
http://scholar.google.com/scholar?hl=en&q=D.+J.+Palframan%2C+N.+S.+Kim%2C+and+M.+H.+Lipasti.+2014.+Precision-aware+soft+error+protection+for+GPUs.+In+Proceedings+of+the+2014+IEEE+20th+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9914%29.+49%2D%2D59.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FHPCA.2014.6835966
http://scholar.google.com/scholar?hl=en&q=J.+H.+Patel+and+L.+Y.+Fung.+1982.+Concurrent+error+detection+in+ALU%E2%80%99s+by+recomputing+with+shifted+operands.+IEEE+Trans.+Comput.+31%2C+7+%28July+1982%29%2C+589%2D%2D595.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTC.1982.1676055+10.1109%2FTC.1982.1676055+
http://scholar.google.com/scholar?hl=en&q=N.+Patil%2C+Jie+Deng%2C+S.+Mitra%2C+and+H.-S.+P.+Wong.+2009.+Circuit-level+performance+benchmarking+and+scalability+analysis+of+carbon+nanotube+transistor+circuits.+IEEE+Trans.+Nanotechnol.+8%2C+1+%282009%29%2C+37%2D%2D45.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNANO.2008.2006903+10.1109%2FTNANO.2008.2006903+
http://scholar.google.com/scholar?hl=en&q=D.+A.+Patterson%2C+G.+Gibson%2C+and+R.+H.+Katz.+1988.+A+case+for+redundant+arrays+of+inexpensive+disks+%28RAID%29.+In+Proceedings+of+the+1988+ACM+SIGMOD+International+Conference+on+Management+of+Data+%28SIGMOD%E2%80%9988%29.+ACM%2C+New+York%2C+NY.+109%2D%2D116.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F50202.50214+10.1145%2F50202.50214+
http://scholar.google.com/scholar?hl=en&q=W.+W.+Peterson+and+E.+J.+Weldon.+1972.+Error-Correcting+Codes.+MIT+Press%2C+Cambridge%2C+MA.
http://scholar.google.com/scholar?hl=en&q=J.+S.+Plank%2C+M.+Beck%2C+G.+Kingsley%2C+and+K.+Li.+1995.+Libckpt%3A+Transparent+checkpointing+under+unix.+In+Proceedings+of+the+USENIX+1995+Technical+Conference+Proceedings+%28TCON%E2%80%9995%29.+USENIX+Association%2C+Berkeley%2C+CA.+18%2D%2D18.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B1267411.1267429+
http://scholar.google.com/scholar?hl=en&q=M.+Poolakkaparambil%2C+J.+Mathew%2C+A.+M.+Jabir%2C+and+S.+P.+Mohanty.+2012.+An+investigation+of+concurrent+error+detection+over+binary+Galois+fields+in+CNTFET+and+QCA+technologies.+In+ISVLSI.+141%2D%2D146.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISVLSI.2012.57+10.1109%2FISVLSI.2012.57+
http://scholar.google.com/scholar?hl=en&q=E.+Pop%2C+S.+Dutta%2C+D.+Estrada%2C+and+Albert+Liao.+2009.+Avalanche%2C+joule+breakdown+and+hysteresis+in+carbon+nanotube+transistors.+In+Proceedings+of+the+2009+IEEE+International+Reliability+Physics+Symposium.+405%2D%2D408.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2009.5173287
http://scholar.google.com/scholar?hl=en&q=D.+K.+Pradhan+%28Ed.%29.+1996.+Fault-Tolerant+Computer+System+Design.+Prentice-Hall%2C+Upper+Saddle+River%2C+NJ.+
http://scholar.google.com/scholar?hl=en&q=P.+Prata+and+J.+G.+Silva.+1999.+Algorithm+based+fault+tolerance+versus+result-checking+for+matrix+computations.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Fault-Tolerant+Computing%2C+1999.+Digest+of+Papers.+4%2D%2D11.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1999.781028+
http://scholar.google.com/scholar?hl=en&q=M.+Prvulovic%2C+Z.+Zhang%2C+and+J.+Torrellas.+2002.+ReVive%3A+Cost-effective+architectural+support+for+rollback+recovery+in+shared-memory+multiprocessors.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9902%29.+IEEE+Computer+Society.+111%2D%2D122.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B545215.545228+
http://scholar.google.com/scholar?hl=en&q=S.+Raasch%2C+A.+Biswas%2C+J.+Stephan%2C+P.+Racunas%2C+and+J.+Emer.+2015.+A+fast+and+accurate+analytical+technique+to+compute+the+AVF+of+sequential+bits+in+a+processor.+In+Proceedings+of+the+48th+International+Symposium+on+Microarchitecture+%28MICRO-48%E2%80%9915%29.+ACM%2C+New+York%2C+NY.+738%2D%2D749.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2830772.2830829+10.1145%2F2830772.2830829+
http://scholar.google.com/scholar?hl=en&q=J.+M.+Rabaey.+1996.+Digital+Integrated+Circuits%3A+A+Design+Perspective.+Prentice-Hall%2C+Upper+Saddle+River%2C+NJ.+
http://scholar.google.com/scholar?hl=en&q=P.+Racunas%2C+K.+Constantinides%2C+S.+Manne%2C+and+S.+S.+Mukherjee.+2007.+Perturbation-based+fault+screening.+In+Proceedings+of+the+2007+IEEE+13th+International+Symposium+on+High+Performance+Computer+Architecture.+169%2D%2D180.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FHPCA.2007.346195+10.1109%2FHPCA.2007.346195+
http://scholar.google.com/scholar?hl=en&q=R.+G.+Ragel+and+S.+Parameswaran.+2006.+IMPRES%3A+Integrated+monitoring+for+processor+reliability+and+security.+In+Proceedings+of+the+43rd+Annual+Design+Automation+Conference+%28DAC%E2%80%9906%29.+ACM%2C+New+York%2C+NY.+502%2D%2D505.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1146909.1147041+10.1145%2F1146909.1147041+
http://scholar.google.com/scholar?hl=en&q=B.+Ramkumar+and+V.+Strumpen.+1997.+Portable+checkpointing+for+heterogeneous+architectures.+In+Proceedings+of+the+27th+Annual+International+Symposium+on+Fault-Tolerant+Computing%2C+1997+%28FTCS-27%E2%80%9997%29.+Digest+of+Papers.+58%2D%2D67.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1997.614078+
http://scholar.google.com/scholar?hl=en&q=J.+Ray%2C+J.+C.+Hoe%2C+and+B.+Falsafi.+2001.+Dual+use+of+superscalar+datapath+for+transient-fault+detection+and+recovery.+In+Proceedings+of+the+34th+Annual+ACM%2FIEEE+International+Symposium+on+Microarchitecture+%28MICRO+34%E2%80%9901%29.+IEEE+Computer+Society.+214%2D%2D224.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B563998.564027+
http://scholar.google.com/scholar?hl=en&q=A.+L.+N.+Reddy+and+P.+Banerjee.+1990.+Algorithm-based+fault+detection+for+signal+processing+applications.+IEEE+Trans.+Comput.+39%2C+10+%281990%29%2C+1304%2D%2D1308.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F12.59860+10.1109%2F12.59860+
http://scholar.google.com/scholar?hl=en&q=V.+K.+Reddy%2C+A.+S.+Al-Zawawi%2C+and+E.+Rotenberg.+2006.+Assertion-based+microarchitecture+design+for+improved+fault+tolerance.+In+Proceedings+of+the+2006+International+Conference+on+Computer+Design.+362%2D%2D369.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FICCD.2006.4380842
http://scholar.google.com/scholar?hl=en&q=S.+Rehman%2C+M.+Shafique%2C+and+J.+Henkel.+2012.+Instruction+scheduling+for+reliability-aware+compilation.+In+Proceedings+of+the+49th+Annual+Design+Automation+Conference+%28DAC%E2%80%9912%29.+ACM%2C+New+York%2C+NY.+1292%2D%2D1300.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2228360.2228601+10.1145%2F2228360.2228601+
http://scholar.google.com/scholar?hl=en&q=S.+Rehman%2C+M.+Shafique%2C+F.+Kriebel%2C+and+J.+Henkel.+2011.+Reliable+software+for+unreliable+hardware%3A+Embedded+code+generation+aiming+at+reliability.+In+Proceedings+of+the+7th+IEEE%2FACM%2FIFIP+International+Conference+on+Hardware%2FSoftware+Codesign+and+System+Synthesis+%28CODES%2BISSS%E2%80%9911%29.+ACM%2C+New+York%2C+NY.+237%2D%2D246.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2039370.2039408+10.1145%2F2039370.2039408+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Reinhardt+and+S.+S.+Mukherjee.+2000.+Transient+fault+detection+via+simultaneous+multithreading.+In+Proceedings+of+the+27th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9900%29.+ACM%2C+New+York%2C+NY.+25%2D%2D36.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F339647.339652+10.1145%2F339647.339652+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Reinhardt%2C+S.+S.+Mukherjee%2C+J.+S.+Emer%2C+and+C.+T.+Weaver.+2008.+Managing+external+memory+updates+for+fault+detection+in+redundant+multithreading+systems+using+speculative+memory+support.+%28Oct.+2008%29.+Patent+No.+7444497%2C+Filed+Dec.+30%2C+2003%2C+Issued+Oct.+28%2C+2008.
http://scholar.google.com/scholar?hl=en&q=G.+A.+Reis%2C+J.+Chang%2C+and+D.+I.+August.+2007.+Automatic+instruction-level+software-only+recovery.+IEEE+Micro+27%2C+1+%28Jan.+2007%29%2C+36%2D%2D47.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMM.2007.4+10.1109%2FMM.2007.4+
http://scholar.google.com/scholar?hl=en&q=G.+A.+Reis%2C+J.+Chang%2C+N.+Vachharajani%2C+R.+Rangan%2C+and+D.+I.+August.+2005.+SWIFT%3A+Software+implemented+fault+tolerance.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization+%28CGO%E2%80%9905%29.+IEEE+Computer+Society.+243%2D%2D254.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FCGO.2005.34+10.1109%2FCGO.2005.34+
http://scholar.google.com/scholar?hl=en&q=M.+W.+Roberson.+1998.+Soft+error+rates+in+solder+bumped+packaging.+In+Proceedings+of+the+4th+International+Symposium+on+Advanced+Packaging+Materials%2C+1998.+111%2D%2D116.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISAPM.1998.664444
http://scholar.google.com/scholar?hl=en&q=L.+R.+Rockett.+1988.+An+SEU-hardened+CMOS+data+latch+design.+IEEE+Trans.+Nucl.+Sci.+35%2C+6+%28Dec.+1988%29%2C+1682%2D%2D1687.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.25522
http://scholar.google.com/scholar?hl=en&q=L.+R.+Rockett.+1992.+Simulated+SEU+hardened+scaled+CMOS+SRAM+cell+design+using+gated+resistors.+IEEE+Trans.+Nucl.+Sci.+39%2C+5+%28Oct.+1992%29%2C+1532%2D%2D1541.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.173239
http://scholar.google.com/scholar?hl=en&q=K.+P.+Rodbell%2C+D.+F.+Heidel%2C+J.+A.+Pellish%2C+P.+W.+Marshall%2C+H.+H.+K.+Tang%2C+C.+E.+Murray%2C+K.+A.+LaBel%2C+M.+S.+Gordon%2C+K.+G.+Stawiasz%2C+J.+R.+Schwank%2C+M.+D.+Berg%2C+H.+S.+Kim%2C+M.+R.+Friendlich%2C+A.+M.+Phan%2C+and+C.+M.+Seidleck.+2011.+32+and+45+nm+radiation-hardened-by-design+%28RHBD%29+SOI+latches.+IEEE+Trans.+Nucl.+Sci.+58%2C+6+%28Dec.+2011%29%2C+2702%2D%2D2710.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2011.2171715
http://scholar.google.com/scholar?hl=en&q=E.+Rotenberg.+1999.+AR-SMT%3A+A+microarchitectural+approach+to+fault+tolerance+in+microprocessors.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Fault-Tolerant+Computing%2C+1999.+Digest+of+Papers.+84%2D%2D91.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1999.781037+
http://scholar.google.com/scholar?hl=en&q=A.+Roy-Chowdhury+and+P.+Banerjee.+1996.+Algorithm-based+fault+location+and+recovery+for+matrix+computations+on+multiprocessor+systems.+IEEE+Trans.+Comput.+45%2C+11+%281996%29%2C+1239%2D%2D1247.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F12.544480+10.1109%2F12.544480+
http://scholar.google.com/scholar?hl=en&q=S.+K.+Sahoo%2C+J.+Criswell%2C+C.+Geigle%2C+and+V.+Adve.+2013.+Using+likely+invariants+for+automated+software+fault+localization.+In+Proceedings+of+the+18th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS%E2%80%9913%29.+ACM%2C+New+York%2C+NY.+139%2D%2D152.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F2451116.2451131+10.1145%2F2451116.2451131+
http://scholar.google.com/scholar?hl=en&q=P.+N.+Sanda%2C+J.+W.+Kellington%2C+P.+Kudva%2C+R.+Kalla%2C+R.+B.+McBeth%2C+J.+Ackaret%2C+R.+Lockwood%2C+J.+Schumann%2C+and+C.+R.+Jones.+2008.+Soft-error+resilience+of+the+IBM+POWER6+processor.+IBM+J.+Res.+Dev.+52%2C+3+%28May+2008%29%2C+275%2D%2D284.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1147%2Frd.523.0275+10.1147%2Frd.523.0275+
http://scholar.google.com/scholar?hl=en&q=M.+A.+Schuette+and+J.+P.+Shen.+1987.+Processor+control+flow+monitoring+using+signatured+instruction+streams.+IEEE+Trans.+Comput.+C-36%2C+3+%28March+1987%29%2C+264%2D%2D276.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTC.1987.1676899+10.1109%2FTC.1987.1676899+
http://scholar.google.com/scholar?hl=en&q=N.+Seifert%2C+V.+Ambrose%2C+B.+Gill%2C+Q.+Shi%2C+R.+Allmon%2C+C.+Recchia%2C+S.+Mukherjee%2C+N.+Nassif%2C+J.+Krause%2C+J.+Pickholtz%2C+and+A.+Balasubramanian.+2010.+On+the+radiation-induced+soft+error+performance+of+hardened+sequential+elements+in+advanced+bulk+CMOS+technologies.+In+Proceedings+of+the+2010+IEEE+International+Reliability+Physics+Symposium+%28IRPS%E2%80%9910%29.+188%2D%2D197.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2010.5488831
http://scholar.google.com/scholar?hl=en&q=N.+Seifert%2C+S.+Jahinuzzaman%2C+J.+Velamala%2C+R.+Ascazubi%2C+N.+Patel%2C+B.+Gill%2C+J.+Basile%2C+and+J.+Hicks.+2015.+Soft+error+rate+improvements+in+14-nm+technology+featuring+second-generation+3d+tri-gate+transistors.+IEEE+Trans.+Nucl.+Sci.+62%2C+6+%28Dec.+2015%29%2C+2570%2D%2D2577.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2015.2495130
http://scholar.google.com/scholar?hl=en&q=N.+Seifert%2C+P.+Shipley%2C+M.+D.+Pant%2C+V.+Ambrose%2C+and+B.+Gill.+2005.+Radiation-induced+clock+jitter+and+race.+In+Proceedings+of+the+43rd+Annual+IEEE+International+Reliability+Physics+Symposium%2C+2005.+215%2D%2D222.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FRELPHY.2005.1493087
http://scholar.google.com/scholar?hl=en&q=N.+Seifert%2C+P.+Slankard%2C+M.+Kirsch%2C+B.+Narasimham%2C+V.+Zia%2C+C.+Brookreson%2C+A.+Vo%2C+S.+Mitra%2C+B.+Gill%2C+and+J.+Maiz.+2006.+Radiation-induced+soft+error+rates+of+advanced+CMOS+bulk+devices.+In+Proceedings+of+the+2006+IEEE+International+Reliability+Physics+Symposium+Proceedings.+217%2D%2D225.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FRELPHY.2006.251220
http://scholar.google.com/scholar?hl=en&q=N.+Seifert+and+N.+Tam.+2004.+Timing+vulnerability+factors+of+sequentials.+IEEE+Trans.+Device+Materials+Reliabil.+4%2C+3+%282004%29%2C+516%2D%2D522.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTDMR.2004.831993
http://scholar.google.com/scholar?hl=en&q=F.+F.+Sellers%2C+M.+Xiao%2C+and+L.+W.+Bearnson.+1968.+Error+Detecting+Logic+for+Digital+Computers.+McGraw-Hill%2C+New+York%2C+NY.
http://scholar.google.com/scholar?hl=en&q=S.+A.+Seshia%2C+W.+Li%2C+and+S.+Mitra.+2007.+Verification-guided+soft+error+resilience.+In+Proceedings+of+the+Conference+on+Design%2C+Automation+and+Test+in+Europe+%28DATE%E2%80%9907%29.+EDA+Consortium%2C+San+Jose%2C+CA.+1442%2D%2D1447.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B1266366.1266681+
http://scholar.google.com/scholar?hl=en&q=C.+E.+Shannon.+2001.+A+mathematical+theory+of+communication.+SIGMOBILE+Mob.+Comput.+Commun.+Rev.+5%2C+1+%28Jan.+2001%29%2C+3%2D%2D55.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F584091.584093+10.1145%2F584091.584093+
http://scholar.google.com/scholar?hl=en&q=B.+Shim%2C+S.+R.+Sridhara%2C+and+N.+R.+Shanbhag.+2004.+Reliable+low-power+digital+signal+processing+via+reduced+precision+redundancy.+IEEE+Trans.+Very+Large+Scale+Integration+%28VLSI%29+Syst.+12%2C+5+%28May+2004%29%2C+497%2D%2D510.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTVLSI.2004.826201+10.1109%2FTVLSI.2004.826201+
http://scholar.google.com/scholar?hl=en&q=P.+Shivakumar%2C+M.+Kistler%2C+S.+W.+Keckler%2C+D.+Burger%2C+and+L.+Alvisi.+2002.+Modeling+the+effect+of+technology+trends+on+the+soft+error+rate+of+combinational+logic.+In+Proceedings+of+the+International+Conference+on+Dependable+Systems+and+Networks%2C+2002+%28DSN%E2%80%9902%29.+389%2D%2D398.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FDSN.2002.1028924+
http://scholar.google.com/scholar?hl=en&q=R.+L.+Shuler%2C+C.+Kouba%2C+and+P.+M.+O%E2%80%99Neill.+2005.+SEU+performance+of+TAG+based+flip-flops.+IEEE+Trans.+Nucl.+Sci.+52+%28Dec.+2005%29%2C+2550%2D%2D2553.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.2005.860712
http://scholar.google.com/scholar?hl=en&q=R.+L.+Shuler+Jr.+2002a.+Method+and+apparatus+for+reducing+the+vulnerability+of+latches+to+single+event+upsets.+%28April+2002%29.+Patent+No.+6377097%2C+Filed+Mar.+13%2C+2000%2C+Issued+Apr.+23%2C+2002.
http://scholar.google.com/scholar?hl=en&q=R.+L.+Shuler+Jr.+2002b.+Method+and+apparatus+for+reducing+the+vulnerability+of+latches+to+single+event+upsets.+%28Dec.+2002%29.+Patent+No.+6492857%2C+Filed+Apr.+20%2C+2001%2C+Issued+Dec.+10%2C+2002.
http://scholar.google.com/scholar?hl=en&q=D.+P.+Siewiorek+and+R.+S.+Swarz.+1998.+Reliable+Computer+Systems+%283rd+ed.%29%3A+Design+and+Evaluation.+A.+K.+Peters%2C+Natick%2C+MA.+
http://scholar.google.com/scholar?hl=en&q=T.+J.+Slegel%2C+R.+M.+Averill+III%2C+M.+A.+Check%2C+B.+C.+Giamei%2C+B.+W.+Krumm%2C+C.+A.+Krygowski%2C+W.+H.+Li%2C+J.+S.+Liptay%2C+J.+D.+MacDougall%2C+T.+J.+McPherson%2C+J.+A.+Navarro%2C+E.+M.+Schwarz%2C+K.+Shum%2C+and+C.+F.+Webb.+1999.+IBM%E2%80%99s+S%2F390+G5+microprocessor+design.+IEEE+Micro+19%2C+2+%281999%29%2C+12%2D%2D23.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F40.755464+10.1109%2F40.755464+
http://scholar.google.com/scholar?hl=en&q=J.+Snyder+and+J.+Larson.+2007.+CMOS+device+with+zero+soft+error+rate.+%28April+2007%29.+Patent+No.+20070080406%2C+Filed+Oct.+12%2C+2006%2C+Issued+Apr.+12%2C+2007.
http://scholar.google.com/scholar?hl=en&q=J.+P.+Snyder+and+J.+M.+Larson.+2011.+Method+of+manufacturing+a+cmos+device+with+zero+soft+error+rate.+%28Feb.+2011%29.+Patent+No.+20110034016%2C+Filed+Oct.+20%2C+2010%2C+Issued+Feb.+10%2C+2011.
http://scholar.google.com/scholar?hl=en&q=G.+S.+Sohi%2C+M.+Franklin%2C+and+K.+K.+Saluja.+1989.+A+study+of+time-redundant+fault+tolerance+techniques+for+high-performance+pipelined+computers.+In+Proceedings+of+the+19th+International+Symposium+on+Fault-Tolerant+Computing%2C+1989+%28FTCS-19%E2%80%9989%29.+Digest+of+Papers.+436%2D%2D443.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1989.105616
http://scholar.google.com/scholar?hl=en&q=D.+J.+Sorin.+2009.+Fault+tolerant+computer+architecture.+Synthesis+Lectures+on+Computer+Architecture+4%2C+1+%282009%29%2C+1%2D%2D104.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.2200%2FS00192ED1V01Y200904CAC005+
http://scholar.google.com/scholar?hl=en&q=D.+J.+Sorin%2C+M.+M.+K.+Martin%2C+M.+D.+Hill%2C+and+D.+A.+Wood.+2002.+SafetyNet%3A+Improving+the+availability+of+shared+memory+multiprocessors+with+global+checkpoint%2Frecovery.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9902%29.+IEEE+Computer+Society%2C+Washington%2C+DC.+123%2D%2D134.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B545215.545229+
http://scholar.google.com/scholar?hl=en&q=R.+F.+Sproull%2C+I.+E.+Sutherland%2C+and+C.+E.+Molnar.+1994.+The+counterflow+pipeline+processor+architecture.+IEEE+Des.+Test+11%2C+3+%28July+1994%29%2C+48%2D%2D59.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMDT.1994.303847+10.1109%2FMDT.1994.303847+
http://scholar.google.com/scholar?hl=en&q=V.+Sridharan+and+D.+R.+Kaeli.+2009.+Eliminating+microarchitectural+dependency+from+architectural+vulnerability.+In+Proceedings+of+the+2009+IEEE+15th+International+Symposium+on+High+Performance+Computer+Architecture.+117%2D%2D128.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FHPCA.2009.4798243
http://scholar.google.com/scholar?hl=en&q=K.+Sundaramoorthy%2C+Z.+Purser%2C+and+E.+Rotenburg.+2000.+Slipstream+processors%3A+Improving+both+performance+and+fault+tolerance.+In+Proceedings+of+the+9th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS+IX%E2%80%9900%29.+ACM%2C+New+York%2C+NY.+257%2D%2D268.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F378993.379247+10.1145%2F378993.379247+
http://scholar.google.com/scholar?hl=en&q=A.+Taber+and+E.+Normand.+1993.+Single+event+upset+in+avionics.+IEEE+Trans.+Nucl.+Sci.+40+%28April+1993%29%2C+120%2D%2D126.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.212327
http://scholar.google.com/scholar?hl=en&q=D.+Tiwari%2C+S.+Gupta%2C+J.+Rogers%2C+D.+Maxwell%2C+P.+Rech%2C+S.+Vazhkudai%2C+D.+Oliveira%2C+D.+Londo%2C+N.+DeBardeleben%2C+P.+Navaux%2C+L.+Carro%2C+and+A.+Bland.+2015.+Understanding+GPU+errors+on+large-scale+HPC+systems+and+the+implications+for+system+design+and+operation.+In+Proceedings+of+the+2015+IEEE+21st+International+Symposium+on+High+Performance+Computer+Architecture+%28HPCA%E2%80%9915%29.+331%2D%2D342.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FHPCA.2015.7056044
http://scholar.google.com/scholar?hl=en&q=S.+J.+Trans%2C+A.+R.+M.+Verschueren%2C+and+C.+Dekker.+1998.+Room-temperature+transistor+based+on+a+single+carbon+nanotube.+Nature+393%2C+5545+%281998%29%2C+49%2D%2D52.+Issue+6680.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1038%2F29954
http://scholar.google.com/scholar?hl=en&q=R.+R.+Tummala%2C+E.+J.+Rymaszewski%2C+and+A.+G.+Klopfenstein.+1997.+Microelectronics+Packaging+Handbook%3A+Semiconductor+Packaging.+Springer.
http://scholar.google.com/scholar?hl=en&q=T.+Uemura%2C+T.+Kato%2C+H.+Matsuyama%2C+and+M.+Hashimoto.+2015.+Soft+error+immune+latch+design+for+20+nm+bulk+CMOS.+In+Proceedings+of+the+2015+IEEE+International+Reliability+Physics+Symposium.+SE.4.1%2D%2DSE.4.6.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FIRPS.2015.7112825
http://scholar.google.com/scholar?hl=en&q=T.+N.+Vijaykumar%2C+I.+Pomeranz%2C+and+K.+Cheng.+2002.+Transient-fault+recovery+using+simultaneous+multithreading.+In+Proceedings+of+the+29th+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9902%29.+IEEE+Computer+Society.+87%2D%2D98.+
http://scholar.google.com/scholar?hl=en&q=J.+T.+Wallmark+and+S.+M.+Marcus.+1962.+Minimum+size+and+maximum+packing+density+of+nonredundant+semiconductor+devices.+Proc.+IRE+50%2C+3+%28March+1962%29%2C+286%2D%2D298.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FJRPROC.1962.288321
http://scholar.google.com/scholar?hl=en&q=F.+Wang%2C+Y.+Xie%2C+K.+Bernstein%2C+and+Y.+Luo.+2006.+Dependability+analysis+of+nano-scale+FinFET+circuits.+In+Proceedings+of+the+IEEE+Computer+Society+Annual+Symposium+on+Emerging+VLSI+Technologies+and+Architectures+%28ISVLSI%E2%80%9906%29.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISVLSI.2006.35+10.1109%2FISVLSI.2006.35+
http://scholar.google.com/scholar?hl=en&q=N.+J.+Wang.+2007.+Cost+Effective+Soft+Error+Mitigation+In+Microprocessors.+Ph.D.+Dissertation.+University+of+Illinois+at+Urbana-Champaign%2C+Champaign%2C+IL.+Advisor%28s%29+Sanjay+J.+Patel.+AAI3290421.
http://scholar.google.com/scholar?hl=en&q=N.+J.+Wang+and+S.+J.+Patel.+2006.+ReStore%3A+Symptom-based+soft+error+detection+in+microprocessors.+IEEE+Trans.+Dependable+Secur.+Comput.+3%2C+3+%28July+2006%29%2C+188%2D%2D201.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTDSC.2006.40+10.1109%2FTDSC.2006.40+
http://scholar.google.com/scholar?hl=en&q=Y.+M.+Wang%2C+Y.+Huang%2C+and+W.+K.+Fuchs.+1993.+Progressive+retry+for+software+error+recovery+in+distributed+systems.+In+Proceedings+of+the+23rd+International+Symposium+on+Fault-Tolerant+Computing%2C+1993+%28FTCS-23%E2%80%9993%29.+Digest+of+Papers.+138%2D%2D144.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FFTCS.1993.627317
http://scholar.google.com/scholar?hl=en&q=C.+Weaver%2C+J.+Emer%2C+S.+S.+Mukherjee%2C+and+S.+K.+Reinhardt.+2004.+Techniques+to+reduce+the+soft+error+rate+of+a+high-performance+microprocessor.+In+Proceedings+of+the+31st+Annual+International+Symposium+on+Computer+Architecture+%28ISCA%E2%80%9904%29.+IEEE+Computer+Society.+264%2D%2D.+http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%26equals%3B998680.1006723+
http://scholar.google.com/scholar?hl=en&q=H.+T.+Weaver.+1987.+An+SEU+tolerant+memory+cell+derived+from+fundamental+studies+of+SEU+mechanisms+in+SRAM.+IEEE+Trans.+Nucl.+Sci.+34%2C+6+%2812+1987%29%2C+1281%2D%2D1286.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTNS.1987.4337466
http://scholar.google.com/scholar?hl=en&q=S.+Whitaker%2C+J.+Canaris%2C+and+K.+Liu.+1991.+SEU+hardened+memory+cells+for+a+CCSDS+Reed-Solomon+encoder.+IEEE+Trans.+Nucl.+Sci.+38%2C+6+%2812+1991%29%2C+1471%2D%2D1477.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2F23.124134
http://scholar.google.com/scholar?hl=en&q=S.+R.+Whitaker.+1992.+Single+event+upset+hardening+CMOS+memory+circuit.+%28May+1992%29.+Patent+No.+5111429%2C+Filed+Nov.+6%2C+1990%2C+Issued+May+5%2C+1992.
http://scholar.google.com/scholar?hl=en&q=M.+Wilkening%2C+V.+Sridharan%2C+S.+Li%2C+F.+Previlon%2C+S.+Gurumurthi%2C+and+D.+R.+Kaeli.+2014.+Calculating+architectural+vulnerability+factors+for+spatial+multi-bit+transient+faults.+In+2014+47th+Annual+IEEE%2FACM+International+Symposium+on+Microarchitecture.+293%2D%2D305.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FMICRO.2014.15+10.1109%2FMICRO.2014.15+
http://scholar.google.com/scholar?hl=en&q=M.+J.+Y.+Williams+and+J.+B.+Angell.+1973.+Enhancing+testability+of+large-scale+integrated+circuits+via+test+points+and+additional+logic.+IEEE+Trans.+Comput.+22%2C+1+%28Jan.+1973%29%2C+46%2D%2D60.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FT-C.1973.223600+10.1109%2FT-C.1973.223600+
http://scholar.google.com/scholar?hl=en&q=H.+S.+P.+Wong%2C+J.+Appenzeller%2C+V.+Derycke%2C+R.+Martel%2C+S.+Wind%2C+and+P.+Avouris.+2003.+Carbon+nanotube+field+effect+transistors+-+fabrication%2C+device+physics%2C+and+circuit+implications.+In+2003+IEEE+International+Solid-State+Circuits+Conference%2C+2003.+Digest+of+Technical+Papers+%28ISSCC%E2%80%9903%29.+370%2D%2D500+vol.+1.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FISSCC.2003.1234339
http://scholar.google.com/scholar?hl=en&q=A.+Wood.+1999.+Data+integrity+concepts%2C+features%2C+and+technology.+%284+1999%29.+White+paper%2C+Tandem+Division%2C+Compaq+Computer+Corporation.
http://scholar.google.com/scholar?hl=en&q=J.+Xu.+2003.+Software+and+Hardware+Techniques+for+Masking+Security+Vulnerabilities.+Ph.D.+Dissertation.+Champaign%2C+IL%2C+USA.+Advisor%28s%29+Iyer%2C+Ravishankar+K.+AAI3111659.+
http://scholar.google.com/scholar?hl=en&q=J.+Yang+and+H.-W.+Huang.+2000.+Triple+well+structure.+%28Aug.+2000%29.+Patent+No.+6111283%2C+Filed+Feb.+1%2C+1999%2C+Issued+Aug.+29%2C+2000.
http://scholar.google.com/scholar?hl=en&q=D.+H.+Yoon+and+M.+Erez.+2010.+Virtualized+and+flexible+ECC+for+main+memory.+In+Proceedings+of+the+15th+Edition+of+ASPLOS+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems+%28ASPLOS+XV%E2%80%9910%29.+ACM%2C+New+York%2C+NY.+397%2D%2D408.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1145%2F1736020.1736064+10.1145%2F1736020.1736064+
http://scholar.google.com/scholar?hl=en&q=M.+Zhang.+2006.+Sequential+element+design+with+built-in+soft+error+resilience.+IEEE+TVLSI+14%2C+12+%2812+2006%29%2C+1368%2D%2D1378.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1109%2FTVLSI.2006.887832+10.1109%2FTVLSI.2006.887832+
http://scholar.google.com/scholar?hl=en&q=J.+F.+Ziegler.+1996.+Terrestrial+cosmic+rays.+IBM+J.+Res.+Devel.+40%2C+1+%28Jan.+1996%29%2C+19%2D%2D39.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1147%2Frd.401.0019+10.1147%2Frd.401.0019+
http://scholar.google.com/scholar?hl=en&q=J.+F.+Ziegler+and+W.+A.+Lanford.+1979.+Effect+of+cosmic+rays+on+computer+memories.+Science+206%2C+4420+%281979%29%2C+776%2D%2D788.+DOI%3Ahttp%3A%2F%2Fdx.doi.org%2F10.1126%2Fscience.206.4420.776
