<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_T_C_U_C_e5de5f84</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84')">rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.91</td>
<td class="s6 cl rt"><a href="mod2707.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#Toggle" > 17.14</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251378"  onclick="showContent('inst_tag_251378')">config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251378_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251378_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251378_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251378_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251379"  onclick="showContent('inst_tag_251379')">config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251379_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251379_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251379_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251379_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251380"  onclick="showContent('inst_tag_251380')">config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251380_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251380_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251380_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251380_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251381"  onclick="showContent('inst_tag_251381')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251381_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251381_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251381_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251381_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251382"  onclick="showContent('inst_tag_251382')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251382_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251382_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251382_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251382_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251383"  onclick="showContent('inst_tag_251383')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251383_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251383_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251383_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251383_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251384"  onclick="showContent('inst_tag_251384')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251384_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251384_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251384_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251384_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251385"  onclick="showContent('inst_tag_251385')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251385_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251385_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251385_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251385_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251386"  onclick="showContent('inst_tag_251386')">config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251386_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251386_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251386_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251386_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251393"  onclick="showContent('inst_tag_251393')">config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251393_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251393_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251393_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251393_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251394"  onclick="showContent('inst_tag_251394')">config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251394_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251394_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251394_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251394_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251395"  onclick="showContent('inst_tag_251395')">config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251395_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251395_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251395_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251395_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251372"  onclick="showContent('inst_tag_251372')">config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251372_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251372_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251372_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251372_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251373"  onclick="showContent('inst_tag_251373')">config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251373_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251373_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251373_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251373_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251374"  onclick="showContent('inst_tag_251374')">config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251374_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251374_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251374_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251374_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251375"  onclick="showContent('inst_tag_251375')">config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251375_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251375_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251375_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251375_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251376"  onclick="showContent('inst_tag_251376')">config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251376_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251376_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251376_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251376_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251377"  onclick="showContent('inst_tag_251377')">config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251377_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251377_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251377_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251377_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251387"  onclick="showContent('inst_tag_251387')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251387_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251387_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251387_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251387_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251388"  onclick="showContent('inst_tag_251388')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251388_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251388_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251388_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251388_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251389"  onclick="showContent('inst_tag_251389')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251389_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251389_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251389_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251389_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251390"  onclick="showContent('inst_tag_251390')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251390_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251390_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251390_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251390_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251391"  onclick="showContent('inst_tag_251391')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251391_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251391_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251391_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251391_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2707.html#inst_tag_251392"  onclick="showContent('inst_tag_251392')">config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></td>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251392_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251392_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251392_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251392_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_251378'>
<hr>
<a name="inst_tag_251378"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251378" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251378_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251378_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251378_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251378_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2554" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240378" id="tag_urg_inst_240378">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251379'>
<hr>
<a name="inst_tag_251379"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251379" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251379_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251379_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251379_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251379_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2554" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240379" id="tag_urg_inst_240379">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251380'>
<hr>
<a name="inst_tag_251380"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251380" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251380_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251380_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251380_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251380_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2554" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240380" id="tag_urg_inst_240380">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251381'>
<hr>
<a name="inst_tag_251381"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251381" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251381_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251381_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251381_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251381_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240398" id="tag_urg_inst_240398">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251382'>
<hr>
<a name="inst_tag_251382"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251382" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251382_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251382_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251382_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251382_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240399" id="tag_urg_inst_240399">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251383'>
<hr>
<a name="inst_tag_251383"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251383" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251383_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251383_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251383_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251383_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240400" id="tag_urg_inst_240400">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251384'>
<hr>
<a name="inst_tag_251384"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251384" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251384_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251384_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251384_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251384_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240402" id="tag_urg_inst_240402">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251385'>
<hr>
<a name="inst_tag_251385"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251385" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251385_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251385_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251385_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251385_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240403" id="tag_urg_inst_240403">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251386'>
<hr>
<a name="inst_tag_251386"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy38.html#tag_urg_inst_251386" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251386_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251386_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251386_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251386_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  5.15</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176070" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_1.html#inst_tag_240404" id="tag_urg_inst_240404">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251393'>
<hr>
<a name="inst_tag_251393"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251393" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251393_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251393_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251393_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251393_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2555" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240653" id="tag_urg_inst_240653">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251394'>
<hr>
<a name="inst_tag_251394"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251394" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251394_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251394_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251394_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251394_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2555" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240654" id="tag_urg_inst_240654">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251395'>
<hr>
<a name="inst_tag_251395"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251395" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 45.13</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251395_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251395_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251395_Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251395_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 47.55</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 15.22</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.49</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.29</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2555" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240655" id="tag_urg_inst_240655">ursrrerg</a></td>
<td class="s5 cl rt"> 57.83</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251372'>
<hr>
<a name="inst_tag_251372"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251372" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251372_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251372_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251372_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251372_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2552" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240344" id="tag_urg_inst_240344">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251373'>
<hr>
<a name="inst_tag_251373"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251373" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251373_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251373_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251373_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251373_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2552" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240345" id="tag_urg_inst_240345">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251374'>
<hr>
<a name="inst_tag_251374"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251374" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251374_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251374_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251374_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251374_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2552" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240346" id="tag_urg_inst_240346">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251375'>
<hr>
<a name="inst_tag_251375"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251375" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251375_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251375_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251375_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251375_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2553" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240369" id="tag_urg_inst_240369">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251376'>
<hr>
<a name="inst_tag_251376"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251376" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251376_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251376_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251376_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251376_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2553" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240370" id="tag_urg_inst_240370">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251377'>
<hr>
<a name="inst_tag_251377"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_251377" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251377_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251377_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251377_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251377_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.27</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s1 cl rt"> 10.42</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod71.html#inst_tag_2553" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_0.html#inst_tag_240371" id="tag_urg_inst_240371">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251387'>
<hr>
<a name="inst_tag_251387"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251387" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251387_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251387_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251387_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251387_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240490" id="tag_urg_inst_240490">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251388'>
<hr>
<a name="inst_tag_251388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251388" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251388_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251388_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251388_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251388_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240491" id="tag_urg_inst_240491">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251389'>
<hr>
<a name="inst_tag_251389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251389" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251389_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251389_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251389_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251389_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240492" id="tag_urg_inst_240492">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251390'>
<hr>
<a name="inst_tag_251390"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251390" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251390_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251390_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251390_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251390_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240494" id="tag_urg_inst_240494">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251391'>
<hr>
<a name="inst_tag_251391"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251391" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251391_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251391_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251391_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251391_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240495" id="tag_urg_inst_240495">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_251392'>
<hr>
<a name="inst_tag_251392"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_251392" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.20</td>
<td class="s6 cl rt"><a href="mod2707.html#inst_tag_251392_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251392_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod2707.html#inst_tag_251392_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2707.html#inst_tag_251392_Branch" > 53.85</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.18</td>
<td class="s6 cl rt"> 68.75</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.50</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  7.35</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td><a href="mod1929.html#inst_tag_176071" >Cb</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_2.html#inst_tag_240496" id="tag_urg_inst_240496">ursrrerg</a></td>
<td class="s6 cl rt"> 62.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.45</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2707.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2707.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2707.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">6</td>
<td class="rt">27.27 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">12</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2707.html" >rsnoc_z_H_R_O_T_C_U_C_e5de5f84</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251378'>
<a name="inst_tag_251378_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251378" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251378_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251378" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251378_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251378" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251378_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251378" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251379'>
<a name="inst_tag_251379_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251379" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251379_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251379" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251379_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251379" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251379_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251379" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251380'>
<a name="inst_tag_251380_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251380" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251380_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251380" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251380_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251380" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251380_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251380" >config_ss_tb.DUT.flexnoc.ARM_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251381'>
<a name="inst_tag_251381_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251381" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251381_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251381" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251381_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251381" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251381_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251381" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251382'>
<a name="inst_tag_251382_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251382" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251382_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251382" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251382_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251382" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251382_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251382" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251383'>
<a name="inst_tag_251383_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251383" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251383_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251383" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251383_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251383" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251383_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251383" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251384'>
<a name="inst_tag_251384_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251384" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251384_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251384" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251384_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251384" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251384_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251384" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251385'>
<a name="inst_tag_251385_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251385" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251385_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251385" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251385_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251385" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251385_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251385" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251386'>
<a name="inst_tag_251386_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251386" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251386_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251386" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251386_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251386" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251386_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251386" >config_ss_tb.DUT.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251393'>
<a name="inst_tag_251393_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251393" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251393_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251393" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251393_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251393" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251393_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251393" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251394'>
<a name="inst_tag_251394_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251394" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251394_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251394" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251394_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251394" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251394_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251394" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251395'>
<a name="inst_tag_251395_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251395" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251395_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251395" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251395_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251395" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">7</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">3</td>
<td class="rt">8.57  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251395_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251395" >config_ss_tb.DUT.flexnoc.ACPU_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251372'>
<a name="inst_tag_251372_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251372" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251372_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251372" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251372_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251372" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251372_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251372" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251373'>
<a name="inst_tag_251373_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251373" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251373_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251373" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251373_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251373" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251373_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251373" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251374'>
<a name="inst_tag_251374_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251374" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251374_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251374" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251374_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251374" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251374_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251374" >config_ss_tb.DUT.flexnoc.GBE_Probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251375'>
<a name="inst_tag_251375_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251375" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251375_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251375" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251375_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251375" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251375_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251375" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251376'>
<a name="inst_tag_251376_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251376" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251376_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251376" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251376_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251376" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251376_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251376" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251377'>
<a name="inst_tag_251377_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251377" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251377_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251377" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251377_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251377" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">6</td>
<td class="rt">17.14 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">4</td>
<td class="rt">11.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251377_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251377" >config_ss_tb.DUT.flexnoc.USB_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251387'>
<a name="inst_tag_251387_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251387" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251387_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251387" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251387_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251387" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251387_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251387" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251388'>
<a name="inst_tag_251388_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251388" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251388_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251388" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251388" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251388" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251389'>
<a name="inst_tag_251389_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251389" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251389_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251389" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251389" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251389_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251389" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl1_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251390'>
<a name="inst_tag_251390_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251390" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251390_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251390" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251390_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251390" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251390_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251390" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251391'>
<a name="inst_tag_251391_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251391" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251391_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251391" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251391_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251391" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251391_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251391" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_251392'>
<a name="inst_tag_251392_Line"></a>
<b>Line Coverage for Instance : <a href="mod2707.html#inst_tag_251392" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7171</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>7188</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>7195</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7202</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>7221</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
7170                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7171       1/1          		if ( ! Sys_Clk_RstN )
7172       1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
7173       1/1          		else if ( VldSet )
7174       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( In_StartCxt );</font>
                        MISSING_ELSE
7175                    	assign Sys_Pwr_Idle = 1'b0;
7176                    	assign Sys_Pwr_WakeUp = 1'b0;
7177                    	assign Trig = Mode ? 1'b0 : VldReset;
7178                    	assign u_76e9 = Cnt + 8'b00000001;
7179                    	assign u_2ee2 = Cnt - 8'b00000001;
7180                    	assign CntFwd =
7181                    			{ 8 { ( ~ CntInit ) }  }
7182                    		&amp;	( Mode ? u_7d6f : ( VldReset ? 8'b0 : Cnt + { 7'b0 , PreScalerEn } ) );
7183                    	assign CntSat = ( &amp; Cnt ) &amp; ~ Mode;
7184                    	assign CntEn = CntInit | ( ~ CntSat | VldReset ) &amp; ( Mode ? 1'b0 : Vld | VldSet );
7185                    	assign Val = Cnt;
7186                    	assign uu_7d6f_caseSel = { In_Stop , In_Start } ;
7187                    	always @( u_2ee2 or u_76e9 or uu_7d6f_caseSel ) begin
7188       1/1          		case ( uu_7d6f_caseSel )
7189       <font color = "red">0/1     ==>  			2'b01   : u_7d6f = u_76e9 ;</font>
7190       <font color = "red">0/1     ==>  			2'b10   : u_7d6f = u_2ee2 ;</font>
7191       1/1          			default : u_7d6f = 8'b0 ;
7192                    		endcase
7193                    	end
7194                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
7195       1/1          		if ( ! Sys_Clk_RstN )
7196       1/1          			Cnt &lt;= #1.0 ( 8'b0 );
7197       1/1          		else if ( CntEn )
7198       <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( CntFwd );</font>
                        MISSING_ELSE
7199                    	// synopsys translate_off
7200                    	// synthesis translate_off
7201                    	always @( posedge Sys_Clk )
7202       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7203       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Mode &amp; In_Start &amp; In_Stop &amp; In_StartCxt == In_StopCxt ) !== 1'b0 ) begin
7204       <font color = "grey">unreachable  </font>				dontStop = 0;
7205       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7206       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7207       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;);
7208       <font color = "grey">unreachable  </font>					$display(
7209                    						&quot;SimulError: at %0t : %s&quot;
7210                    					, $realtime ,
7211                    						&quot;receive a start and stop simultaneously on the same context, which is not allowed in pending mode, check filters configuration: must be in LATENCY MODE&quot;
7212                    					);
7213       <font color = "grey">unreachable  </font>					$stop;
7214                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7215                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
7216                    	// synthesis translate_on
7217                    	// synopsys translate_on
7218                    	// synopsys translate_off
7219                    	// synthesis translate_off
7220                    	always @( posedge Sys_Clk )
7221       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
7222       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( ( &amp; Cnt ) &amp; In_Start &amp; Mode &amp; PendingEventMode ) !== 1'b0 ) begin
7223       <font color = "grey">unreachable  </font>				dontStop = 0;
7224       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
7225       <font color = "grey">unreachable  </font>				if (!dontStop) begin
7226       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;counter overflow detected in pending event mode&quot; );
7227       <font color = "grey">unreachable  </font>					$stop;
7228                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
7229                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_251392_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2707.html#inst_tag_251392" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7154
 EXPRESSION (VldSet ? In_StartCxt : u_7c15)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       7177
 EXPRESSION (Mode ? 1'b0 : VldReset)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_251392_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2707.html#inst_tag_251392" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">5</td>
<td class="rt">22.73 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">70</td>
<td class="rt">10</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">35</td>
<td class="rt">5</td>
<td class="rt">14.29 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Alloc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CntInit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>En</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Free</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>In_Start</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StartCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_Stop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>In_StopCxt[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PendingEventMode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>PreScalerEn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Trig</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Val[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_251392_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2707.html#inst_tag_251392" >config_ss_tb.DUT.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Cb.Cl0_c1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">13</td>
<td class="rt">7</td>
<td class="rt">53.85 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7154</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">7177</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7171</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">7188</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">7195</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7154       	assign Cxt = VldSet ? In_StartCxt : u_7c15;
           	                    <font color = "red">-1-</font>  
           	                    <font color = "red">==></font>  
           	                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7177       	assign Trig = Mode ? 1'b0 : VldReset;
           	                   <font color = "red">-1-</font>  
           	                   <font color = "red">==></font>  
           	                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7171       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7172       			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
7173       		else if ( VldSet )
           		     <font color = "red">-2-</font>  
7174       			u_7c15 <= #1.0 ( In_StartCxt );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7188       		case ( uu_7d6f_caseSel )
           		<font color = "red">-1-</font>               
7189       			2'b01   : u_7d6f = u_76e9 ;
           <font color = "red">			==></font>
7190       			2'b10   : u_7d6f = u_2ee2 ;
           <font color = "red">			==></font>
7191       			default : u_7d6f = 8'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
7195       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
7196       			Cnt <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
7197       		else if ( CntEn )
           		     <font color = "red">-2-</font>  
7198       			Cnt <= #1.0 ( CntFwd );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_251372">
    <li>
      <a href="#inst_tag_251372_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251372_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251372_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251372_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251373">
    <li>
      <a href="#inst_tag_251373_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251373_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251373_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251373_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251374">
    <li>
      <a href="#inst_tag_251374_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251374_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251374_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251374_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251375">
    <li>
      <a href="#inst_tag_251375_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251375_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251375_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251375_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251376">
    <li>
      <a href="#inst_tag_251376_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251376_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251376_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251376_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251377">
    <li>
      <a href="#inst_tag_251377_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251377_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251377_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251377_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251378">
    <li>
      <a href="#inst_tag_251378_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251378_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251378_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251378_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251379">
    <li>
      <a href="#inst_tag_251379_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251379_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251379_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251379_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251380">
    <li>
      <a href="#inst_tag_251380_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251380_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251380_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251380_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251381">
    <li>
      <a href="#inst_tag_251381_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251381_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251381_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251381_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251382">
    <li>
      <a href="#inst_tag_251382_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251382_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251382_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251382_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251383">
    <li>
      <a href="#inst_tag_251383_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251383_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251383_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251383_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251384">
    <li>
      <a href="#inst_tag_251384_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251384_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251384_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251384_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251385">
    <li>
      <a href="#inst_tag_251385_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251385_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251385_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251385_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251386">
    <li>
      <a href="#inst_tag_251386_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251386_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251386_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251386_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251387">
    <li>
      <a href="#inst_tag_251387_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251387_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251387_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251387_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251388">
    <li>
      <a href="#inst_tag_251388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251388_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251388_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251389">
    <li>
      <a href="#inst_tag_251389_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251389_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251389_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251389_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251390">
    <li>
      <a href="#inst_tag_251390_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251390_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251390_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251390_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251391">
    <li>
      <a href="#inst_tag_251391_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251391_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251391_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251391_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251392">
    <li>
      <a href="#inst_tag_251392_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251392_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251392_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251392_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251393">
    <li>
      <a href="#inst_tag_251393_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251393_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251393_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251393_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251394">
    <li>
      <a href="#inst_tag_251394_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251394_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251394_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251394_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_251395">
    <li>
      <a href="#inst_tag_251395_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_251395_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_251395_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_251395_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_T_C_U_C_e5de5f84">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
