Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 14 23:07:29 2024
| Host         : LAPTOP-293MO244 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation
| Design       : nano_sc_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: DATAMEM/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DATAMEM/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.888   -19743.469                   4190                21184        0.229        0.000                      0                21184        3.750        0.000                       0                  2173  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.888   -19743.469                   4190                21184        0.229        0.000                      0                21184        3.750        0.000                       0                  2173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         4190  Failing Endpoints,  Worst Slack       -6.888ns,  Total Violation   -19743.469ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.888ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_18688_18943_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 4.400ns (27.464%)  route 11.621ns (72.536%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.548    21.102    DATAMEM/mem_reg_18688_18943_1_1/D
    SLICE_X30Y5          RAMS64E                                      r  DATAMEM/mem_reg_18688_18943_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.445    14.786    DATAMEM/mem_reg_18688_18943_1_1/WCLK
    SLICE_X30Y5          RAMS64E                                      r  DATAMEM/mem_reg_18688_18943_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y5          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.214    DATAMEM/mem_reg_18688_18943_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                 -6.888    

Slack (VIOLATED) :        -6.887ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_19456_19711_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.021ns  (logic 4.400ns (27.464%)  route 11.621ns (72.536%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.547    21.101    DATAMEM/mem_reg_19456_19711_1_1/D
    SLICE_X30Y6          RAMS64E                                      r  DATAMEM/mem_reg_19456_19711_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.445    14.786    DATAMEM/mem_reg_19456_19711_1_1/WCLK
    SLICE_X30Y6          RAMS64E                                      r  DATAMEM/mem_reg_19456_19711_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X30Y6          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.214    DATAMEM/mem_reg_19456_19711_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.214    
                         arrival time                         -21.101    
  -------------------------------------------------------------------
                         slack                                 -6.887    

Slack (VIOLATED) :        -6.883ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_17408_17663_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 4.400ns (27.473%)  route 11.616ns (72.527%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.542    21.096    DATAMEM/mem_reg_17408_17663_1_1/D
    SLICE_X34Y3          RAMS64E                                      r  DATAMEM/mem_reg_17408_17663_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.444    14.785    DATAMEM/mem_reg_17408_17663_1_1/WCLK
    SLICE_X34Y3          RAMS64E                                      r  DATAMEM/mem_reg_17408_17663_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y3          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.213    DATAMEM/mem_reg_17408_17663_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -21.096    
  -------------------------------------------------------------------
                         slack                                 -6.883    

Slack (VIOLATED) :        -6.883ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_18432_18687_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.015ns  (logic 4.400ns (27.473%)  route 11.615ns (72.527%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.542    21.096    DATAMEM/mem_reg_18432_18687_1_1/D
    SLICE_X34Y4          RAMS64E                                      r  DATAMEM/mem_reg_18432_18687_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.444    14.785    DATAMEM/mem_reg_18432_18687_1_1/WCLK
    SLICE_X34Y4          RAMS64E                                      r  DATAMEM/mem_reg_18432_18687_1_1/RAMS64E_A/CLK
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y4          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.213    DATAMEM/mem_reg_18432_18687_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -21.096    
  -------------------------------------------------------------------
                         slack                                 -6.883    

Slack (VIOLATED) :        -6.857ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_2560_2815_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.070ns  (logic 4.400ns (27.380%)  route 11.670ns (72.620%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.597    21.151    DATAMEM/mem_reg_2560_2815_1_1/D
    SLICE_X56Y43         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.453    14.794    DATAMEM/mem_reg_2560_2815_1_1/WCLK
    SLICE_X56Y43         RAMS64E                                      r  DATAMEM/mem_reg_2560_2815_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X56Y43         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_2560_2815_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -21.151    
  -------------------------------------------------------------------
                         slack                                 -6.857    

Slack (VIOLATED) :        -6.816ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_28416_28671_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.029ns  (logic 4.400ns (27.451%)  route 11.629ns (72.549%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.555    21.109    DATAMEM/mem_reg_28416_28671_1_1/D
    SLICE_X56Y42         RAMS64E                                      r  DATAMEM/mem_reg_28416_28671_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.452    14.793    DATAMEM/mem_reg_28416_28671_1_1/WCLK
    SLICE_X56Y42         RAMS64E                                      r  DATAMEM/mem_reg_28416_28671_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y42         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_28416_28671_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -21.109    
  -------------------------------------------------------------------
                         slack                                 -6.816    

Slack (VIOLATED) :        -6.812ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.025ns  (logic 4.400ns (27.457%)  route 11.625ns (72.543%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.551    21.105    DATAMEM/mem_reg_27904_28159_1_1/D
    SLICE_X50Y4          RAMS64E                                      r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.452    14.793    DATAMEM/mem_reg_27904_28159_1_1/WCLK
    SLICE_X50Y4          RAMS64E                                      r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X50Y4          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.293    DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -21.105    
  -------------------------------------------------------------------
                         slack                                 -6.812    

Slack (VIOLATED) :        -6.811ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_21760_22015_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.026ns  (logic 4.691ns (29.270%)  route 11.335ns (70.730%))
  Logic Levels:           19  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.559     9.353    CPU/REGFILE/B_selected[0]
    SLICE_X49Y31         LUT2 (Prop_lut2_I1_O)        0.124     9.477 r  CPU/REGFILE/i__carry_i_4/O
                         net (fo=1, routed)           0.000     9.477    CPU/ALU/S[0]
    SLICE_X49Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.024 r  CPU/ALU/S0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.666    10.690    CPU/REGFILE/O[1]
    SLICE_X44Y32         LUT6 (Prop_lut6_I3_O)        0.302    10.992 r  CPU/REGFILE/mem_reg_0_255_0_0_i_26/O
                         net (fo=1, routed)           0.000    10.992    CPU/REGFILE/mem_reg_0_255_0_0_i_26_n_0
    SLICE_X44Y32         MUXF7 (Prop_muxf7_I0_O)      0.212    11.204 r  CPU/REGFILE/mem_reg_0_255_0_0_i_8/O
                         net (fo=2059, routed)        2.472    13.675    DATAMEM/mem_reg_5376_5631_0_0/A2
    SLICE_X56Y2          RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.499    14.174 r  DATAMEM/mem_reg_5376_5631_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    14.174    DATAMEM/mem_reg_5376_5631_0_0/OC
    SLICE_X56Y2          MUXF7 (Prop_muxf7_I1_O)      0.247    14.421 r  DATAMEM/mem_reg_5376_5631_0_0/F7.B/O
                         net (fo=1, routed)           0.000    14.421    DATAMEM/mem_reg_5376_5631_0_0/O0
    SLICE_X56Y2          MUXF8 (Prop_muxf8_I0_O)      0.098    14.519 r  DATAMEM/mem_reg_5376_5631_0_0/F8/O
                         net (fo=1, routed)           1.039    15.558    DATAMEM/mem_reg_5376_5631_0_0_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I3_O)        0.319    15.877 r  DATAMEM/mem_reg_0_255_0_0_i_121/O
                         net (fo=1, routed)           0.000    15.877    DATAMEM/mem_reg_0_255_0_0_i_121_n_0
    SLICE_X59Y16         MUXF7 (Prop_muxf7_I1_O)      0.245    16.122 r  DATAMEM/mem_reg_0_255_0_0_i_92/O
                         net (fo=1, routed)           0.000    16.122    DATAMEM/mem_reg_0_255_0_0_i_92_n_0
    SLICE_X59Y16         MUXF8 (Prop_muxf8_I0_O)      0.104    16.226 r  DATAMEM/mem_reg_0_255_0_0_i_78/O
                         net (fo=1, routed)           0.793    17.018    DATAMEM/mem_reg_0_255_0_0_i_78_n_0
    SLICE_X58Y15         LUT6 (Prop_lut6_I3_O)        0.316    17.334 r  DATAMEM/mem_reg_0_255_0_0_i_66/O
                         net (fo=1, routed)           0.291    17.626    CPU/REGFILE/mem_reg_0_255_0_0_i_34_1
    SLICE_X59Y15         LUT5 (Prop_lut5_I4_O)        0.124    17.750 r  CPU/REGFILE/mem_reg_0_255_0_0_i_42/O
                         net (fo=2, routed)           0.166    17.915    CPU/REGFILE/DATAMEM/data_out0[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I0_O)        0.124    18.039 r  CPU/REGFILE/mem_reg_0_255_0_0_i_44/O
                         net (fo=1, routed)           0.416    18.455    CPU/REGFILE/mem_reg_0_255_0_0_i_44_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124    18.579 r  CPU/REGFILE/mem_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           0.565    19.145    CPU/REGFILE/mem_reg_0_255_0_0_i_34_n_0
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.124    19.269 r  CPU/REGFILE/mem_reg_0_255_0_0_i_11/O
                         net (fo=1, routed)           0.151    19.420    CPU/REGFILE/mem_reg_0_255_0_0_i_11_n_0
    SLICE_X53Y16         LUT2 (Prop_lut2_I0_O)        0.124    19.544 r  CPU/REGFILE/mem_reg_0_255_0_0_i_1/O
                         net (fo=517, routed)         1.562    21.106    DATAMEM/mem_reg_21760_22015_0_0/D
    SLICE_X56Y0          RAMS64E                                      r  DATAMEM/mem_reg_21760_22015_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.454    14.795    DATAMEM/mem_reg_21760_22015_0_0/WCLK
    SLICE_X56Y0          RAMS64E                                      r  DATAMEM/mem_reg_21760_22015_0_0/RAMS64E_A/CLK
                         clock pessimism              0.260    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X56Y0          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.295    DATAMEM/mem_reg_21760_22015_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                         -21.106    
  -------------------------------------------------------------------
                         slack                                 -6.811    

Slack (VIOLATED) :        -6.803ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.017ns  (logic 4.400ns (27.472%)  route 11.617ns (72.528%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.543    21.097    DATAMEM/mem_reg_15872_16127_1_1/D
    SLICE_X54Y47         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.453    14.794    DATAMEM/mem_reg_15872_16127_1_1/WCLK
    SLICE_X54Y47         RAMS64E                                      r  DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X54Y47         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.294    DATAMEM/mem_reg_15872_16127_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -6.803    

Slack (VIOLATED) :        -6.802ns  (required time - arrival time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_20480_20735_1_1/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.011ns  (logic 4.400ns (27.481%)  route 11.611ns (72.519%))
  Logic Levels:           18  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=3 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.559     5.080    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          1.083     6.619    CPU/REGFILE/p_address[0]
    SLICE_X44Y35         LUT6 (Prop_lut6_I5_O)        0.124     6.743 r  CPU/REGFILE/regs_reg_r2_0_31_0_5_i_3/O
                         net (fo=36, routed)          0.864     7.607    CPU/REGFILE/regs_reg_r2_0_31_0_5/ADDRA0
    SLICE_X46Y34         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     7.757 r  CPU/REGFILE/regs_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.709     8.465    CPU/REGFILE/B[0]
    SLICE_X47Y30         LUT3 (Prop_lut3_I1_O)        0.328     8.793 r  CPU/REGFILE/mem_reg_0_255_0_0_i_31/O
                         net (fo=15, routed)          0.611     9.404    CPU/REGFILE/B_selected[0]
    SLICE_X48Y31         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    10.002 r  CPU/REGFILE/mem_reg_0_255_0_0_i_41/O[1]
                         net (fo=1, routed)           0.664    10.666    CPU/REGFILE/mem_reg_0_255_0_0_i_41_n_6
    SLICE_X47Y29         LUT6 (Prop_lut6_I5_O)        0.303    10.969 r  CPU/REGFILE/mem_reg_0_255_0_0_i_28/O
                         net (fo=1, routed)           0.000    10.969    CPU/REGFILE/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X47Y29         MUXF7 (Prop_muxf7_I0_O)      0.238    11.207 r  CPU/REGFILE/mem_reg_0_255_0_0_i_9/O
                         net (fo=2062, routed)        2.514    13.721    DATAMEM/mem_reg_27904_28159_1_1/A1
    SLICE_X50Y4          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.298    14.019 r  DATAMEM/mem_reg_27904_28159_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.019    DATAMEM/mem_reg_27904_28159_1_1/OD
    SLICE_X50Y4          MUXF7 (Prop_muxf7_I0_O)      0.241    14.260 r  DATAMEM/mem_reg_27904_28159_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.260    DATAMEM/mem_reg_27904_28159_1_1/O0
    SLICE_X50Y4          MUXF8 (Prop_muxf8_I0_O)      0.098    14.358 r  DATAMEM/mem_reg_27904_28159_1_1/F8/O
                         net (fo=1, routed)           1.473    15.831    DATAMEM/mem_reg_27904_28159_1_1_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I3_O)        0.319    16.150 r  DATAMEM/mem_reg_0_255_1_1_i_43/O
                         net (fo=1, routed)           0.000    16.150    DATAMEM/mem_reg_0_255_1_1_i_43_n_0
    SLICE_X41Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    16.367 r  DATAMEM/mem_reg_0_255_1_1_i_23/O
                         net (fo=1, routed)           0.000    16.367    DATAMEM/mem_reg_0_255_1_1_i_23_n_0
    SLICE_X41Y23         MUXF8 (Prop_muxf8_I1_O)      0.094    16.461 r  DATAMEM/mem_reg_0_255_1_1_i_12/O
                         net (fo=1, routed)           0.816    17.277    DATAMEM/mem_reg_0_255_1_1_i_12_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.316    17.593 r  DATAMEM/mem_reg_0_255_1_1_i_8/O
                         net (fo=1, routed)           0.263    17.856    CPU/REGFILE/mem_reg_0_255_1_1_i_4_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I0_O)        0.124    17.980 r  CPU/REGFILE/mem_reg_0_255_1_1_i_5/O
                         net (fo=2, routed)           0.318    18.298    CPU/REGFILE/DATAMEM/data_out0[1]
    SLICE_X40Y31         LUT6 (Prop_lut6_I0_O)        0.124    18.422 r  CPU/REGFILE/mem_reg_0_255_1_1_i_6/O
                         net (fo=1, routed)           0.159    18.581    CPU/REGFILE/mem_reg_0_255_1_1_i_6_n_0
    SLICE_X40Y31         LUT5 (Prop_lut5_I2_O)        0.124    18.705 r  CPU/REGFILE/mem_reg_0_255_1_1_i_4/O
                         net (fo=1, routed)           0.303    19.008    CPU/REGFILE/mem_reg_0_255_1_1_i_4_n_0
    SLICE_X40Y29         LUT4 (Prop_lut4_I0_O)        0.124    19.132 r  CPU/REGFILE/mem_reg_0_255_1_1_i_2/O
                         net (fo=1, routed)           0.298    19.430    CPU/REGFILE/mem_reg_0_255_1_1_i_2_n_0
    SLICE_X41Y27         LUT2 (Prop_lut2_I0_O)        0.124    19.554 r  CPU/REGFILE/mem_reg_0_255_1_1_i_1/O
                         net (fo=517, routed)         1.537    21.091    DATAMEM/mem_reg_20480_20735_1_1/D
    SLICE_X42Y2          RAMS64E                                      r  DATAMEM/mem_reg_20480_20735_1_1/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        1.448    14.789    DATAMEM/mem_reg_20480_20735_1_1/WCLK
    SLICE_X42Y2          RAMS64E                                      r  DATAMEM/mem_reg_20480_20735_1_1/RAMS64E_A/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X42Y2          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    14.289    DATAMEM/mem_reg_20480_20735_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         14.289    
                         arrival time                         -21.091    
  -------------------------------------------------------------------
                         slack                                 -6.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 CPU/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.711%)  route 0.148ns (44.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CPU/pc_reg[3]/Q
                         net (fo=29, routed)          0.148     1.732    CPU/PCADDER/p_address[1]
    SLICE_X44Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.777 r  CPU/PCADDER/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.777    CPU/PCADDER_n_0
    SLICE_X44Y35         FDRE                                         r  CPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.829     1.956    CPU/clk_IBUF_BUFG
    SLICE_X44Y35         FDRE                                         r  CPU/pc_reg[6]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X44Y35         FDRE (Hold_fdre_C_D)         0.092     1.548    CPU/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.569     1.452    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X56Y48         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.616 f  DATAMEM/genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.791    DATAMEM/genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X56Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.836 r  DATAMEM/genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.836    DATAMEM/genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X56Y48         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.838     1.965    DATAMEM/genblk1[0].fDiv/CLK
    SLICE_X56Y48         FDRE                                         r  DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.452    
    SLICE_X56Y48         FDRE (Hold_fdre_C_D)         0.120     1.572    DATAMEM/genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.231ns (31.149%)  route 0.511ns (68.851%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.559     1.442    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          0.307     1.890    CPU/ALU/p_address[0]
    SLICE_X43Y35         LUT5 (Prop_lut5_I3_O)        0.045     1.935 r  CPU/ALU/pc[4]_i_2/O
                         net (fo=3, routed)           0.204     2.139    CPU/PCADDER/pc_reg[7]_3[1]
    SLICE_X45Y34         LUT3 (Prop_lut3_I0_O)        0.045     2.184 r  CPU/PCADDER/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.184    CPU/PCADDER_n_6
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.828     1.955    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[4]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.092     1.549    CPU/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.268ns (34.023%)  route 0.520ns (65.977%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[7]/Q
                         net (fo=34, routed)          0.280     1.852    CPU/p_address[7]
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.098     1.950 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.239     2.189    CPU/PCADDER/sel_pc
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.042     2.231 r  CPU/PCADDER/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.231    CPU/PCADDER_n_7
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.828     1.955    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.107     1.564    CPU/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 CPU/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.231ns (28.427%)  route 0.582ns (71.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.559     1.442    CPU/clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  CPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CPU/pc_reg[2]/Q
                         net (fo=35, routed)          0.260     1.843    CPU/ALU/p_address[0]
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.888 r  CPU/ALU/pc[3]_i_2/O
                         net (fo=3, routed)           0.322     2.210    CPU/PCADDER/pc_reg[7]_3[0]
    SLICE_X45Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.255 r  CPU/PCADDER/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.255    CPU/PCADDER_n_5
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.829     1.956    CPU/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.092     1.550    CPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 CPU/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.271ns (32.015%)  route 0.575ns (67.985%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[7]/Q
                         net (fo=34, routed)          0.280     1.852    CPU/p_address[7]
    SLICE_X44Y36         LUT6 (Prop_lut6_I2_O)        0.098     1.950 r  CPU/pc[7]_i_3/O
                         net (fo=6, routed)           0.295     2.245    CPU/PCADDER/sel_pc
    SLICE_X45Y35         LUT3 (Prop_lut3_I1_O)        0.045     2.290 r  CPU/PCADDER/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.290    CPU/PCADDER_n_8
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.829     1.956    CPU/clk_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  CPU/pc_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.107     1.550    CPU/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.271ns (19.835%)  route 1.095ns (80.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[5]/Q
                         net (fo=32, routed)          0.250     1.821    CPU/p_address[5]
    SLICE_X44Y32         LUT5 (Prop_lut5_I3_O)        0.098     1.919 r  CPU/mem_reg_0_255_0_0_i_32/O
                         net (fo=76, routed)          0.268     2.187    CPU/REGFILE/alu_ops[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.232 r  CPU/REGFILE/mem_reg_8192_8447_0_0_i_2/O
                         net (fo=160, routed)         0.577     2.809    DATAMEM/mem_reg_8704_8959_2_2/A0
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.820     1.947    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.008    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.271ns (19.835%)  route 1.095ns (80.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[5]/Q
                         net (fo=32, routed)          0.250     1.821    CPU/p_address[5]
    SLICE_X44Y32         LUT5 (Prop_lut5_I3_O)        0.098     1.919 r  CPU/mem_reg_0_255_0_0_i_32/O
                         net (fo=76, routed)          0.268     2.187    CPU/REGFILE/alu_ops[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.232 r  CPU/REGFILE/mem_reg_8192_8447_0_0_i_2/O
                         net (fo=160, routed)         0.577     2.809    DATAMEM/mem_reg_8704_8959_2_2/A0
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.820     1.947    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.008    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.271ns (19.835%)  route 1.095ns (80.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[5]/Q
                         net (fo=32, routed)          0.250     1.821    CPU/p_address[5]
    SLICE_X44Y32         LUT5 (Prop_lut5_I3_O)        0.098     1.919 r  CPU/mem_reg_0_255_0_0_i_32/O
                         net (fo=76, routed)          0.268     2.187    CPU/REGFILE/alu_ops[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.232 r  CPU/REGFILE/mem_reg_8192_8447_0_0_i_2/O
                         net (fo=160, routed)         0.577     2.809    DATAMEM/mem_reg_8704_8959_2_2/A0
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.820     1.947    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.008    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 CPU/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.271ns (19.835%)  route 1.095ns (80.165%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.560     1.443    CPU/clk_IBUF_BUFG
    SLICE_X45Y34         FDRE                                         r  CPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  CPU/pc_reg[5]/Q
                         net (fo=32, routed)          0.250     1.821    CPU/p_address[5]
    SLICE_X44Y32         LUT5 (Prop_lut5_I3_O)        0.098     1.919 r  CPU/mem_reg_0_255_0_0_i_32/O
                         net (fo=76, routed)          0.268     2.187    CPU/REGFILE/alu_ops[1]
    SLICE_X45Y32         LUT6 (Prop_lut6_I4_O)        0.045     2.232 r  CPU/REGFILE/mem_reg_8192_8447_0_0_i_2/O
                         net (fo=160, routed)         0.577     2.809    DATAMEM/mem_reg_8704_8959_2_2/A0
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2172, routed)        0.820     1.947    DATAMEM/mem_reg_8704_8959_2_2/WCLK
    SLICE_X34Y29         RAMS64E                                      r  DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     2.008    DATAMEM/mem_reg_8704_8959_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  0.801    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X51Y31   CPU/c_flag_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y33   CPU/pc_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y35   CPU/pc_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y34   CPU/pc_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y34   CPU/pc_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y35   CPU/pc_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y35   CPU/pc_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y48   DATAMEM/genblk1[0].fDiv/clkDiv_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y35   DATAMEM/num0_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y9    DATAMEM/mem_reg_16640_16895_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y43   DATAMEM/mem_reg_23040_23295_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y43   DATAMEM/mem_reg_23040_23295_3_3/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y43   DATAMEM/mem_reg_23040_23295_3_3/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y43   DATAMEM/mem_reg_23040_23295_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y3    DATAMEM/mem_reg_26880_27135_2_2/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y3    DATAMEM/mem_reg_26880_27135_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X60Y43   CPU/REGFILE/regs_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17   DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y17   DATAMEM/mem_reg_1024_1279_2_2/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   DATAMEM/mem_reg_1024_1279_3_3/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X64Y24   DATAMEM/mem_reg_1024_1279_3_3/RAMS64E_B/CLK



