#Build: Synplify Pro (R) P-2019.03M-SP1-1, Build 266R, Dec  6 2019
#install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Wed May  6 01:57:47 2020

#Implementation: synthesis


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2019q2p1, Build 273R, Built Dec 16 2019 13:19:32

@N|Running in 64-bit mode
@N:"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd":17:7:17:19|Top entity is set to FIFO_CDC_test.
File C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd changed - recompiling
File C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd\math_real.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd changed - recompiling
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd changed - recompiling
VHDL syntax check successful!
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd changed - recompiling
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\vhd2008\std1164.vhd":888:16:888:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FIFO_CDC_test\FIFO_CDC_test.vhd":17:7:17:19|Synthesizing work.fifo_cdc_test.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0.vhd":17:7:17:12|Synthesizing work.osc_c0.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":8:7:8:25|Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
Post processing for work.osc_c0_osc_c0_0_osc.def_arch
Running optimization stage 1 on OSC_C0_OSC_C0_0_OSC .......
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":12:10:12:27|Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.
Post processing for work.osc_c0.rtl
Running optimization stage 1 on OSC_C0 .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\LED_inverter_dimmer.vhd":24:7:24:25|Synthesizing work.led_inverter_dimmer.architecture_led_inverter_dimmer.
Post processing for work.led_inverter_dimmer.architecture_led_inverter_dimmer
Running optimization stage 1 on LED_inverter_dimmer .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_write_test.vhd":24:7:24:21|Synthesizing work.fifo_write_test.architecture_fifo_write_test.
Post processing for work.fifo_write_test.architecture_fifo_write_test
Running optimization stage 1 on fifo_write_test .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":24:7:24:20|Synthesizing work.fifo_read_test.architecture_fifo_read_test.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":67:12:67:25|OTHERS clause is not synthesized.
@W: CG296 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":50:4:50:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":54:13:54:17|Referenced variable bytes is not in sensitivity list.
@W: CG290 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":56:66:56:72|Referenced variable counter is not in sensitivity list.
Post processing for work.fifo_read_test.architecture_fifo_read_test
Running optimization stage 1 on fifo_read_test .......
@A: CL282 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":106:8:106:9|Feedback mux created for signal next_byte[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":106:8:106:9|Feedback mux created for signal buttons_last[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":26:7:26:14|Synthesizing work.fifo_cdc.architecture_fifo_cdc.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":418:12:418:25|OTHERS clause is not synthesized.
@N: CD604 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":548:12:548:25|OTHERS clause is not synthesized.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":66:11:66:16|Signal int_on is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":67:11:67:16|Signal mst_on is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\Gray_Code_Counter.vhd":27:7:27:23|Synthesizing work.gray_code_counter.architecture_gray_code_counter.
Post processing for work.gray_code_counter.architecture_gray_code_counter
Running optimization stage 1 on Gray_Code_Counter .......
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC_LSRAM.vhd":33:7:33:20|Synthesizing work.fifo_cdc_lsram.architecture_fifo_cdc_lsram.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":588:10:588:16|Synthesizing smartfusion2.ram1k18.syn_black_box.
Post processing for smartfusion2.ram1k18.syn_black_box
Post processing for work.fifo_cdc_lsram.architecture_fifo_cdc_lsram
Running optimization stage 1 on FIFO_CDC_LSRAM .......
Post processing for work.fifo_cdc.architecture_fifo_cdc
Running optimization stage 1 on FIFO_CDC .......
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":321:8:321:9|Pruning unused register p_W_sync.W_raddr_next_0_2(10 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\FIFO_CDC.vhd":321:8:321:9|Pruning unused register p_W_sync.W_raddr_next_1_2(10 downto 0). Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0.vhd":17:7:17:13|Synthesizing work.fccc_c0.rtl.
@N: CD630 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd":8:7:8:28|Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":798:10:798:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.4\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.fccc_c0_fccc_c0_0_fccc.def_arch
Running optimization stage 1 on FCCC_C0_FCCC_C0_0_FCCC .......
Post processing for work.fccc_c0.rtl
Running optimization stage 1 on FCCC_C0 .......
Post processing for work.fifo_cdc_test.rtl
Running optimization stage 1 on FIFO_CDC_test .......
Running optimization stage 2 on FCCC_C0_FCCC_C0_0_FCCC .......
Running optimization stage 2 on FCCC_C0 .......
Running optimization stage 2 on FIFO_CDC_LSRAM .......
Running optimization stage 2 on Gray_Code_Counter .......
Running optimization stage 2 on FIFO_CDC .......
Running optimization stage 2 on fifo_read_test .......
@N: CL201 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\hdl\fifo_read_test.vhd":106:8:106:9|Trying to extract state machine for register states.
Extracted state machine for register states
State machine has 4 reachable states with original encodings of:
   0000000000000000000000000000000
   0000000000000000000000000000001
   0000000000000000000000000000010
   0000000000000000000000000000011
Running optimization stage 2 on fifo_write_test .......
Running optimization stage 2 on LED_inverter_dimmer .......
Running optimization stage 2 on OSC_C0_OSC_C0_0_OSC .......
@N: CL159 :"E:\Github_Repos\FIFO_CDC\FIFO_CDC\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd":10:10:10:12|Input XTL is unused.
Running optimization stage 2 on OSC_C0 .......
Running optimization stage 2 on FIFO_CDC_test .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 99MB peak: 101MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Wed May  6 01:57:52 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 86MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  6 01:57:52 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 25MB peak: 25MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Wed May  6 01:57:52 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2019q2p1, Build 265R, Built Dec  6 2019 09:07:42

@N|Running in 64-bit mode
File E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\synwork\FIFO_CDC_test_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 87MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May  6 01:57:54 2020

###########################################################]
Premap Report

# Wed May  6 01:57:54 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

Reading constraint file: E:\Github_Repos\FIFO_CDC\FIFO_CDC\designer\FIFO_CDC_test\synthesis.fdc
@L: E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt 
Printing clock  summary report in "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 129MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist FIFO_CDC_test 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":8:0:8:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL0 
@W: MT686 :"e:/github_repos/fifo_cdc/fifo_cdc/designer/fifo_cdc_test/synthesis.fdc":9:0:9:0|No path from master pin (-source) to source of clock FCCC_C0_0/FCCC_C0_0/GL1 


Clock Summary
******************

          Start                                         Requested     Requested     Clock                                                          Clock                Clock
Level     Clock                                         Frequency     Period        Type                                                           Group                Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared                                                       default_clkgroup     0    
1 .         FCCC_C0_0/FCCC_C0_0/GL0                     125.0 MHz     8.000         generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     175  
1 .         FCCC_C0_0/FCCC_C0_0/GL1                     100.0 MHz     10.000        generated (from OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT)     default_clkgroup     145  
                                                                                                                                                                             
0 -       System                                        100.0 MHz     10.000        system                                                         system_clkgroup      0    
=============================================================================================================================================================================



Clock Load Summary
***********************

                                              Clock     Source                                                        Clock Pin                    Non-clock Pin     Non-clock Pin                       
Clock                                         Load      Pin                                                           Seq Example                  Seq Example       Comb Example                        
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     0         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     -                            -                 -                                   
FCCC_C0_0/FCCC_C0_0/GL0                       175       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL0(CCC)                         fifo_write_test_0.W_EN.C     -                 FCCC_C0_0.FCCC_C0_0.GL0_INST.I(BUFG)
FCCC_C0_0/FCCC_C0_0/GL1                       145       FCCC_C0_0.FCCC_C0_0.CCC_INST.GL1(CCC)                         fifo_read_test_0.R_EN.C      -                 FCCC_C0_0.FCCC_C0_0.GL1_INST.I(BUFG)
                                                                                                                                                                                                         
System                                        0         -                                                             -                            -                 -                                   
=========================================================================================================================================================================================================

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":106:8:106:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 162MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "E:\Github_Repos\FIFO_CDC\FIFO_CDC\synthesis\FIFO_CDC_test_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 82MB peak: 164MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed May  6 01:57:56 2020

###########################################################]
Map & Optimize Report

# Wed May  6 01:57:56 2020


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.4\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2737R, Built Jan 20 2020 09:12:46


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 127MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 127MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 158MB peak: 158MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 161MB)

@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_write_test.vhd":40:2:40:3|Found counter in view:work.FIFO_CDC_test(rtl) instance fifo_write_test_0.counter[31:0] 
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":422:11:422:36|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un22_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":422:41:422:66|Found 11 by 11 bit equality operator ('==') p_W_logic_c\.un24_w_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":509:23:509:48|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un8_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":509:53:509:83|Found 11 by 11 bit equality operator ('==') p_R_logic_s\.un10_r_adr_gray (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":530:12:530:38|Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_cdc.vhd":530:44:530:75|Found 11 by 11 bit equality operator ('==') p_R_logic_c\.un1_R_adr_gray_1_1 (in view: work.FIFO_CDC(architecture_fifo_cdc))
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_0(architecture_gray_code_counter) instance bin_cntr[10:0] 
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\gray_code_counter.vhd":50:8:50:9|Found counter in view:work.Gray_Code_Counter_1(architecture_gray_code_counter) instance bin_cntr[10:0] 
Encoding state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test))
original code -> new code
   0000000000000000000000000000000 -> 00
   0000000000000000000000000000001 -> 01
   0000000000000000000000000000010 -> 10
   0000000000000000000000000000011 -> 11
@N: MO225 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":106:8:106:9|There are no possible illegal states for state machine states[0:3] (in view: work.fifo_read_test(architecture_fifo_read_test)); safe FSM implementation is not required.
@N: MO231 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":71:2:71:3|Found counter in view:work.fifo_read_test(architecture_fifo_read_test) instance counter[31:0] 
@N: MF179 :"e:\github_repos\fifo_cdc\fifo_cdc\hdl\fifo_read_test.vhd":89:19:89:39|Found 32 by 32 bit equality operator ('==') un3_fifo_ready_sig2 (in view: work.fifo_read_test(architecture_fifo_read_test))

Starting factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:10s; Memory used current: 163MB peak: 163MB)


Finished factoring (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 168MB peak: 168MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 168MB peak: 169MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 168MB peak: 169MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 168MB peak: 169MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 169MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 169MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 169MB)


Finished preparing to map (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 170MB peak: 170MB)


Finished technology mapping (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 170MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:12s		    -3.48ns		 472 /       316
   2		0h:00m:12s		    -3.48ns		 398 /       316

   3		0h:00m:12s		    -3.48ns		 398 /       316


   4		0h:00m:12s		    -3.48ns		 398 /       316
@N: FP130 |Promoting Net LOCK_arst on CLKINT  I_82 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication
Error Code [acg4.c:26949 Assertion failed]
While running 64-bit - Windows build
@E::Internal Error in m_generic.exe
Stack trace
ID:mapact/2737/m_generic.exe
===========
0x1401291EF
0x140125208
0x140126B3A
0x140FCDB24
0x140FCD9B7
0x140FCD2AE
0x140FCF6F5
0x140FCD617
0x1401D1A3E
0x1401D751C
0x1401CECDD
0x1401CCDAF
0x1401D78F1
0x14019DD0E
0x1401A6A63
0x1401200A2
0x1417FCE14
0x14122446A
0x889E17BD4
0x88A8ECE51
Please open a web case about this problem. A Synopsys CAE will then contact you.

Instructions to open a web-case:
1.  Go to the Synopsys support web site, https://solvnet.synopsys.com. 
2.  Login with your user name and password. If you do not have an account, please register and set one up.
3.  Click the `Enter A Call' link.
4.  Provide a detailed description of the problem, and fill in all required fields.
5.  Attach any test cases or archived project files required to reproduce the problem. 
Stack trace
ID:mapact/2737/m_generic.exe
===========
0x1401291EF
0x140125231
0x140126B3A
0x140FCDB24
0x140FCD9B7
0x140FCD2AE
0x140FCF6F5
0x140FCD617
0x1401D1A3E
0x1401D751C
0x1401CECDD
0x1401CCDAF
0x1401D78F1
0x14019DD0E
0x1401A6A63
0x1401200A2
0x1417FCE14
0x14122446A
0x889E17BD4
0x88A8ECE51
@N:|No additional debug information available
Process took 0h:00m:13s realtime, 0h:00m:12s cputime
# Wed May  6 01:58:10 2020

###########################################################]
