{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689965177669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689965177685 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 22 00:16:17 2023 " "Processing started: Sat Jul 22 00:16:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689965177685 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965177685 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965177685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689965178149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689965178149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_test.v(32) " "Verilog HDL information at uart_test.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689965188305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledW ledw uart_test.v(8) " "Verilog HDL Declaration information at uart_test.v(8): object \"ledW\" differs only in case from object \"ledw\" in the same scope" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledA leda uart_test.v(8) " "Verilog HDL Declaration information at uart_test.v(8): object \"ledA\" differs only in case from object \"leda\" in the same scope" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledS leds uart_test.v(8) " "Verilog HDL Declaration information at uart_test.v(8): object \"ledS\" differs only in case from object \"leds\" in the same scope" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledD ledd uart_test.v(8) " "Verilog HDL Declaration information at uart_test.v(8): object \"ledD\" differs only in case from object \"ledd\" in the same scope" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965188307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/PWM.v " "Can't analyze file -- file output_files/PWM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_temp uart_test.v(128) " "Verilog HDL Implicit Net warning at uart_test.v(128): created implicit net for \"tx_temp\"" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965188307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689965188357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 8 uart_test.v(30) " "Verilog HDL assignment warning at uart_test.v(30): truncated value with size 14 to match size of target (8)" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689965188357 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 uart_test.v(69) " "Verilog HDL assignment warning at uart_test.v(69): truncated value with size 15 to match size of target (14)" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689965188357 "|uart_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_test.v(70) " "Verilog HDL assignment warning at uart_test.v(70): truncated value with size 32 to match size of target (8)" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689965188357 "|uart_test"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(49) " "Verilog HDL information at uart.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689965188416 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart.v(71) " "Verilog HDL information at uart.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1689965188417 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965188417 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689965188417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_obj " "Elaborating entity \"uart\" for hierarchy \"uart:uart_obj\"" {  } { { "uart_test.v" "uart_obj" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965188417 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "in_data uart.v(76) " "Verilog HDL Always Construct warning at uart.v(76): variable \"in_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1689965188421 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart.v(72) " "Verilog HDL Case Statement information at uart.v(72): all case item expressions in this case statement are onehot" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689965188421 "|uart_test|uart:uart_obj"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_temp uart.v(71) " "Verilog HDL Always Construct warning at uart.v(71): inferring latch(es) for variable \"tx_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689965188421 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_temp uart.v(71) " "Inferred latch for \"tx_temp\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[0\] uart.v(71) " "Inferred latch for \"data1\[0\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[1\] uart.v(71) " "Inferred latch for \"data1\[0\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[2\] uart.v(71) " "Inferred latch for \"data1\[0\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[3\] uart.v(71) " "Inferred latch for \"data1\[0\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[4\] uart.v(71) " "Inferred latch for \"data1\[0\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[5\] uart.v(71) " "Inferred latch for \"data1\[0\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[6\] uart.v(71) " "Inferred latch for \"data1\[0\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[0\]\[7\] uart.v(71) " "Inferred latch for \"data1\[0\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[0\] uart.v(71) " "Inferred latch for \"data1\[1\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[1\] uart.v(71) " "Inferred latch for \"data1\[1\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[2\] uart.v(71) " "Inferred latch for \"data1\[1\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[3\] uart.v(71) " "Inferred latch for \"data1\[1\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[4\] uart.v(71) " "Inferred latch for \"data1\[1\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[5\] uart.v(71) " "Inferred latch for \"data1\[1\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[6\] uart.v(71) " "Inferred latch for \"data1\[1\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[1\]\[7\] uart.v(71) " "Inferred latch for \"data1\[1\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[0\] uart.v(71) " "Inferred latch for \"data1\[2\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[1\] uart.v(71) " "Inferred latch for \"data1\[2\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[2\] uart.v(71) " "Inferred latch for \"data1\[2\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[3\] uart.v(71) " "Inferred latch for \"data1\[2\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[4\] uart.v(71) " "Inferred latch for \"data1\[2\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[5\] uart.v(71) " "Inferred latch for \"data1\[2\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[6\] uart.v(71) " "Inferred latch for \"data1\[2\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[2\]\[7\] uart.v(71) " "Inferred latch for \"data1\[2\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[0\] uart.v(71) " "Inferred latch for \"data1\[3\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[1\] uart.v(71) " "Inferred latch for \"data1\[3\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[2\] uart.v(71) " "Inferred latch for \"data1\[3\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[3\] uart.v(71) " "Inferred latch for \"data1\[3\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[4\] uart.v(71) " "Inferred latch for \"data1\[3\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[5\] uart.v(71) " "Inferred latch for \"data1\[3\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[6\] uart.v(71) " "Inferred latch for \"data1\[3\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[3\]\[7\] uart.v(71) " "Inferred latch for \"data1\[3\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[0\] uart.v(71) " "Inferred latch for \"data1\[4\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188426 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[1\] uart.v(71) " "Inferred latch for \"data1\[4\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[2\] uart.v(71) " "Inferred latch for \"data1\[4\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[3\] uart.v(71) " "Inferred latch for \"data1\[4\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[4\] uart.v(71) " "Inferred latch for \"data1\[4\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[5\] uart.v(71) " "Inferred latch for \"data1\[4\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[6\] uart.v(71) " "Inferred latch for \"data1\[4\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[4\]\[7\] uart.v(71) " "Inferred latch for \"data1\[4\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[0\] uart.v(71) " "Inferred latch for \"data1\[5\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[1\] uart.v(71) " "Inferred latch for \"data1\[5\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[2\] uart.v(71) " "Inferred latch for \"data1\[5\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[3\] uart.v(71) " "Inferred latch for \"data1\[5\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[4\] uart.v(71) " "Inferred latch for \"data1\[5\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[5\] uart.v(71) " "Inferred latch for \"data1\[5\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[6\] uart.v(71) " "Inferred latch for \"data1\[5\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[5\]\[7\] uart.v(71) " "Inferred latch for \"data1\[5\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[0\] uart.v(71) " "Inferred latch for \"data1\[6\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[1\] uart.v(71) " "Inferred latch for \"data1\[6\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[2\] uart.v(71) " "Inferred latch for \"data1\[6\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188431 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[3\] uart.v(71) " "Inferred latch for \"data1\[6\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[4\] uart.v(71) " "Inferred latch for \"data1\[6\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[5\] uart.v(71) " "Inferred latch for \"data1\[6\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[6\] uart.v(71) " "Inferred latch for \"data1\[6\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[6\]\[7\] uart.v(71) " "Inferred latch for \"data1\[6\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[0\] uart.v(71) " "Inferred latch for \"data1\[7\]\[0\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[1\] uart.v(71) " "Inferred latch for \"data1\[7\]\[1\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[2\] uart.v(71) " "Inferred latch for \"data1\[7\]\[2\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[3\] uart.v(71) " "Inferred latch for \"data1\[7\]\[3\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[4\] uart.v(71) " "Inferred latch for \"data1\[7\]\[4\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[5\] uart.v(71) " "Inferred latch for \"data1\[7\]\[5\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[6\] uart.v(71) " "Inferred latch for \"data1\[7\]\[6\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data1\[7\]\[7\] uart.v(71) " "Inferred latch for \"data1\[7\]\[7\]\" at uart.v(71)" {  } { { "uart.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965188433 "|uart_test|uart:uart_obj"}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.v 1 1 " "Using design file pwm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965188465 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689965188465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:p " "Elaborating entity \"PWM\" for hierarchy \"PWM:p\"" {  } { { "uart_test.v" "p" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965188465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm.v(41) " "Verilog HDL assignment warning at pwm.v(41): truncated value with size 32 to match size of target (1)" {  } { { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689965188465 "|uart_test|PWM:p"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7524 " "Found entity 1: altsyncram_7524" {  } { { "db/altsyncram_7524.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/altsyncram_7524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965190917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965190917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgi " "Found entity 1: cntr_kgi" {  } { { "db/cntr_kgi.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cntr_kgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965191892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965191892 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965192490 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689965192645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.22.00:16:36 Progress: Loading sld605b8bcd/alt_sld_fab_wrapper_hw.tcl " "2023.07.22.00:16:36 Progress: Loading sld605b8bcd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965196222 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965198291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965198449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965200666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965200775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965200892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965201020 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965201024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965201026 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689965201768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld605b8bcd/alt_sld_fab.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202442 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/ip/sld605b8bcd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965202559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965202559 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "PWM:p\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PWM:p\|Mult0\"" {  } { { "pwm.v" "Mult0" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1689965204160 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689965204160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PWM:p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:p\|lpm_mult:Mult0\"" {  } { { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PWM:p\|lpm_mult:Mult0 " "Instantiated megafunction \"PWM:p\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689965204236 ""}  } { { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689965204236 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:p\|lpm_mult:Mult0\|multcore:mult_core PWM:p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:p\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"PWM:p\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intel_lite_19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:p\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder PWM:p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:p\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"PWM:p\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intel_lite_19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204293 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:p\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] PWM:p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:p\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"PWM:p\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intel_lite_19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689965204373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965204373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "PWM:p\|lpm_mult:Mult0\|altshift:external_latency_ffs PWM:p\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PWM:p\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"PWM:p\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intel_lite_19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "pwm.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/pwm.v" 32 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204393 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status\[2\] GND " "Pin \"status\[2\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[3\] GND " "Pin \"status\[3\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[4\] GND " "Pin \"status\[4\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[5\] GND " "Pin \"status\[5\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[6\] GND " "Pin \"status\[6\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "status\[7\] GND " "Pin \"status\[7\]\" is stuck at GND" {  } { { "uart_test.v" "" { Text "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/uart_test.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689965204762 "|uart_test|status[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689965204762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965204846 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689965205298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hp/Music/IIT_Guwahati-main/uart_test/output_files/uart_test.map.smsg " "Generated suppressed messages file C:/Users/hp/Music/IIT_Guwahati-main/uart_test/output_files/uart_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965205514 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 121 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1689965206459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689965206481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689965206481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1488 " "Implemented 1488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689965206673 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689965206673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1413 " "Implemented 1413 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689965206673 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689965206673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689965206673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689965206714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 22 00:16:46 2023 " "Processing ended: Sat Jul 22 00:16:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689965206714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689965206714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689965206714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689965206714 ""}
