--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf -ucf
counter.ucf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1141 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.822ns.
--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X64Y54.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.822ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.XQ      Tcko                  0.592   count1<3>
                                                       count1_3
    SLICE_X49Y74.G3      net (fanout=2)        1.266   count1<3>
    SLICE_X49Y74.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X64Y54.CE      net (fanout=30)       2.886   count_0_0_not0000
    SLICE_X64Y54.CLK     Tceck                 0.555   count_1
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.822ns (2.670ns logic, 4.152ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.YQ      Tcko                  0.652   count1<5>
                                                       count1_4
    SLICE_X49Y73.G3      net (fanout=2)        0.991   count1<4>
    SLICE_X49Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X64Y54.CE      net (fanout=30)       2.886   count_0_0_not0000
    SLICE_X64Y54.CLK     Tceck                 0.555   count_1
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (2.848ns logic, 3.877ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.619ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.XQ      Tcko                  0.592   count1<5>
                                                       count1_5
    SLICE_X49Y73.F2      net (fanout=2)        0.784   count1<5>
    SLICE_X49Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X64Y54.CE      net (fanout=30)       2.886   count_0_0_not0000
    SLICE_X64Y54.CLK     Tceck                 0.555   count_1
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (2.949ns logic, 3.670ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point count1_3 (SLICE_X46Y71.F1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.XQ      Tcko                  0.592   count1<3>
                                                       count1_3
    SLICE_X49Y74.G3      net (fanout=2)        1.266   count1<3>
    SLICE_X49Y74.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y71.F1      net (fanout=30)       2.202   count_0_0_not0000
    SLICE_X46Y71.CLK     Tfck                  0.892   count1<3>
                                                       Mcount_count1_eqn_31
                                                       count1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (3.007ns logic, 3.468ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.378ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.YQ      Tcko                  0.652   count1<5>
                                                       count1_4
    SLICE_X49Y73.G3      net (fanout=2)        0.991   count1<4>
    SLICE_X49Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y71.F1      net (fanout=30)       2.202   count_0_0_not0000
    SLICE_X46Y71.CLK     Tfck                  0.892   count1<3>
                                                       Mcount_count1_eqn_31
                                                       count1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (3.185ns logic, 3.193ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.272ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.XQ      Tcko                  0.592   count1<5>
                                                       count1_5
    SLICE_X49Y73.F2      net (fanout=2)        0.784   count1<5>
    SLICE_X49Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y71.F1      net (fanout=30)       2.202   count_0_0_not0000
    SLICE_X46Y71.CLK     Tfck                  0.892   count1<3>
                                                       Mcount_count1_eqn_31
                                                       count1_3
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (3.286ns logic, 2.986ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point count1_4 (SLICE_X46Y70.G2), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_3 (FF)
  Destination:          count1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.175ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_3 to count1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y71.XQ      Tcko                  0.592   count1<3>
                                                       count1_3
    SLICE_X49Y74.G3      net (fanout=2)        1.266   count1<3>
    SLICE_X49Y74.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_lut<3>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y70.G2      net (fanout=30)       1.902   count_0_0_not0000
    SLICE_X46Y70.CLK     Tgck                  0.892   count1<5>
                                                       Mcount_count1_eqn_41
                                                       count1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.175ns (3.007ns logic, 3.168ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_4 (FF)
  Destination:          count1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.078ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_4 to count1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.YQ      Tcko                  0.652   count1<5>
                                                       count1_4
    SLICE_X49Y73.G3      net (fanout=2)        0.991   count1<4>
    SLICE_X49Y73.COUT    Topcyg                1.001   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<1>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y70.G2      net (fanout=30)       1.902   count_0_0_not0000
    SLICE_X46Y70.CLK     Tgck                  0.892   count1<5>
                                                       Mcount_count1_eqn_41
                                                       count1_4
    -------------------------------------------------  ---------------------------
    Total                                      6.078ns (3.185ns logic, 2.893ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count1_5 (FF)
  Destination:          count1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count1_5 to count1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y70.XQ      Tcko                  0.592   count1<5>
                                                       count1_5
    SLICE_X49Y73.F2      net (fanout=2)        0.784   count1<5>
    SLICE_X49Y73.COUT    Topcyf                1.162   count_cmp_eq0000_wg_cy<1>
                                                       count_cmp_eq0000_wg_lut<0>
                                                       count_cmp_eq0000_wg_cy<0>
                                                       count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<1>
    SLICE_X49Y74.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<3>
                                                       count_cmp_eq0000_wg_cy<2>
                                                       count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<3>
    SLICE_X49Y75.COUT    Tbyp                  0.118   count_cmp_eq0000_wg_cy<5>
                                                       count_cmp_eq0000_wg_cy<4>
                                                       count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.CIN     net (fanout=1)        0.000   count_cmp_eq0000_wg_cy<5>
    SLICE_X49Y76.XB      Tcinxb                0.404   count_0_0_not0000
                                                       count_cmp_eq0000_wg_cy<6>
    SLICE_X46Y70.G2      net (fanout=30)       1.902   count_0_0_not0000
    SLICE_X46Y70.CLK     Tgck                  0.892   count1<5>
                                                       Mcount_count1_eqn_41
                                                       count1_4
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (3.286ns logic, 2.686ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point count_0 (SLICE_X55Y64.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_0 (FF)
  Destination:          count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_0 to count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y64.YQ      Tcko                  0.470   count_0
                                                       count_0
    SLICE_X55Y64.G1      net (fanout=5)        0.489   count_0
    SLICE_X55Y64.CLK     Tckg        (-Th)    -0.516   count_0
                                                       count_Q_mux0000<0>1
                                                       count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.986ns logic, 0.489ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point count_1 (SLICE_X64Y54.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_1 to count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y54.YQ      Tcko                  0.522   count_1
                                                       count_1
    SLICE_X64Y54.G1      net (fanout=4)        0.461   count_1
    SLICE_X64Y54.CLK     Tckg        (-Th)    -0.560   count_1
                                                       count_Q_mux0000<1>1
                                                       count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (1.082ns logic, 0.461ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X55Y65.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.XQ      Tcko                  0.473   count_3
                                                       count_3
    SLICE_X55Y65.G4      net (fanout=2)        0.331   count_3
    SLICE_X55Y65.CLK     Tckg        (-Th)    -0.773   count_3
                                                       count_Q_mux0000<3>1
                                                       count_Q_mux0000<3>_f5
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (1.246ns logic, 0.331ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: count1<5>/CLK
  Logical resource: count1_5/CK
  Location pin: SLICE_X46Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: count1<5>/CLK
  Logical resource: count1_5/CK
  Location pin: SLICE_X46Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: count1<5>/CLK
  Logical resource: count1_5/CK
  Location pin: SLICE_X46Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.822|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1141 paths, 0 nets, and 151 connections

Design statistics:
   Minimum period:   6.822ns{1}   (Maximum frequency: 146.585MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 15:46:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



