

================================================================
== Vivado HLS Report for 'forward_4'
================================================================
* Date:           Fri May 24 00:15:58 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  217479|  217479|  217479|  217479|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |                           |                |     Latency     |     Interval    | Pipeline|
        |          Instance         |     Module     |   min  |   max  |   min  |   max  |   Type  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+
        |grp_forward_conv_2_fu_129  |forward_conv_2  |  216755|  216755|  216755|  216755|   none  |
        +---------------------------+----------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  240|  240|         2|          -|          -|   120|    no    |
        |- Loop 2  |  240|  240|         2|          -|          -|   120|    no    |
        |- Loop 3  |  240|  240|         2|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     93|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      1|     344|    814|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    167|
|Register         |        -|      -|      72|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     416|   1074|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+-----+-----+
    |          Instance         |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------+---------+-------+-----+-----+
    |grp_forward_conv_2_fu_129  |forward_conv_2  |        0|      1|  344|  814|
    +---------------------------+----------------+---------+-------+-----+-----+
    |Total                      |                |        0|      1|  344|  814|
    +---------------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |iz_0_i_fu_164_p2                                    |     +    |      0|  0|  15|           7|           1|
    |p_i0_5_fu_207_p2                                    |     +    |      0|  0|  15|           7|           1|
    |p_i0_fu_152_p2                                      |     +    |      0|  0|  15|           7|           1|
    |exitcond_0_i_fu_158_p2                              |   icmp   |      0|  0|  11|           7|           5|
    |tmp_fu_146_p2                                       |   icmp   |      0|  0|  11|           7|           5|
    |tmp_s_fu_201_p2                                     |   icmp   |      0|  0|  11|           7|           5|
    |conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_d0  |  select  |      0|  0|  15|           1|           1|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                               |          |      0|  0|  93|          43|          19|
    +----------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                 |  44|          9|    1|          9|
    |conv_layer_5_120_1_0_5_5_16_output_data_V_address0        |  21|          4|    7|         28|
    |conv_layer_5_120_1_0_5_5_16_output_data_V_ce0             |  15|          3|    1|          3|
    |conv_layer_5_120_1_0_5_5_16_output_data_V_d0              |  15|          3|   16|         48|
    |conv_layer_5_120_1_0_5_5_16_output_data_V_we0             |  15|          3|    1|          3|
    |conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_address0   |  15|          3|    7|         21|
    |conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_address0  |  15|          3|    7|         21|
    |p_i0_0_i1_reg_118                                         |   9|          2|    7|         14|
    |p_i0_0_i_reg_96                                           |   9|          2|    7|         14|
    |p_z_assign_0_i_reg_107                                    |   9|          2|    7|         14|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 167|         34|   61|        175|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  8|   0|    8|          0|
    |grp_forward_conv_2_fu_129_ap_start_reg  |  1|   0|    1|          0|
    |iz_0_i_reg_239                          |  7|   0|    7|          0|
    |p_i0_0_i1_cast1_reg_254                 |  7|   0|   64|         57|
    |p_i0_0_i1_reg_118                       |  7|   0|    7|          0|
    |p_i0_0_i_cast3_reg_218                  |  7|   0|   64|         57|
    |p_i0_0_i_reg_96                         |  7|   0|    7|          0|
    |p_i0_5_reg_262                          |  7|   0|    7|          0|
    |p_i0_reg_226                            |  7|   0|    7|          0|
    |p_z_assign_0_i_reg_107                  |  7|   0|    7|          0|
    |tmp_10_0_i_reg_244                      |  7|   0|   64|         57|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   | 72|   0|  243|        171|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                         RTL Ports                        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                                    |  in |    1| ap_ctrl_hs |                    forward.4                    | return value |
|ap_rst                                                    |  in |    1| ap_ctrl_hs |                    forward.4                    | return value |
|ap_start                                                  |  in |    1| ap_ctrl_hs |                    forward.4                    | return value |
|ap_done                                                   | out |    1| ap_ctrl_hs |                    forward.4                    | return value |
|ap_idle                                                   | out |    1| ap_ctrl_hs |                    forward.4                    | return value |
|ap_ready                                                  | out |    1| ap_ctrl_hs |                    forward.4                    | return value |
|conv_layer_5_120_1_0_5_5_16_input_data_V_address0         | out |    9|  ap_memory |     conv_layer_5_120_1_0_5_5_16_input_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_120_1_0_5_5_16_input_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_input_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_120_1_0_5_5_16_input_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_address0        | out |    7|  ap_memory |    conv_layer_5_120_1_0_5_5_16_output_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_ce0             | out |    1|  ap_memory |    conv_layer_5_120_1_0_5_5_16_output_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_we0             | out |    1|  ap_memory |    conv_layer_5_120_1_0_5_5_16_output_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_d0              | out |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_output_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_output_data_V_q0              |  in |   16|  ap_memory |    conv_layer_5_120_1_0_5_5_16_output_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_address0             | out |   16|  ap_memory |       conv_layer_5_120_1_0_5_5_16_W_data_V      |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_ce0                  | out |    1|  ap_memory |       conv_layer_5_120_1_0_5_5_16_W_data_V      |     array    |
|conv_layer_5_120_1_0_5_5_16_W_data_V_q0                   |  in |   16|  ap_memory |       conv_layer_5_120_1_0_5_5_16_W_data_V      |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_address0         | out |    9|  ap_memory |     conv_layer_5_120_1_0_5_5_16_inpad_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_ce0              | out |    1|  ap_memory |     conv_layer_5_120_1_0_5_5_16_inpad_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_we0              | out |    1|  ap_memory |     conv_layer_5_120_1_0_5_5_16_inpad_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_d0               | out |   16|  ap_memory |     conv_layer_5_120_1_0_5_5_16_inpad_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_inpad_data_V_q0               |  in |   16|  ap_memory |     conv_layer_5_120_1_0_5_5_16_inpad_data_V    |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_address0   | out |    7|  ap_memory |  conv_layer_5_120_1_0_5_5_16_relu1_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_ce0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_relu1_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_we0        | out |    1|  ap_memory |  conv_layer_5_120_1_0_5_5_16_relu1_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_d0         | out |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_relu1_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_input_data_V_q0         |  in |   16|  ap_memory |  conv_layer_5_120_1_0_5_5_16_relu1_input_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_address0  | out |    7|  ap_memory | conv_layer_5_120_1_0_5_5_16_relu1_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_ce0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_relu1_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_we0       | out |    1|  ap_memory | conv_layer_5_120_1_0_5_5_16_relu1_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_d0        | out |   15|  ap_memory | conv_layer_5_120_1_0_5_5_16_relu1_output_data_V |     array    |
|conv_layer_5_120_1_0_5_5_16_relu1_output_data_V_q0        |  in |   15|  ap_memory | conv_layer_5_120_1_0_5_5_16_relu1_output_data_V |     array    |
+----------------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

