# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../combinational_design.srcs/sources_1/new/combinational_design.vhd" \
"../../../../combinational_design.srcs/sim_1/new/test_combinational.vhd" \

# Do not sort compile order
nosort
