<dec f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='65' type='unsigned int llvm::VirtRegMap::createSpillSlot(const llvm::TargetRegisterClass * RC)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/VirtRegMap.h' l='64'>/// createSpillSlot - Allocate a spill slot for RC from MFI.</doc>
<def f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='94' ll='100' type='unsigned int llvm::VirtRegMap::createSpillSlot(const llvm::TargetRegisterClass * RC)'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='125' u='c' c='_ZN4llvm10VirtRegMap20assignVirt2StackSlotEj'/>
