<profile>

<section name = "Vivado HLS Report for 'AES256_CTR_DRBG_Upda'" level="0">
<item name = "Date">Tue Aug 25 11:15:19 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">ntru77</item>
<item name = "Solution">enc</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.620, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">6726, 6819, 6726, 6819, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_AES256_ECB_fu_171">AES256_ECB, 2203, 2203, 2203, 2203, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">6627, 6720, 2209 ~ 2240, -, -, 3, no</column>
<column name=" + Loop 1.1">2, 33, 2, -, -, 1 ~ 16, no</column>
<column name="- Loop 2">64, 64, 2, -, -, 32, no</column>
<column name="- Loop 3">32, 32, 2, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 111</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">5, -, 378, 2396</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 260</column>
<column name="Register">-, -, 54, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_AES256_ECB_fu_171">AES256_ECB, 5, 0, 378, 2396</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">AES256_CTR_DRBG_Upda_temp, 1, 0, 0, 48, 8, 1, 384</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_28_fu_191_p2">+, 0, 0, 10, 2, 1</column>
<column name="i_7_fu_248_p2">+, 0, 0, 15, 6, 1</column>
<column name="i_8_fu_265_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_7_fu_220_p2">+, 0, 0, 15, 5, 2</column>
<column name="tmp_457_fu_226_p2">+, 0, 0, 15, 8, 1</column>
<column name="exitcond1_fu_242_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="exitcond4_fu_185_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond_fu_259_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="tmp_456_fu_214_p2">icmp, 0, 0, 11, 8, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DRBG_ctx_Key_address0">15, 3, 5, 15</column>
<column name="DRBG_ctx_Key_ce0">15, 3, 1, 3</column>
<column name="DRBG_ctx_Key_ce1">9, 2, 1, 2</column>
<column name="V_address0">27, 5, 4, 20</column>
<column name="V_ce0">15, 3, 1, 3</column>
<column name="V_ce1">9, 2, 1, 2</column>
<column name="V_d0">21, 4, 8, 32</column>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="i_2_reg_148">9, 2, 6, 12</column>
<column name="i_3_reg_159">9, 2, 5, 10</column>
<column name="i_reg_124">9, 2, 2, 4</column>
<column name="j_reg_136">9, 2, 5, 10</column>
<column name="temp_address0">21, 4, 6, 24</column>
<column name="temp_ce0">15, 3, 1, 3</column>
<column name="temp_ce1">9, 2, 1, 2</column>
<column name="temp_we0">9, 2, 1, 2</column>
<column name="temp_we1">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="V_addr_reg_300">4, 0, 4, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="grp_AES256_ECB_fu_171_ap_start_reg">1, 0, 1, 0</column>
<column name="i_28_reg_292">2, 0, 2, 0</column>
<column name="i_2_reg_148">6, 0, 6, 0</column>
<column name="i_3_reg_159">5, 0, 5, 0</column>
<column name="i_7_reg_321">6, 0, 6, 0</column>
<column name="i_8_reg_339">5, 0, 5, 0</column>
<column name="i_reg_124">2, 0, 2, 0</column>
<column name="j_reg_136">5, 0, 5, 0</column>
<column name="tmp_461_reg_313">2, 0, 6, 4</column>
<column name="tmp_s_reg_326">6, 0, 64, 58</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AES256_CTR_DRBG_Upda, return value</column>
<column name="V_address0">out, 4, ap_memory, V, array</column>
<column name="V_ce0">out, 1, ap_memory, V, array</column>
<column name="V_we0">out, 1, ap_memory, V, array</column>
<column name="V_d0">out, 8, ap_memory, V, array</column>
<column name="V_q0">in, 8, ap_memory, V, array</column>
<column name="V_address1">out, 4, ap_memory, V, array</column>
<column name="V_ce1">out, 1, ap_memory, V, array</column>
<column name="V_q1">in, 8, ap_memory, V, array</column>
<column name="DRBG_ctx_Key_address0">out, 5, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_ce0">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_we0">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_d0">out, 8, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_q0">in, 8, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_address1">out, 5, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_ce1">out, 1, ap_memory, DRBG_ctx_Key, array</column>
<column name="DRBG_ctx_Key_q1">in, 8, ap_memory, DRBG_ctx_Key, array</column>
</table>
</item>
</section>
</profile>
