[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_published": "2024-11-27T18:29:39+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi all, I am trying to build a 32 bit I type processor for riscv using systemverilog, before doing that i want to explore ISA and want to think about the format of data in which I will load it to rtl behavioral ram models, how should I do it when I generate elf file using gcc I am seeing a blown up huge code for simple things like hello world, should I create my own linker script? I will be great if anybody let&#39;s me know how this works ,I am from rtl background, kind of stuck with this if this sorts out I will practice sone programs start writing rtl. </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Left-Ad-3275\"> /u/Left-Ad-3275 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1h1b7y9/riscv_rtl_design/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1h1b7y9/riscv_rtl_design/\">[comments]</a></span>",
        "id": 1598622,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1h1b7y9/riscv_rtl_design",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Riscv rtl design",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_published": "2024-11-27T17:33:03+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1h19ums/mips_p8700_riscv_cpu_support_posted_for_llvm/\"> <img src=\"https://external-preview.redd.it/jQk9d1aPcIxju-TDWFYc6Hcajh80PZYTK_qeHGR0_Sw.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=260e6c946f66037b6ebfea4357717dfb0cd7fa33\" alt=\"MIPS P8700 RISC-V CPU Support Posted For LLVM Compiler\" title=\"MIPS P8700 RISC-V CPU Support Posted For LLVM Compiler\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.phoronix.com/news/MIPS-P8700-RISC-V-LLVM\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1h19ums/mips_p8700_riscv_cpu_support_posted_for_llvm/\">[comments]</a></span> </td></tr></table>",
        "id": 1598197,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1h19ums/mips_p8700_riscv_cpu_support_posted_for_llvm",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/jQk9d1aPcIxju-TDWFYc6Hcajh80PZYTK_qeHGR0_Sw.jpg?width=320&crop=smart&auto=webp&s=260e6c946f66037b6ebfea4357717dfb0cd7fa33",
        "title": "MIPS P8700 RISC-V CPU Support Posted For LLVM Compiler",
        "vote": 0
    }
]