gpasm-2.0.0_beta2 (Nov  6 2017)_divulong.asm      2017-11-14  18:37:42         PAGE  1


LOC  OBJECT CODE     LINE SOURCE TEXT
  VALUE

                      00001 ;--------------------------------------------------------
                      00002 ; File Created by SN-SDCC : SinoMCU ANSI-C Compiler
                      00003 ; Version 1.0.0 (Sep 28 2017) (MINGW32)
                      00004 ; This file was generated Tue Nov 14 18:37:42 2017
                      00005 ;--------------------------------------------------------
                      00006 ; MC30/MC32 port for the RISC core
                      00007 ;--------------------------------------------------------
                      00008 ;       .file   "../libsdcc/_divulong.c"
                      00009         list    p=3221
                      00010         radix dec
                      00011         include "3221.inc"
                      00001 
                      00002 ;==========================================================================
                      00003 ;
                      00004 ;       Revision History
                      00005 ;
                      00006 ;==========================================================================
                      00007 
                      00008 ;Rev:   Date:    Reason:
                      00009 
                      00010 ;1.00   12/06/21 Initial Release
                      00011 
                      00012 ;==========================================================================
                      00013 ;
                      00014 ;       Register Definitions
                      00015 ;
                      00016 ;==========================================================================
                      00017 
                      00018 ;W                            EQU     H'0000'
                      00019 ;F                            EQU     H'0001'
                      00020 
                      00021 ;----- Register Files------------------------------------------------------
  00000180            00022 INDF0              EQU     0x180
  00000181            00023 INDF1                    EQU       0x181
  00000182            00024 INDF2                    EQU       0x182
  00000183            00025 HIBYTE           EQU       0x183        
  00000184            00026 FSR0                     EQU       0x184
  00000185            00027 FSR1                     EQU       0x185
  00000186            00028 PCL                        EQU     0x186
  00000187            00029 PFLAG                    EQU       0x187
                      00030 ;----0x188
  00000188            00031 MCR                        EQU     0x188
  00000189            00032 INDF3                    EQU       0x189
  0000018A            00033 INTE                     EQU       0x18a
  0000018B            00034 INTF                     EQU       0x18b                
                      00035 ;----0x190
  00000190            00036 IOP0                     EQU     0x190
  00000191            00037 OEP0       EQU     0x191
  00000192            00038 PUP0       EQU     0x192    
  00000193            00039 ANSEL      EQU     0x193
  00000194            00040 IOP1       EQU     0x194               
  00000195            00041 OEP1       EQU     0x195             
  00000196            00042 PUP1       EQU     0x196
  00000197            00043 KBCR       EQU     0x197              
                      00044 ;-----0x1a0
  000001A0            00045 T0CR                     EQU     0x1a0
  000001A1            00046 T0CNT      EQU     0x1a1             
  000001A2            00047 T0LOAD     EQU     0x1a2             
  000001A3            00048 T0DATA     EQU     0x1a3             
  000001A4            00049 T1CR       EQU     0x1a4             
  000001A5            00050 T1CNT      EQU     0x1a5             
  000001A6            00051 T1LOAD     EQU     0x1a6             
  000001A7            00052 T1DATA     EQU     0x1a7             
                      00053 ;-----0x1a8
  000001AE            00054 OSCM       EQU     0x1ae
  000001AF            00055 LVDCR      EQU     0x1af                           
                      00056 ;-----0x1b0
  000001B0            00057 ADCR0                    EQU     0x1b0
  000001B1            00058 ADCR1      EQU     0x1b1             
  000001B4            00059 ADRH       EQU     0x1b4                               
  000001B5            00060 ADRL       EQU     0x1b5          
                      00061 ;----0x1f8                 
  000001FB            00062 OSCCAL           EQU       0x1fb
                      00063 
                      00064 #define         STATUS          PFLAG
                      00065 #define         INDF              INDF0
                      00066 #define         FSR                 FSR0
                      00067 #define         P0HCON          PUP0
                      00068 #define         P1HCON          PUP1
                      00069 #define         INTECON         INTE
                      00070 #define         INTFLAG   INTF
                      00071 
                      00072 ;INDF0 
                      00073 #define         INDF07          INDF0,7
                      00074 #define         INDF06          INDF0,6
                      00075 #define         INDF05          INDF0,5
                      00076 #define         INDF04          INDF0,4
                      00077 #define         INDF03          INDF0,3
                      00078 #define         INDF02          INDF0,2
                      00079 #define         INDF01          INDF0,1
                      00080 #define         INDF00          INDF0,0 
                      00081 
                      00082 ;INDF1 
                      00083 #define         INDF17          INDF1,7
                      00084 #define         INDF16          INDF1,6
                      00085 #define         INDF15          INDF1,5
                      00086 #define         INDF14          INDF1,4
                      00087 #define         INDF13          INDF1,3
                      00088 #define         INDF12          INDF1,2
                      00089 #define         INDF11          INDF1,1
                      00090 #define         INDF10          INDF1,0
                      00091 
                      00092 ;INDF2 
                      00093 #define         INDF27          INDF2,7
                      00094 #define         INDF26          INDF2,6
                      00095 #define         INDF25          INDF2,5
                      00096 #define         INDF24          INDF2,4
                      00097 #define         INDF23          INDF2,3
                      00098 #define         INDF22          INDF2,2
                      00099 #define         INDF21          INDF2,1
                      00100 #define         INDF20          INDF2,0 
                      00101 
                      00102 ;HIBYTE
                      00103 #define         HIBYTE7         HIBYTE,7
                      00104 #define         HIBYTE6         HIBYTE,6
                      00105 #define         HIBYTE5         HIBYTE,5
                      00106 #define         HIBYTE4         HIBYTE,4
                      00107 #define         HIBYTE3         HIBYTE,3
                      00108 #define         HIBYTE2         HIBYTE,2
                      00109 #define         HIBYTE1         HIBYTE,1
                      00110 #define         HIBYTE0         HIBYTE,0
                      00111 
                      00112 ;FSR0 
                      00113 #define         FSR07           FSR0,7
                      00114 #define         FSR06           FSR0,6
                      00115 #define         FSR05           FSR0,5
                      00116 #define         FSR04           FSR0,4
                      00117 #define         FSR03           FSR0,3
                      00118 #define         FSR02           FSR0,2
                      00119 #define         FSR01           FSR0,1
                      00120 #define         FSR00           FSR0,0 
                      00121 
                      00122 ;FSR1
                      00123 #define         FSR17           FSR1,7
                      00124 #define         FSR16           FSR1,6
                      00125 #define         FSR15           FSR1,5
                      00126 #define         FSR14           FSR1,4
                      00127 #define         FSR13           FSR1,3
                      00128 #define         FSR12           FSR1,2
                      00129 #define         FSR11           FSR1,1
                      00130 #define         FSR10           FSR1,0
                      00131 
                      00132 ;PCL 
                      00133 #define         PC7             PCL,7
                      00134 #define         PC6             PCL,6
                      00135 #define         PC5             PCL,5
                      00136 #define         PC4             PCL,4
                      00137 #define         PC3             PCL,3
                      00138 #define         PC2             PCL,2
                      00139 #define         PC1             PCL,1
                      00140 #define         PC0             PCL,0   
                      00141 
                      00142 ;----- STATUS Bits --------------------------
                      00143 #define Z         STATUS,2
                      00144 #define DC      STATUS,1
                      00145 #define C         STATUS,0
                      00146 
                      00147 ;----- MCR Bits --------------------------
                      00148 #define GIE         MCR,7
                      00149 #define TO          MCR,5
                      00150 #define PD          MCR,4
                      00151 #define MINT11  MCR,3
                      00152 #define MINT10  MCR,2
                      00153 #define MINT01  MCR,1
                      00154 #define MINT00  MCR,0
                      00155 
                      00156 ;INDF3 
                      00157 #define         INDF37          INDF3,7
                      00158 #define         INDF36          INDF3,6
                      00159 #define         INDF35          INDF3,5
                      00160 #define         INDF34          INDF3,4
                      00161 #define         INDF33          INDF3,3
                      00162 #define         INDF32          INDF3,2
                      00163 #define         INDF31          INDF3,1
                      00164 #define         INDF30          INDF3,0 
                      00165 
                      00166 ;----- INTE Bits --------------------------
                      00167 #define ADIE      INTE,6
                      00168 #define KBIE      INTE,4
                      00169 #define INT1IE  INTE,3
                      00170 #define INT0IE  INTE,2
                      00171 #define T1IE      INTE,1
                      00172 #define T0IE      INTE,0
                      00173 
                      00174 ;----- INTF Bits --------------------------
                      00175 #define ADIF      INTF,6
                      00176 #define KBIF      INTF,4
                      00177 #define INT1IF  INTF,3
                      00178 #define INT0IF  INTF,2
                      00179 #define T1IF      INTF,1
                      00180 #define T0IF      INTF,0
                      00181 
                      00182 ;IOP0
                      00183 #define         P04D            IOP0,4
                      00184 #define         P03D            IOP0,3
                      00185 #define         P02D            IOP0,2
                      00186 #define         P01D            IOP0,1
                      00187 #define         P00D              IOP0,0
                      00188 
                      00189 ;OEP0
                      00190 #define         P04OE           OEP0,4
                      00191 #define         P03OE           OEP0,3
                      00192 #define         P02OE           OEP0,2
                      00193 #define         P01OE           OEP0,1
                      00194 #define         P00OE           OEP0,0
                      00195 
                      00196 ;PUP0
                      00197 #define         P04PU           PUP0,4
                      00198 #define         P03PU           PUP0,3
                      00199 #define         P02PU           PUP0,2
                      00200 #define         P01PU           PUP0,1
                      00201 #define         P00PU           PUP0,0
                      00202 
                      00203 ;ANSEL
                      00204 #define         P13ANS          ANSEL,6
                      00205 #define         P12ANS          ANSEL,5
                      00206 #define         P04ANS          ANSEL,4
                      00207 #define         P03ANS          ANSEL,3
                      00208 #define         P02ANS          ANSEL,2
                      00209 #define         P01ANS          ANSEL,1
                      00210 #define         P00ANS          ANSEL,0
                      00211 
                      00212 ;IOP1
                      00213 #define         P16D            IOP1,6
                      00214 #define         P15D            IOP1,5
                      00215 #define         P14D              IOP1,4
                      00216 #define         P13D            IOP1,3
                      00217 #define         P12D            IOP1,2
                      00218 #define         P11D            IOP1,1
                      00219 #define         P10D              IOP1,0
                      00220 
                      00221 ;OEP1
                      00222 #define         P16OE           OEP1,6
                      00223 #define         P15OE           OEP1,5
                      00224 #define         P14OE           OEP1,4
                      00225 #define         P13OE           OEP1,3
                      00226 #define         P12OE           OEP1,2
                      00227 #define         P11OE           OEP1,1
                      00228 #define         P10OE           OEP1,0
                      00229 
                      00230 ;PUP1
                      00231 #define         P16PU           PUP1,6
                      00232 #define         P15PU           PUP1,5
                      00233 #define         P14PU           PUP1,4
                      00234 #define         P13PU           PUP1,3
                      00235 #define         P12PU           PUP1,2
                      00236 #define         P11PU           PUP1,1
                      00237 #define         P10PU           PUP1,0
                      00238 
                      00239 ;KBCR
                      00240 #define         KBCR6           KBCR,6
                      00241 #define         KBCR5           KBCR,5
                      00242 #define         KBCR4           KBCR,4
                      00243 #define         KBCR3           KBCR,3
                      00244 #define         KBCR2           KBCR,2
                      00245 #define         KBCR1           KBCR,1
                      00246 #define         KBCR0           KBCR,0
                      00247 
                      00248 ;----- T0CR  Bits ----------------
                      00249 #define TC0EN     T0CR,7
                      00250 #define PWM0OE  T0CR,6
                      00251 #define BUZ0OE  T0CR,5
                      00252 #define T0PTS1  T0CR,4
                      00253 #define T0PTS0  T0CR,3
                      00254 #define T0PR2     T0CR,2
                      00255 #define T0PR1     T0CR,1
                      00256 #define T0PR0     T0CR,0
                      00257 
                      00258 ;T0CNT
                      00259 #define         T0C7            T0CNT,7
                      00260 #define         T0C6            T0CNT,6
                      00261 #define         T0C5            T0CNT,5
                      00262 #define         T0C4            T0CNT,4
                      00263 #define         T0C3            T0CNT,3
                      00264 #define         T0C2            T0CNT,2
                      00265 #define         T0C1            T0CNT,1
                      00266 #define         T0C0            T0CNT,0
                      00267 
                      00268 ;T0LOAD
                      00269 #define         T0LOAD7         T0LOAD,7
                      00270 #define         T0LOAD6         T0LOAD,6
                      00271 #define         T0LOAD5         T0LOAD,5
                      00272 #define         T0LOAD4         T0LOAD,4
                      00273 #define         T0LOAD3         T0LOAD,3
                      00274 #define         T0LOAD2         T0LOAD,2
                      00275 #define         T0LOAD1         T0LOAD,1
                      00276 #define         T0LOAD0         T0LOAD,0
                      00277 
                      00278 ;T0DATA
                      00279 #define         T0DATA7         T0DATA,7
                      00280 #define         T0DATA6         T0DATA,6
                      00281 #define         T0DATA5         T0DATA,5
                      00282 #define         T0DATA4         T0DATA,4
                      00283 #define         T0DATA3         T0DATA,3
                      00284 #define         T0DATA2         T0DATA,2
                      00285 #define         T0DATA1         T0DATA,1
                      00286 #define         T0DATA0         T0DATA,0
                      00287 
                      00288 ;----- T1CR  Bits ----------------
                      00289 #define TC1EN     T1CR,7
                      00290 #define PWM1OE  T1CR,6
                      00291 #define BUZ1OE  T1CR,5
                      00292 #define T1PTS1  T1CR,4
                      00293 #define T1PTS0  T1CR,3
                      00294 #define T1PR2   T1CR,2
                      00295 #define T1PR1   T1CR,1
                      00296 #define T1PR0   T1CR,0
                      00297 
                      00298 ;T1CNT
                      00299 #define         T1C7            T1CNT,7
                      00300 #define         T1C6            T1CNT,6
                      00301 #define         T1C5            T1CNT,5
                      00302 #define         T1C4            T1CNT,4
                      00303 #define         T1C3            T1CNT,3
                      00304 #define         T1C2            T1CNT,2
                      00305 #define         T1C1            T1CNT,1
                      00306 #define         T1C0            T1CNT,0
                      00307 
                      00308 ;T1LOAD
                      00309 #define         T1LOAD7         T1LOAD,7
                      00310 #define         T1LOAD6         T1LOAD,6
                      00311 #define         T1LOAD5         T1LOAD,5
                      00312 #define         T1LOAD4         T1LOAD,4
                      00313 #define         T1LOAD3         T1LOAD,3
                      00314 #define         T1LOAD2         T1LOAD,2
                      00315 #define         T1LOAD1         T1LOAD,1
                      00316 #define         T1LOAD0         T1LOAD,0
                      00317 
                      00318 ;T1DATA
                      00319 #define         T1DATA7         T1DATA,7
                      00320 #define         T1DATA6         T1DATA,6
                      00321 #define         T1DATA5         T1DATA,5
                      00322 #define         T1DATA4         T1DATA,4
                      00323 #define         T1DATA3         T1DATA,3
                      00324 #define         T1DATA2         T1DATA,2
                      00325 #define         T1DATA1         T1DATA,1
                      00326 #define         T1DATA0         T1DATA,0
                      00327 
                      00328 ;----- OSCM  Bits ----------------
                      00329 #define STBL    OSCM,5
                      00330 #define STBH    OSCM,4
                      00331 #define CLKS    OSCM,2
                      00332 #define LFEN    OSCM,1
                      00333 #define HFEN    OSCM,0
                      00334 
                      00335 ;-----  LVDCR Bits -------
                      00336 #define LVDEN   PLVDCR,7
                      00337 #define LVDS2   PLVDCR,6
                      00338 #define LVDS1   PLVDCR,5
                      00339 #define LVDS0   PLVDCR,4
                      00340 #define LVDF    PLVDCR,0
                      00341 
                      00342 ;---- ADCR0 Bits -----------------
                      00343 #define ADCHS3  ADCR0,7
                      00344 #define ADCHS2  ADCR0,6
                      00345 #define ADCHS1  ADCR0,5
                      00346 #define ADCHS0  ADCR0,4
                      00347 #define ADCKS1  ADCR0,3
                      00348 #define ADCKS0  ADCR0,2
                      00349 #define ADEOC     ADCR0,1
                      00350 #define ADON      ADCR0,0
                      00351 
                      00352 ;---- ADCR1 Bits -----------------
                      00353 #define VRS2    ADCR1,2
                      00354 #define VRS1      ADCR1,1
                      00355 #define VRS0      ADCR1,0
                      00356 
                      00357 ;ADRH
                      00358 #define         ADR11           ADRH,7
                      00359 #define         ADR10           ADRH,6
                      00360 #define         ADR9            ADRH,5
                      00361 #define         ADR8            ADRH,4
                      00362 #define         ADR7            ADRH,3
                      00363 #define         ADR6            ADRH,2
                      00364 #define         ADR5            ADRH,1
                      00365 #define         ADR4            ADRH,0
                      00366 
                      00367 ;ADRL
                      00368 #define         ADR3            ADRL,3
                      00369 #define         ADR2            ADRL,2
                      00370 #define         ADR1            ADRL,1
                      00371 #define         ADR0            ADRL,0
                      00372 
                      00373 ;OSCCAL
                      00374 #define         OSCCAL7         OSCCAL,7
                      00375 #define         OSCCAL6         OSCCAL,6
                      00376 #define         OSCCAL5         OSCCAL,5
                      00377 #define         OSCCAL4         OSCCAL,4
                      00378 #define         OSCCAL3         OSCCAL,3
                      00379 #define         OSCCAL2         OSCCAL,2
                      00380 #define         OSCCAL1         OSCCAL,1
                      00381 #define         OSCCAL0         OSCCAL,0
                      00382 
                      00012 ;--------------------------------------------------------
                      00013 ; external declarations
                      00014 ;--------------------------------------------------------
                      00015 
                      00016         extern STK06
                      00017         extern STK05
                      00018         extern STK04
                      00019         extern STK03
                      00020         extern STK02
                      00021         extern STK01
                      00022         extern STK00
                      00023 ;--------------------------------------------------------
                      00024 ; global declarations
                      00025 ;--------------------------------------------------------
                      00026         global  __divulong
                      00027 
                      00028 ;--------------------------------------------------------
                      00029 ; global definitions
                      00030 ;--------------------------------------------------------
                      00031 ;--------------------------------------------------------
                      00032 ; absolute symbol definitions
                      00033 ;--------------------------------------------------------
                      00034 ;--------------------------------------------------------
                      00035 ; compiler-defined variables
                      00036 ;--------------------------------------------------------
                      00037 UDL__divulong_0 udata
0000                  00038 r0x1003 res     1
0000                  00039 r0x1002 res     1
0001                  00040 r0x1001 res     1
0001                  00041 r0x1000 res     1
0002                  00042 r0x1007 res     1
0002                  00043 r0x1006 res     1
0003                  00044 r0x1005 res     1
0003                  00045 r0x1004 res     1
0004                  00046 r0x1008 res     1
0004                  00047 r0x1009 res     1
0005                  00048 r0x100A res     1
0005                  00049 r0x100B res     1
0006                  00050 r0x100C res     1
0006                  00051 r0x100D res     1
0007                  00052 r0x100E res     1
0007                  00053 r0x100F res     1
                      00054 ;--------------------------------------------------------
                      00055 ; initialized data
                      00056 ;--------------------------------------------------------
                      00057 
                      00058 ;@Allocation info for local variables in function '_divulong'
                      00059 ;@_divulong b                         Allocated to registers r0x1007 r0x1006 r0x1005 r0x1004 ;size:4
                      00060 ;@_divulong a                         Allocated to registers r0x1003 r0x1002 r0x1001 r0x1000 ;size:4
                      00061 ;@_divulong result                    Allocated to registers r0x1008 r0x1009 r0x100A r0x100B ;size:4
                      00062 ;@_divulong mask                      Allocated to registers r0x100C r0x100D r0x100E r0x100F ;size:4
                      00063 ;@end Allocation info for local variables in function '_divulong';
                      00064 
                      00065 ;--------------------------------------------------------
                      00066 ; overlayable items in internal ram 
                      00067 ;--------------------------------------------------------
                      00068 ;       udata_ovr
                      00069 ;--------------------------------------------------------
                      00070 ; code
                      00071 ;--------------------------------------------------------
                      00072 code__divulong  code
                      00073 ;***
                      00074 ;  pBlock Stats: dbName = C
                      00075 ;***
                      00076 ;entry:  __divulong     ;Function start
                      00077 ; 2 exit points
                      00078 ;has an exit
                      00079 ;23 compiler assigned registers:
                      00080 ;   r0x1000
                      00081 ;   STK00
                      00082 ;   r0x1001
                      00083 ;   STK01
                      00084 ;   r0x1002
                      00085 ;   STK02
                      00086 ;   r0x1003
                      00087 ;   STK03
                      00088 ;   r0x1004
                      00089 ;   STK04
                      00090 ;   r0x1005
                      00091 ;   STK05
                      00092 ;   r0x1006
                      00093 ;   STK06
                      00094 ;   r0x1007
                      00095 ;   r0x1008
                      00096 ;   r0x1009
                      00097 ;   r0x100A
                      00098 ;   r0x100B
                      00099 ;   r0x100C
                      00100 ;   r0x100D
                      00101 ;   r0x100E
                      00102 ;   r0x100F
                      00103 ;; Starting pCode block
                      00104 ;;[ICODE] ../libsdcc/_divulong.c:30:  _entry($12) :
                      00105 ;;[ICODE] ../libsdcc/_divulong.c:30:    proc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0000                  00106 __divulong      ;Function start
                      00107 ; 2 exit points
                      00108 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
                      00109 ;       .line   30; "../libsdcc/_divulong.c"    _divulong (unsigned long a, unsigned long b)
0000   5600           00110         MOVRA   r0x1000
0001   5800           00111         MOVAR   STK00
0002   5600           00112         MOVRA   r0x1001
0003   5800           00113         MOVAR   STK01
0004   5600           00114         MOVRA   r0x1002
0005   5800           00115         MOVAR   STK02
0006   5600           00116         MOVRA   r0x1003
                      00117 ;;[ICODE] ../libsdcc/_divulong.c:30: iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = recv __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0007   5800           00118         MOVAR   STK03
0008   5600           00119         MOVRA   r0x1004
0009   5800           00120         MOVAR   STK04
000A   5600           00121         MOVRA   r0x1005
000B   5800           00122         MOVAR   STK05
000C   5600           00123         MOVRA   r0x1006
000D   5800           00124         MOVAR   STK06
000E   5600           00125         MOVRA   r0x1007
                      00126 ;;[ICODE] ../libsdcc/_divulong.c:32:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] := 0x0 {unsigned-long-int literal}
                      00127 ;       .line   32; "../libsdcc/_divulong.c"    unsigned long result = 0;
000F   7600           00128         CLRR    r0x1008
0010   7600           00129         CLRR    r0x1009
0011   7600           00130         CLRR    r0x100A
0012   7600           00131         CLRR    r0x100B
                      00132 ;;[ICODE] ../libsdcc/_divulong.c:33:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] := 0x1 {unsigned-long-int literal}
                      00133 ;       .line   33; "../libsdcc/_divulong.c"    unsigned long mask = 0x01;
0013   3C01           00134         MOVAI   0x01
0014   5600           00135         MOVRA   r0x100C
0015   7600           00136         CLRR    r0x100D
0016   7600           00137         CLRR    r0x100E
0017   7600           00138         CLRR    r0x100F
                      00139 ;;[ICODE] ../libsdcc/_divulong.c:36:    if iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] != 0 goto _whilecontinue_0($3)
                      00140 ;       .line   36; "../libsdcc/_divulong.c"    if (!b) return (unsigned long)-1;
0018   5800           00141         MOVAR   r0x1007
0019   5C00           00142         ORAR    r0x1006
001A   5C00           00143         ORAR    r0x1005
001B   5C00           00144         ORAR    r0x1004
001C   E587           00145         JBSET   STATUS,2
001D   A000           00146         GOTO    _00107_DS_
                      00147 ;;[ICODE] ../libsdcc/_divulong.c:36:    ret 0xffffffff {unsigned-long-int literal}
001E   3CFF           00148         MOVAI   0xff
001F   5600           00149         MOVRA   STK02
0020   3CFF           00150         MOVAI   0xff
0021   5600           00151         MOVRA   STK01
0022   3CFF           00152         MOVAI   0xff
0023   5600           00153         MOVRA   STK00
0024   3CFF           00154         MOVAI   0xff
0025   A000           00155         GOTO    _00115_DS_
                      00156 ;;[ICODE] ../libsdcc/_divulong.c:40:  _whilecontinue_0($3) :
                      00157 ;;[ICODE] ../libsdcc/_divulong.c:40:    iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] & 0x80000000 {unsigned-long-int literal}
0026                  00158 _00107_DS_
                      00159 ;       .line   40; "../libsdcc/_divulong.c"    while (!(b & (1UL << (8*sizeof(unsigned long)-1)))) {
0026   FE00           00160         JBCLR   r0x1004,7
0027   A000           00161         GOTO    _00112_DS_
                      00162 ;;[ICODE] ../libsdcc/_divulong.c:40:    if iTemp4 [k10 lr11:12 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int register} != 0 goto _whilecontinue_1($8)
                      00163 ;;[ICODE] ../libsdcc/_divulong.c:41:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] << 0x1 {const-unsigned-char literal}
                      00164 ;       .line   41; "../libsdcc/_divulong.c"    b <<= 1;
0028   D187           00165         BCLR    STATUS,0
0029   5200           00166         RLR     r0x1007
002A   5200           00167         RLR     r0x1006
002B   5200           00168         RLR     r0x1005
002C   5200           00169         RLR     r0x1004
                      00170 ;;[ICODE] ../libsdcc/_divulong.c:42:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] << 0x1 {const-unsigned-char literal}
                      00171 ;       .line   42; "../libsdcc/_divulong.c"    mask <<= 1;
002D   D187           00172         BCLR    STATUS,0
002E   5200           00173         RLR     r0x100C
002F   5200           00174         RLR     r0x100D
0030   5200           00175         RLR     r0x100E
0031   5200           00176         RLR     r0x100F
                      00177 ;;[ICODE] ../libsdcc/_divulong.c:42:     goto _whilecontinue_0($3)
0032   A000           00178         GOTO    _00107_DS_
                      00179 ;;[ICODE] ../libsdcc/_divulong.c:47:  _whilecontinue_1($8) :
                      00180 ;;[ICODE] ../libsdcc/_divulong.c:47:    if iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] == 0 goto _whilebreak_1($10)
0033                  00181 _00112_DS_
                      00182 ;       .line   47; "../libsdcc/_divulong.c"    while (mask) {
0033   5800           00183         MOVAR   r0x100C
0034   5C00           00184         ORAR    r0x100D
0035   5C00           00185         ORAR    r0x100E
0036   5C00           00186         ORAR    r0x100F
0037   F587           00187         JBCLR   STATUS,2
0038   A000           00188         GOTO    _00114_DS_
                      00189 ;;[ICODE] ../libsdcc/_divulong.c:48:    iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] < iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00190 ;       .line   48; "../libsdcc/_divulong.c"    if (a >= b) {
0039   5800           00191         MOVAR   r0x1004
003A   4800           00192         RSUBAR  r0x1000
003B   E587           00193         JBSET   STATUS,2
003C   A000           00194         GOTO    _00129_DS_
003D   5800           00195         MOVAR   r0x1005
003E   4800           00196         RSUBAR  r0x1001
003F   E587           00197         JBSET   STATUS,2
0040   A000           00198         GOTO    _00129_DS_
0041   5800           00199         MOVAR   r0x1006
0042   4800           00200         RSUBAR  r0x1002
0043   E587           00201         JBSET   STATUS,2
0044   A000           00202         GOTO    _00129_DS_
0045   5800           00203         MOVAR   r0x1007
0046   4800           00204         RSUBAR  r0x1003
0047                  00205 _00129_DS_
0047   E187           00206         JBSET   STATUS,0
0048   A000           00207         GOTO    _00111_DS_
                      00208 ;;genSkipc:3194: created from rifx:00D5608C
                      00209 ;;[ICODE] ../libsdcc/_divulong.c:48:    if iTemp7 [k13 lr21:22 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{char fixed} != 0 goto _iffalse_1($7)
                      00210 ;;[ICODE] ../libsdcc/_divulong.c:49:    iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] = iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ] + iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ]
                      00211 ;       .line   49; "../libsdcc/_divulong.c"    result += mask;
0049   5800           00212         MOVAR   r0x100C
004A   7E00           00213         ADDRA   r0x1008
004B   5800           00214         MOVAR   r0x100D
004C   F187           00215         JBCLR   STATUS,0
004D   6000           00216         JZAR    r0x100D
004E   7E00           00217         ADDRA   r0x1009
004F   5800           00218         MOVAR   r0x100E
0050   F187           00219         JBCLR   STATUS,0
0051   6000           00220         JZAR    r0x100E
0052   7E00           00221         ADDRA   r0x100A
0053   5800           00222         MOVAR   r0x100F
0054   F187           00223         JBCLR   STATUS,0
0055   6000           00224         JZAR    r0x100F
0056   7E00           00225         ADDRA   r0x100B
                      00226 ;;[ICODE] ../libsdcc/_divulong.c:50:    iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] = iTemp0 [k2 lr3:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_a_1_1}[r0x1000 r0x1001 r0x1002 r0x1003 ] - iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ]
                      00227 ;       .line   50; "../libsdcc/_divulong.c"    a -= b;
0057   5800           00228         MOVAR   r0x1007
0058   4A00           00229         RSUBRA  r0x1003
0059   5800           00230         MOVAR   r0x1006
005A   E187           00231         JBSET   STATUS,0
005B   6000           00232         JZAR    r0x1006
005C   4A00           00233         RSUBRA  r0x1002
005D   5800           00234         MOVAR   r0x1005
005E   E187           00235         JBSET   STATUS,0
005F   6000           00236         JZAR    r0x1005
0060   4A00           00237         RSUBRA  r0x1001
0061   5800           00238         MOVAR   r0x1004
0062   E187           00239         JBSET   STATUS,0
0063   6000           00240         JZAR    r0x1004
0064   4A00           00241         RSUBRA  r0x1000
                      00242 ;;[ICODE] ../libsdcc/_divulong.c:50:  _iffalse_1($7) :
                      00243 ;;[ICODE] ../libsdcc/_divulong.c:52:    iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] = iTemp1 [k4 lr4:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_b_1_1}[r0x1004 r0x1005 r0x1006 r0x1007 ] >> 0x1 {const-unsigned-char literal}
                      00244 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=4, sign=0, same=1, offr=0
0065                  00245 _00111_DS_
                      00246 ;       .line   52; "../libsdcc/_divulong.c"    b >>= 1;
0065   D187           00247         BCLR    STATUS,0
0066   4E00           00248         RRR     r0x1004
0067   4E00           00249         RRR     r0x1005
0068   4E00           00250         RRR     r0x1006
0069   4E00           00251         RRR     r0x1007
                      00252 ;;[ICODE] ../libsdcc/_divulong.c:53:    iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] = iTemp3 [k8 lr6:32 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_mask_1_2}[r0x100C r0x100D r0x100E r0x100F ] >> 0x1 {const-unsigned-char literal}
                      00253 ;;shiftRight_Left2ResultLit:5215: shCount=1, size=4, sign=0, same=1, offr=0
                      00254 ;       .line   53; "../libsdcc/_divulong.c"    mask >>= 1;
006A   D187           00255         BCLR    STATUS,0
006B   4E00           00256         RRR     r0x100F
006C   4E00           00257         RRR     r0x100E
006D   4E00           00258         RRR     r0x100D
006E   4E00           00259         RRR     r0x100C
                      00260 ;;[ICODE] ../libsdcc/_divulong.c:53:     goto _whilecontinue_1($8)
006F   A000           00261         GOTO    _00112_DS_
                      00262 ;;[ICODE] ../libsdcc/_divulong.c:53:  _whilebreak_1($10) :
                      00263 ;;[ICODE] ../libsdcc/_divulong.c:56:    ret iTemp2 [k6 lr5:34 so:0]{ ia0 a2p0 re1 rm0 nos0 ru0 dp0}{unsigned-long-int fixed}{ sir@ __divulong_result_1_2}[r0x1008 r0x1009 r0x100A r0x100B ]
0070                  00264 _00114_DS_
                      00265 ;       .line   56; "../libsdcc/_divulong.c"    return result;
0070   5800           00266         MOVAR   r0x1008
0071   5600           00267         MOVRA   STK02
0072   5800           00268         MOVAR   r0x1009
0073   5600           00269         MOVRA   STK01
0074   5800           00270         MOVAR   r0x100A
0075   5600           00271         MOVRA   STK00
0076   5800           00272         MOVAR   r0x100B
                      00273 ;;[ICODE] ../libsdcc/_divulong.c:56:  _return($11) :
                      00274 ;;[ICODE] ../libsdcc/_divulong.c:56:    eproc __divulong [k1 lr0:0 so:0]{ ia0 a2p0 re0 rm0 nos0 ru0 dp0}{unsigned-long-int function ( unsigned-long-int fixed, unsigned-long-int fixed) fixed}
0077                  00275 _00115_DS_
0077   000C           00276         RETURN  
                      00277 ; exit point of __divulong
                      00278 
                      00279 
                      00280 ;       code size estimation:
                      00281 ;         120+    0 =   120 instructions (  240 byte)
                      00282 
                      00283         end
gpasm-2.0.0_beta2 (Nov  6 2017)_divulong.asm      2017-11-14  18:37:42         PAGE  2


SYMBOL TABLE
  LABEL                             VALUE

ADCR0                             000001B0
ADCR1                             000001B1
ADRH                              000001B4
ADRL                              000001B5
ANSEL                             00000193
FSR0                              00000184
FSR1                              00000185
HIBYTE                            00000183
INDF0                             00000180
INDF1                             00000181
INDF2                             00000182
INDF3                             00000189
INTE                              0000018A
INTF                              0000018B
IOP0                              00000190
IOP1                              00000194
KBCR                              00000197
LVDCR                             000001AF
MCR                               00000188
OEP0                              00000191
OEP1                              00000195
OSCCAL                            000001FB
OSCM                              000001AE
PCL                               00000186
PFLAG                             00000187
PUP0                              00000192
PUP1                              00000196
STK00                             00000000
STK01                             00000000
STK02                             00000000
STK03                             00000000
STK04                             00000000
STK05                             00000000
STK06                             00000000
T0CNT                             000001A1
T0CR                              000001A0
T0DATA                            000001A3
T0LOAD                            000001A2
T1CNT                             000001A5
T1CR                              000001A4
T1DATA                            000001A7
T1LOAD                            000001A6
_00107_DS_                        00000026
_00111_DS_                        00000065
_00112_DS_                        00000033
_00114_DS_                        00000070
_00115_DS_                        00000077
_00129_DS_                        00000047
__32P21                           00000001
__divulong                        00000000
r0x1000                           00000003
r0x1001                           00000002
r0x1002                           00000001
r0x1003                           00000000
r0x1004                           00000007
r0x1005                           00000006
r0x1006                           00000005
r0x1007                           00000004
r0x1008                           00000008
r0x1009                           00000009
r0x100A                           0000000A
r0x100B                           0000000B
r0x100C                           0000000C
r0x100D                           0000000D
r0x100E                           0000000E
r0x100F                           0000000F
ADCHS0                            ADCR0,4
ADCHS1                            ADCR0,5
ADCHS2                            ADCR0,6
ADCHS3                            ADCR0,7
ADCKS0                            ADCR0,2
ADCKS1                            ADCR0,3
ADEOC                             ADCR0,1
ADIE                              INTE,6
ADIF                              INTF,6
ADON                              ADCR0,0
ADR0                              ADRL,0
ADR1                              ADRL,1
ADR10                             ADRH,6
ADR11                             ADRH,7
ADR2                              ADRL,2
ADR3                              ADRL,3
ADR4                              ADRH,0
ADR5                              ADRH,1
ADR6                              ADRH,2
ADR7                              ADRH,3
ADR8                              ADRH,4
ADR9                              ADRH,5
BUZ0OE                            T0CR,5
BUZ1OE                            T1CR,5
C                                 STATUS,0
CLKS                              OSCM,2
DC                                STATUS,1
FSR                               FSR0
FSR00                             FSR0,0
FSR01                             FSR0,1
FSR02                             FSR0,2
FSR03                             FSR0,3
FSR04                             FSR0,4
FSR05                             FSR0,5
FSR06                             FSR0,6
FSR07                             FSR0,7
FSR10                             FSR1,0
FSR11                             FSR1,1
FSR12                             FSR1,2
FSR13                             FSR1,3
FSR14                             FSR1,4
FSR15                             FSR1,5
FSR16                             FSR1,6
FSR17                             FSR1,7
GIE                               MCR,7
HFEN                              OSCM,0
HIBYTE0                           HIBYTE,0
HIBYTE1                           HIBYTE,1
HIBYTE2                           HIBYTE,2
HIBYTE3                           HIBYTE,3
HIBYTE4                           HIBYTE,4
HIBYTE5                           HIBYTE,5
HIBYTE6                           HIBYTE,6
HIBYTE7                           HIBYTE,7
INDF                              INDF0
INDF00                            INDF0,0
INDF01                            INDF0,1
INDF02                            INDF0,2
INDF03                            INDF0,3
INDF04                            INDF0,4
INDF05                            INDF0,5
INDF06                            INDF0,6
INDF07                            INDF0,7
INDF10                            INDF1,0
INDF11                            INDF1,1
INDF12                            INDF1,2
INDF13                            INDF1,3
INDF14                            INDF1,4
INDF15                            INDF1,5
INDF16                            INDF1,6
INDF17                            INDF1,7
INDF20                            INDF2,0
INDF21                            INDF2,1
INDF22                            INDF2,2
INDF23                            INDF2,3
INDF24                            INDF2,4
INDF25                            INDF2,5
INDF26                            INDF2,6
INDF27                            INDF2,7
INDF30                            INDF3,0
INDF31                            INDF3,1
INDF32                            INDF3,2
INDF33                            INDF3,3
INDF34                            INDF3,4
INDF35                            INDF3,5
INDF36                            INDF3,6
INDF37                            INDF3,7
INT0IE                            INTE,2
INT0IF                            INTF,2
INT1IE                            INTE,3
INT1IF                            INTF,3
INTECON                           INTE
INTFLAG                           INTF
KBCR0                             KBCR,0
KBCR1                             KBCR,1
KBCR2                             KBCR,2
KBCR3                             KBCR,3
KBCR4                             KBCR,4
KBCR5                             KBCR,5
KBCR6                             KBCR,6
KBIE                              INTE,4
KBIF                              INTF,4
LFEN                              OSCM,1
LVDEN                             PLVDCR,7
LVDF                              PLVDCR,0
LVDS0                             PLVDCR,4
LVDS1                             PLVDCR,5
LVDS2                             PLVDCR,6
MINT00                            MCR,0
MINT01                            MCR,1
MINT10                            MCR,2
MINT11                            MCR,3
OSCCAL0                           OSCCAL,0
OSCCAL1                           OSCCAL,1
OSCCAL2                           OSCCAL,2
OSCCAL3                           OSCCAL,3
OSCCAL4                           OSCCAL,4
OSCCAL5                           OSCCAL,5
OSCCAL6                           OSCCAL,6
OSCCAL7                           OSCCAL,7
P00ANS                            ANSEL,0
P00D                              IOP0,0
P00OE                             OEP0,0
P00PU                             PUP0,0
P01ANS                            ANSEL,1
P01D                              IOP0,1
P01OE                             OEP0,1
P01PU                             PUP0,1
P02ANS                            ANSEL,2
P02D                              IOP0,2
P02OE                             OEP0,2
P02PU                             PUP0,2
P03ANS                            ANSEL,3
P03D                              IOP0,3
P03OE                             OEP0,3
P03PU                             PUP0,3
P04ANS                            ANSEL,4
P04D                              IOP0,4
P04OE                             OEP0,4
P04PU                             PUP0,4
P0HCON                            PUP0
P10D                              IOP1,0
P10OE                             OEP1,0
P10PU                             PUP1,0
P11D                              IOP1,1
P11OE                             OEP1,1
P11PU                             PUP1,1
P12ANS                            ANSEL,5
P12D                              IOP1,2
P12OE                             OEP1,2
P12PU                             PUP1,2
P13ANS                            ANSEL,6
P13D                              IOP1,3
P13OE                             OEP1,3
P13PU                             PUP1,3
P14D                              IOP1,4
P14OE                             OEP1,4
P14PU                             PUP1,4
P15D                              IOP1,5
P15OE                             OEP1,5
P15PU                             PUP1,5
P16D                              IOP1,6
P16OE                             OEP1,6
P16PU                             PUP1,6
P1HCON                            PUP1
PC0                               PCL,0
PC1                               PCL,1
PC2                               PCL,2
PC3                               PCL,3
PC4                               PCL,4
PC5                               PCL,5
PC6                               PCL,6
PC7                               PCL,7
PD                                MCR,4
PWM0OE                            T0CR,6
PWM1OE                            T1CR,6
STATUS                            PFLAG
STBH                              OSCM,4
STBL                              OSCM,5
T0C0                              T0CNT,0
T0C1                              T0CNT,1
T0C2                              T0CNT,2
T0C3                              T0CNT,3
T0C4                              T0CNT,4
T0C5                              T0CNT,5
T0C6                              T0CNT,6
T0C7                              T0CNT,7
T0DATA0                           T0DATA,0
T0DATA1                           T0DATA,1
T0DATA2                           T0DATA,2
T0DATA3                           T0DATA,3
T0DATA4                           T0DATA,4
T0DATA5                           T0DATA,5
T0DATA6                           T0DATA,6
T0DATA7                           T0DATA,7
T0IE                              INTE,0
T0IF                              INTF,0
T0LOAD0                           T0LOAD,0
T0LOAD1                           T0LOAD,1
T0LOAD2                           T0LOAD,2
T0LOAD3                           T0LOAD,3
T0LOAD4                           T0LOAD,4
T0LOAD5                           T0LOAD,5
T0LOAD6                           T0LOAD,6
T0LOAD7                           T0LOAD,7
T0PR0                             T0CR,0
T0PR1                             T0CR,1
T0PR2                             T0CR,2
T0PTS0                            T0CR,3
T0PTS1                            T0CR,4
T1C0                              T1CNT,0
T1C1                              T1CNT,1
T1C2                              T1CNT,2
T1C3                              T1CNT,3
T1C4                              T1CNT,4
T1C5                              T1CNT,5
T1C6                              T1CNT,6
T1C7                              T1CNT,7
T1DATA0                           T1DATA,0
T1DATA1                           T1DATA,1
T1DATA2                           T1DATA,2
T1DATA3                           T1DATA,3
T1DATA4                           T1DATA,4
T1DATA5                           T1DATA,5
T1DATA6                           T1DATA,6
T1DATA7                           T1DATA,7
T1IE                              INTE,1
T1IF                              INTF,1
T1LOAD0                           T1LOAD,0
T1LOAD1                           T1LOAD,1
T1LOAD2                           T1LOAD,2
T1LOAD3                           T1LOAD,3
T1LOAD4                           T1LOAD,4
T1LOAD5                           T1LOAD,5
T1LOAD6                           T1LOAD,6
T1LOAD7                           T1LOAD,7
T1PR0                             T1CR,0
T1PR1                             T1CR,1
T1PR2                             T1CR,2
T1PTS0                            T1CR,3
T1PTS1                            T1CR,4
TC0EN                             T0CR,7
TC1EN                             T1CR,7
TO                                MCR,5
VRS0                              ADCR1,0
VRS1                              ADCR1,1
VRS2                              ADCR1,2
Z                                 STATUS,2

Errors   :     0
Warnings :     0 reported,     0 suppressed
Messages :     0 reported,     0 suppressed

