============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 20 2025  07:46:12 pm
  Module:                 riscv_core
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

              Instance                      Module         Cell Count  Cell Area  Net Area   Combinational    Buffer   Inverter     Flop     Latch   Clock-Gate   Memory   Macro   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
riscv_core                                                      27072  86189.814 34069.326       59998.770  2574.576   4858.794  18757.674   0.000        0.000    0.000   0.000   120259.140 
  u_exec0_u_alu                      biriscv_alu                 1317   3804.408  1445.416        3499.686    57.114    247.608      0.000   0.000        0.000    0.000   0.000     5249.824 
  u_exec1_u_alu                      biriscv_alu_1167            1303   3533.544  1431.789        3205.224    73.530    254.790      0.000   0.000        0.000    0.000   0.000     4965.333 
  u_frontend_u_decode_genblk1.u_dec0 biriscv_decoder              184    667.242   166.225         592.002    11.286     63.954      0.000   0.000        0.000    0.000   0.000      833.467 
  u_frontend_u_decode_genblk1.u_dec1 biriscv_decoder_2471         140    527.022   132.148         474.354     5.472     47.196      0.000   0.000        0.000    0.000   0.000      659.170 
