-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s is
port (
    inD_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    inD_0_empty_n : IN STD_LOGIC;
    inD_0_read : OUT STD_LOGIC;
    inD_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    inD_1_empty_n : IN STD_LOGIC;
    inD_1_read : OUT STD_LOGIC;
    outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_0_full_n : IN STD_LOGIC;
    outD_0_write : OUT STD_LOGIC;
    outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_1_full_n : IN STD_LOGIC;
    outD_1_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of fft_top_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s is 
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_done : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read : STD_LOGIC;
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din : STD_LOGIC_VECTOR (63 downto 0);
    signal castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din : STD_LOGIC_VECTOR (63 downto 0);
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_ap_done : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_ap_ready : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle : STD_LOGIC;
    signal swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue : STD_LOGIC;
    signal ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start : STD_LOGIC := '0';
    signal fftStage_8_U0_p_fftInData_reOrdered_read : STD_LOGIC;
    signal fftStage_8_U0_outD_0_din : STD_LOGIC_VECTOR (31 downto 0);
    signal fftStage_8_U0_outD_0_write : STD_LOGIC;
    signal fftStage_8_U0_outD_1_din : STD_LOGIC_VECTOR (31 downto 0);
    signal fftStage_8_U0_outD_1_write : STD_LOGIC;
    signal fftStage_8_U0_ap_start : STD_LOGIC;
    signal fftStage_8_U0_ap_done : STD_LOGIC;
    signal fftStage_8_U0_ap_ready : STD_LOGIC;
    signal fftStage_8_U0_ap_idle : STD_LOGIC;
    signal fftStage_8_U0_ap_continue : STD_LOGIC;
    signal ap_sync_reg_fftStage_8_U0_ap_start : STD_LOGIC := '0';
    signal casted_output_full_n : STD_LOGIC;
    signal casted_output_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal casted_output_empty_n : STD_LOGIC;
    signal casted_output_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal casted_output_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal p_fftInData_reOrdered_full_n : STD_LOGIC;
    signal p_fftInData_reOrdered_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal p_fftInData_reOrdered_empty_n : STD_LOGIC;
    signal p_fftInData_reOrdered_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal p_fftInData_reOrdered_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inD_0_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        inD_0_empty_n : IN STD_LOGIC;
        inD_0_read : OUT STD_LOGIC;
        inD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        inD_1_empty_n : IN STD_LOGIC;
        inD_1_read : OUT STD_LOGIC;
        inD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        inD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        casted_output_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        casted_output_full_n : IN STD_LOGIC;
        casted_output_write : OUT STD_LOGIC;
        casted_output_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        casted_output_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component fft_top_swap_complex_ap_fixed_16_1_5_3_0_s IS
    port (
        casted_output_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        casted_output_empty_n : IN STD_LOGIC;
        casted_output_read : OUT STD_LOGIC;
        p_fftInData_reOrdered_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_fftInData_reOrdered_full_n : IN STD_LOGIC;
        p_fftInData_reOrdered_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component fft_top_fftStage_8 IS
    port (
        p_fftInData_reOrdered_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        p_fftInData_reOrdered_empty_n : IN STD_LOGIC;
        p_fftInData_reOrdered_read : OUT STD_LOGIC;
        outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_0_full_n : IN STD_LOGIC;
        outD_0_write : OUT STD_LOGIC;
        outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        outD_1_full_n : IN STD_LOGIC;
        outD_1_write : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component fft_top_fifo_w64_d8_D_x16 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;



begin
    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0 : component fft_top_castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start,
        ap_done => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_done,
        ap_continue => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue,
        ap_idle => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle,
        ap_ready => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready,
        inD_0_dout => inD_0_dout,
        inD_0_empty_n => inD_0_empty_n,
        inD_0_read => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read,
        inD_0_num_data_valid => ap_const_lv5_0,
        inD_0_fifo_cap => ap_const_lv5_0,
        inD_1_dout => inD_1_dout,
        inD_1_empty_n => inD_1_empty_n,
        inD_1_read => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read,
        inD_1_num_data_valid => ap_const_lv5_0,
        inD_1_fifo_cap => ap_const_lv5_0,
        casted_output_din => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din,
        casted_output_full_n => casted_output_full_n,
        casted_output_write => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write,
        casted_output_num_data_valid => casted_output_num_data_valid,
        casted_output_fifo_cap => casted_output_fifo_cap);

    swap_complex_ap_fixed_16_1_5_3_0_U0 : component fft_top_swap_complex_ap_fixed_16_1_5_3_0_s
    port map (
        casted_output_dout => casted_output_dout,
        casted_output_empty_n => casted_output_empty_n,
        casted_output_read => swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read,
        p_fftInData_reOrdered_din => swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din,
        p_fftInData_reOrdered_full_n => p_fftInData_reOrdered_full_n,
        p_fftInData_reOrdered_write => swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start,
        ap_done => swap_complex_ap_fixed_16_1_5_3_0_U0_ap_done,
        ap_ready => swap_complex_ap_fixed_16_1_5_3_0_U0_ap_ready,
        ap_idle => swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle,
        ap_continue => swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue);

    fftStage_8_U0 : component fft_top_fftStage_8
    port map (
        p_fftInData_reOrdered_dout => p_fftInData_reOrdered_dout,
        p_fftInData_reOrdered_empty_n => p_fftInData_reOrdered_empty_n,
        p_fftInData_reOrdered_read => fftStage_8_U0_p_fftInData_reOrdered_read,
        outD_0_din => fftStage_8_U0_outD_0_din,
        outD_0_full_n => outD_0_full_n,
        outD_0_write => fftStage_8_U0_outD_0_write,
        outD_1_din => fftStage_8_U0_outD_1_din,
        outD_1_full_n => outD_1_full_n,
        outD_1_write => fftStage_8_U0_outD_1_write,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fftStage_8_U0_ap_start,
        ap_done => fftStage_8_U0_ap_done,
        ap_ready => fftStage_8_U0_ap_ready,
        ap_idle => fftStage_8_U0_ap_idle,
        ap_continue => fftStage_8_U0_ap_continue);

    casted_output_U : component fft_top_fifo_w64_d8_D_x16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_din,
        if_full_n => casted_output_full_n,
        if_write => castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_casted_output_write,
        if_dout => casted_output_dout,
        if_empty_n => casted_output_empty_n,
        if_read => swap_complex_ap_fixed_16_1_5_3_0_U0_casted_output_read,
        if_num_data_valid => casted_output_num_data_valid,
        if_fifo_cap => casted_output_fifo_cap);

    p_fftInData_reOrdered_U : component fft_top_fifo_w64_d8_D_x16
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_din,
        if_full_n => p_fftInData_reOrdered_full_n,
        if_write => swap_complex_ap_fixed_16_1_5_3_0_U0_p_fftInData_reOrdered_write,
        if_dout => p_fftInData_reOrdered_dout,
        if_empty_n => p_fftInData_reOrdered_empty_n,
        if_read => fftStage_8_U0_p_fftInData_reOrdered_read,
        if_num_data_valid => p_fftInData_reOrdered_num_data_valid,
        if_fifo_cap => p_fftInData_reOrdered_fifo_cap);





    ap_sync_reg_fftStage_8_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_fftStage_8_U0_ap_start <= ap_const_logic_0;
            else
                if ((ap_start = ap_const_logic_1)) then 
                    ap_sync_reg_fftStage_8_U0_ap_start <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= ap_const_logic_0;
            else
                if ((ap_start = ap_const_logic_1)) then 
                    ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    ap_done <= fftStage_8_U0_ap_done;
    ap_idle <= (swap_complex_ap_fixed_16_1_5_3_0_U0_ap_idle and fftStage_8_U0_ap_idle and castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_idle);
    ap_ready <= castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_ready;
    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_continue <= ap_const_logic_1;
    castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= ap_start;
    fftStage_8_U0_ap_continue <= ap_continue;
    fftStage_8_U0_ap_start <= (ap_sync_reg_fftStage_8_U0_ap_start or ap_start);
    inD_0_read <= castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_0_read;
    inD_1_read <= castArrayS2Streaming_1024_2_complex_complex_ap_fixed_16_1_5_3_0_U0_inD_1_read;
    outD_0_din <= fftStage_8_U0_outD_0_din;
    outD_0_write <= fftStage_8_U0_outD_0_write;
    outD_1_din <= fftStage_8_U0_outD_1_din;
    outD_1_write <= fftStage_8_U0_outD_1_write;
    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_continue <= ap_const_logic_1;
    swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start <= (ap_sync_reg_swap_complex_ap_fixed_16_1_5_3_0_U0_ap_start or ap_start);
end behav;
