# //  Questa Sim-64
# //  Version 10.2c_5 linux_x86_64 Nov 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
project open /afs/tu-berlin.de/home/v/vincenthp2603/irb-ubuntu/HardwarePratikum/HardwarePRK-SoSe20/Blatt06/Vivado_WORK/Tutorial/project6
# Loading project project6
vcom -work ./work/ ./src/ArmRegisterBitAdder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmRegisterBitAdder_TB
# -- Compiling architecture testbench of ArmRegisterBitAdder_tb
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(73): near ";": expecting ':'
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(90): Illegal use of range.
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(98): (vcom-1136) Unknown identifier "NR_OF_ERRORS".
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(98): (vcom-1136) Unknown identifier "NR_OF_ERRORS".
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(98): Bad right hand side (infix expression) in variable assignment.
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(104): (vcom-1136) Unknown identifier "NR_OF_ERRORS".
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(104): Type error resolving infix expression ">" as type std.STANDARD.BOOLEAN.
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(105): (vcom-1136) Unknown identifier "NR_OF_ERRORS".
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(108): near "end": expecting ';'
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(114): near "process": expecting IF
# /afs/tu-berlin.de/units/Fak_IV/aes/tools/mentor/questasim/linux_x86_64/vcom failed.
vcom -work ./work/ ./src/ArmRegisterBitAdder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmRegisterBitAdder_TB
# -- Compiling architecture testbench of ArmRegisterBitAdder_tb
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(90): Illegal use of range.
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(108): near "end": expecting ';'
# ** Error: ./src/ArmRegisterBitAdder_tb.vhd(114): near "process": expecting IF
# /afs/tu-berlin.de/units/Fak_IV/aes/tools/mentor/questasim/linux_x86_64/vcom failed.
vcom -work ./work/ ./src/ArmRegisterBitAdder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmRegisterBitAdder_TB
# -- Compiling architecture testbench of ArmRegisterBitAdder_tb
vsim -voptargs=+acc work.armregisterbitadder_tb
# vsim -voptargs=+acc work.armregisterbitadder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armtypes(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armregisterbitadder_tb(testbench)
# Loading work.armregisterbitadder(structure)
run -all
# ** Note: Test case: 1 : 0000000000000000
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 2 : 0000000000000001
#    Time: 132 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 3 : 0000000000010001
#    Time: 153 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 4 : 0000000100010001
#    Time: 174 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 5 : 0001000100010001
#    Time: 195 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 6 : 0000000000001111
#    Time: 216 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 7 : 0000000011111111
#    Time: 237 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 8 : 0000111111111111
#    Time: 258 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 9 : 1111111111111111
#    Time: 279 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 10 : 0001101000101011
#    Time: 300 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 11 : 0011110001001101
#    Time: 321 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 12 : 0101111001101111
#    Time: 342 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 13 : 1010101111001101
#    Time: 363 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 14 : 0000011100000110
#    Time: 384 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 15 : 0010011000000011
#    Time: 405 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 16 : 1100101011111110
#    Time: 426 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Funktionstest bestanden.
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 436 ns  Iteration: 0  Process: /armregisterbitadder_tb/tb File: ./src/ArmRegisterBitAdder_tb.vhd
# Break in Process tb at ./src/ArmRegisterBitAdder_tb.vhd line 111
vcom -work ./work/ ./src/ArmRegisterBitAdder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmRegisterBitAdder_TB
# -- Compiling architecture testbench of ArmRegisterBitAdder_tb
run -all
restart -f
# Loading work.armregisterbitadder_tb(testbench)
run -all
# ** Note: Test case: 1 : 0000000000000000
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Error: Die Anzahl der gesetzten Bits stimmen nicht Ã¼berein
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Erwartet: 1
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Erwartet: 0
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 2 : 0000000000000001
#    Time: 132 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 3 : 0000000000010001
#    Time: 153 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 4 : 0000000100010001
#    Time: 174 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 5 : 0001000100010001
#    Time: 195 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 6 : 0000000000001111
#    Time: 216 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 7 : 0000000011111111
#    Time: 237 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 8 : 0000111111111111
#    Time: 258 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 9 : 1111111111111111
#    Time: 279 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 10 : 0001101000101011
#    Time: 300 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 11 : 0011110001001101
#    Time: 321 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 12 : 0101111001101111
#    Time: 342 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 13 : 1010101111001101
#    Time: 363 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 14 : 0000011100000110
#    Time: 384 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 15 : 0010011000000011
#    Time: 405 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 16 : 1100101011111110
#    Time: 426 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Funktionstest nicht bestanden: 1 Fehler.
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 436 ns  Iteration: 0  Process: /armregisterbitadder_tb/tb File: ./src/ArmRegisterBitAdder_tb.vhd
# Break in Process tb at ./src/ArmRegisterBitAdder_tb.vhd line 111
vcom -work ./work/ ./src/ArmRegisterBitAdder_tb.vhd
# QuestaSim-64 vcom 10.2c_5 Compiler 2013.11 Nov 19 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ArmTypes
# -- Loading package ArmConfiguration
# -- Loading package ArmFilePaths
# -- Loading package TB_Tools
# -- Compiling entity ArmRegisterBitAdder_TB
# -- Compiling architecture testbench of ArmRegisterBitAdder_tb
vsim -voptargs=+acc work.armregisterbitadder_tb
# vsim -voptargs=+acc work.armregisterbitadder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.armtypes(body)
# Loading work.armconfiguration
# Loading work.armfilepaths(body)
# Loading work.tb_tools(body)
# Loading work.armregisterbitadder_tb(testbench)
# Loading work.armregisterbitadder(structure)
run -all
# ** Note: Test case: 1 : 0000000000000000
#    Time: 111 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 2 : 0000000000000001
#    Time: 132 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 3 : 0000000000010001
#    Time: 153 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 4 : 0000000100010001
#    Time: 174 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 5 : 0001000100010001
#    Time: 195 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 6 : 0000000000001111
#    Time: 216 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 7 : 0000000011111111
#    Time: 237 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 8 : 0000111111111111
#    Time: 258 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 9 : 1111111111111111
#    Time: 279 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 10 : 0001101000101011
#    Time: 300 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 11 : 0011110001001101
#    Time: 321 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 12 : 0101111001101111
#    Time: 342 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 13 : 1010101111001101
#    Time: 363 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 14 : 0000011100000110
#    Time: 384 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 15 : 0010011000000011
#    Time: 405 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Test case: 16 : 1100101011111110
#    Time: 426 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: Funktionstest bestanden.
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Note: --------------------------------------------------------------------------------
#    Time: 436 ns  Iteration: 0  Instance: /armregisterbitadder_tb
# ** Failure:  EOT (END OF TEST) - Diese Fehlermeldung stoppt den Simulator unabhaengig von tatsaechlich aufgetretenen Fehlern!
#    Time: 436 ns  Iteration: 0  Process: /armregisterbitadder_tb/tb File: ./src/ArmRegisterBitAdder_tb.vhd
# Break in Process tb at ./src/ArmRegisterBitAdder_tb.vhd line 111
