<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3952" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3952{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3952{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3952{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3952{left:95px;bottom:1088px;}
#t5_3952{left:121px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3952{left:95px;bottom:1063px;}
#t7_3952{left:121px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3952{left:95px;bottom:1039px;}
#t9_3952{left:121px;bottom:1039px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ta_3952{left:95px;bottom:1014px;}
#tb_3952{left:121px;bottom:1014px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tc_3952{left:95px;bottom:991px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_3952{left:69px;bottom:965px;}
#te_3952{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#tf_3952{left:371px;bottom:969px;letter-spacing:-0.13px;word-spacing:-0.96px;}
#tg_3952{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#th_3952{left:95px;bottom:935px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3952{left:95px;bottom:918px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tj_3952{left:69px;bottom:892px;}
#tk_3952{left:95px;bottom:895px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tl_3952{left:373px;bottom:895px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tm_3952{left:95px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tn_3952{left:95px;bottom:862px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#to_3952{left:69px;bottom:835px;}
#tp_3952{left:95px;bottom:839px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#tq_3952{left:296px;bottom:839px;letter-spacing:-0.13px;word-spacing:-1.42px;}
#tr_3952{left:671px;bottom:839px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#ts_3952{left:804px;bottom:839px;letter-spacing:-0.1px;word-spacing:-1.43px;}
#tt_3952{left:95px;bottom:822px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tu_3952{left:95px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3952{left:69px;bottom:779px;}
#tw_3952{left:95px;bottom:782px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tx_3952{left:274px;bottom:782px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ty_3952{left:69px;bottom:724px;letter-spacing:0.13px;}
#tz_3952{left:151px;bottom:724px;letter-spacing:0.17px;word-spacing:0.01px;}
#t10_3952{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#t11_3952{left:69px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t12_3952{left:481px;bottom:683px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t13_3952{left:581px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t14_3952{left:69px;bottom:666px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t15_3952{left:69px;bottom:640px;}
#t16_3952{left:95px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.96px;}
#t17_3952{left:297px;bottom:643px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t18_3952{left:549px;bottom:643px;}
#t19_3952{left:557px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t1a_3952{left:95px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_3952{left:95px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.37px;}
#t1c_3952{left:69px;bottom:583px;}
#t1d_3952{left:95px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1e_3952{left:306px;bottom:587px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1f_3952{left:631px;bottom:587px;}
#t1g_3952{left:640px;bottom:587px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1h_3952{left:95px;bottom:570px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1i_3952{left:95px;bottom:553px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1j_3952{left:69px;bottom:527px;}
#t1k_3952{left:95px;bottom:530px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_3952{left:304px;bottom:530px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1m_3952{left:628px;bottom:530px;}
#t1n_3952{left:638px;bottom:530px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1o_3952{left:95px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1p_3952{left:95px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1q_3952{left:69px;bottom:470px;}
#t1r_3952{left:95px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_3952{left:310px;bottom:474px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1t_3952{left:635px;bottom:474px;}
#t1u_3952{left:644px;bottom:474px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#t1v_3952{left:95px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1w_3952{left:95px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1x_3952{left:69px;bottom:415px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#t1y_3952{left:648px;bottom:415px;letter-spacing:-0.12px;word-spacing:-1.12px;}
#t1z_3952{left:69px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t20_3952{left:69px;bottom:382px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t21_3952{left:69px;bottom:365px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t22_3952{left:69px;bottom:313px;letter-spacing:0.14px;}
#t23_3952{left:151px;bottom:313px;letter-spacing:0.16px;word-spacing:0.01px;}
#t24_3952{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#t25_3952{left:69px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t26_3952{left:69px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.43px;}

.s1_3952{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3952{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3952{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3952{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3952{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3952{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3952" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3952Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3952" style="-webkit-user-select: none;"><object width="935" height="1210" data="3952/3952.svg" type="image/svg+xml" id="pdf3952" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3952" class="t s1_3952">25-16 </span><span id="t2_3952" class="t s1_3952">Vol. 3C </span>
<span id="t3_3952" class="t s2_3952">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3952" class="t s3_3952">— </span><span id="t5_3952" class="t s3_3952">EOI_EXIT0 contains bits for vectors from 0 (bit 0) to 63 (bit 63). </span>
<span id="t6_3952" class="t s3_3952">— </span><span id="t7_3952" class="t s3_3952">EOI_EXIT1 contains bits for vectors from 64 (bit 0) to 127 (bit 63). </span>
<span id="t8_3952" class="t s3_3952">— </span><span id="t9_3952" class="t s3_3952">EOI_EXIT2 contains bits for vectors from 128 (bit 0) to 191 (bit 63). </span>
<span id="ta_3952" class="t s3_3952">— </span><span id="tb_3952" class="t s3_3952">EOI_EXIT3 contains bits for vectors from 192 (bit 0) to 255 (bit 63). </span>
<span id="tc_3952" class="t s3_3952">See Section 30.1.4 for more information on the use of this field. </span>
<span id="td_3952" class="t s4_3952">• </span><span id="te_3952" class="t s5_3952">Posted-interrupt notification vector </span><span id="tf_3952" class="t s3_3952">(16 bits). This field is supported only on processors that support the 1- </span>
<span id="tg_3952" class="t s3_3952">setting of the “process posted interrupts” VM-execution control. Its low 8 bits contain the interrupt vector that </span>
<span id="th_3952" class="t s3_3952">is used to notify a logical processor that virtual interrupts have been posted. See Section 30.6 for more </span>
<span id="ti_3952" class="t s3_3952">information on the use of this field. </span>
<span id="tj_3952" class="t s4_3952">• </span><span id="tk_3952" class="t s5_3952">Posted-interrupt descriptor address </span><span id="tl_3952" class="t s3_3952">(64 bits). This field is supported only on processors that support the 1- </span>
<span id="tm_3952" class="t s3_3952">setting of the “process posted interrupts” VM-execution control. It is the physical address of a 64-byte aligned </span>
<span id="tn_3952" class="t s3_3952">posted interrupt descriptor. See Section 30.6 for more information on the use of this field. </span>
<span id="to_3952" class="t s4_3952">• </span><span id="tp_3952" class="t s5_3952">PID-pointer table address </span><span id="tq_3952" class="t s3_3952">(64 bits). This field contains the physical address of the </span><span id="tr_3952" class="t s5_3952">PID-pointer table</span><span id="ts_3952" class="t s3_3952">. If the </span>
<span id="tt_3952" class="t s3_3952">“IPI virtualization” VM-execution control is 1, the logical processor uses entries in this table to virtualize IPIs. </span>
<span id="tu_3952" class="t s3_3952">See Section 30.1.6. </span>
<span id="tv_3952" class="t s4_3952">• </span><span id="tw_3952" class="t s5_3952">Last PID-pointer index </span><span id="tx_3952" class="t s3_3952">(16 bits). This field contains the index of the last entry in the PID-pointer table. </span>
<span id="ty_3952" class="t s6_3952">25.6.9 </span><span id="tz_3952" class="t s6_3952">MSR-Bitmap Address </span>
<span id="t10_3952" class="t s3_3952">On processors that support the 1-setting of the “use MSR bitmaps” VM-execution control, the VM-execution control </span>
<span id="t11_3952" class="t s3_3952">fields include the 64-bit physical address of four contiguous </span><span id="t12_3952" class="t s5_3952">MSR bitmaps</span><span id="t13_3952" class="t s3_3952">, which are each 1-KByte in size. This </span>
<span id="t14_3952" class="t s3_3952">field does not exist on processors that do not support the 1-setting of that control. The four bitmaps are: </span>
<span id="t15_3952" class="t s4_3952">• </span><span id="t16_3952" class="t s5_3952">Read bitmap for low MSRs </span><span id="t17_3952" class="t s3_3952">(located at the MSR-bitmap address)</span><span id="t18_3952" class="t s5_3952">. </span><span id="t19_3952" class="t s3_3952">This contains one bit for each MSR address </span>
<span id="t1a_3952" class="t s3_3952">in the range 00000000H to 00001FFFH. The bit determines whether an execution of RDMSR applied to that </span>
<span id="t1b_3952" class="t s3_3952">MSR causes a VM exit. </span>
<span id="t1c_3952" class="t s4_3952">• </span><span id="t1d_3952" class="t s5_3952">Read bitmap for high MSRs </span><span id="t1e_3952" class="t s3_3952">(located at the MSR-bitmap address plus 1024)</span><span id="t1f_3952" class="t s5_3952">. </span><span id="t1g_3952" class="t s3_3952">This contains one bit for each </span>
<span id="t1h_3952" class="t s3_3952">MSR address in the range C0000000H toC0001FFFH. The bit determines whether an execution of RDMSR </span>
<span id="t1i_3952" class="t s3_3952">applied to that MSR causes a VM exit. </span>
<span id="t1j_3952" class="t s4_3952">• </span><span id="t1k_3952" class="t s5_3952">Write bitmap for low MSRs </span><span id="t1l_3952" class="t s3_3952">(located at the MSR-bitmap address plus 2048)</span><span id="t1m_3952" class="t s5_3952">. </span><span id="t1n_3952" class="t s3_3952">This contains one bit for each </span>
<span id="t1o_3952" class="t s3_3952">MSR address in the range 00000000H to 00001FFFH. The bit determines whether an execution of WRMSR </span>
<span id="t1p_3952" class="t s3_3952">applied to that MSR causes a VM exit. </span>
<span id="t1q_3952" class="t s4_3952">• </span><span id="t1r_3952" class="t s5_3952">Write bitmap for high MSRs </span><span id="t1s_3952" class="t s3_3952">(located at the MSR-bitmap address plus 3072)</span><span id="t1t_3952" class="t s5_3952">. </span><span id="t1u_3952" class="t s3_3952">This contains one bit for each </span>
<span id="t1v_3952" class="t s3_3952">MSR address in the range C0000000H toC0001FFFH. The bit determines whether an execution of WRMSR </span>
<span id="t1w_3952" class="t s3_3952">applied to that MSR causes a VM exit. </span>
<span id="t1x_3952" class="t s3_3952">A logical processor uses these bitmaps if and only if the “use MSR bitmaps” control is </span><span id="t1y_3952" class="t s3_3952">1. If the bitmaps are used, an </span>
<span id="t1z_3952" class="t s3_3952">execution of RDMSR or WRMSR causes a VM exit if the value of RCX is in neither of the ranges covered by the </span>
<span id="t20_3952" class="t s3_3952">bitmaps or if the appropriate bit in the MSR bitmaps (corresponding to the instruction and the RCX value) is 1. See </span>
<span id="t21_3952" class="t s3_3952">Section 26.1.3 for details. If the bitmaps are used, their address must be 4-KByte aligned. </span>
<span id="t22_3952" class="t s6_3952">25.6.10 </span><span id="t23_3952" class="t s6_3952">Executive-VMCS Pointer </span>
<span id="t24_3952" class="t s3_3952">The executive-VMCS pointer is a 64-bit field used in the dual-monitor treatment of system-management interrupts </span>
<span id="t25_3952" class="t s3_3952">(SMIs) and system-management mode (SMM). SMM VM exits save this field as described in Section 32.15.2. </span>
<span id="t26_3952" class="t s3_3952">VM entries that return from SMM use this field as described in Section 32.15.4. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
