[{"DBLP title": "On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat).", "DBLP authors": ["Michael P. Caffrey", "Keith Morgan", "Diane Roussel-Dupre", "Scott Robinson", "Anthony Nelson", "Anthony Salazar", "Michael J. Wirthlin", "William Howes", "Daniel Richins"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.22", "OA papers": [{"PaperId": "https://openalex.org/W2153930259", "PaperTitle": "On-Orbit Flight Results from the Reconfigurable Cibola Flight Experiment Satellite (CFESat)", "Year": 2009, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"Los Alamos National Laboratory": 6.0, "Brigham Young University": 3.0}, "Authors": ["Michael Caffrey", "Keith M. Morgan", "Diane Roussel-Dupre", "Scott K. Robinson", "Anthony J. Nelson", "Anthony Salazar", "Michael Wirthlin", "William E. Howes", "Daniel Richins"]}]}, {"DBLP title": "Accelerating Cosmological Data Analysis with FPGAs.", "DBLP authors": ["Volodymyr V. Kindratenko", "Robert J. Brunner"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.12", "OA papers": [{"PaperId": "https://openalex.org/W2113308450", "PaperTitle": "Accelerating Cosmological Data Analysis with FPGAs", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Volodymyr Kindratenko", "Robert J. Brunner"]}]}, {"DBLP title": "FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider.", "DBLP authors": ["Anthony E. Gregerson", "Amin Farmahini Farahani", "Ben Buchli", "Steve Naumov", "Michail Bachtis", "Katherine Compton", "Michael J. Schulte", "Wesley H. Smith", "Sridhara Dasu"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.33", "OA papers": [{"PaperId": "https://openalex.org/W2103325106", "PaperTitle": "FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Wisconsin\u2013Madison": 9.0}, "Authors": ["Anthony Gregerson", "Amin Farmahini-Farahani", "Ben Buchli", "Steve Naumov", "Michail Bachtis", "Katherine Compton", "Michael J. Schulte", "Wesley H Smith", "Sridhara Dasu"]}]}, {"DBLP title": "Accelerating Quadrature Methods for Option Valuation.", "DBLP authors": ["Anson H. T. Tse", "David B. Thomas", "Wayne Luk"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.36", "OA papers": [{"PaperId": "https://openalex.org/W2165142572", "PaperTitle": "Accelerating Quadrature Methods for Option Valuation", "Year": 2009, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Imperial College London": 3.0}, "Authors": ["Anson H.T. Tse", "David Thomas", "Wayne Luk"]}]}, {"DBLP title": "Accelerating SPICE Model-Evaluation using FPGAs.", "DBLP authors": ["Nachiket Kapre", "Andr\u00e9 DeHon"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.14", "OA papers": [{"PaperId": "https://openalex.org/W2155946985", "PaperTitle": "Accelerating SPICE Model-Evaluation using FPGAs", "Year": 2009, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"California Institute of Technology": 1.0, "University of Pennsylvania": 1.0}, "Authors": ["Nachiket Kapre", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.46", "OA papers": [{"PaperId": "https://openalex.org/W2170942403", "PaperTitle": "FPGA Accelerated Simulation of Biologically Plausible Spiking Neural Networks", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"Imperial College London": 2.0}, "Authors": ["David Thomas", "Wayne Luk"]}]}, {"DBLP title": "Generic Software Framework for Adaptive Applications on FPGAs.", "DBLP authors": ["Suhaib A. Fahmy", "Jorg Lotze", "Juanjo Noguera", "Linda Doyle", "Robert Esser"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.6", "OA papers": [{"PaperId": "https://openalex.org/W2104681270", "PaperTitle": "Generic Software Framework for Adaptive Applications on FPGAs", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Trinity College Dublin": 3.0, "Xilinx (United States)": 2.0}, "Authors": ["Suhaib A. Fahmy", "Jorg Lotze", "Juanjo Noguera", "Linda Doyle", "Robert Esser"]}]}, {"DBLP title": "Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking.", "DBLP authors": ["Kyle Rupnow", "Wenyin Fu", "Katherine Compton"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.30", "OA papers": [{"PaperId": "https://openalex.org/W2095967702", "PaperTitle": "Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Kyle Rupnow", "Wenyin Fu", "Katherine Compton"]}]}, {"DBLP title": "Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems.", "DBLP authors": ["Amir Hossein Gholamipour", "Hamid Eslami", "Ahmed M. Eltawil", "Fadi J. Kurdahi"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.39", "OA papers": [{"PaperId": "https://openalex.org/W2170235285", "PaperTitle": "Size-Reconfiguration Delay Tradeoffs for a Class of DSP Blocks in Multi-mode Communication Systems", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Irvine": 4.0}, "Authors": ["Amir Hossein Gholamipour", "H. Eslami", "Ahmed M. Eltawil", "Fadi J. Kurdahi"]}]}, {"DBLP title": "CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-Filtering.", "DBLP authors": ["Jin H. Park", "Yunfei Qiu", "Martin C. Herbordt"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.27", "OA papers": [{"PaperId": "https://openalex.org/W2159224090", "PaperTitle": "CAAD BLASTP: NCBI BLASTP Accelerated with FPGA-Based Accelerated Pre-Filtering", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Boston University": 3.0}, "Authors": ["Jin Bae Park", "Yunfei Qiu", "Martin C. Herbordt"]}]}, {"DBLP title": "RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function.", "DBLP authors": ["Siddhartha Datta", "Parag Beeraka", "Ron Sass"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.15", "OA papers": [{"PaperId": "https://openalex.org/W2106318735", "PaperTitle": "RC-BLASTn: Implementation and Evaluation of the BLASTn Scan Function", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of North Carolina at Charlotte": 2.0, "Advanced Micro Devices (United Kingdom)": 1.0}, "Authors": ["Siddhartha Datta", "Parag Beeraka", "Ron Sass"]}]}, {"DBLP title": "Multi-Core Architecture on FPGA for Large Dictionary String Matching.", "DBLP authors": ["Qingbo Wang", "Viktor K. Prasanna"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.43", "OA papers": [{"PaperId": "https://openalex.org/W2118681606", "PaperTitle": "Multi-Core Architecture on FPGA for Large Dictionary String Matching", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Qingbo Wang", "Viktor K. Prasanna"]}]}, {"DBLP title": "Memory-Efficient Pipelined Architecture for Large-Scale String Matching.", "DBLP authors": ["Yi-Hua Edward Yang", "Viktor K. Prasanna"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.17", "OA papers": [{"PaperId": "https://openalex.org/W2134836817", "PaperTitle": "Memory-Efficient Pipelined Architecture for Large-Scale String Matching", "Year": 2009, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Yihua Yang", "Viktor K. Prasanna"]}]}, {"DBLP title": "A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines.", "DBLP authors": ["Srihari Cadambi", "Igor Durdanovic", "Venkata Jakkula", "Murugan Sankaradass", "Eric Cosatto", "Srimat T. Chakradhar", "Hans Peter Graf"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.34", "OA papers": [{"PaperId": "https://openalex.org/W2161238936", "PaperTitle": "A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines", "Year": 2009, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"NEC Laboratories America Inc, Princeton, NJ, USA#TAB#": 7.0}, "Authors": ["Srihari Cadambi", "Igor Durdanovic", "Venkata Jakkula", "Murugan Sankaradass", "Eric Cosatto", "Srimat Chakradhar", "Hans Graf"]}]}, {"DBLP title": "Application Specific Customization and Scalability of Soft Multiprocessors.", "DBLP authors": ["Deepak Unnikrishnan", "Jia Zhao", "Russell Tessier"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.41", "OA papers": [{"PaperId": "https://openalex.org/W2154881179", "PaperTitle": "Application Specific Customization and Scalability of Soft Multiprocessors", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Massachusetts Amherst": 3.0}, "Authors": ["Deepak Unnikrishnan", "Jia Zhao", "Russell Tessier"]}]}, {"DBLP title": "Benchmarking Reconfigurable Architectures in the Mobile Domain.", "DBLP authors": ["Peter Jamieson", "Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung", "Tero Rissa", "Teemu Pitk\u00e4nen"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.13", "OA papers": [{"PaperId": "https://openalex.org/W2137118189", "PaperTitle": "Benchmarking Reconfigurable Architectures in the Mobile Domain", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Imperial College London": 4.0, "Nokia Devices R&D, CA, USA": 1.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["Peter Jamieson", "Tobias Becker", "Wayne Luk", "Peter Y. K. Cheung", "Tero Rissa", "Teemu Pitk\u00e4nen"]}]}, {"DBLP title": "Optical Flow on the Ambric Massively Parallel Processor Array (MPPA).", "DBLP authors": ["Brad L. Hutchings", "Brent E. Nelson", "Stephen West", "Reed Curtis"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.21", "OA papers": [{"PaperId": "https://openalex.org/W2117005185", "PaperTitle": "Optical Flow on the Ambric Massively Parallel Processor Array (MPPA)", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Brigham Young University": 4.0}, "Authors": ["Brad Hutchings", "Brent D. Nelson", "Stephen C. West", "Reed Curtis"]}]}, {"DBLP title": "Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators.", "DBLP authors": ["Nikolaos Bellas", "Sek M. Chai", "Malcolm Dwyer", "Dan Linzmeier"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.16", "OA papers": [{"PaperId": "https://openalex.org/W2164807548", "PaperTitle": "Real-Time Fisheye Lens Distortion Correction Using Automatically Generated Streaming Accelerators", "Year": 2009, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Thessaly": 1.0, "Motorola (United States)": 3.0}, "Authors": ["Nikolaos Bellas", "Sek M. Chai", "Malcolm R. Dwyer", "Daniel A. Linzmeier"]}]}, {"DBLP title": "FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy.", "DBLP authors": ["Jason Luu", "Keith Redmond", "William Lo", "Paul Chow", "Lothar Lilge", "Jonathan Rose"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.24", "OA papers": [{"PaperId": "https://openalex.org/W2101874826", "PaperTitle": "FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Toronto": 5.0, "Ontario Institute for Cancer Research": 1.0}, "Authors": ["Jason Luu", "Keith Redmond", "William Yat Wai Lo", "Paul Chow", "Lothar Lilge", "Jonathan Rose"]}]}, {"DBLP title": "Scalable High Throughput and Power Efficient IP-Lookup on FPGA.", "DBLP authors": ["Hoang Le", "Viktor K. Prasanna"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.42", "OA papers": [{"PaperId": "https://openalex.org/W2151567632", "PaperTitle": "Scalable High Throughput and Power Efficient IP-Lookup on FPGA", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Hoang M. Le", "Viktor K. Prasanna"]}]}, {"DBLP title": "Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems.", "DBLP authors": ["Paul Edward McKechnie", "Michaela Blott", "Wim Vanderbauwhede"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.31", "OA papers": [{"PaperId": "https://openalex.org/W2099066428", "PaperTitle": "Architectural Comparison of Instruments for Transaction Level Monitoring of FPGA-Based Packet Processing Systems", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Inst. for Syst. Level Integration, Livingston, UK": 1.0, "Xilinx (Ireland)": 1.0, "University of Glasgow": 1.0}, "Authors": ["Paul McKechnie", "Michaela Blott", "Wim Vanderbauwhede"]}]}, {"DBLP title": "A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs.", "DBLP authors": ["Guiming Wu", "Yong Dou", "Yuanwu Lei", "Jie Zhou", "Miao Wang", "Jingfei Jiang"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.11", "OA papers": [{"PaperId": "https://openalex.org/W2132633136", "PaperTitle": "A Fine-grained Pipelined Implementation of the LINPACK Benchmark on FPGAs", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National University of Defense Technology": 6.0}, "Authors": ["Guiming Wu", "Yong Dou", "Yuanwu Lei", "Jie Zhou", "Miao Wang", "Jingfei Jiang"]}]}, {"DBLP title": "Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable Devices.", "DBLP authors": ["Samuel Antao", "Ricardo Chaves", "Leonel Sousa"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.18", "OA papers": [{"PaperId": "https://openalex.org/W2154677852", "PaperTitle": "Compact and Flexible Microcoded Elliptic Curve Processor for Reconfigurable Devices", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {}, "Authors": ["Samuel Antao", "Ricardo Chaves", "Leonel Sousa"]}]}, {"DBLP title": "Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes.", "DBLP authors": ["David DuBois", "Andrew DuBois", "Thomas Boorman", "Carolyn Connor Davenport"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.26", "OA papers": [{"PaperId": "https://openalex.org/W2126328609", "PaperTitle": "Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Los Alamos National Laboratory": 4.0}, "Authors": ["David Dubois", "Andrew J. DuBois", "Thomas Boorman", "Carolyn Connor"]}]}, {"DBLP title": "More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive Control.", "DBLP authors": ["Antonio Roldao Lopes", "Amir Shahzad", "George A. Constantinides", "Eric C. Kerrigan"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.19", "OA papers": [{"PaperId": "https://openalex.org/W2165932779", "PaperTitle": "More Flops or More Precision? Accuracy Parameterizable Linear Equation Solvers for Model Predictive Control", "Year": 2009, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Imperial College London": 4.0}, "Authors": ["Antonio Roldao-Lopes", "Amir Shahzad", "George A. Constantinides", "Eric C. Kerrigan"]}]}, {"DBLP title": "In-situ FPGA Debug Driven by On-Board Microcontroller.", "DBLP authors": ["Zachary K. Baker", "Joshua S. Monson"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.9", "OA papers": [{"PaperId": "https://openalex.org/W2147650830", "PaperTitle": "In-situ FPGA Debug Driven by On-Board Microcontroller", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Los Alamos National Laboratory": 2.0}, "Authors": ["Zachary G. Baker", "Joshua S. Monson"]}]}, {"DBLP title": "Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient.", "DBLP authors": ["Jason D. Bakos", "Krishna K. Nagar"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.44", "OA papers": [{"PaperId": "https://openalex.org/W2122485368", "PaperTitle": "Exploiting Matrix Symmetry to Improve FPGA-Accelerated Conjugate Gradient", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of South Carolina": 2.0}, "Authors": ["Jason D. Bakos", "Krishna K. Nagar"]}]}, {"DBLP title": "Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable Computer.", "DBLP authors": ["Jong-Ho Byun", "Arun Ravindran", "Arindam Mukherjee", "Bharat Joshi", "David Chassin"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.23", "OA papers": [{"PaperId": "https://openalex.org/W2150778674", "PaperTitle": "Accelerating the Gauss-Seidel Power Flow Solver on a High Performance Reconfigurable Computer", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of North Carolina at Charlotte": 4.0, "Pacific Northwest National Laboratory": 1.0}, "Authors": ["Jong-Ho Byun", "Arun V. Ravindran", "Arindam Mukherjee", "Bharat H. Joshi", "David P. Chassin"]}]}, {"DBLP title": "Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization.", "DBLP authors": ["Jason Cong", "Karthik Gururaj", "Bin Liu", "Chunyue Liu", "Zhiru Zhang", "Sheng Zhou", "Yi Zou"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.35", "OA papers": [{"PaperId": "https://openalex.org/W2142252430", "PaperTitle": "Evaluation of Static Analysis Techniques for Fixed-Point Precision Optimization", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, Los Angeles": 5.0, "AutoESL Design Technol., Los Angeles, CA, USA": 2.0}, "Authors": ["Jason Cong", "Karthik Gururaj", "Bin Liu", "Chunyue Liu", "Zhiru Zhang", "Sheng Zhou", "Yi Zou"]}]}, {"DBLP title": "A Packet Generator on the NetFPGA Platform.", "DBLP authors": ["G. Adam Covington", "Glen Gibb", "John W. Lockwood", "Nick McKeown"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.29", "OA papers": [{"PaperId": "https://openalex.org/W2144093191", "PaperTitle": "A Packet Generator on the NetFPGA Platform", "Year": 2009, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"Stanford University": 4.0}, "Authors": ["G. Adam Covington", "Glen Gibb", "John W. Lockwood", "Nick McKeown"]}]}, {"DBLP title": "Shared Memory Cache Organizations for Reconfigurable Computing Systems.", "DBLP authors": ["Philip Garcia", "Katherine Compton"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.28", "OA papers": [{"PaperId": "https://openalex.org/W2112833652", "PaperTitle": "Shared Memory Cache Organizations for Reconfigurable Computing Systems", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Wisconsin\u2013Madison": 2.0}, "Authors": ["Philip Garcia", "Katherine Compton"]}]}, {"DBLP title": "Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks.", "DBLP authors": ["Rafael Garc\u00eda", "Ann Gordon-Ross", "Alan D. George"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.45", "OA papers": [{"PaperId": "https://openalex.org/W2141142295", "PaperTitle": "Exploiting Partially Reconfigurable FPGAs for Situation-Based Reconfiguration in Wireless Sensor Networks", "Year": 2009, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Rafael Galindo Garcia", "Ann Gordon-Ross", "Alan D. George"]}]}, {"DBLP title": "Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants.", "DBLP authors": ["Miaoqing Huang", "Vikram K. Narayana", "Tarek A. El-Ghazawi"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.20", "OA papers": [{"PaperId": "https://openalex.org/W2108404227", "PaperTitle": "Efficient Mapping of Hardware Tasks on Reconfigurable Computers Using Libraries of Architecture Variants", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"George Washington University": 3.0}, "Authors": ["Miaoqing Huang", "Vikram K. Narayana", "Tarek El-Ghazawi"]}]}, {"DBLP title": "Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfiguralble Systems.", "DBLP authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.40", "OA papers": [{"PaperId": "https://openalex.org/W2162934117", "PaperTitle": "Minimizing Internal Fragmentation by Fine-Grained Two-Dimensional Module Placement for Runtime Reconfiguralble Systems", "Year": 2009, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Erlangen-Nuremberg": 3.0}, "Authors": ["Dirk Koch", "Christian Beckhoff", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUs.", "DBLP authors": ["Holger Lange", "Florian Stock", "Andreas Koch", "Dietmar Hildenbrand"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.8", "OA papers": [{"PaperId": "https://openalex.org/W2122229124", "PaperTitle": "Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUs", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Technical University of Darmstadt": 4.0}, "Authors": ["Holger Lange", "Florian Stock", "Andreas Koch", "Dietmar Hildenbrand"]}]}, {"DBLP title": "FPGA Floating Point Datapath Compiler.", "DBLP authors": ["Martin Langhammer", "Tom VanCourt"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.54", "OA papers": [{"PaperId": "https://openalex.org/W2157618882", "PaperTitle": "FPGA Floating Point Datapath Compiler", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Altera (United Kingdom)": 1.0, "Altera (United States)": 1.0}, "Authors": ["Martin Langhammer", "T. VanCourt"]}]}, {"DBLP title": "A Parameterized Stereo Vision Core for FPGAs.", "DBLP authors": ["Stephen Longfield Jr.", "Mark L. Chang"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.32", "OA papers": [{"PaperId": "https://openalex.org/W2170512294", "PaperTitle": "A Parameterized Stereo Vision Core for FPGAs", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Franklin W. Olin College of Engineering": 2.0}, "Authors": ["Stephen Longfield", "Mark Chang"]}]}, {"DBLP title": "FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation.", "DBLP authors": ["Arun Paidimarri", "Alessandro Cevrero", "Philip Brisk", "Paolo Ienne"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.50", "OA papers": [{"PaperId": "https://openalex.org/W2131812496", "PaperTitle": "FPGA Implementation of a Single-Precision Floating-Point Multiply-Accumulator with Single-Cycle Accumulation", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Indian Institute of Technology Bombay": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Arun Paidimarri", "Alessandro Cevrero", "Philip Brisk", "Paolo Ienne"]}]}, {"DBLP title": "AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks.", "DBLP authors": ["Andrew G. Schmidt", "William V. Kritikos", "Rahul R. Sharma", "Ron Sass"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.10", "OA papers": [{"PaperId": "https://openalex.org/W2106982779", "PaperTitle": "AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks", "Year": 2009, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of North Carolina at Charlotte": 4.0}, "Authors": ["Andrew H. Schmidt", "William V. Kritikos", "Rahul Sharma", "Ron Sass"]}]}, {"DBLP title": "IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing.", "DBLP authors": ["Tobias Schumacher", "Christian Plessl", "Marco Platzner"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.25", "OA papers": [{"PaperId": "https://openalex.org/W2148733160", "PaperTitle": "IMORC: Application Mapping, Monitoring and Optimization for High-Performance Reconfigurable Computing", "Year": 2009, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Paderborn University": 3.0}, "Authors": ["Tobias Schumacher", "Christian Plessl", "Marco Platzner"]}]}, {"DBLP title": "Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators.", "DBLP authors": ["Joon Edward Sim", "Weng-Fai Wong", "J\u00fcrgen Teich"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.49", "OA papers": [{"PaperId": "https://openalex.org/W2156112537", "PaperTitle": "Optimal Placement-aware Trace-Based Scheduling of Hardware Reconfigurations for FPGA Accelerators", "Year": 2009, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National University of Singapore": 2.0, "University of Erlangen-Nuremberg": 1.0}, "Authors": ["Joon Seop Sim", "Weng-Fai Wong", "J\u00fcrgen Teich"]}]}, {"DBLP title": "Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications.", "DBLP authors": ["Margaret A. Sullivan", "Herschel H. Loomis Jr.", "Alan A. Ross"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.53", "OA papers": [{"PaperId": "https://openalex.org/W2143450275", "PaperTitle": "Employment of Reduced Precision Redundancy for Fault Tolerant FPGA Applications", "Year": 2009, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Naval Postgraduate School": 3.0}, "Authors": ["Margaret Wolan Sullivan", "Herschel H. Loomis", "Alan Ross"]}]}, {"DBLP title": "High-End Reconfigurable Systems for Fast Windows' Password Cracking.", "DBLP authors": ["Kostas Theocharoulis", "Charalampos Manifavas", "Ioannis Papaefstathiou"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.48", "OA papers": [{"PaperId": "https://openalex.org/W2121928323", "PaperTitle": "High&amp;#x0AD;End Reconfigurable Systems for Fast Windows' Password Cracking", "Year": 2009, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Crete": 2.0, "Appl. Inf. & Multimedia Dept, Technol. Educ. Inst., Heraklion, Greece": 1.0}, "Authors": ["Kostas Theoharoulis", "Charalampos Manifavas", "Ioannis Papaefstathiou"]}]}, {"DBLP title": "Application Experiments: MPPA and FPGA.", "DBLP authors": ["Philip Top", "Maya B. Gokhale"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.37", "OA papers": [{"PaperId": "https://openalex.org/W2113330733", "PaperTitle": "Application Experiments: MPPA and FPGA", "Year": 2009, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Lawrence Livermore National Laboratory": 2.0}, "Authors": ["Philip Top", "Maya Gokhale"]}]}, {"DBLP title": "FPGA Implementation of the Interior-Point Algorithm with Applications to Collision Detection.", "DBLP authors": ["Chih-Hung Wu", "Seda Ogrenci Memik", "Sanjay Mehrotra"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.38", "OA papers": [{"PaperId": "https://openalex.org/W2114294996", "PaperTitle": "FPGA Implementation of the Interior-Point Algorithm with Applications to Collision Detection", "Year": 2009, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Electr. Eng. & Comput. Sci, Northwestern Univ., Evanston, IL, USA": 2.0, "Northwestern University": 1.0}, "Authors": ["Chih-Hung Wu", "Gokhan Memik", "Sanjay Mehrotra"]}]}, {"DBLP title": "Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study.", "DBLP authors": ["Jason Wu", "John Williams", "Neil W. Bergmann", "Peter Sutton"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.7", "OA papers": [{"PaperId": "https://openalex.org/W2142450926", "PaperTitle": "Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study", "Year": 2009, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Queensland University of Technology": 2.0, "University of Queensland": 2.0}, "Authors": ["Jason H Y Wu", "John W Williams", "Neil W. Bergmann", "Peter Sutton"]}]}, {"DBLP title": "An FPGA Implementation for Solving Least Square Problem.", "DBLP authors": ["Depeng Yang", "Gregory D. Peterson", "Husheng Li", "Junqing Sun"], "year": 2009, "doi": "https://doi.org/10.1109/FCCM.2009.47", "OA papers": [{"PaperId": "https://openalex.org/W2148004019", "PaperTitle": "An FPGA Implementation for Solving Least Square Problem", "Year": 2009, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Tennessee at Knoxville": 4.0}, "Authors": ["Depeng Yang", "Gregory M. Peterson", "Husheng Li", "Junqing Sun"]}]}]