.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000111000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000000010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000010
000000000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000001001
000000000000000010
000001110000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001101011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000001011000000010
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000000101100000000101100000000000001000000000
000000000000001101100000000000000000000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000101000010100101100000000000001000000000
000000000000000000100110110000100000000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000001011000011000000001010000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000000001000001000000001110000000000
000000000000000000000000001011001100000010110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000010111100000000000001000000000
000000000110010000000011100000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000111000101000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000000100010110000001101000000000000000000
000000000000000011100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010100000000000000000000000000000
000000001100001101000100000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000010000101100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000000000111000000000010101001000011
000000000000000000000000000000001010000001010001000001
000000000000000000000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000000000000000010000001000111100001000000001
000000000000000000000011010000000000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111111100000010000000000000
000000000000000101000000001011001111000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000000000000000111011100001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000001101000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 6 1
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
101000000000000001100110000111001100101000001000000010
100000000000000000000000000000000000101000000000000000
000000000000000000000000000111001000001100111100000011
000000000000000000000000000000100000110011000000000101
000000000000010001000000000111001000001100111100000001
000000000000100000000000000000100000110011000000000100
000000000000001000000000000111101000001100111100000001
000000000000000101000000000000000000110011000000000010
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000010000000
000000000000000101100110010111101000001100111100000000
000000000000000000000010000000100000110011000000000010
010000000000001000000000010000001001001100111100000000
110000000000000001000010000000001001110011000010000010

.logic_tile 2 2
000000000000001000000000000000000001000000100110000010
000000000000000001000000000000001110000000000000000100
101000000000000000000000000001000000001100110100000010
100000000000000111000000000011000000110011000000000100
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000010100000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000001101000000011111111001100000000000000000
100000000000000001000010000001011111000000000010000000
000010000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110011111111101000000000000000000
000000000000000000000110011101101100000010000000000000
000000000000000101000110111000000000010110100100000000
000000000000000000000010100001000000101001010000000000
000000000000001101100110010011111000000000000000000000
000000000000000101000010100001101100000000010000000000
000000000000001000000000000000011100101000000000000000
000000000000000101000000001101010000010100000000000000
010000000000000001100110100101101100000010000000000000
000000000000000000000010101011111110000000000000000000

.logic_tile 5 2
000000000000001001100110000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000000010001100000000000001000001100111100000000
100000001010100000000000000000001000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000100000001000000110010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000010000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 6 2
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
101000000000000000000000000111011100001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001001100000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000101000000000000000000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
010000000000000000000110010111101000001100111100000000
100000000000000101000010000000100000110011000000000000

.logic_tile 7 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000101101011010000010010000000
100000000000000000000000000000011101010000010000000000
010000000000000000000011100011100001101111010000100000
010000000000000000000000001101101010111001110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000101000010100000001000001100111100000000
000000000000000000000010100000001100110011000010010010
101000000000000101000010100111001000001100110100100000
100000000000000000000010100000000000110011000010000010
000000000000001001100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000001010001100000010011111010101000000000000000
000000000000100101000010000001100000000000000001000011
000000000000001000000000000001111011000000000000000000
000000000000000001000000000011111111100000000000100000
000000000000000000000000010011001001001000000000000000
000000000000000000000010001001011001000000000000000000
000000000000000001100000001001111010010000000000000000
000000000000000000000000001001001110000000000000000000
110000000000000111100110000001001010000010000000000000
110000000000000000000000001001101010000000000000000001

.logic_tile 2 3
000001000000100000000000000000000001000000001000000000
000000100001000000000000000000001010000000000000001000
000000000000001001100000010111001010000011111000000000
000010000000000001000010000000000000000011110000000000
000000000000000101000000010101001110000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000000101000110000000001110000011111000000000
000000000000000000000000000000011101000011110000000000
000000000000000000000110000000011111000011111000000000
000000000000000000000000000000001000000011110000000000
000010100000011001000010000011111111000011111000000000
000000000000000011000000000000001000000011110000000000
000010100000000001100110010011111111000011111000000000
000001000000000000000110010000011001000011110000000000
000000000001001001100110010101111111000011111000000000
000000001110101001100110010000111101000011110000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000001100110000011000001000000001000000000
000000000000000000000000000000101101000000000000001000
000000000000000001100000000011011010000011111000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000010100111001010000011111000000000
000000000000000000000110110000111101000011110000000000
000000000000000101000010100111101010000011111000000000
000000000000001101100100000000011001000011110000000000
000000000000000000000111000011111011000011111000000000
000000000000001111000011110000101100000011110000000000
000000000000001101100111100000011011000011111000000000
000000000000000001000010010000001000000011110000000000
000000000000000000000000010000001000111100001010000000
000000000000000000000010000000000000111100000000000000
000000000000000111100010101011011110000001010000000000
000000000000000000000000000011010000010100000000000010

.logic_tile 5 3
000010000000000000000110000000001000001100111100000000
000001000000000000000000000000001100110011000000010000
101000000001000000000000000111001000001100111100000000
100000000000100000000000000000000000110011000000000000
000001000000000101000011110101001000001100111100000000
000010000000000000000110000000100000110011000000000000
000000000000000101000000000000001000001100110100000000
000000000000000000100010110000001001110011000000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000111101101101011000100010000000000
000000000000000000000000001101011101100010000000000000
000000000000000001100000000001001010100000000000000000
000000000000000000000000000101111100000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
101000000000000000000110000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000001100000000000001001001100111100000000
100000000000000000000000000000001001110011000000000000

.logic_tile 7 3
000000000000001000000110110101101100010000000000000000
000000000000000101000010100111001010000000000000000000
101000000000001101100110110001101100101000000000000000
100000000000000101000010000000110000101000000000000000
000000000000000101100000001001111001000000100000000000
000000000000000000000000000001011101000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000101000110010101100000010110100100000000
000000000000000000100110000000000000010110100000000000
000000000000001000000110010000000000000000000000000000
000000000000001001000110010000000000000000000000000000
000000000000000001100000010011101000000010000000000000
000000000000000000100010010001111001000000000000000000
010000000000000001100000000011111110000010000000000000
100000000000000000100000001011001111000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001101000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000001000000001000000000
001000000000000000000000000000101111000000000000000000
000000000000000000000000000111111110000011111000000100
001000000000000000000000000000101101000011110000100000
000000000000000101000110010111100000000000001000000000
001000000000000000000011110000000000000000000000000000
000000000000000101000010100111100001000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000000000000000111100001000000001000000000
001000000000000000000010100000101111000000000000000000
000000000000000111100010000111100001000000001000000000
001000000000000101000010100000101101000000000000000000

.logic_tile 2 4
010000000000000001100000000101001111000011111000000000
001000000000000000000000000000001001000011110000010000
000001000000000000000000010101101110000011111000000000
000010101010000000000011010000001000000011110000000000
000000000000001011100111010000001000111100001000000000
001000000000000001000011110000000000111100000000000100
000000000000000111000000001101011010110011000000000000
001000001010000000100011101101101100000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000001100010000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000001001100110000011101010000000000000000001
001000000000001001100000000101111111100000000000000000
000000000001000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.ramt_tile 3 4
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000001000
000000000000000000000000000111011110000011111010000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001110110011000000000000
000000000000000000000000000111001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111000000000
001000000000000000000000000000000000110011000000000000
000000000000000000000010100000001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000001100010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001101100110100111000001001100110000000000
001000000000000101000000000000001101110011000000000000

.logic_tile 5 4
010000000100000111000110100000000001000000001000000000
001000000000010000100011110000001011000000000000001000
101000000000001001100110110101011011001100111000000000
100000000000000101000011000000011011110011000000000000
010000000000000101100010110001101001001100111000000000
011000000000000000000110100000001001110011000000000000
000000000000000111000010110101001001001100111000000000
001000001100000000000111000000101011110011000000000000
000000000000000000000000011001001001111011010100000000
001000000000000000000010000001001100010010000101000000
000000000010001000000000000000001100110100010110000000
001000000000000001000000000001011011111000100100000000
000000000000000001100110000001001000000111010100000000
001000000000000000000000000000011111000111010100000000
010000000000000000000000000000001111001011100100000000
111000000000000000000000000001001001000111010100000000

.logic_tile 6 4
010000000000000000000000000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
101000000000000000000000000000001000001100111100000000
100000000000000000000010100000001100110011000000000000
000000000000000000000000000111001000001100111100000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100110100000000
001000000000000000000000000000100000110011000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000110010111001111100000000000000000
001000000000000001000010001111011001000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001001001011100000000000000000
001000001110000000000000001101001001000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
100000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
000000000000000000
001000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000001101000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000010000000000000001111101001000100000000000000
001000000000000000000000000001101100001100000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000100000001000000000000000000000000000000000000000
001001000000000011000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
001000000001000101000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000

.logic_tile 2 5
010000000000000001100000010000000000000000001000000000
001000000000000000000010000000001101000000000000001000
000000000000001000000000010000011100000011111000000000
000000000000000001000011000000001000000011110010000000
000000000000000000000000010000001110000011111000000000
001001000010000000000011010000001001000011110010000000
000000000000000001100110000000000000000000001000000000
001000000000000000000011110000001101000000000000000000
000000100000000000000110000000011111000011111000000000
001011000000000000000111100000001000000011110010000000
000000000001010000000000010101111110000011111000000000
001000000000000001000010000000011011000011110010000000
000010000000000000000000000101011011000011111000000000
001000000000101001000000000000111101000011110010000000
000000000000100000000011100101111000000011111000000000
001000000001011001000000000000111011000011110010000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000001000000000
001000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000001000000001000000000
001001000000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000011110000001111000000000000000000
000000000000001000000000010111000000000000001000000000
001010000000001011000011100000000000000000000000000000
000000000000000000000110010011000001000000001000000000
001000000000001111000011100000101011000000000000000000
000000000000001111100000000111100001000000001000000000
001000000000000111100011110000001111000000000000000000
000000000000001000000111010011101101000011111000000000
001000000000000111000111110000101101000011110000100001

.logic_tile 5 5
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000100000000000000000001000
101000000000000101000010100111000000000000001000000000
100000000000001101000010100000000000000000000000000000
010000000000000000000010000001100000000000001000000000
111000000000000000000000000000001101000000000000000000
000000000000000111000111000011011000000011111000000000
001000000000000101100110110000111101000011110001000000
000000000001000000000110010101100000000000001000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000110001111101001111100000000000100
001000000000000000000000001001101010011100000000000000
000000000000000001100000001101111111111100000000000100
001000000000000000100000001101101000111110000001000000
010000000000001000000110100000000001001111000100000000
111000000000001011000000000000001101001111000111000000

.logic_tile 6 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001111000000000000001000
000000000000000000000110100101011110000011111000000000
000000000000000000000000000000000000000011110000000000
000010100000000001100000000000000001000000001000000000
001001000000000000000000000000001101000000000000000000
000000000000000000000110000000011100000011111000000000
001000000000000000000000000000001101000011110000000000
000000000000000000000110001011101001110100000000000100
001000000000000000000000001101101100111100000000000000
000000000000001000000110010000000000000000000000000000
001000000000001001000110010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001100110001011111110000001010000000000
001000000000000000100100001001100000000000000000000000

.logic_tile 7 5
010000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
101000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001111000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111010000010000000000
001000000000000000000000001111011000100000100010000000
000000000000000000000110000111011000111110010000000000
001000000000000000000011100000101111111110010010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000001000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100100000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000001100000010001100000000000001000000000
000000000000000111100010010000100000000000000000001000
000000000000000000000010010001000000000000001000000000
000000000000000000000110010000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001001000000000000000000
000000000000001001100110000011000000000000001000000000
000000000000001001100100000000101010000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010110000000000000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 2 6
000000000000001000000111100101111100000011111000000000
000000000000000001000110110000101000000011110010010000
000000000000001000000000000111011110000011111000000000
000000000000000111000000000000010000000011110010000000
000000000000000011100000010001001000010100000000000000
000000000000000000100011011001101101000100000000000000
000000000000001001000110010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
000000000000000001000000001101100001010110100000000000
000000000000000000100010000001001010100000010000000000
000000000010000011100000000101100000010000100000000001
000000001000000000100000000000101111010000100000000010
000000000000000001100000010111011111101001000010000100
000010000000000000000010000000101011101001000000000010
000000000000000000000111000101001100101011010000000000
000000000110000001000100000011011011000111010000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000101000000000101011000000011111000000000
000000000000001001100000000000011100000011110010010000
000010000000000000000111010011000000000000001000000000
000001000000000000000111110000101110000000000000000000
000000000000001000000010110101001000011100000000000000
000000001100000001000111111111101011111100000001000000
000000000000000000000000000001011000000000000000000000
000000000000000000000000000011011110110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000100000001000000000000000011100001000000000000000
000001000000001011000000000001001110000100000000000000
000000000000001000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000100000000000110010011000000000000001000000000
000000000000000000000011000000100000000000000000001000
101000000000000000000000000000000001000000001000000000
100000000000000000000000000000001110000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000010000000000101100000000000001010000011111000000000
000001000000000000000000000000001001000011110000000000
000000000000000101000111001011001001011100000000000000
000000000000000000100100000011101010111100000000000000
000000000000010000000000000000000000000000000000000000
000010000000101101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000100000000
110000000000000011100000000000000000000000000000000000
110000000000011101100000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
010000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000001100000000101000001000000001000000000
000000000000000000100000000000001010000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000001111001000011100000000100000
000000000000001001000000001111101111111100000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001011101100000100100000000000
000000000000000001000000000111011101000110000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000

.logic_tile 2 7
000000000000000111000111111011011111000000010000000000
000000000000000000000111011111001000100000010000000000
101000000001000101000010101001101100001000000000000000
100000000000101101100110111001101111000000000000000000
000000000000001000000010101000011000010000000000100000
000000000000000001000110110001001110100000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000001011000000001001000001011111100100000000
000000000000000011000000001101001100001001000000000010
000010000000000000000000000101011110000000000000000000
000000000000001101000000000101101011010000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000001001011100110101000001000111110110000000000
110000000000100011100100000101011001111101110001000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000101010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000111100010100000000000000000000000000000
000000000000000000100110110000000000000000000000000000
101000000000000101000000000000011111010111000100100000
100000000000001001100010111001001111101011000100000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001001100000011101111000001000000000000000
000000000000001111000011111101011000000001000000000000
000000000000000001100000000011111110001011100100000000
000000000000000000000000000000001001001011100100100000
000000000000001101000000001011111100010001000000000000
000000000000000001000010000101011100000100010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
010000000000001101000000010001111101000010000000000000
010000000000000011000011000000101000000010000000000000

.logic_tile 5 7
000000000000000101100000010000000001000000001000000000
000000000000000000000011000000001001000000000000001000
000000000000001001100000010111100000000000001000000000
000000000000001001000010100000001011000000000000000000
000000000000000101100010110101100000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000001101000110100101000000000000001000000000
000000000000000101100000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000001000000000101100000010101101001000011110000000000
000010100000000000000010100001101110000010110000000000
000000000000000000000000001001100001010000100000000000
000000000000000001000000001011001111000000000000100000
000000000000000101000111001101111000101101010000000000
000000000000001101100000000011001110101001010010000100

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000011100000100000100000000
000000000000000000000010000000010000000000000100000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000100000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000011110111111100000000000000000000
000000000000000001000010001111001010000000100000000000
000000000000000101000000001001011010100110010000000000
000000000000000000000000000101101001011001110000000000
000000000000000001000011101111111001011111110000000000
000000000000001101000000000011101011000111110000000000
000000000000000001100010100011000000010110100000000000
000000000000000111100100000000100000010110100000100010
000000000000000111000010000011001010110100010000000000
000000000000000001000010101101001110011000100000000000
000000000000001001100000000001001100111111110000000000
000000000000000101000000001111011101111000100000000000
000000000000000001100110110011001110101000100000000000
000000000000000000000010100001111101000011000000000000
000000000000001000000000010011001111001000000000000000
000000000000000101000010000000011110001000000000000000

.logic_tile 2 8
000000000001010000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000110000011000000000000001000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111001000001100111100000000
010000000000000000000010110000100000110011000000000111
000000000000000001100000000000001000001100111100100000
000000000110000000000000000000001101110011000000000101
000000000000001000000110010000001001001100111100000100
000000000000000011000011010000001100110011000000000011
000000000000001000000000010101101000001100111110000000
000000000000000001000010000000000000110011000000100001
000000000000000000000000010000001001001100111100000101
000000000000000000000010000000001101110011000000100100
110000000000000011100000000000001001001100111100000000
110000000000000000000000000000001001110011000010100100

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
101000000000001000000000000111011011000011111000100000
100000000000000001000000000000001100000011110000000000
110000000000000101000000000011101000001100111000000000
110000000000000000100000000000001101110011000000000000
000000000000000001100000000011001001001100111000000000
000000000000001101000010100000001100110011000000000000
000000000000001000000000001101101001100001000100000001
000000000000000011000010000111001000111011010100100000
000000000000000101100110010101011111001110100100000000
000000000010000001100010000000001101001110100100000010
000000000000000001100010000101100000000000000100000100
000000000000000000000000000000100000000001000100100000
110000000000000101100000001000011100001100110000000000
010000000000000000000000000011011000110011000000000000

.logic_tile 5 8
000000000000000000000000001011011101000010000000000000
000000000000001101000000000011111110000000000000000000
101000000000000000000111000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000001110000011110100000000
000001000000000000000000000000010000000011110000000000
000000000000001000000000001001011110101011110001000000
000000000000000011000010110101010000111101010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110101111100001000000000000000000
000000000000000101000000001001101011001001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000101100010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 6 8
000000000000000000000110010101000000000000001000000000
000000000000000000000010100000100000000000000000001000
101000000000000000000000000101001000001100111100000000
100000000000000000000000000000010000110011000000000000
000000000000000001100000010111001000001100111100000000
000000000000000000000010100000100000110011000000100000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000110000011101010010110000000000000
000000000000000000000110111011101001010111100000000000
000000000000001111000000000000011000010100000000000000
000000000000001001000000001001000000101000000000000000
000000000000000000000110011111111001000010100000000000
000000000000000101000110011011101011100000010000000000
000000000000001000000010100000001100000010000000000000
000000000000001001000000001101001111000001000000000000
000000000000000000000110010001001011000000000000000000
000000000000000101000010000011111000000100000000000000
000000000000000000000110100011001010000000000000000000
000000000000000000000110001111011011000100000000000000
000000000000000000000000011011011010010110100000000000
000000000000000000000010101111101011010101000000000000
000000000000000000000110010011000000100000010000000000
000000000000000000000010001111001011000000000000000000

.logic_tile 2 9
000000000000000000000010100111001000001100111100100001
000000000000001101000011100000000000110011000000010001
101000000000000101100000000101001000001100110100100001
100000000000000101010000000000000000110011000000000000
010000000001001001100010100000000000000000000100100000
010000000000101011010010101111000000000010000000000100
000000000000000001000000000001011110000100000000000000
000000000000000000000000000101001011100000000000000000
000000000000000000000110111001101001010011100000000000
000000000000000000000110001111011000000011000000000000
000000000000000000000000000011011000000101100000000000
000000000000000000000000001101101001101000000000000000
000000000000001000000110000011001010010000010000000000
000000000000000001000100001101111000000010000000000000
010000000000000001100110000001001100000010000000000000
110000000000000000000000001101011001000000000000000010

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000011100000000101011000001100111000000000
100000000000000101100010100000010000110011000000000000
010000000000000101000010000001001000001100111000100000
110000000000000000000000000000100000110011000000000000
000000000000000000000110000000001001001100111000100000
000000000000000000000010100000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000001000000000001000001111011000000000000000
000000000000000101000000001011001011100100000001000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 5 9
000000100000000001100000001101001010100000000000000000
000000001000000000100010101111101011000000000000000000
101000000000000000000110100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000001001000000101000011110000000000000000000000000000
000000000000000000000000000001001110000100000000000000
000000000000000000000000000011101000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000011000000100000100000000
000000000000000000000000000000010000000000000100000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000000000110000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000010001100110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000000000
110000000000001000000000000000001001001100111100000000
100000000000000001000000000000001001110011000000000000

.logic_tile 7 9
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100001001011000010000000000000
000000000000000000000000001101011010000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101101110101000000010000000
000000000000000000000010010000100000101000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111100010000000000000000
000000000000000000000000001001011000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000010100111011111000111000000000000
000000000000000000000000001011101000000001000000000000
000000000000000101000010100011011100000000000000100000
000000000000001101000000001101000000000001010000000000
000000000000000101000000010001001111100000000000000000
000000000000000000000010010000101101100000000000000000
000000000000000000000011000011011100000001010000000000
000000000000000101000100001101000000000000000000000000
000000000000001000000000010001101110101000000000000000
000000000000000101000010000000000000101000000000000000
000000000000000000000000001000001011001011000000000000
000000000000000001000010001001001010000111000000000000
000000000000000000000000011000001010010100100000000000
000000000000000001000010110011011100101000010000000000
000000000000001000000000011101011011000001010000000000
000000000000000001000010000101011111000010110000000000

.logic_tile 2 10
000001000000000101000011110000001010001100110100100000
000010100000000101000011010000011100110011000000000110
101000000000000101000000000011111011101011010000000000
100100000000000111100010101111011100000001000000000000
010000000000001101000010101101000001100110010000000000
010000000000000101100010100101001011101001010000000000
000000000000000001100111011111001111000000000000000100
000000000000000101000111001111011000000000100000000011
000000000000001001100000010111011011101011010000000000
000000000000000001000010001101001011000010000000000000
000000000000001101000000000001101110000001010000000000
000000000000000001100000001111100000000000000000000000
000000000000001001000010010001011011000000000000000000
000000000000001101000010110001011000000001000000000000
110000000000000111100000010101001100010100000000000000
110000000000000000000010001001011100101110000000000100

.ramt_tile 3 10
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000110000011100001000000001000000000
000000000000000000000000000000101000000000000000001000
000000000000000111100000000111001011000011111000000000
000000000000000111000000000000001011000011110000000000
000000000000000101000010100111001010000011111000000000
000000000000000000000010100000011101000011110000000000
000000000000000101000111110101101010000011111000000000
000000000000000101000111110000111001000011110000000000
000000000000000000000000010001111011000011111000000000
000000000000000000000010000000001100000011110000000000
000000000000001000000111000111111010000011111000000000
000000000000000001000000000000000000000011110000000000
000000000000000001100000000000001000111100001000000000
000000000000001111000000000000000000111100000000000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
101010000000000000000000000000001000001100111100000000
100000000000000000000010100000001100110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011011000100000000000000000
100000000000000000000000001011111010000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000101000010101101011101110001000000000000
000000000000000000000000000101001100011000100000000000
000000000000001101000000010011111010101111110000000000
000000000000000001000010001001101000101101010000000000
000000000000001000000010100001011010110001010000100000
000000000000001001000100001011011111110010110000000000
000000000000000001000010101011101110010100100000000000
000000000000000101000011010001101110101000100000000000
000000000000000000000110111000001001010000000000000000
000000000000000000000010100101011101100000000000000000
000000000000000111000000011000011000000010100000000000
000000000000000001100011100101000000000001010000000000
000000000000001001000110000111101100101001000000000000
000000000000000001000000000111011011010100000000000000
000000000000001000000000001101111001010100100000000000
000000000000000101000000001101111010101001010000000000

.logic_tile 2 11
000000000000000101100000000101001011101111110000000000
000000000000000101000000000001011010111110110000000000
000000000000001000000110101101011100101001010000000000
000000000000001011000000001001110000101000000000000000
000000000000000111000111001101011100000010100000000000
000000000000000001000110000101110000000000000000000000
000001000000001011100000000001011010010000000000000000
000000000000001011000000001101001010101000000000000000
000000000000000000000000001101001010000000000000000000
000000000000000000000000000101010000000001010000000000
000000000000000000000110010001011000000000000000000000
000100000000000000000010000101001011000000100000000100
000000000000001101100000000001001110010000100000000000
000000000000000001100000000101001110010000110000000000
000000000000000000000000001001001010101110010000000000
000000000000000000000000000101001010101111110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000011001110000010000000000000
000000000000000000000000001111111100000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000000000101100000000011111111000010000000000000
000000000000000000000000000111001101000000000000000000

.logic_tile 6 11
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
101000000000001000000110010101001000001100111100000000
100000000000000001000010000000010000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011001010101010100000000000
001000000000000000000000000000000000101010100000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000000000000000001011011100000010000000000000
001000000000000000000000000011101101000000000000000000
000000000000000000000010111101011011100000000000000000
000000000000000000000010011001111110000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110001111111000000000000000000000
001000000000000000000000001111111100010000000000000000
000000000000001101100110110000000000000000000000000000
001000000000000001000010100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110110111001100101000000000000000
001000000000000101000010100000100000101000000000000000

.logic_tile 6 12
010000000000000001100110000111001000001100111100000000
001000000000000000000000000000000000110011000000010000
101000000000000000000000010000001000001100111100000000
100000000000000000000010000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
001000000000000001000000000000001001110011000000000000
000000000000000000000000010101101000001100111100000000
001000000000000000000010000000000000110011000000000000
000000000000000000000000000111101000001100111100000000
001000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111100000000
001000000000000001000000000000001001110011000000000000
110000000000000001100110000111101000001100111100000000
001000000000000000000000000000100000110011000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000110000000011010000100000100100000
111000000000000000000000000000010000000000000000000010
000000000000000000000000000101001001001000010000000000
001000000000000000000011100000011011001000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000010111001000001100111100000000
001000000000000000000010100000000000110011000000010000
101000000000000011100000000111001000001100111100000000
100000000000000000100000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
001000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100110100000000
001000000000000000000000000000001101110011000000000000
000000000000000001100110010111001100100000000000000000
001000000000000000100010000111011101000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
110000000000000000000000001001000000111111110000000010
001000000000000000000000000001101100110000110000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 switch1_SB_LUT4_I3_O_$glb_sr
.sym 3 switch2_SB_LUT4_I3_O_$glb_sr
.sym 4 clk$SB_IO_IN_$glb_clk
.sym 5 switch4_SB_LUT4_I3_O_$glb_sr
.sym 7 switch3_SB_LUT4_I3_O_$glb_sr
.sym 45 hsync$SB_IO_OUT
.sym 48 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 49 vga_instance.h_counter[2]
.sym 50 vga_instance.h_counter[3]
.sym 51 hsync_SB_LUT4_O_I1[0]
.sym 52 vga_instance.h_counter[5]
.sym 53 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 54 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 67 $PACKER_VCC_NET
.sym 177 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 178 vga_instance.h_counter[9]
.sym 180 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 181 hsync_SB_LUT4_O_I2[1]
.sym 182 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 183 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 184 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 232 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 294 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 340 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 343 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 407 vsync$SB_IO_OUT
.sym 454 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 462 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 580 vsync_SB_LUT4_O_I0[0]
.sym 601 clk$SB_IO_IN
.sym 635 vsync_SB_LUT4_O_I0[2]
.sym 638 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 690 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 699 green[0]$SB_IO_OUT
.sym 746 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 747 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 748 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 749 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 750 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 751 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 752 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 753 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 793 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 830 switch3_SB_LUT4_I3_O
.sym 836 clk$SB_IO_IN
.sym 849 switch3_SB_LUT4_I3_O
.sym 860 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 861 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 862 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 863 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 864 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 865 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 866 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 867 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 887 switch3_SB_LUT4_I3_O
.sym 904 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 944 clk$SB_IO_IN
.sym 968 clk$SB_IO_IN
.sym 974 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 975 vsync_SB_LUT4_O_I1[1]
.sym 976 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 977 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 978 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 979 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 980 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 981 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 1088 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 1089 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 1090 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 1091 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 1092 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 1093 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 1094 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 1095 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 1109 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 1125 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 1205 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 1224 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 1242 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 1254 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 1885 hsync_SB_LUT4_O_I1[5]
.sym 1892 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 1901 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 1903 vga_instance.h_counter[2]
.sym 1934 vga_instance.h_counter[9]
.sym 1941 hsync_SB_LUT4_O_I2[1]
.sym 1973 hsync_SB_LUT4_O_I1[0]
.sym 1974 $PACKER_VCC_NET
.sym 1978 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 1982 vga_instance.h_counter[5]
.sym 1983 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 1984 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 1985 hsync_SB_LUT4_O_I2[1]
.sym 1987 vga_instance.h_counter[9]
.sym 1991 hsync_SB_LUT4_O_I1[5]
.sym 2001 $nextpnr_ICESTORM_LC_4$O
.sym 2004 hsync_SB_LUT4_O_I1[0]
.sym 2007 hsync_SB_LUT4_O_I3[1]
.sym 2009 vga_instance.h_counter[5]
.sym 2013 hsync_SB_LUT4_O_I3[2]
.sym 2015 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2019 hsync_SB_LUT4_O_I3[3]
.sym 2021 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2025 hsync_SB_LUT4_O_I3[4]
.sym 2027 $PACKER_VCC_NET
.sym 2028 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2031 hsync_SB_LUT4_O_I2[2]
.sym 2033 vga_instance.h_counter[9]
.sym 2038 hsync_SB_LUT4_O_I1[5]
.sym 2040 hsync_SB_LUT4_O_I2[1]
.sym 2041 hsync_SB_LUT4_O_I2[2]
.sym 2063 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2064 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2068 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 2088 vsync$SB_IO_OUT
.sym 2095 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2100 hsync_SB_LUT4_O_I1[0]
.sym 2104 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2105 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2106 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2107 vga_instance.h_counter[9]
.sym 2112 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2113 vga_instance.h_counter[2]
.sym 2114 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2115 vga_instance.h_counter[3]
.sym 2117 hsync_SB_LUT4_O_I1[0]
.sym 2119 vga_instance.h_counter[5]
.sym 2127 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2129 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2135 vga_instance.h_counter[2]
.sym 2137 vga_instance.h_counter[3]
.sym 2145 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2157 vga_instance.h_counter[5]
.sym 2159 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2165 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2168 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2177 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2178 vga_instance.h_counter[2]
.sym 2179 vga_instance.h_counter[3]
.sym 2180 hsync_SB_LUT4_O_I1[0]
.sym 2182 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2184 $nextpnr_ICESTORM_LC_26$O
.sym 2187 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2190 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2192 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2194 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2196 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2198 vga_instance.h_counter[2]
.sym 2200 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 2202 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2204 vga_instance.h_counter[3]
.sym 2206 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 2208 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2210 hsync_SB_LUT4_O_I1[0]
.sym 2212 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 2214 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2217 vga_instance.h_counter[5]
.sym 2218 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 2220 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2222 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2224 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 2226 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2229 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2230 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 2232 clk$SB_IO_IN_$glb_clk
.sym 2233 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2235 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 2236 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 2237 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 2238 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 2239 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 2240 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 2241 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 2248 vga_instance.h_counter[5]
.sym 2253 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2259 vga_instance.h_counter[2]
.sym 2260 frog_x[8]
.sym 2262 vsync$SB_IO_OUT
.sym 2263 frog_x[5]
.sym 2265 vga_instance.v_counter[7]
.sym 2266 green[0]$SB_IO_OUT
.sym 2268 frog_x[5]
.sym 2269 $PACKER_VCC_NET
.sym 2274 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2282 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2288 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 2289 vga_instance.h_counter[2]
.sym 2290 vga_instance.h_counter[3]
.sym 2292 vga_instance.h_counter[5]
.sym 2293 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2294 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2295 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2296 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2299 hsync_SB_LUT4_O_I1[0]
.sym 2300 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 2301 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2303 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2309 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2312 vga_instance.h_counter[9]
.sym 2316 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2318 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2319 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2322 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2323 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 2327 vga_instance.h_counter[9]
.sym 2329 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 2338 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 2339 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2341 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 2344 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2345 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2346 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2347 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 2350 vga_instance.h_counter[3]
.sym 2351 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2352 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 2353 vga_instance.h_counter[2]
.sym 2356 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 2357 vga_instance.h_counter[5]
.sym 2358 vga_instance.h_counter[9]
.sym 2359 hsync_SB_LUT4_O_I1[0]
.sym 2362 vga_instance.h_counter[3]
.sym 2363 vga_instance.h_counter[2]
.sym 2364 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2365 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2367 clk$SB_IO_IN_$glb_clk
.sym 2368 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2369 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 2370 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 2371 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 2372 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 2375 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 2381 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 2384 $PACKER_VCC_NET
.sym 2385 vga_instance.h_counter[9]
.sym 2396 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2401 hsync_SB_LUT4_O_I1[0]
.sym 2404 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 2409 $PACKER_VCC_NET
.sym 2410 vsync_SB_LUT4_O_I0[2]
.sym 2439 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2440 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2441 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2443 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2445 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2448 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2450 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2451 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2452 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2453 $PACKER_VCC_NET
.sym 2454 $nextpnr_ICESTORM_LC_3$O
.sym 2457 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2460 vsync_SB_LUT4_O_I3[1]
.sym 2463 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2466 vsync_SB_LUT4_O_I3[2]
.sym 2468 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2469 $PACKER_VCC_NET
.sym 2472 vsync_SB_LUT4_O_I3[3]
.sym 2474 $PACKER_VCC_NET
.sym 2475 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2476 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2478 vsync_SB_LUT4_O_I3[4]
.sym 2480 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2484 vsync_SB_LUT4_O_I3[5]
.sym 2486 $PACKER_VCC_NET
.sym 2487 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2490 vsync_SB_LUT4_O_I3[6]
.sym 2492 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2493 $PACKER_VCC_NET
.sym 2496 vsync_SB_LUT4_O_I3[7]
.sym 2498 $PACKER_VCC_NET
.sym 2499 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2505 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2506 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2508 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2509 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2510 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2511 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2525 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 2528 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 2533 vsync_SB_LUT4_O_I0[1]
.sym 2535 vga_instance.h_counter[3]
.sym 2537 vga_instance.h_counter[2]
.sym 2538 vga_instance.h_counter[2]
.sym 2539 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 2552 vsync_SB_LUT4_O_I3[7]
.sym 2561 vsync_SB_LUT4_O_I0[1]
.sym 2575 $PACKER_VCC_NET
.sym 2577 vsync_SB_LUT4_O_I0[2]
.sym 2581 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2582 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2587 vsync_SB_LUT4_O_I0[0]
.sym 2589 vsync_SB_LUT4_O_I3[8]
.sym 2591 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2592 $PACKER_VCC_NET
.sym 2595 vsync_SB_LUT4_O_I0[3]
.sym 2597 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2602 vsync_SB_LUT4_O_I0[1]
.sym 2603 vsync_SB_LUT4_O_I0[0]
.sym 2604 vsync_SB_LUT4_O_I0[2]
.sym 2605 vsync_SB_LUT4_O_I0[3]
.sym 2639 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2640 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2641 blue_SB_LUT4_O_I2[2]
.sym 2643 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 2644 blue[0]$SB_IO_OUT
.sym 2645 green[0]$SB_IO_OUT
.sym 2646 blue_SB_LUT4_O_I2[1]
.sym 2652 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2654 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2656 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2657 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2663 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2666 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 2668 hsync_SB_LUT4_O_I1[0]
.sym 2669 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2670 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2672 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2673 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2674 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 2682 vga_instance.h_counter[3]
.sym 2683 vga_instance.h_counter[2]
.sym 2685 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2692 $PACKER_VCC_NET
.sym 2693 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2694 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2698 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2699 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2700 $PACKER_VCC_NET
.sym 2704 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2705 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2707 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2710 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2724 $nextpnr_ICESTORM_LC_5$O
.sym 2726 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 2730 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 2732 $PACKER_VCC_NET
.sym 2733 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 2736 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 2739 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 2742 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 2744 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 2745 $PACKER_VCC_NET
.sym 2748 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 2750 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 2754 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 2756 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 2757 $PACKER_VCC_NET
.sym 2760 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 2762 $PACKER_VCC_NET
.sym 2763 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 2766 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2768 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 2769 $PACKER_VCC_NET
.sym 2774 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 2775 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 2776 vsync_SB_LUT4_O_I0[1]
.sym 2778 blue_SB_LUT4_O_I2[0]
.sym 2779 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2781 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 2787 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 2789 $PACKER_VCC_NET
.sym 2794 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 2798 vga_instance.v_counter[6]
.sym 2799 vga_instance.v_counter[8]
.sym 2800 vga_instance.v_counter[7]
.sym 2801 vga_instance.v_counter[9]
.sym 2802 vsync_SB_LUT4_O_I0[0]
.sym 2803 vga_instance.sprite_y[0]
.sym 2806 green[0]$SB_IO_OUT
.sym 2807 vga_instance.h_counter[2]
.sym 2813 vsync_SB_LUT4_O_I1[1]
.sym 2819 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2822 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 2828 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2835 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2840 $PACKER_VCC_NET
.sym 2845 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2846 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2847 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2853 vsync_SB_LUT4_O_I0[1]
.sym 2854 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2855 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2858 vsync_SB_LUT4_O_I1[1]
.sym 2859 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 2861 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 2862 $PACKER_VCC_NET
.sym 2865 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 2868 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 2872 vsync_SB_LUT4_O_I1[1]
.sym 2873 vsync_SB_LUT4_O_I0[1]
.sym 2874 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2875 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 2890 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2891 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2892 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2893 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2911 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2912 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2913 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2914 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 2915 vga_instance.v_counter[6]
.sym 2916 vga_instance.v_counter[7]
.sym 2929 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 2934 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 2935 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2937 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 2938 vga_instance.v_counter[6]
.sym 2939 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2940 vga_instance.v_counter[7]
.sym 2944 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 2950 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 2962 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 2964 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 2965 vga_instance.h_counter[3]
.sym 2967 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 2970 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 2971 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2973 vga_instance.h_counter[3]
.sym 2974 vga_instance.h_counter[2]
.sym 2975 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 2977 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 2978 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2979 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 2980 vga_instance.sprite_y[0]
.sym 2981 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 2982 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2983 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 2987 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 2988 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 2989 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2990 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2992 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 2995 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 2996 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 2997 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 2998 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 3001 vga_instance.h_counter[2]
.sym 3002 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 3003 vga_instance.h_counter[3]
.sym 3004 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 3007 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3008 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3009 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3010 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 3014 vga_instance.sprite_y[0]
.sym 3019 vga_instance.h_counter[3]
.sym 3020 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 3021 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 3022 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 3025 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3026 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3027 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3028 vga_instance.sprite_y[0]
.sym 3031 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3032 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3033 vga_instance.sprite_y[0]
.sym 3034 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3038 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3039 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3040 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3044 vga_instance.v_counter[8]
.sym 3045 vga_instance.v_counter[9]
.sym 3046 vga_instance.sprite_y[0]
.sym 3047 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 3048 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 3049 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 3050 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 3051 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 3061 vga_instance.v_counter[7]
.sym 3068 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3070 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3071 vga_instance.h_counter[2]
.sym 3072 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3075 vga_instance.h_counter[3]
.sym 3076 vga_instance.v_counter[6]
.sym 3078 vga_instance.h_counter[2]
.sym 3099 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3100 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3101 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3102 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3105 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 3107 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3108 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3109 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3112 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 3113 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3115 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 3116 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 3119 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 3120 vga_instance.h_counter[2]
.sym 3123 vga_instance.sprite_y[0]
.sym 3127 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 3128 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3130 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 3131 vga_instance.h_counter[2]
.sym 3132 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3133 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 3136 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3139 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3142 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 3143 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 3144 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 3145 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3148 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3150 vga_instance.sprite_y[0]
.sym 3151 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3154 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3155 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3156 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3157 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3160 vga_instance.sprite_y[0]
.sym 3161 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3162 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3163 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3166 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3167 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 3168 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3169 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3172 vga_instance.sprite_y[0]
.sym 3173 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3174 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3179 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3180 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3181 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 3182 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 3183 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 3184 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 3185 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 3186 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3202 frog_instance.db3.state_SB_DFFE_Q_E
.sym 3203 vga_instance.sprite_y[0]
.sym 3208 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3210 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 3212 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3235 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 3236 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 3237 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3239 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3241 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3242 vga_instance.sprite_y[0]
.sym 3244 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3247 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3248 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3250 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3252 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3254 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3256 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3258 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 3260 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3262 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 3265 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3266 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 3267 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 3268 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3271 vga_instance.sprite_y[0]
.sym 3272 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3274 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3278 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 3279 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3280 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3283 vga_instance.sprite_y[0]
.sym 3284 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3286 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3290 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 3292 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3295 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 3297 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3298 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3301 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3303 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3304 vga_instance.sprite_y[0]
.sym 3307 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 3308 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 3309 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 3310 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3314 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 3315 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 3316 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3317 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 3318 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 3319 vsync_SB_LUT4_O_I0[0]
.sym 3320 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 3321 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 3341 vsync_SB_LUT4_O_I0[0]
.sym 3368 vsync_SB_LUT4_O_I1[1]
.sym 3370 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3371 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 3372 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 3373 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 3375 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3378 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 3379 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3380 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3381 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 3382 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 3385 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3386 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 3387 vga_instance.sprite_y[0]
.sym 3388 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3389 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3391 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 3392 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3394 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3395 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 3400 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3401 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3402 vga_instance.sprite_y[0]
.sym 3403 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 3406 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3407 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3408 vsync_SB_LUT4_O_I1[1]
.sym 3409 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3412 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 3413 vsync_SB_LUT4_O_I1[1]
.sym 3414 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 3415 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 3418 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 3419 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3420 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 3421 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3424 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 3426 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 3427 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 3430 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3433 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 3436 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 3437 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 3438 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 3439 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 3442 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 3443 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 3444 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 3445 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 3511 vga_instance.sprite_y[0]
.sym 3518 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3554 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 3556 vga_instance.sprite_y[0]
.sym 4212 hsync$SB_IO_OUT
.sym 4215 vsync$SB_IO_OUT
.sym 4222 vsync$SB_IO_OUT
.sym 4227 hsync$SB_IO_OUT
.sym 4256 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 4259 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4281 $PACKER_VCC_NET
.sym 4289 $PACKER_VCC_NET
.sym 4298 vga_instance.h_counter[9]
.sym 4300 vga_instance.h_counter[5]
.sym 4301 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 4304 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 4307 hsync_SB_LUT4_O_I1[0]
.sym 4310 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4311 $nextpnr_ICESTORM_LC_9$O
.sym 4313 hsync_SB_LUT4_O_I1[0]
.sym 4317 hsync_SB_LUT4_O_I1[1]
.sym 4319 $PACKER_VCC_NET
.sym 4320 vga_instance.h_counter[5]
.sym 4323 hsync_SB_LUT4_O_I1[2]
.sym 4325 $PACKER_VCC_NET
.sym 4326 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 4329 hsync_SB_LUT4_O_I1[3]
.sym 4331 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4335 hsync_SB_LUT4_O_I1[4]
.sym 4337 $PACKER_VCC_NET
.sym 4338 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 4341 $nextpnr_ICESTORM_LC_10$I3
.sym 4344 vga_instance.h_counter[9]
.sym 4351 $nextpnr_ICESTORM_LC_10$I3
.sym 4375 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 4379 $PACKER_VCC_NET
.sym 4381 green[0]$SB_IO_OUT
.sym 4399 blue[0]$SB_IO_OUT
.sym 4415 green[0]$SB_IO_OUT
.sym 4420 frog_x[6]
.sym 4422 frog_x[7]
.sym 4427 blue[0]$SB_IO_OUT
.sym 4442 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 4446 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 4459 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4471 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 4477 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 4481 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4482 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 4506 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 4522 clk$SB_IO_IN_$glb_clk
.sym 4523 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 4569 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 4570 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 4571 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 4574 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4575 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 4578 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 4580 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 4584 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 4585 frog_x[5]
.sym 4586 frog_x[6]
.sym 4588 frog_x[7]
.sym 4590 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 4591 vga_instance.h_counter[2]
.sym 4592 vga_instance.h_counter[3]
.sym 4593 hsync_SB_LUT4_O_I1[0]
.sym 4594 vga_instance.h_counter[5]
.sym 4595 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 4596 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4597 $nextpnr_ICESTORM_LC_6$O
.sym 4600 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 4603 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 4605 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 4607 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 4609 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 4611 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 4613 vga_instance.h_counter[2]
.sym 4615 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 4618 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 4619 vga_instance.h_counter[3]
.sym 4621 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[4]
.sym 4624 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 4625 hsync_SB_LUT4_O_I1[0]
.sym 4627 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[5]
.sym 4629 frog_x[5]
.sym 4630 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 4631 vga_instance.h_counter[5]
.sym 4633 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[6]
.sym 4635 frog_x[6]
.sym 4636 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 4637 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 4639 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 4641 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 4642 frog_x[7]
.sym 4643 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4659 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 4663 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 4665 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 4671 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4675 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 4681 blue[0]$SB_IO_OUT
.sym 4682 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4683 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[7]
.sym 4689 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 4694 frog_x[8]
.sym 4696 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 4697 hsync_SB_LUT4_O_I1[0]
.sym 4698 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 4699 vga_instance.h_counter[5]
.sym 4701 frog_x[9]
.sym 4702 frog_x[5]
.sym 4705 vga_instance.h_counter[9]
.sym 4711 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4712 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 4713 vga_instance.h_counter[9]
.sym 4715 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4720 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[8]
.sym 4722 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 4723 frog_x[8]
.sym 4724 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 4726 $nextpnr_ICESTORM_LC_7$I3
.sym 4728 frog_x[9]
.sym 4729 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 4730 vga_instance.h_counter[9]
.sym 4736 $nextpnr_ICESTORM_LC_7$I3
.sym 4739 frog_x[5]
.sym 4740 vga_instance.h_counter[5]
.sym 4741 vga_instance.h_counter[9]
.sym 4742 frog_x[9]
.sym 4757 hsync_SB_LUT4_O_I1[0]
.sym 4758 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4759 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 4760 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 4789 frog_x[9]
.sym 4795 green[0]$SB_IO_OUT
.sym 4798 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 4802 blue_SB_LUT4_O_I2[0]
.sym 4812 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4813 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4815 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4817 vga_instance.v_counter[7]
.sym 4821 $PACKER_VCC_NET
.sym 4824 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4825 vga_instance.v_counter[6]
.sym 4826 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4829 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 4830 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4831 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4833 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4835 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4839 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 4842 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 4843 $nextpnr_ICESTORM_LC_28$O
.sym 4846 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 4849 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]
.sym 4852 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4853 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 4855 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]
.sym 4858 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4859 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4861 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]
.sym 4864 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 4867 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[4]
.sym 4870 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4871 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 4873 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[5]
.sym 4875 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4876 $PACKER_VCC_NET
.sym 4877 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 4879 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[6]
.sym 4881 $PACKER_VCC_NET
.sym 4882 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 4883 vga_instance.v_counter[6]
.sym 4885 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 4887 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 4888 $PACKER_VCC_NET
.sym 4889 vga_instance.v_counter[7]
.sym 4907 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 4908 frog_x[5]
.sym 4909 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 4910 frog_x[8]
.sym 4911 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 4913 vga_instance.v_counter[6]
.sym 4915 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 4916 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 4919 blue[0]$SB_IO_OUT
.sym 4921 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 4925 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 4929 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[7]
.sym 4934 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4936 vsync_SB_LUT4_O_I0[1]
.sym 4937 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 4938 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 4943 hsync_SB_LUT4_O_I1[0]
.sym 4944 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 4946 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 4947 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 4948 $PACKER_VCC_NET
.sym 4949 blue_SB_LUT4_O_I2[1]
.sym 4951 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 4952 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4955 vga_instance.v_counter[8]
.sym 4959 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4960 blue_SB_LUT4_O_I2[2]
.sym 4962 blue_SB_LUT4_O_I2[0]
.sym 4965 vga_instance.v_counter[9]
.sym 4966 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[8]
.sym 4968 $PACKER_VCC_NET
.sym 4969 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 4970 vga_instance.v_counter[8]
.sym 4972 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[9]
.sym 4974 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 4976 vga_instance.v_counter[9]
.sym 4979 vsync_SB_LUT4_O_I0[1]
.sym 4980 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 4981 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 4982 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[9]
.sym 4991 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 4992 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 4993 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 4998 blue_SB_LUT4_O_I2[1]
.sym 4999 blue_SB_LUT4_O_I2[2]
.sym 5004 blue_SB_LUT4_O_I2[2]
.sym 5005 blue_SB_LUT4_O_I2[1]
.sym 5006 blue_SB_LUT4_O_I2[0]
.sym 5009 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5010 hsync_SB_LUT4_O_I1[0]
.sym 5011 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 5012 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5028 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5032 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 5039 vga_instance.v_counter[6]
.sym 5044 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5058 hsync_SB_LUT4_O_I1[0]
.sym 5059 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 5060 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 5061 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5062 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5063 vga_instance.v_counter[6]
.sym 5064 vga_instance.v_counter[7]
.sym 5065 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5067 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5068 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5069 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 5070 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 5072 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5073 vga_instance.v_counter[8]
.sym 5074 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5077 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5082 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 5083 vga_instance.v_counter[9]
.sym 5085 vga_instance.sprite_y[0]
.sym 5086 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5088 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5090 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5091 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5092 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5093 vga_instance.sprite_y[0]
.sym 5096 vga_instance.v_counter[7]
.sym 5097 vga_instance.v_counter[6]
.sym 5098 vga_instance.v_counter[9]
.sym 5099 vga_instance.v_counter[8]
.sym 5102 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5104 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 5105 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5114 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5115 hsync_SB_LUT4_O_I1[0]
.sym 5116 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 5120 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 5121 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5122 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5123 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5132 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 5134 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 5135 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 5137 clk$SB_IO_IN_$glb_clk
.sym 5138 vga_instance.sprite_pixel_SB_DFFSR_Q_R
.sym 5163 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5166 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5167 vga_instance.v_counter[6]
.sym 5168 vga_instance.v_counter[8]
.sym 5169 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5170 vga_instance.v_counter[9]
.sym 5187 vga_instance.v_counter[7]
.sym 5190 vga_instance.sprite_y[0]
.sym 5193 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5196 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5198 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5199 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5200 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5202 vga_instance.v_counter[6]
.sym 5206 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5209 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5212 $nextpnr_ICESTORM_LC_12$O
.sym 5214 vga_instance.sprite_y[0]
.sym 5218 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5220 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5224 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5226 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5228 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 5230 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5233 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5234 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 5236 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5239 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5240 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 5242 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5244 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5246 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 5248 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5251 vga_instance.v_counter[6]
.sym 5252 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 5254 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5257 vga_instance.v_counter[7]
.sym 5258 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 5259 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5260 clk$SB_IO_IN_$glb_clk
.sym 5261 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5287 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5289 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5291 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5293 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5294 vga_instance.v_counter[8]
.sym 5298 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5303 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5305 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5306 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5307 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5308 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5311 vga_instance.h_counter[2]
.sym 5312 vga_instance.v_counter[9]
.sym 5313 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5314 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5316 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5321 vga_instance.sprite_y[0]
.sym 5322 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5327 vga_instance.v_counter[8]
.sym 5330 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 5332 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 5334 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5335 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 5337 vga_instance.v_counter[8]
.sym 5339 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 5343 vga_instance.v_counter[9]
.sym 5345 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 5348 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 5354 vga_instance.h_counter[2]
.sym 5355 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5356 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5357 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 5360 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 5361 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5362 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5363 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5366 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5367 vga_instance.sprite_y[0]
.sym 5368 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5369 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5372 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5373 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5374 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5375 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5378 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5379 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5380 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5381 vga_instance.sprite_y[0]
.sym 5382 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5383 clk$SB_IO_IN_$glb_clk
.sym 5384 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5426 vga_instance.v_counter[8]
.sym 5427 vga_instance.v_counter[9]
.sym 5428 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5429 vga_instance.h_counter[3]
.sym 5430 vga_instance.v_counter[6]
.sym 5431 vsync_SB_LUT4_O_I0[0]
.sym 5432 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5434 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 5435 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5436 vga_instance.sprite_y[0]
.sym 5437 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5438 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5439 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 5440 vga_instance.v_counter[7]
.sym 5441 vga_instance.h_counter[2]
.sym 5442 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5443 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5444 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5446 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 5447 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 5450 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5451 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5452 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5453 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5455 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5456 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 5461 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5462 vga_instance.sprite_y[0]
.sym 5465 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5466 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 5467 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 5468 vga_instance.h_counter[2]
.sym 5471 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 5472 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 5473 vga_instance.h_counter[2]
.sym 5477 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 5478 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5479 vsync_SB_LUT4_O_I0[0]
.sym 5480 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 5483 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 5484 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5485 vga_instance.h_counter[2]
.sym 5486 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 5489 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5490 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5492 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5495 vga_instance.v_counter[8]
.sym 5496 vga_instance.v_counter[9]
.sym 5497 vga_instance.v_counter[6]
.sym 5498 vga_instance.v_counter[7]
.sym 5501 vga_instance.h_counter[3]
.sym 5502 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 5503 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 5504 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 5505 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5506 clk$SB_IO_IN_$glb_clk
.sym 5507 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5520 vga_instance.v_counter[7]
.sym 5535 vsync_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 5549 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5550 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 5553 vga_instance.sprite_y[0]
.sym 5556 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 5557 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5558 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5559 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5560 vga_instance.h_counter[2]
.sym 5561 vga_instance.sprite_y[0]
.sym 5562 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5571 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 5572 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 5573 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 5574 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5582 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5583 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5584 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5585 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5588 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 5589 vga_instance.h_counter[2]
.sym 5591 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 5594 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5595 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5597 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 5600 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5601 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5602 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5603 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5606 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 5607 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5609 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5612 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5613 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5614 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 5615 vga_instance.sprite_y[0]
.sym 5618 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 5619 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 5620 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 5621 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 5624 vga_instance.sprite_y[0]
.sym 5625 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 5626 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 5627 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 6321 blue[0]$SB_IO_OUT
.sym 6324 green[0]$SB_IO_OUT
.sym 6332 blue[0]$SB_IO_OUT
.sym 6338 green[0]$SB_IO_OUT
.sym 6347 $PACKER_VCC_NET
.sym 6349 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 6351 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 6381 blue[0]$SB_IO_OUT
.sym 6423 switch1_SB_LUT4_I2_I3[2]
.sym 6425 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 6426 frog_instance.db1.counter[0]
.sym 6427 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 6428 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 6429 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 6481 green[0]$SB_IO_OUT
.sym 6482 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 6561 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 6562 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 6563 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 6564 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 6565 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 6566 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 6567 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 6605 blue[0]$SB_IO_OUT
.sym 6616 frog_x[5]
.sym 6663 frog_x[6]
.sym 6664 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 6665 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 6666 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 6667 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 6669 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 6718 frog_y[7]
.sym 6721 green[0]$SB_IO_OUT
.sym 6771 frog_y[7]
.sym 6810 frog_x[7]
.sym 6815 frog_x[6]
.sym 6821 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 6827 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 6866 frog_y[8]
.sym 6868 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 6869 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 6871 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 6923 frog_y[6]
.sym 6929 frog_y[9]
.sym 6969 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 6971 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 6972 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 6973 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 6974 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 6975 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 7013 vga_instance.v_counter[9]
.sym 7019 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 7022 frog_y[5]
.sym 7027 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 7029 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 7071 frog_y[6]
.sym 7072 frog_instance.switch3_prev_SB_LUT4_I2_O[1]
.sym 7073 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 7074 frog_y[9]
.sym 7075 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 7076 frog_y[5]
.sym 7077 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 7115 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 7118 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 7123 vga_instance.v_counter[8]
.sym 7125 frog_y[8]
.sym 7131 frog_y[7]
.sym 7173 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 7174 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 7175 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 7176 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 7177 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 7178 frog_instance.db3.state_SB_DFFE_Q_E
.sym 7179 switch3_SB_LUT4_I3_I1[0]
.sym 7234 frog_y[5]
.sym 7275 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 7276 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 7277 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 7278 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 7279 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 7280 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 7334 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 7418 vga_instance.v_counter[9]
.sym 7420 vga_instance.v_counter[8]
.sym 7421 vga_instance.v_counter[6]
.sym 8093 green[0]$SB_IO_OUT
.sym 8115 green[0]$SB_IO_OUT
.sym 8119 frog_instance.db1.counter[1]
.sym 8120 frog_instance.db1.counter[2]
.sym 8121 frog_instance.db1.counter[3]
.sym 8122 frog_instance.db1.counter[4]
.sym 8123 frog_instance.db1.counter[5]
.sym 8124 frog_instance.db1.counter[6]
.sym 8125 frog_instance.db1.counter[7]
.sym 8136 $PACKER_VCC_NET
.sym 8163 vga_instance.h_counter[9]
.sym 8168 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8174 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8179 frog_instance.db1.counter[3]
.sym 8180 frog_instance.db1.counter[4]
.sym 8185 $PACKER_VCC_NET
.sym 8186 frog_instance.db1.counter[2]
.sym 8189 frog_instance.db1.counter[5]
.sym 8192 $nextpnr_ICESTORM_LC_23$O
.sym 8194 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8198 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 8200 $PACKER_VCC_NET
.sym 8201 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8204 $nextpnr_ICESTORM_LC_24$I3
.sym 8206 vga_instance.h_counter[9]
.sym 8214 $nextpnr_ICESTORM_LC_24$I3
.sym 8223 frog_instance.db1.counter[3]
.sym 8224 frog_instance.db1.counter[5]
.sym 8225 frog_instance.db1.counter[2]
.sym 8226 frog_instance.db1.counter[4]
.sym 8246 frog_instance.db1.counter[8]
.sym 8247 frog_instance.db1.counter[9]
.sym 8248 frog_instance.db1.counter[10]
.sym 8249 frog_instance.db1.counter[11]
.sym 8250 frog_instance.db1.counter[12]
.sym 8251 frog_instance.db1.counter[13]
.sym 8252 frog_instance.db1.counter[14]
.sym 8253 frog_instance.db1.counter[15]
.sym 8281 $PACKER_VCC_NET
.sym 8286 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8287 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8296 vga_instance.h_counter[9]
.sym 8299 $PACKER_VCC_NET
.sym 8303 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8308 $PACKER_VCC_NET
.sym 8324 frog_instance.db1.counter[1]
.sym 8327 frog_instance.db1.counter[0]
.sym 8328 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 8329 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 8334 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 8337 frog_instance.db1.counter[6]
.sym 8338 frog_instance.db1.counter[7]
.sym 8340 frog_instance.db1.counter[17]
.sym 8341 frog_instance.db1.counter[10]
.sym 8342 frog_instance.db1.counter[11]
.sym 8343 frog_instance.db1.counter[12]
.sym 8344 frog_instance.db1.counter[13]
.sym 8345 frog_instance.db1.counter[14]
.sym 8346 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 8347 frog_instance.db1.counter[8]
.sym 8352 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 8353 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 8354 frog_instance.db1.counter[15]
.sym 8362 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 8363 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 8364 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 8365 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 8374 frog_instance.db1.counter[6]
.sym 8375 frog_instance.db1.counter[15]
.sym 8376 frog_instance.db1.counter[13]
.sym 8377 frog_instance.db1.counter[12]
.sym 8380 frog_instance.db1.counter[0]
.sym 8386 frog_instance.db1.counter[1]
.sym 8387 frog_instance.db1.counter[14]
.sym 8388 frog_instance.db1.counter[17]
.sym 8389 frog_instance.db1.counter[0]
.sym 8392 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 8395 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 8398 frog_instance.db1.counter[11]
.sym 8399 frog_instance.db1.counter[7]
.sym 8400 frog_instance.db1.counter[8]
.sym 8401 frog_instance.db1.counter[10]
.sym 8403 clk$SB_IO_IN_$glb_clk
.sym 8404 switch1_SB_LUT4_I3_O_$glb_sr
.sym 8405 frog_instance.db1.counter[16]
.sym 8406 frog_instance.db1.counter[17]
.sym 8407 frog_instance.db1.counter[18]
.sym 8408 frog_instance.db1.counter[19]
.sym 8410 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 8411 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 8421 switch1_SB_LUT4_I2_I3[2]
.sym 8438 reset$SB_IO_IN
.sym 8447 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8449 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 8451 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 8456 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 8457 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 8458 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 8459 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 8461 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 8462 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 8464 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8465 frog_x[5]
.sym 8466 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 8467 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 8468 vga_instance.h_counter[5]
.sym 8469 vga_instance.h_counter[9]
.sym 8472 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 8475 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8477 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 8478 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 8480 frog_x[5]
.sym 8481 vga_instance.h_counter[5]
.sym 8484 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 8486 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 8487 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 8488 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 8490 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[2]
.sym 8492 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 8493 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 8494 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 8496 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[3]
.sym 8498 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 8499 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 8500 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 8502 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[4]
.sym 8504 vga_instance.h_counter[9]
.sym 8505 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 8506 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 8508 $nextpnr_ICESTORM_LC_2$I3
.sym 8511 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 8512 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 8518 $nextpnr_ICESTORM_LC_2$I3
.sym 8521 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 8522 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 8524 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 8529 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 8530 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 8531 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 8532 frog_x[9]
.sym 8533 frog_x[7]
.sym 8534 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 8535 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 8552 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 8554 vga_instance.h_counter[5]
.sym 8555 switch1_SB_LUT4_I2_I3[0]
.sym 8559 $PACKER_VCC_NET
.sym 8592 frog_x[5]
.sym 8594 frog_x[6]
.sym 8596 frog_x[8]
.sym 8597 frog_x[9]
.sym 8598 frog_x[7]
.sym 8600 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 8601 $nextpnr_ICESTORM_LC_21$O
.sym 8603 frog_x[5]
.sym 8607 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 8609 frog_x[6]
.sym 8611 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 8613 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 8616 frog_x[7]
.sym 8617 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 8619 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 8621 frog_x[8]
.sym 8623 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 8625 $nextpnr_ICESTORM_LC_22$I3
.sym 8627 frog_x[9]
.sym 8629 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 8635 $nextpnr_ICESTORM_LC_22$I3
.sym 8645 frog_x[6]
.sym 8646 frog_x[5]
.sym 8654 frog_x[8]
.sym 8656 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 8657 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 8658 frog_x[5]
.sym 8678 $PACKER_VCC_NET
.sym 8706 frog_y[5]
.sym 8708 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8710 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8712 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8714 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8715 frog_y[7]
.sym 8716 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8717 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 8718 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8720 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8722 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8723 frog_y[6]
.sym 8724 $nextpnr_ICESTORM_LC_11$O
.sym 8727 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 8730 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 8733 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 8736 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8739 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 8742 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8745 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 8748 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 8750 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 8754 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 8756 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 8757 frog_y[5]
.sym 8760 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 8762 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 8763 frog_y[6]
.sym 8766 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 8768 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 8769 frog_y[7]
.sym 8770 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8777 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 8778 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 8780 frog_instance.switch1_prev
.sym 8791 frog_x[5]
.sym 8794 frog_y[5]
.sym 8798 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 8800 vga_instance.v_counter[7]
.sym 8803 switch3$SB_IO_IN
.sym 8804 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 8806 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 8808 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8809 frog_y[7]
.sym 8810 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 8815 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8816 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8821 vga_instance.v_counter[9]
.sym 8822 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8823 frog_y[8]
.sym 8825 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8826 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 8831 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8832 vga_instance.v_counter[6]
.sym 8833 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8835 frog_y[5]
.sym 8839 frog_y[9]
.sym 8842 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 8847 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 8849 frog_y[8]
.sym 8850 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 8851 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8853 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8855 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 8856 frog_y[9]
.sym 8860 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 8861 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 8862 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 8863 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 8866 vga_instance.v_counter[6]
.sym 8867 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8868 frog_y[9]
.sym 8869 vga_instance.v_counter[9]
.sym 8878 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8880 frog_y[9]
.sym 8881 frog_y[5]
.sym 8902 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 8903 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 8904 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 8909 frog_y[8]
.sym 8921 reset$SB_IO_IN
.sym 8922 reset$SB_IO_IN
.sym 8923 frog_instance.db3.state_SB_DFFE_Q_E
.sym 8926 reset$SB_IO_IN
.sym 8927 switch4_SB_LUT4_I2_I3[1]
.sym 8928 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 8939 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 8940 frog_instance.switch3_prev_SB_LUT4_I2_O[1]
.sym 8941 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 8942 reset$SB_IO_IN
.sym 8943 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 8944 frog_y[5]
.sym 8949 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 8950 vga_instance.v_counter[8]
.sym 8951 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 8952 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 8955 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 8958 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 8959 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 8960 vga_instance.v_counter[7]
.sym 8966 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 8967 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 8968 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 8977 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 8979 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 8980 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 8989 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 8990 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 8991 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 8992 frog_y[5]
.sym 8996 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 8997 frog_instance.switch3_prev_SB_LUT4_I2_O[1]
.sym 8998 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 9001 vga_instance.v_counter[8]
.sym 9002 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9003 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 9004 vga_instance.v_counter[7]
.sym 9009 frog_y[5]
.sym 9014 frog_y[5]
.sym 9015 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9016 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 9017 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 9018 clk$SB_IO_IN_$glb_clk
.sym 9019 reset$SB_IO_IN
.sym 9020 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 9022 frog_instance.db3.counter[0]
.sym 9023 switch3_SB_LUT4_I3_O
.sym 9025 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 9037 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 9044 frog_y[9]
.sym 9046 switch3$SB_IO_IN
.sym 9053 switch4$SB_IO_IN
.sym 9062 frog_y[6]
.sym 9065 frog_y[9]
.sym 9070 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 9073 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 9074 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9075 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 9077 frog_y[8]
.sym 9079 frog_y[7]
.sym 9081 reset$SB_IO_IN
.sym 9082 $PACKER_VCC_NET
.sym 9083 frog_y[5]
.sym 9084 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 9086 frog_y[6]
.sym 9088 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 9090 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 9093 $nextpnr_ICESTORM_LC_15$O
.sym 9096 frog_y[5]
.sym 9099 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9101 frog_y[6]
.sym 9102 $PACKER_VCC_NET
.sym 9103 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 9105 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9107 $PACKER_VCC_NET
.sym 9108 frog_y[7]
.sym 9109 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 9111 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9113 frog_y[8]
.sym 9114 $PACKER_VCC_NET
.sym 9115 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 9118 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 9119 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 9120 frog_y[9]
.sym 9121 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 9125 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 9126 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 9127 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 9131 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 9136 $PACKER_VCC_NET
.sym 9138 frog_y[6]
.sym 9139 frog_y[5]
.sym 9140 frog_instance.switch2_prev_SB_LUT4_I1_O
.sym 9141 clk$SB_IO_IN_$glb_clk
.sym 9142 reset$SB_IO_IN
.sym 9143 switch3_SB_LUT4_I3_I1[2]
.sym 9146 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 9149 frog_instance.switch3_prev
.sym 9168 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 9187 frog_y[7]
.sym 9188 frog_y[9]
.sym 9189 frog_y[8]
.sym 9190 frog_y[5]
.sym 9193 frog_y[6]
.sym 9195 frog_instance.db3.state_SB_DFFE_Q_E
.sym 9198 frog_y[5]
.sym 9199 switch3_SB_LUT4_I3_I1[0]
.sym 9206 switch3$SB_IO_IN
.sym 9208 switch3_SB_LUT4_I3_I1[2]
.sym 9216 $nextpnr_ICESTORM_LC_16$O
.sym 9218 frog_y[5]
.sym 9222 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 9224 frog_y[6]
.sym 9226 frog_y[5]
.sym 9228 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 9230 frog_y[7]
.sym 9232 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 9234 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 9237 frog_y[8]
.sym 9238 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 9240 $nextpnr_ICESTORM_LC_17$I3
.sym 9243 frog_y[9]
.sym 9244 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 9250 $nextpnr_ICESTORM_LC_17$I3
.sym 9253 switch3$SB_IO_IN
.sym 9255 switch3_SB_LUT4_I3_I1[0]
.sym 9256 switch3_SB_LUT4_I3_I1[2]
.sym 9262 switch3$SB_IO_IN
.sym 9263 frog_instance.db3.state_SB_DFFE_Q_E
.sym 9264 clk$SB_IO_IN_$glb_clk
.sym 9310 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9311 frog_y[5]
.sym 9312 vga_instance.v_counter[9]
.sym 9316 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 9317 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 9318 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 9319 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 9320 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 9321 vga_instance.v_counter[6]
.sym 9322 vga_instance.v_counter[8]
.sym 9325 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 9327 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9330 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 9331 vga_instance.v_counter[7]
.sym 9332 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 9336 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 9339 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 9341 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 9342 frog_y[5]
.sym 9345 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 9347 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 9348 vga_instance.v_counter[6]
.sym 9349 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 9351 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[2]
.sym 9353 vga_instance.v_counter[7]
.sym 9354 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 9355 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 9357 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[3]
.sym 9359 vga_instance.v_counter[8]
.sym 9360 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 9361 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 9363 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[4]
.sym 9365 vga_instance.v_counter[9]
.sym 9366 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 9367 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 9369 $nextpnr_ICESTORM_LC_1$I3
.sym 9371 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 9373 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 9379 $nextpnr_ICESTORM_LC_1$I3
.sym 9391 frog_instance.db4.counter[0]
.sym 9392 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 9396 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 9418 switch4_SB_LUT4_I2_I3[1]
.sym 9512 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 9513 switch4_SB_LUT4_I2_I3[0]
.sym 9515 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 9519 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 9546 switch4$SB_IO_IN
.sym 9637 switch4_SB_LUT4_I2_I3[1]
.sym 9638 frog_instance.db4.state_SB_DFFE_Q_E
.sym 10271 frog_instance.db1.counter[3]
.sym 10280 frog_instance.db1.counter[4]
.sym 10281 frog_instance.db1.counter[5]
.sym 10286 frog_instance.db1.counter[2]
.sym 10288 frog_instance.db1.counter[0]
.sym 10290 frog_instance.db1.counter[6]
.sym 10291 frog_instance.db1.counter[7]
.sym 10293 frog_instance.db1.counter[1]
.sym 10300 $nextpnr_ICESTORM_LC_27$O
.sym 10303 frog_instance.db1.counter[0]
.sym 10306 frog_instance.db1.counter_SB_CARRY_CI_CO[2]
.sym 10308 frog_instance.db1.counter[1]
.sym 10310 frog_instance.db1.counter[0]
.sym 10312 frog_instance.db1.counter_SB_CARRY_CI_CO[3]
.sym 10315 frog_instance.db1.counter[2]
.sym 10316 frog_instance.db1.counter_SB_CARRY_CI_CO[2]
.sym 10318 frog_instance.db1.counter_SB_CARRY_CI_CO[4]
.sym 10321 frog_instance.db1.counter[3]
.sym 10322 frog_instance.db1.counter_SB_CARRY_CI_CO[3]
.sym 10324 frog_instance.db1.counter_SB_CARRY_CI_CO[5]
.sym 10326 frog_instance.db1.counter[4]
.sym 10328 frog_instance.db1.counter_SB_CARRY_CI_CO[4]
.sym 10330 frog_instance.db1.counter_SB_CARRY_CI_CO[6]
.sym 10332 frog_instance.db1.counter[5]
.sym 10334 frog_instance.db1.counter_SB_CARRY_CI_CO[5]
.sym 10336 frog_instance.db1.counter_SB_CARRY_CI_CO[7]
.sym 10339 frog_instance.db1.counter[6]
.sym 10340 frog_instance.db1.counter_SB_CARRY_CI_CO[6]
.sym 10342 frog_instance.db1.counter_SB_CARRY_CI_CO[8]
.sym 10345 frog_instance.db1.counter[7]
.sym 10346 frog_instance.db1.counter_SB_CARRY_CI_CO[7]
.sym 10348 clk$SB_IO_IN_$glb_clk
.sym 10349 switch1_SB_LUT4_I3_O_$glb_sr
.sym 10355 frog_instance.db2.counter[1]
.sym 10356 frog_instance.db2.counter[2]
.sym 10357 frog_instance.db2.counter[3]
.sym 10358 frog_instance.db2.counter[4]
.sym 10359 frog_instance.db2.counter[5]
.sym 10360 frog_instance.db2.counter[6]
.sym 10361 frog_instance.db2.counter[7]
.sym 10390 green[0]$SB_IO_OUT
.sym 10426 frog_instance.db1.counter_SB_CARRY_CI_CO[8]
.sym 10431 frog_instance.db1.counter[8]
.sym 10432 frog_instance.db1.counter[9]
.sym 10434 frog_instance.db1.counter[11]
.sym 10436 frog_instance.db1.counter[13]
.sym 10441 frog_instance.db1.counter[10]
.sym 10443 frog_instance.db1.counter[12]
.sym 10445 frog_instance.db1.counter[14]
.sym 10446 frog_instance.db1.counter[15]
.sym 10463 frog_instance.db1.counter_SB_CARRY_CI_CO[9]
.sym 10466 frog_instance.db1.counter[8]
.sym 10467 frog_instance.db1.counter_SB_CARRY_CI_CO[8]
.sym 10469 frog_instance.db1.counter_SB_CARRY_CI_CO[10]
.sym 10472 frog_instance.db1.counter[9]
.sym 10473 frog_instance.db1.counter_SB_CARRY_CI_CO[9]
.sym 10475 frog_instance.db1.counter_SB_CARRY_CI_CO[11]
.sym 10477 frog_instance.db1.counter[10]
.sym 10479 frog_instance.db1.counter_SB_CARRY_CI_CO[10]
.sym 10481 frog_instance.db1.counter_SB_CARRY_CI_CO[12]
.sym 10484 frog_instance.db1.counter[11]
.sym 10485 frog_instance.db1.counter_SB_CARRY_CI_CO[11]
.sym 10487 frog_instance.db1.counter_SB_CARRY_CI_CO[13]
.sym 10489 frog_instance.db1.counter[12]
.sym 10491 frog_instance.db1.counter_SB_CARRY_CI_CO[12]
.sym 10493 frog_instance.db1.counter_SB_CARRY_CI_CO[14]
.sym 10496 frog_instance.db1.counter[13]
.sym 10497 frog_instance.db1.counter_SB_CARRY_CI_CO[13]
.sym 10499 frog_instance.db1.counter_SB_CARRY_CI_CO[15]
.sym 10501 frog_instance.db1.counter[14]
.sym 10503 frog_instance.db1.counter_SB_CARRY_CI_CO[14]
.sym 10505 frog_instance.db1.counter_SB_CARRY_CI_CO[16]
.sym 10507 frog_instance.db1.counter[15]
.sym 10509 frog_instance.db1.counter_SB_CARRY_CI_CO[15]
.sym 10511 clk$SB_IO_IN_$glb_clk
.sym 10512 switch1_SB_LUT4_I3_O_$glb_sr
.sym 10513 frog_instance.db2.counter[8]
.sym 10514 frog_instance.db2.counter[9]
.sym 10515 frog_instance.db2.counter[10]
.sym 10516 frog_instance.db2.counter[11]
.sym 10517 frog_instance.db2.counter[12]
.sym 10518 frog_instance.db2.counter[13]
.sym 10519 frog_instance.db2.counter[14]
.sym 10520 frog_instance.db2.counter[15]
.sym 10529 switch1_SB_LUT4_I2_I3[0]
.sym 10539 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10549 frog_instance.db1.counter_SB_CARRY_CI_CO[16]
.sym 10557 frog_instance.db1.counter[19]
.sym 10563 frog_instance.db1.counter[9]
.sym 10564 frog_instance.db1.counter[18]
.sym 10565 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10567 frog_x[7]
.sym 10568 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 10570 frog_instance.db1.counter[16]
.sym 10577 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 10579 frog_instance.db1.counter[17]
.sym 10586 frog_instance.db1.counter_SB_CARRY_CI_CO[17]
.sym 10589 frog_instance.db1.counter[16]
.sym 10590 frog_instance.db1.counter_SB_CARRY_CI_CO[16]
.sym 10592 frog_instance.db1.counter_SB_CARRY_CI_CO[18]
.sym 10594 frog_instance.db1.counter[17]
.sym 10596 frog_instance.db1.counter_SB_CARRY_CI_CO[17]
.sym 10598 frog_instance.db1.counter_SB_CARRY_CI_CO[19]
.sym 10600 frog_instance.db1.counter[18]
.sym 10602 frog_instance.db1.counter_SB_CARRY_CI_CO[18]
.sym 10607 frog_instance.db1.counter[19]
.sym 10608 frog_instance.db1.counter_SB_CARRY_CI_CO[19]
.sym 10617 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 10618 frog_x[7]
.sym 10619 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 10620 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10623 frog_instance.db1.counter[9]
.sym 10624 frog_instance.db1.counter[19]
.sym 10625 frog_instance.db1.counter[16]
.sym 10626 frog_instance.db1.counter[18]
.sym 10634 clk$SB_IO_IN_$glb_clk
.sym 10635 switch1_SB_LUT4_I3_O_$glb_sr
.sym 10636 frog_instance.db2.counter[16]
.sym 10637 frog_instance.db2.counter[17]
.sym 10638 frog_instance.db2.counter[18]
.sym 10639 frog_instance.db2.counter[19]
.sym 10642 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 10653 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 10678 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10679 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10680 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10681 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10682 frog_x[7]
.sym 10683 $PACKER_VCC_NET
.sym 10684 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10686 frog_x[6]
.sym 10687 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10688 frog_x[8]
.sym 10690 reset$SB_IO_IN
.sym 10691 $PACKER_VCC_NET
.sym 10692 frog_x[5]
.sym 10695 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 10697 frog_x[9]
.sym 10702 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 10704 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 10709 $nextpnr_ICESTORM_LC_14$O
.sym 10712 frog_x[5]
.sym 10715 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10717 frog_x[6]
.sym 10718 $PACKER_VCC_NET
.sym 10719 frog_x[5]
.sym 10721 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10723 frog_x[7]
.sym 10724 $PACKER_VCC_NET
.sym 10725 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 10727 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10729 frog_x[8]
.sym 10730 $PACKER_VCC_NET
.sym 10731 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 10734 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 10735 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10736 frog_x[9]
.sym 10737 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 10740 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10742 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 10743 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 10747 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10748 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 10749 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 10752 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10754 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 10755 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 10756 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10757 clk$SB_IO_IN_$glb_clk
.sym 10758 reset$SB_IO_IN
.sym 10760 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 10762 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 10763 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 10766 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 10772 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10775 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10777 switch3$SB_IO_IN
.sym 10804 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 10805 frog_x[7]
.sym 10806 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 10807 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 10811 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10812 frog_x[9]
.sym 10813 reset$SB_IO_IN
.sym 10814 frog_instance.switch1_prev
.sym 10815 switch1_SB_LUT4_I2_I3[0]
.sym 10818 $PACKER_VCC_NET
.sym 10819 frog_x[8]
.sym 10823 frog_x[5]
.sym 10825 frog_x[6]
.sym 10828 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10831 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 10832 $nextpnr_ICESTORM_LC_0$O
.sym 10834 frog_x[5]
.sym 10838 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 10840 frog_x[6]
.sym 10844 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 10846 frog_x[7]
.sym 10847 $PACKER_VCC_NET
.sym 10850 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 10852 $PACKER_VCC_NET
.sym 10853 frog_x[8]
.sym 10854 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 10856 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 10858 frog_x[9]
.sym 10863 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 10864 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 10865 frog_x[9]
.sym 10866 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 10869 switch1_SB_LUT4_I2_I3[0]
.sym 10870 frog_instance.switch1_prev
.sym 10871 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 10872 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 10877 frog_x[5]
.sym 10879 frog_instance.switch1_prev_SB_LUT4_I1_O
.sym 10880 clk$SB_IO_IN_$glb_clk
.sym 10881 reset$SB_IO_IN
.sym 10886 switch2_SB_LUT4_I2_I3[1]
.sym 10899 reset$SB_IO_IN
.sym 10901 reset$SB_IO_IN
.sym 10910 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 10925 switch1_SB_LUT4_I2_I3[0]
.sym 10926 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 10932 frog_y[9]
.sym 10936 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 10940 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 10942 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10943 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10951 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10952 reset$SB_IO_IN
.sym 10955 $nextpnr_ICESTORM_LC_20$O
.sym 10957 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10961 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 10964 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10967 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 10969 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 10973 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 10976 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 10977 frog_y[9]
.sym 10980 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 10981 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 10982 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 10983 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 10994 switch1_SB_LUT4_I2_I3[0]
.sym 11003 clk$SB_IO_IN_$glb_clk
.sym 11004 reset$SB_IO_IN
.sym 11010 frog_instance.switch2_prev
.sym 11011 frog_instance.switch4_prev
.sym 11018 frog_y[9]
.sym 11022 switch3$SB_IO_IN
.sym 11027 switch4$SB_IO_IN
.sym 11033 switch4_SB_LUT4_I2_I3[1]
.sym 11037 frog_instance.db3.counter[2]
.sym 11047 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11048 $PACKER_VCC_NET
.sym 11050 switch2_SB_LUT4_I2_I3[1]
.sym 11051 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 11052 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11055 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11056 $PACKER_VCC_NET
.sym 11057 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 11058 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11059 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 11061 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 11067 frog_instance.switch2_prev
.sym 11068 frog_instance.switch4_prev
.sym 11070 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 11074 frog_y[9]
.sym 11075 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11077 switch4_SB_LUT4_I2_I3[1]
.sym 11078 $nextpnr_ICESTORM_LC_8$O
.sym 11081 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 11084 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 11086 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 11087 $PACKER_VCC_NET
.sym 11090 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 11092 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 11093 $PACKER_VCC_NET
.sym 11096 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 11098 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11099 $PACKER_VCC_NET
.sym 11102 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 11105 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 11109 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 11110 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 11111 frog_y[9]
.sym 11112 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 11115 frog_instance.switch4_prev
.sym 11116 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 11117 switch4_SB_LUT4_I2_I3[1]
.sym 11121 frog_instance.switch2_prev
.sym 11122 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 11123 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 11124 switch2_SB_LUT4_I2_I3[1]
.sym 11129 frog_instance.db3.counter[1]
.sym 11130 frog_instance.db3.counter[2]
.sym 11131 frog_instance.db3.counter[3]
.sym 11132 frog_instance.db3.counter[4]
.sym 11133 frog_instance.db3.counter[5]
.sym 11134 frog_instance.db3.counter[6]
.sym 11135 frog_instance.db3.counter[7]
.sym 11150 reset$SB_IO_IN
.sym 11153 switch4$SB_IO_IN
.sym 11169 switch3_SB_LUT4_I3_I1[2]
.sym 11176 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 11181 switch3$SB_IO_IN
.sym 11183 frog_instance.switch3_prev
.sym 11188 frog_instance.db3.counter[3]
.sym 11189 frog_instance.db3.counter[4]
.sym 11192 frog_instance.db3.counter[7]
.sym 11195 frog_instance.db3.counter[0]
.sym 11198 frog_instance.db3.counter[5]
.sym 11200 switch3_SB_LUT4_I3_I1[0]
.sym 11202 frog_instance.db3.counter[4]
.sym 11203 frog_instance.db3.counter[3]
.sym 11204 frog_instance.db3.counter[5]
.sym 11205 frog_instance.db3.counter[7]
.sym 11217 frog_instance.db3.counter[0]
.sym 11220 switch3$SB_IO_IN
.sym 11221 switch3_SB_LUT4_I3_I1[2]
.sym 11223 switch3_SB_LUT4_I3_I1[0]
.sym 11232 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 11233 switch3_SB_LUT4_I3_I1[0]
.sym 11234 frog_instance.switch3_prev
.sym 11249 clk$SB_IO_IN_$glb_clk
.sym 11250 switch3_SB_LUT4_I3_O_$glb_sr
.sym 11251 frog_instance.db3.counter[8]
.sym 11252 frog_instance.db3.counter[9]
.sym 11253 frog_instance.db3.counter[10]
.sym 11254 frog_instance.db3.counter[11]
.sym 11255 frog_instance.db3.counter[12]
.sym 11256 frog_instance.db3.counter[13]
.sym 11257 frog_instance.db3.counter[14]
.sym 11258 frog_instance.db3.counter[15]
.sym 11293 frog_instance.db3.counter[1]
.sym 11294 frog_instance.db3.counter[0]
.sym 11296 reset$SB_IO_IN
.sym 11299 switch3_SB_LUT4_I3_I1[0]
.sym 11300 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11302 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11303 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11309 frog_instance.db3.counter[2]
.sym 11317 frog_instance.db3.counter[17]
.sym 11323 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11325 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11326 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11327 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 11328 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 11343 frog_instance.db3.counter[2]
.sym 11344 frog_instance.db3.counter[0]
.sym 11345 frog_instance.db3.counter[1]
.sym 11346 frog_instance.db3.counter[17]
.sym 11364 switch3_SB_LUT4_I3_I1[0]
.sym 11372 clk$SB_IO_IN_$glb_clk
.sym 11373 reset$SB_IO_IN
.sym 11374 frog_instance.db3.counter[16]
.sym 11375 frog_instance.db3.counter[17]
.sym 11376 frog_instance.db3.counter[18]
.sym 11377 frog_instance.db3.counter[19]
.sym 11381 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 11387 reset$SB_IO_IN
.sym 11390 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 11392 reset$SB_IO_IN
.sym 11395 reset$SB_IO_IN
.sym 11498 frog_instance.db4.counter[1]
.sym 11499 frog_instance.db4.counter[2]
.sym 11500 frog_instance.db4.counter[3]
.sym 11501 frog_instance.db4.counter[4]
.sym 11502 frog_instance.db4.counter[5]
.sym 11503 frog_instance.db4.counter[6]
.sym 11504 frog_instance.db4.counter[7]
.sym 11525 switch4_SB_LUT4_I2_I3[1]
.sym 11555 frog_instance.db4.counter[1]
.sym 11556 frog_instance.db4.counter[0]
.sym 11558 frog_instance.db4.counter[4]
.sym 11561 frog_instance.db4.counter[7]
.sym 11562 frog_instance.db4.counter[8]
.sym 11564 frog_instance.db4.counter[2]
.sym 11565 frog_instance.db4.counter[3]
.sym 11567 frog_instance.db4.counter[5]
.sym 11583 frog_instance.db4.counter[0]
.sym 11589 frog_instance.db4.counter[2]
.sym 11590 frog_instance.db4.counter[0]
.sym 11591 frog_instance.db4.counter[1]
.sym 11592 frog_instance.db4.counter[3]
.sym 11613 frog_instance.db4.counter[8]
.sym 11614 frog_instance.db4.counter[4]
.sym 11615 frog_instance.db4.counter[7]
.sym 11616 frog_instance.db4.counter[5]
.sym 11618 clk$SB_IO_IN_$glb_clk
.sym 11619 switch4_SB_LUT4_I3_O_$glb_sr
.sym 11620 frog_instance.db4.counter[8]
.sym 11621 frog_instance.db4.counter[9]
.sym 11622 frog_instance.db4.counter[10]
.sym 11623 frog_instance.db4.counter[11]
.sym 11624 frog_instance.db4.counter[12]
.sym 11625 frog_instance.db4.counter[13]
.sym 11626 frog_instance.db4.counter[14]
.sym 11627 frog_instance.db4.counter[15]
.sym 11645 switch4$SB_IO_IN
.sym 11667 frog_instance.db4.counter[6]
.sym 11668 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 11672 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 11676 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 11677 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11678 frog_instance.db4.counter[9]
.sym 11679 frog_instance.db4.counter[10]
.sym 11680 frog_instance.db4.counter[11]
.sym 11681 frog_instance.db4.counter[12]
.sym 11682 frog_instance.db4.counter[13]
.sym 11688 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11689 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 11691 frog_instance.db4.counter[14]
.sym 11692 frog_instance.db4.counter[15]
.sym 11694 frog_instance.db4.counter[12]
.sym 11695 frog_instance.db4.counter[11]
.sym 11696 frog_instance.db4.counter[10]
.sym 11697 frog_instance.db4.counter[13]
.sym 11700 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 11701 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 11702 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 11703 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 11712 frog_instance.db4.counter[14]
.sym 11713 frog_instance.db4.counter[15]
.sym 11714 frog_instance.db4.counter[9]
.sym 11715 frog_instance.db4.counter[6]
.sym 11737 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 11739 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 11743 frog_instance.db4.counter[16]
.sym 11744 frog_instance.db4.counter[17]
.sym 11745 frog_instance.db4.counter[18]
.sym 11746 frog_instance.db4.counter[19]
.sym 11747 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 11750 switch4_SB_LUT4_I3_O
.sym 11786 switch4_SB_LUT4_I2_I3[1]
.sym 11793 switch4_SB_LUT4_I2_I3[0]
.sym 11795 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11798 switch4$SB_IO_IN
.sym 11832 switch4$SB_IO_IN
.sym 11836 switch4_SB_LUT4_I2_I3[0]
.sym 11837 switch4$SB_IO_IN
.sym 11838 switch4_SB_LUT4_I2_I3[1]
.sym 11863 frog_instance.db4.state_SB_DFFE_Q_E
.sym 11864 clk$SB_IO_IN_$glb_clk
.sym 12310 green[0]$SB_IO_OUT
.sym 12313 green[0]$SB_IO_OUT
.sym 12321 green[0]$SB_IO_OUT
.sym 12329 green[0]$SB_IO_OUT
.sym 12464 frog_instance.db1.state_SB_DFFE_Q_E
.sym 12465 switch1_SB_LUT4_I3_O
.sym 12468 switch1_SB_LUT4_I2_I3[0]
.sym 12496 switch1_SB_LUT4_I3_O
.sym 12502 blue[0]$SB_IO_OUT
.sym 12511 switch1$SB_IO_IN
.sym 12552 frog_instance.db2.counter[4]
.sym 12553 frog_instance.db2.counter[5]
.sym 12558 frog_instance.db2.counter[2]
.sym 12559 frog_instance.db2.counter[3]
.sym 12560 frog_instance.db2.counter[0]
.sym 12565 frog_instance.db2.counter[1]
.sym 12568 frog_instance.db2.counter[0]
.sym 12570 frog_instance.db2.counter[6]
.sym 12571 frog_instance.db2.counter[7]
.sym 12572 $nextpnr_ICESTORM_LC_25$O
.sym 12574 frog_instance.db2.counter[0]
.sym 12578 frog_instance.db2.counter_SB_CARRY_CI_CO[2]
.sym 12580 frog_instance.db2.counter[1]
.sym 12582 frog_instance.db2.counter[0]
.sym 12584 frog_instance.db2.counter_SB_CARRY_CI_CO[3]
.sym 12587 frog_instance.db2.counter[2]
.sym 12588 frog_instance.db2.counter_SB_CARRY_CI_CO[2]
.sym 12590 frog_instance.db2.counter_SB_CARRY_CI_CO[4]
.sym 12593 frog_instance.db2.counter[3]
.sym 12594 frog_instance.db2.counter_SB_CARRY_CI_CO[3]
.sym 12596 frog_instance.db2.counter_SB_CARRY_CI_CO[5]
.sym 12598 frog_instance.db2.counter[4]
.sym 12600 frog_instance.db2.counter_SB_CARRY_CI_CO[4]
.sym 12602 frog_instance.db2.counter_SB_CARRY_CI_CO[6]
.sym 12604 frog_instance.db2.counter[5]
.sym 12606 frog_instance.db2.counter_SB_CARRY_CI_CO[5]
.sym 12608 frog_instance.db2.counter_SB_CARRY_CI_CO[7]
.sym 12610 frog_instance.db2.counter[6]
.sym 12612 frog_instance.db2.counter_SB_CARRY_CI_CO[6]
.sym 12614 frog_instance.db2.counter_SB_CARRY_CI_CO[8]
.sym 12616 frog_instance.db2.counter[7]
.sym 12618 frog_instance.db2.counter_SB_CARRY_CI_CO[7]
.sym 12620 clk$SB_IO_IN_$glb_clk
.sym 12621 switch2_SB_LUT4_I3_O_$glb_sr
.sym 12622 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 12623 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 12624 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12626 frog_instance.db2.counter[0]
.sym 12628 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12629 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 12643 frog_instance.db1.state_SB_DFFE_Q_E
.sym 12658 frog_instance.db2.counter_SB_CARRY_CI_CO[8]
.sym 12663 frog_instance.db2.counter[8]
.sym 12665 frog_instance.db2.counter[10]
.sym 12670 frog_instance.db2.counter[15]
.sym 12674 frog_instance.db2.counter[11]
.sym 12675 frog_instance.db2.counter[12]
.sym 12685 frog_instance.db2.counter[14]
.sym 12688 frog_instance.db2.counter[9]
.sym 12692 frog_instance.db2.counter[13]
.sym 12695 frog_instance.db2.counter_SB_CARRY_CI_CO[9]
.sym 12698 frog_instance.db2.counter[8]
.sym 12699 frog_instance.db2.counter_SB_CARRY_CI_CO[8]
.sym 12701 frog_instance.db2.counter_SB_CARRY_CI_CO[10]
.sym 12703 frog_instance.db2.counter[9]
.sym 12705 frog_instance.db2.counter_SB_CARRY_CI_CO[9]
.sym 12707 frog_instance.db2.counter_SB_CARRY_CI_CO[11]
.sym 12710 frog_instance.db2.counter[10]
.sym 12711 frog_instance.db2.counter_SB_CARRY_CI_CO[10]
.sym 12713 frog_instance.db2.counter_SB_CARRY_CI_CO[12]
.sym 12715 frog_instance.db2.counter[11]
.sym 12717 frog_instance.db2.counter_SB_CARRY_CI_CO[11]
.sym 12719 frog_instance.db2.counter_SB_CARRY_CI_CO[13]
.sym 12721 frog_instance.db2.counter[12]
.sym 12723 frog_instance.db2.counter_SB_CARRY_CI_CO[12]
.sym 12725 frog_instance.db2.counter_SB_CARRY_CI_CO[14]
.sym 12727 frog_instance.db2.counter[13]
.sym 12729 frog_instance.db2.counter_SB_CARRY_CI_CO[13]
.sym 12731 frog_instance.db2.counter_SB_CARRY_CI_CO[15]
.sym 12734 frog_instance.db2.counter[14]
.sym 12735 frog_instance.db2.counter_SB_CARRY_CI_CO[14]
.sym 12737 frog_instance.db2.counter_SB_CARRY_CI_CO[16]
.sym 12740 frog_instance.db2.counter[15]
.sym 12741 frog_instance.db2.counter_SB_CARRY_CI_CO[15]
.sym 12743 clk$SB_IO_IN_$glb_clk
.sym 12744 switch2_SB_LUT4_I3_O_$glb_sr
.sym 12750 switch2_SB_LUT4_I2_I3[0]
.sym 12781 frog_instance.db2.counter_SB_CARRY_CI_CO[16]
.sym 12792 frog_instance.db2.counter[14]
.sym 12803 frog_instance.db2.counter[17]
.sym 12810 frog_instance.db2.counter[16]
.sym 12812 frog_instance.db2.counter[18]
.sym 12813 frog_instance.db2.counter[19]
.sym 12818 frog_instance.db2.counter_SB_CARRY_CI_CO[17]
.sym 12820 frog_instance.db2.counter[16]
.sym 12822 frog_instance.db2.counter_SB_CARRY_CI_CO[16]
.sym 12824 frog_instance.db2.counter_SB_CARRY_CI_CO[18]
.sym 12827 frog_instance.db2.counter[17]
.sym 12828 frog_instance.db2.counter_SB_CARRY_CI_CO[17]
.sym 12830 frog_instance.db2.counter_SB_CARRY_CI_CO[19]
.sym 12832 frog_instance.db2.counter[18]
.sym 12834 frog_instance.db2.counter_SB_CARRY_CI_CO[18]
.sym 12838 frog_instance.db2.counter[19]
.sym 12840 frog_instance.db2.counter_SB_CARRY_CI_CO[19]
.sym 12855 frog_instance.db2.counter[19]
.sym 12856 frog_instance.db2.counter[16]
.sym 12857 frog_instance.db2.counter[14]
.sym 12858 frog_instance.db2.counter[18]
.sym 12866 clk$SB_IO_IN_$glb_clk
.sym 12867 switch2_SB_LUT4_I3_O_$glb_sr
.sym 12871 switch2_SB_LUT4_I2_I3[1]
.sym 12873 frog_instance.db2.state_SB_DFFE_Q_E
.sym 12874 switch2_SB_LUT4_I3_O
.sym 12916 frog_x[5]
.sym 12918 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 12924 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 12928 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 12929 frog_x[9]
.sym 12931 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 12932 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 12938 frog_x[7]
.sym 12940 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 12941 $nextpnr_ICESTORM_LC_18$O
.sym 12944 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 12947 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[1]
.sym 12949 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 12951 frog_x[7]
.sym 12953 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[2]
.sym 12956 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 12959 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 12962 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 12963 frog_x[9]
.sym 12966 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 12967 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 12968 frog_x[9]
.sym 12969 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 12984 frog_x[5]
.sym 12985 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 12987 frog_x[7]
.sym 13004 switch2_SB_LUT4_I3_O
.sym 13017 switch2_SB_LUT4_I2_I3[1]
.sym 13021 switch2$SB_IO_IN
.sym 13043 switch2_SB_LUT4_I2_I3[1]
.sym 13091 switch2_SB_LUT4_I2_I3[1]
.sym 13126 switch4$SB_IO_IN
.sym 13168 reset$SB_IO_IN
.sym 13176 switch4_SB_LUT4_I2_I3[1]
.sym 13177 switch2_SB_LUT4_I2_I3[1]
.sym 13221 switch2_SB_LUT4_I2_I3[1]
.sym 13227 switch4_SB_LUT4_I2_I3[1]
.sym 13235 clk$SB_IO_IN_$glb_clk
.sym 13236 reset$SB_IO_IN
.sym 13280 frog_instance.db3.counter[0]
.sym 13281 frog_instance.db3.counter[3]
.sym 13287 frog_instance.db3.counter[1]
.sym 13288 frog_instance.db3.counter[0]
.sym 13290 frog_instance.db3.counter[4]
.sym 13292 frog_instance.db3.counter[6]
.sym 13299 frog_instance.db3.counter[5]
.sym 13301 frog_instance.db3.counter[7]
.sym 13304 frog_instance.db3.counter[2]
.sym 13310 $nextpnr_ICESTORM_LC_19$O
.sym 13312 frog_instance.db3.counter[0]
.sym 13316 frog_instance.db3.counter_SB_CARRY_CI_CO[2]
.sym 13318 frog_instance.db3.counter[1]
.sym 13320 frog_instance.db3.counter[0]
.sym 13322 frog_instance.db3.counter_SB_CARRY_CI_CO[3]
.sym 13324 frog_instance.db3.counter[2]
.sym 13326 frog_instance.db3.counter_SB_CARRY_CI_CO[2]
.sym 13328 frog_instance.db3.counter_SB_CARRY_CI_CO[4]
.sym 13331 frog_instance.db3.counter[3]
.sym 13332 frog_instance.db3.counter_SB_CARRY_CI_CO[3]
.sym 13334 frog_instance.db3.counter_SB_CARRY_CI_CO[5]
.sym 13336 frog_instance.db3.counter[4]
.sym 13338 frog_instance.db3.counter_SB_CARRY_CI_CO[4]
.sym 13340 frog_instance.db3.counter_SB_CARRY_CI_CO[6]
.sym 13343 frog_instance.db3.counter[5]
.sym 13344 frog_instance.db3.counter_SB_CARRY_CI_CO[5]
.sym 13346 frog_instance.db3.counter_SB_CARRY_CI_CO[7]
.sym 13348 frog_instance.db3.counter[6]
.sym 13350 frog_instance.db3.counter_SB_CARRY_CI_CO[6]
.sym 13352 frog_instance.db3.counter_SB_CARRY_CI_CO[8]
.sym 13355 frog_instance.db3.counter[7]
.sym 13356 frog_instance.db3.counter_SB_CARRY_CI_CO[7]
.sym 13358 clk$SB_IO_IN_$glb_clk
.sym 13359 switch3_SB_LUT4_I3_O_$glb_sr
.sym 13361 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13365 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 13367 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 13370 switch4_SB_LUT4_I3_O
.sym 13396 frog_instance.db3.counter_SB_CARRY_CI_CO[8]
.sym 13408 frog_instance.db3.counter[15]
.sym 13410 frog_instance.db3.counter[9]
.sym 13412 frog_instance.db3.counter[11]
.sym 13414 frog_instance.db3.counter[13]
.sym 13419 frog_instance.db3.counter[10]
.sym 13423 frog_instance.db3.counter[14]
.sym 13425 frog_instance.db3.counter[8]
.sym 13429 frog_instance.db3.counter[12]
.sym 13433 frog_instance.db3.counter_SB_CARRY_CI_CO[9]
.sym 13435 frog_instance.db3.counter[8]
.sym 13437 frog_instance.db3.counter_SB_CARRY_CI_CO[8]
.sym 13439 frog_instance.db3.counter_SB_CARRY_CI_CO[10]
.sym 13441 frog_instance.db3.counter[9]
.sym 13443 frog_instance.db3.counter_SB_CARRY_CI_CO[9]
.sym 13445 frog_instance.db3.counter_SB_CARRY_CI_CO[11]
.sym 13448 frog_instance.db3.counter[10]
.sym 13449 frog_instance.db3.counter_SB_CARRY_CI_CO[10]
.sym 13451 frog_instance.db3.counter_SB_CARRY_CI_CO[12]
.sym 13453 frog_instance.db3.counter[11]
.sym 13455 frog_instance.db3.counter_SB_CARRY_CI_CO[11]
.sym 13457 frog_instance.db3.counter_SB_CARRY_CI_CO[13]
.sym 13459 frog_instance.db3.counter[12]
.sym 13461 frog_instance.db3.counter_SB_CARRY_CI_CO[12]
.sym 13463 frog_instance.db3.counter_SB_CARRY_CI_CO[14]
.sym 13465 frog_instance.db3.counter[13]
.sym 13467 frog_instance.db3.counter_SB_CARRY_CI_CO[13]
.sym 13469 frog_instance.db3.counter_SB_CARRY_CI_CO[15]
.sym 13472 frog_instance.db3.counter[14]
.sym 13473 frog_instance.db3.counter_SB_CARRY_CI_CO[14]
.sym 13475 frog_instance.db3.counter_SB_CARRY_CI_CO[16]
.sym 13478 frog_instance.db3.counter[15]
.sym 13479 frog_instance.db3.counter_SB_CARRY_CI_CO[15]
.sym 13481 clk$SB_IO_IN_$glb_clk
.sym 13482 switch3_SB_LUT4_I3_O_$glb_sr
.sym 13519 frog_instance.db3.counter_SB_CARRY_CI_CO[16]
.sym 13530 frog_instance.db3.counter[14]
.sym 13532 frog_instance.db3.counter[16]
.sym 13541 frog_instance.db3.counter[17]
.sym 13542 frog_instance.db3.counter[18]
.sym 13543 frog_instance.db3.counter[19]
.sym 13556 frog_instance.db3.counter_SB_CARRY_CI_CO[17]
.sym 13558 frog_instance.db3.counter[16]
.sym 13560 frog_instance.db3.counter_SB_CARRY_CI_CO[16]
.sym 13562 frog_instance.db3.counter_SB_CARRY_CI_CO[18]
.sym 13565 frog_instance.db3.counter[17]
.sym 13566 frog_instance.db3.counter_SB_CARRY_CI_CO[17]
.sym 13568 frog_instance.db3.counter_SB_CARRY_CI_CO[19]
.sym 13571 frog_instance.db3.counter[18]
.sym 13572 frog_instance.db3.counter_SB_CARRY_CI_CO[18]
.sym 13575 frog_instance.db3.counter[19]
.sym 13578 frog_instance.db3.counter_SB_CARRY_CI_CO[19]
.sym 13599 frog_instance.db3.counter[19]
.sym 13600 frog_instance.db3.counter[18]
.sym 13601 frog_instance.db3.counter[16]
.sym 13602 frog_instance.db3.counter[14]
.sym 13604 clk$SB_IO_IN_$glb_clk
.sym 13605 switch3_SB_LUT4_I3_O_$glb_sr
.sym 13649 frog_instance.db4.counter[0]
.sym 13651 frog_instance.db4.counter[4]
.sym 13653 frog_instance.db4.counter[6]
.sym 13654 frog_instance.db4.counter[7]
.sym 13656 frog_instance.db4.counter[1]
.sym 13665 frog_instance.db4.counter[2]
.sym 13666 frog_instance.db4.counter[3]
.sym 13668 frog_instance.db4.counter[5]
.sym 13679 $nextpnr_ICESTORM_LC_13$O
.sym 13682 frog_instance.db4.counter[0]
.sym 13685 frog_instance.db4.counter_SB_CARRY_CI_CO[2]
.sym 13687 frog_instance.db4.counter[1]
.sym 13689 frog_instance.db4.counter[0]
.sym 13691 frog_instance.db4.counter_SB_CARRY_CI_CO[3]
.sym 13694 frog_instance.db4.counter[2]
.sym 13695 frog_instance.db4.counter_SB_CARRY_CI_CO[2]
.sym 13697 frog_instance.db4.counter_SB_CARRY_CI_CO[4]
.sym 13700 frog_instance.db4.counter[3]
.sym 13701 frog_instance.db4.counter_SB_CARRY_CI_CO[3]
.sym 13703 frog_instance.db4.counter_SB_CARRY_CI_CO[5]
.sym 13706 frog_instance.db4.counter[4]
.sym 13707 frog_instance.db4.counter_SB_CARRY_CI_CO[4]
.sym 13709 frog_instance.db4.counter_SB_CARRY_CI_CO[6]
.sym 13712 frog_instance.db4.counter[5]
.sym 13713 frog_instance.db4.counter_SB_CARRY_CI_CO[5]
.sym 13715 frog_instance.db4.counter_SB_CARRY_CI_CO[7]
.sym 13718 frog_instance.db4.counter[6]
.sym 13719 frog_instance.db4.counter_SB_CARRY_CI_CO[6]
.sym 13721 frog_instance.db4.counter_SB_CARRY_CI_CO[8]
.sym 13724 frog_instance.db4.counter[7]
.sym 13725 frog_instance.db4.counter_SB_CARRY_CI_CO[7]
.sym 13727 clk$SB_IO_IN_$glb_clk
.sym 13728 switch4_SB_LUT4_I3_O_$glb_sr
.sym 13765 frog_instance.db4.counter_SB_CARRY_CI_CO[8]
.sym 13771 frog_instance.db4.counter[9]
.sym 13773 frog_instance.db4.counter[11]
.sym 13776 frog_instance.db4.counter[14]
.sym 13782 frog_instance.db4.counter[12]
.sym 13788 frog_instance.db4.counter[10]
.sym 13794 frog_instance.db4.counter[8]
.sym 13799 frog_instance.db4.counter[13]
.sym 13801 frog_instance.db4.counter[15]
.sym 13802 frog_instance.db4.counter_SB_CARRY_CI_CO[9]
.sym 13804 frog_instance.db4.counter[8]
.sym 13806 frog_instance.db4.counter_SB_CARRY_CI_CO[8]
.sym 13808 frog_instance.db4.counter_SB_CARRY_CI_CO[10]
.sym 13811 frog_instance.db4.counter[9]
.sym 13812 frog_instance.db4.counter_SB_CARRY_CI_CO[9]
.sym 13814 frog_instance.db4.counter_SB_CARRY_CI_CO[11]
.sym 13817 frog_instance.db4.counter[10]
.sym 13818 frog_instance.db4.counter_SB_CARRY_CI_CO[10]
.sym 13820 frog_instance.db4.counter_SB_CARRY_CI_CO[12]
.sym 13823 frog_instance.db4.counter[11]
.sym 13824 frog_instance.db4.counter_SB_CARRY_CI_CO[11]
.sym 13826 frog_instance.db4.counter_SB_CARRY_CI_CO[13]
.sym 13828 frog_instance.db4.counter[12]
.sym 13830 frog_instance.db4.counter_SB_CARRY_CI_CO[12]
.sym 13832 frog_instance.db4.counter_SB_CARRY_CI_CO[14]
.sym 13834 frog_instance.db4.counter[13]
.sym 13836 frog_instance.db4.counter_SB_CARRY_CI_CO[13]
.sym 13838 frog_instance.db4.counter_SB_CARRY_CI_CO[15]
.sym 13841 frog_instance.db4.counter[14]
.sym 13842 frog_instance.db4.counter_SB_CARRY_CI_CO[14]
.sym 13844 frog_instance.db4.counter_SB_CARRY_CI_CO[16]
.sym 13846 frog_instance.db4.counter[15]
.sym 13848 frog_instance.db4.counter_SB_CARRY_CI_CO[15]
.sym 13850 clk$SB_IO_IN_$glb_clk
.sym 13851 switch4_SB_LUT4_I3_O_$glb_sr
.sym 13888 frog_instance.db4.counter_SB_CARRY_CI_CO[16]
.sym 13895 switch4_SB_LUT4_I2_I3[1]
.sym 13898 switch4$SB_IO_IN
.sym 13910 switch4_SB_LUT4_I2_I3[0]
.sym 13911 frog_instance.db4.counter[18]
.sym 13912 frog_instance.db4.counter[19]
.sym 13917 frog_instance.db4.counter[16]
.sym 13918 frog_instance.db4.counter[17]
.sym 13925 frog_instance.db4.counter_SB_CARRY_CI_CO[17]
.sym 13927 frog_instance.db4.counter[16]
.sym 13929 frog_instance.db4.counter_SB_CARRY_CI_CO[16]
.sym 13931 frog_instance.db4.counter_SB_CARRY_CI_CO[18]
.sym 13933 frog_instance.db4.counter[17]
.sym 13935 frog_instance.db4.counter_SB_CARRY_CI_CO[17]
.sym 13937 frog_instance.db4.counter_SB_CARRY_CI_CO[19]
.sym 13940 frog_instance.db4.counter[18]
.sym 13941 frog_instance.db4.counter_SB_CARRY_CI_CO[18]
.sym 13946 frog_instance.db4.counter[19]
.sym 13947 frog_instance.db4.counter_SB_CARRY_CI_CO[19]
.sym 13950 frog_instance.db4.counter[17]
.sym 13951 frog_instance.db4.counter[16]
.sym 13952 frog_instance.db4.counter[18]
.sym 13953 frog_instance.db4.counter[19]
.sym 13968 switch4$SB_IO_IN
.sym 13969 switch4_SB_LUT4_I2_I3[1]
.sym 13970 switch4_SB_LUT4_I2_I3[0]
.sym 13973 clk$SB_IO_IN_$glb_clk
.sym 13974 switch4_SB_LUT4_I3_O_$glb_sr
.sym 14388 switch4_SB_LUT4_I3_O
.sym 14412 switch4_SB_LUT4_I3_O
.sym 14418 switch1_SB_LUT4_I3_O
.sym 14422 blue[0]$SB_IO_OUT
.sym 14429 switch1_SB_LUT4_I3_O
.sym 14442 blue[0]$SB_IO_OUT
.sym 14479 blue[0]$SB_IO_OUT
.sym 14651 frog_instance.db1.state_SB_DFFE_Q_E
.sym 14660 switch1$SB_IO_IN
.sym 14662 switch1_SB_LUT4_I2_I3[0]
.sym 14672 switch1_SB_LUT4_I2_I3[2]
.sym 14689 switch1_SB_LUT4_I2_I3[0]
.sym 14690 switch1_SB_LUT4_I2_I3[2]
.sym 14691 switch1$SB_IO_IN
.sym 14694 switch1$SB_IO_IN
.sym 14695 switch1_SB_LUT4_I2_I3[2]
.sym 14696 switch1_SB_LUT4_I2_I3[0]
.sym 14713 switch1$SB_IO_IN
.sym 14728 frog_instance.db1.state_SB_DFFE_Q_E
.sym 14729 clk$SB_IO_IN_$glb_clk
.sym 14772 frog_instance.db2.counter[8]
.sym 14774 frog_instance.db2.counter[10]
.sym 14775 frog_instance.db2.counter[11]
.sym 14776 frog_instance.db2.counter[12]
.sym 14777 frog_instance.db2.counter[13]
.sym 14778 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14779 frog_instance.db2.counter[15]
.sym 14781 frog_instance.db2.counter[9]
.sym 14784 frog_instance.db2.counter[0]
.sym 14789 frog_instance.db2.counter[17]
.sym 14790 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14791 frog_instance.db2.counter[3]
.sym 14792 frog_instance.db2.counter[4]
.sym 14794 frog_instance.db2.counter[6]
.sym 14795 frog_instance.db2.counter[7]
.sym 14797 frog_instance.db2.counter[1]
.sym 14798 frog_instance.db2.counter[2]
.sym 14801 frog_instance.db2.counter[5]
.sym 14805 frog_instance.db2.counter[1]
.sym 14806 frog_instance.db2.counter[0]
.sym 14807 frog_instance.db2.counter[9]
.sym 14808 frog_instance.db2.counter[17]
.sym 14812 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 14814 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 14817 frog_instance.db2.counter[12]
.sym 14818 frog_instance.db2.counter[13]
.sym 14819 frog_instance.db2.counter[6]
.sym 14820 frog_instance.db2.counter[15]
.sym 14830 frog_instance.db2.counter[0]
.sym 14841 frog_instance.db2.counter[8]
.sym 14842 frog_instance.db2.counter[7]
.sym 14843 frog_instance.db2.counter[10]
.sym 14844 frog_instance.db2.counter[11]
.sym 14847 frog_instance.db2.counter[3]
.sym 14848 frog_instance.db2.counter[4]
.sym 14849 frog_instance.db2.counter[2]
.sym 14850 frog_instance.db2.counter[5]
.sym 14852 clk$SB_IO_IN_$glb_clk
.sym 14853 switch2_SB_LUT4_I3_O_$glb_sr
.sym 14867 switch1$SB_IO_IN
.sym 14895 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 14902 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 14904 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 14909 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 14958 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 14959 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 14960 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 14961 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 14990 switch2$SB_IO_IN
.sym 15020 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15023 switch2_SB_LUT4_I2_I3[0]
.sym 15044 switch2$SB_IO_IN
.sym 15045 switch2_SB_LUT4_I2_I3[1]
.sym 15071 switch2$SB_IO_IN
.sym 15081 switch2$SB_IO_IN
.sym 15083 switch2_SB_LUT4_I2_I3[0]
.sym 15084 switch2_SB_LUT4_I2_I3[1]
.sym 15088 switch2$SB_IO_IN
.sym 15089 switch2_SB_LUT4_I2_I3[1]
.sym 15090 switch2_SB_LUT4_I2_I3[0]
.sym 15097 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15098 clk$SB_IO_IN_$glb_clk
.sym 15114 frog_instance.db2.state_SB_DFFE_Q_E
.sym 15510 frog_instance.db3.counter[8]
.sym 15511 frog_instance.db3.counter[9]
.sym 15517 frog_instance.db3.counter[15]
.sym 15520 frog_instance.db3.counter[10]
.sym 15521 frog_instance.db3.counter[11]
.sym 15522 frog_instance.db3.counter[12]
.sym 15523 frog_instance.db3.counter[13]
.sym 15525 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15532 frog_instance.db3.counter[6]
.sym 15535 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15549 frog_instance.db3.counter[10]
.sym 15550 frog_instance.db3.counter[8]
.sym 15551 frog_instance.db3.counter[12]
.sym 15552 frog_instance.db3.counter[11]
.sym 15574 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 15576 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 15585 frog_instance.db3.counter[15]
.sym 15586 frog_instance.db3.counter[13]
.sym 15587 frog_instance.db3.counter[9]
.sym 15588 frog_instance.db3.counter[6]
.sym 17357 reset$SB_IO_IN
.sym 17358 reset$SB_IO_IN
.sym 17611 reset$SB_IO_IN
.sym 17853 reset$SB_IO_IN
.sym 17854 reset$SB_IO_IN
.sym 18345 reset$SB_IO_IN
.sym 18564 reset$SB_IO_IN
.sym 18639 blue[0]$SB_IO_OUT
.sym 18648 blue[0]$SB_IO_OUT
.sym 19207 switch3$SB_IO_IN
.sym 19336 reset$SB_IO_IN
.sym 19452 switch3$SB_IO_IN
.sym 19459 switch4$SB_IO_IN
.sym 19574 reset$SB_IO_IN
.sym 20745 blue[0]$SB_IO_OUT
.sym 20748 blue[0]$SB_IO_OUT
.sym 20761 blue[0]$SB_IO_OUT
.sym 20769 blue[0]$SB_IO_OUT
.sym 21333 switch2_SB_LUT4_I3_O
.sym 21434 switch4$SB_IO_IN
.sym 22965 switch1$SB_IO_IN
.sym 23094 switch2$SB_IO_IN
.sym 24936 switch1$SB_IO_IN
.sym 25089 switch2$SB_IO_IN
.sym 25091 switch3$SB_IO_IN
.sym 25399 switch4$SB_IO_IN
.sym 27277 switch3$SB_IO_IN
.sym 27365 switch2_SB_LUT4_I3_O
.sym 27459 switch2_SB_LUT4_I3_O
.sym 27477 switch2_SB_LUT4_I3_O
.sym 27683 hsync_SB_LUT4_O_I1[0]
.sym 27687 vga_instance.h_counter[5]
.sym 27691 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 27695 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 27699 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 27700 $PACKER_VCC_NET
.sym 27703 vga_instance.h_counter[9]
.sym 27707 hsync_SB_LUT4_O_I1[5]
.sym 27708 hsync_SB_LUT4_O_I2[1]
.sym 27709 hsync_SB_LUT4_O_I2[2]
.sym 27715 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27720 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 27721 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27724 vga_instance.h_counter[2]
.sym 27725 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27728 vga_instance.h_counter[3]
.sym 27729 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 27732 hsync_SB_LUT4_O_I1[0]
.sym 27733 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 27736 vga_instance.h_counter[5]
.sym 27737 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 27740 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 27741 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 27744 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 27745 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 27748 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 27749 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 27752 vga_instance.h_counter[9]
.sym 27753 vga_instance.h_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 27759 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 27760 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 27761 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3[2]
.sym 27762 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 27763 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 27764 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 27765 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 27766 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 27767 vga_instance.h_counter[2]
.sym 27768 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 27769 vga_instance.h_counter[3]
.sym 27770 vga_instance.h_counter[5]
.sym 27771 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 27772 hsync_SB_LUT4_O_I1[0]
.sym 27773 vga_instance.h_counter[9]
.sym 27774 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 27775 vga_instance.h_counter[2]
.sym 27776 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27777 vga_instance.h_counter[3]
.sym 27779 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 27784 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27787 $PACKER_VCC_NET
.sym 27788 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27791 $PACKER_VCC_NET
.sym 27792 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27793 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27796 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27799 $PACKER_VCC_NET
.sym 27800 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27803 $PACKER_VCC_NET
.sym 27804 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27807 $PACKER_VCC_NET
.sym 27808 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27811 $PACKER_VCC_NET
.sym 27812 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27816 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27818 vsync_SB_LUT4_O_I0[0]
.sym 27819 vsync_SB_LUT4_O_I0[1]
.sym 27820 vsync_SB_LUT4_O_I0[2]
.sym 27821 vsync_SB_LUT4_O_I0[3]
.sym 27843 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 27847 $PACKER_VCC_NET
.sym 27848 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 27852 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 27855 $PACKER_VCC_NET
.sym 27856 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 27860 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 27863 $PACKER_VCC_NET
.sym 27864 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 27867 $PACKER_VCC_NET
.sym 27868 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 27871 $PACKER_VCC_NET
.sym 27872 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 27875 $PACKER_VCC_NET
.sym 27876 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 27880 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 27882 vsync_SB_LUT4_O_I0[1]
.sym 27883 vsync_SB_LUT4_O_I1[1]
.sym 27884 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27885 vsync_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 27894 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27895 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27896 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 27897 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27906 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 27907 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27908 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27909 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 27910 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 27911 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 27912 vga_instance.h_counter[2]
.sym 27913 vga_instance.h_counter[3]
.sym 27914 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 27915 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 27916 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27917 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 27921 vga_instance.sprite_y[0]
.sym 27922 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 27923 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 27924 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 27925 vga_instance.h_counter[3]
.sym 27926 vga_instance.sprite_y[0]
.sym 27927 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27928 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27929 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27930 vga_instance.sprite_y[0]
.sym 27931 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27932 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27933 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27935 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27936 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27937 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27938 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 27939 vga_instance.h_counter[2]
.sym 27940 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 27941 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]
.sym 27944 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27945 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27946 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 27947 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 27948 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 27949 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 27951 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27952 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27953 vga_instance.sprite_y[0]
.sym 27954 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27955 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27956 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27957 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27958 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27959 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27960 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27961 vga_instance.sprite_y[0]
.sym 27962 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27963 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 27964 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 27965 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27967 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27968 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27969 vga_instance.sprite_y[0]
.sym 27970 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 27971 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 27972 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 27973 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[3]
.sym 27975 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27976 vga_instance.sprite_y[0]
.sym 27977 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27979 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[0]
.sym 27980 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 27981 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27983 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27984 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27985 vga_instance.sprite_y[0]
.sym 27988 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 27989 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 27991 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27992 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[1]
.sym 27993 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 27995 vga_instance.sprite_y[0]
.sym 27996 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 27997 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 27998 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 27999 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 28000 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 28001 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28002 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28003 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28004 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28005 vga_instance.sprite_y[0]
.sym 28006 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28007 vsync_SB_LUT4_O_I1[1]
.sym 28008 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28009 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28010 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 28011 vsync_SB_LUT4_O_I1[1]
.sym 28012 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]
.sym 28013 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28014 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28015 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[1]
.sym 28016 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2]
.sym 28017 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28019 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28020 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28021 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 28024 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[2]
.sym 28025 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 28026 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 28027 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 28028 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0[2]
.sym 28029 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28030 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2[0]
.sym 28031 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 28032 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 28033 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28048 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28049 vga_instance.sprite_y[0]
.sym 28195 hsync_SB_LUT4_O_I1[0]
.sym 28199 vga_instance.h_counter[5]
.sym 28200 $PACKER_VCC_NET
.sym 28203 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 28204 $PACKER_VCC_NET
.sym 28207 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28211 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28212 $PACKER_VCC_NET
.sym 28215 vga_instance.h_counter[9]
.sym 28221 $nextpnr_ICESTORM_LC_10$I3
.sym 28226 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 28232 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28233 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28249 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28259 vga_instance.h_counter_SB_DFFSR_Q_9_D[0]
.sym 28264 vga_instance.h_counter_SB_DFFSR_Q_9_D[1]
.sym 28265 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28268 vga_instance.h_counter_SB_DFFSR_Q_9_D[2]
.sym 28269 vga_instance.h_counter[2]
.sym 28272 vga_instance.h_counter_SB_DFFSR_Q_9_D[3]
.sym 28273 vga_instance.h_counter[3]
.sym 28276 vga_instance.h_counter_SB_DFFSR_Q_9_D[4]
.sym 28277 hsync_SB_LUT4_O_I1[0]
.sym 28279 frog_x[5]
.sym 28280 vga_instance.h_counter_SB_DFFSR_Q_9_D[5]
.sym 28281 vga_instance.h_counter[5]
.sym 28283 frog_x[6]
.sym 28284 vga_instance.h_counter_SB_DFFSR_Q_9_D[6]
.sym 28285 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 28287 frog_x[7]
.sym 28288 vga_instance.h_counter_SB_DFFSR_Q_9_D[7]
.sym 28289 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28291 frog_x[8]
.sym 28292 vga_instance.h_counter_SB_DFFSR_Q_9_D[8]
.sym 28293 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28295 frog_x[9]
.sym 28296 vga_instance.h_counter_SB_DFFSR_Q_9_D[9]
.sym 28297 vga_instance.h_counter[9]
.sym 28301 $nextpnr_ICESTORM_LC_7$I3
.sym 28302 frog_x[5]
.sym 28303 vga_instance.h_counter[5]
.sym 28304 vga_instance.h_counter[9]
.sym 28305 frog_x[9]
.sym 28314 hsync_SB_LUT4_O_I1[0]
.sym 28315 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28316 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 28317 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 28323 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 28328 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28329 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28332 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28333 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28336 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28340 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28341 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28343 $PACKER_VCC_NET
.sym 28344 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28345 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28347 $PACKER_VCC_NET
.sym 28348 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28349 vga_instance.v_counter[6]
.sym 28351 $PACKER_VCC_NET
.sym 28352 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28353 vga_instance.v_counter[7]
.sym 28355 $PACKER_VCC_NET
.sym 28356 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28357 vga_instance.v_counter[8]
.sym 28360 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28361 vga_instance.v_counter[9]
.sym 28362 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28363 vsync_SB_LUT4_O_I0[1]
.sym 28364 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 28365 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[9]
.sym 28371 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I1[9]
.sym 28372 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 28373 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28376 blue_SB_LUT4_O_I2[1]
.sym 28377 blue_SB_LUT4_O_I2[2]
.sym 28379 blue_SB_LUT4_O_I2[0]
.sym 28380 blue_SB_LUT4_O_I2[1]
.sym 28381 blue_SB_LUT4_O_I2[2]
.sym 28382 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28383 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28384 hsync_SB_LUT4_O_I1[0]
.sym 28385 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 28386 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28387 vga_instance.sprite_y[0]
.sym 28388 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28389 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28390 vga_instance.v_counter[9]
.sym 28391 vga_instance.v_counter[7]
.sym 28392 vga_instance.v_counter[8]
.sym 28393 vga_instance.v_counter[6]
.sym 28395 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28396 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28397 vsync_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 28403 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[0]
.sym 28404 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 28405 hsync_SB_LUT4_O_I1[0]
.sym 28406 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28407 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28408 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]
.sym 28409 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28415 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1[5]
.sym 28416 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2[5]
.sym 28417 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 28419 vga_instance.sprite_y[0]
.sym 28424 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28428 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28429 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28432 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28433 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28436 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28437 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 28440 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28441 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 28444 vga_instance.v_counter[6]
.sym 28445 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 28448 vga_instance.v_counter[7]
.sym 28449 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 28452 vga_instance.v_counter[8]
.sym 28453 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 28456 vga_instance.v_counter[9]
.sym 28457 vga_instance.v_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 28458 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 28462 vga_instance.h_counter[2]
.sym 28463 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28464 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28465 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 28466 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28467 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28468 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28469 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28470 vga_instance.sprite_y[0]
.sym 28471 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28472 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28473 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28474 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28475 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28476 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28477 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28478 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28479 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28480 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28481 vga_instance.sprite_y[0]
.sym 28484 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28485 vga_instance.sprite_y[0]
.sym 28486 vga_instance.h_counter[2]
.sym 28487 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 28488 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 28489 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28491 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]
.sym 28492 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 28493 vga_instance.h_counter[2]
.sym 28494 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28495 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28496 vsync_SB_LUT4_O_I0[0]
.sym 28497 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[3]
.sym 28498 vga_instance.h_counter[2]
.sym 28499 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 28500 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 28501 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28503 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28504 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 28505 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28506 vga_instance.v_counter[6]
.sym 28507 vga_instance.v_counter[7]
.sym 28508 vga_instance.v_counter[8]
.sym 28509 vga_instance.v_counter[9]
.sym 28510 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]
.sym 28511 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]
.sym 28512 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2]
.sym 28513 vga_instance.h_counter[3]
.sym 28514 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28515 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28516 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28517 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28519 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 28520 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]
.sym 28521 vga_instance.h_counter[2]
.sym 28523 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0]
.sym 28524 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28525 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28526 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28527 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28528 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28529 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28531 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28532 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28533 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28534 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28535 vga_instance.sprite_y[0]
.sym 28536 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28537 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[1]
.sym 28538 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 28539 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28540 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[2]
.sym 28541 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 28542 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 28543 vga_instance.sprite_y[0]
.sym 28544 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 28545 vga_instance.sprite_pixel_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 28707 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28711 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28712 $PACKER_VCC_NET
.sym 28715 vga_instance.h_counter[9]
.sym 28721 $nextpnr_ICESTORM_LC_24$I3
.sym 28726 frog_instance.db1.counter[2]
.sym 28727 frog_instance.db1.counter[3]
.sym 28728 frog_instance.db1.counter[4]
.sym 28729 frog_instance.db1.counter[5]
.sym 28742 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 28743 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 28744 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 28745 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 28750 frog_instance.db1.counter[12]
.sym 28751 frog_instance.db1.counter[13]
.sym 28752 frog_instance.db1.counter[15]
.sym 28753 frog_instance.db1.counter[6]
.sym 28757 frog_instance.db1.counter[0]
.sym 28758 frog_instance.db1.counter[0]
.sym 28759 frog_instance.db1.counter[1]
.sym 28760 frog_instance.db1.counter[14]
.sym 28761 frog_instance.db1.counter[17]
.sym 28764 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 28765 switch1_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 28766 frog_instance.db1.counter[7]
.sym 28767 frog_instance.db1.counter[8]
.sym 28768 frog_instance.db1.counter[10]
.sym 28769 frog_instance.db1.counter[11]
.sym 28771 vga_instance.h_counter[5]
.sym 28772 frog_x[5]
.sym 28775 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 28776 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[1]
.sym 28777 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 28779 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 28780 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[2]
.sym 28781 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 28783 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 28784 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[3]
.sym 28785 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 28787 vga_instance.h_counter[9]
.sym 28788 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[4]
.sym 28789 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 28792 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_CARRY_CO_I1[5]
.sym 28793 frog_instance.frog_x_SB_DFFER_Q_2_D[5]
.sym 28797 $nextpnr_ICESTORM_LC_2$I3
.sym 28799 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 28800 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]
.sym 28801 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[2]
.sym 28803 frog_x[5]
.sym 28808 frog_x[6]
.sym 28809 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 28812 frog_x[7]
.sym 28813 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[2]
.sym 28816 frog_x[8]
.sym 28817 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[3]
.sym 28820 frog_x[9]
.sym 28821 frog_instance.frog_x_SB_DFFER_Q_2_D_SB_LUT4_O_I3[4]
.sym 28825 $nextpnr_ICESTORM_LC_22$I3
.sym 28832 frog_x[6]
.sym 28833 frog_x[5]
.sym 28835 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0]
.sym 28840 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 28844 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 28848 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 28852 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 28855 frog_y[5]
.sym 28856 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 28859 frog_y[6]
.sym 28860 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 28863 frog_y[7]
.sym 28864 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 28865 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28867 frog_y[8]
.sym 28868 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 28869 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28871 frog_y[9]
.sym 28872 vsync_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 28874 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 28875 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 28876 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 28877 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 28878 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28879 frog_y[9]
.sym 28880 vga_instance.v_counter[9]
.sym 28881 vga_instance.v_counter[6]
.sym 28887 frog_y[9]
.sym 28888 frog_y[5]
.sym 28889 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28903 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 28904 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[3]
.sym 28905 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 28910 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1[2]
.sym 28911 frog_y[5]
.sym 28912 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28913 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 28915 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 28916 frog_instance.switch3_prev_SB_LUT4_I2_O[1]
.sym 28917 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 28918 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28919 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 28920 vga_instance.v_counter[8]
.sym 28921 vga_instance.v_counter[7]
.sym 28925 frog_y[5]
.sym 28927 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28928 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 28929 frog_y[5]
.sym 28931 frog_y[5]
.sym 28935 frog_y[6]
.sym 28936 $PACKER_VCC_NET
.sym 28937 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 28939 frog_y[7]
.sym 28940 $PACKER_VCC_NET
.sym 28941 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 28943 frog_y[8]
.sym 28944 $PACKER_VCC_NET
.sym 28945 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 28946 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 28947 frog_y[9]
.sym 28948 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 28949 frog_instance.frog_y_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 28951 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 28952 frog_instance.switch3_prev_SB_LUT4_I2_O_SB_LUT4_I3_I2[1]
.sym 28953 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 28954 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 28959 frog_y[6]
.sym 28960 $PACKER_VCC_NET
.sym 28961 frog_y[5]
.sym 28963 frog_y[5]
.sym 28968 frog_y[6]
.sym 28969 frog_y[5]
.sym 28972 frog_y[7]
.sym 28973 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[2]
.sym 28976 frog_y[8]
.sym 28977 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[3]
.sym 28980 frog_y[9]
.sym 28981 frog_instance.frog_y_SB_DFFER_Q_1_D_SB_LUT4_O_I3[4]
.sym 28985 $nextpnr_ICESTORM_LC_17$I3
.sym 28987 switch3_SB_LUT4_I3_I1[0]
.sym 28988 switch3$SB_IO_IN
.sym 28989 switch3_SB_LUT4_I3_I1[2]
.sym 28990 switch3$SB_IO_IN
.sym 28995 vsync_SB_LUT4_O_I0_SB_LUT4_I2_I3[0]
.sym 28996 frog_y[5]
.sym 28999 vga_instance.v_counter[6]
.sym 29000 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[1]
.sym 29001 frog_instance.frog_y_SB_DFFER_Q_1_D[1]
.sym 29003 vga_instance.v_counter[7]
.sym 29004 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[2]
.sym 29005 frog_instance.frog_y_SB_DFFER_Q_1_D[2]
.sym 29007 vga_instance.v_counter[8]
.sym 29008 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[3]
.sym 29009 frog_instance.frog_y_SB_DFFER_Q_1_D[3]
.sym 29011 vga_instance.v_counter[9]
.sym 29012 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[4]
.sym 29013 frog_instance.frog_y_SB_DFFER_Q_1_D[4]
.sym 29016 vga_instance.sprite_pixel_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_I1[5]
.sym 29017 frog_instance.frog_y_SB_DFFER_Q_1_D[5]
.sym 29021 $nextpnr_ICESTORM_LC_1$I3
.sym 29219 frog_instance.db1.counter[0]
.sym 29224 frog_instance.db1.counter[1]
.sym 29225 frog_instance.db1.counter[0]
.sym 29228 frog_instance.db1.counter[2]
.sym 29229 frog_instance.db1.counter_SB_CARRY_CI_CO[2]
.sym 29232 frog_instance.db1.counter[3]
.sym 29233 frog_instance.db1.counter_SB_CARRY_CI_CO[3]
.sym 29236 frog_instance.db1.counter[4]
.sym 29237 frog_instance.db1.counter_SB_CARRY_CI_CO[4]
.sym 29240 frog_instance.db1.counter[5]
.sym 29241 frog_instance.db1.counter_SB_CARRY_CI_CO[5]
.sym 29244 frog_instance.db1.counter[6]
.sym 29245 frog_instance.db1.counter_SB_CARRY_CI_CO[6]
.sym 29248 frog_instance.db1.counter[7]
.sym 29249 frog_instance.db1.counter_SB_CARRY_CI_CO[7]
.sym 29252 frog_instance.db1.counter[8]
.sym 29253 frog_instance.db1.counter_SB_CARRY_CI_CO[8]
.sym 29256 frog_instance.db1.counter[9]
.sym 29257 frog_instance.db1.counter_SB_CARRY_CI_CO[9]
.sym 29260 frog_instance.db1.counter[10]
.sym 29261 frog_instance.db1.counter_SB_CARRY_CI_CO[10]
.sym 29264 frog_instance.db1.counter[11]
.sym 29265 frog_instance.db1.counter_SB_CARRY_CI_CO[11]
.sym 29268 frog_instance.db1.counter[12]
.sym 29269 frog_instance.db1.counter_SB_CARRY_CI_CO[12]
.sym 29272 frog_instance.db1.counter[13]
.sym 29273 frog_instance.db1.counter_SB_CARRY_CI_CO[13]
.sym 29276 frog_instance.db1.counter[14]
.sym 29277 frog_instance.db1.counter_SB_CARRY_CI_CO[14]
.sym 29280 frog_instance.db1.counter[15]
.sym 29281 frog_instance.db1.counter_SB_CARRY_CI_CO[15]
.sym 29284 frog_instance.db1.counter[16]
.sym 29285 frog_instance.db1.counter_SB_CARRY_CI_CO[16]
.sym 29288 frog_instance.db1.counter[17]
.sym 29289 frog_instance.db1.counter_SB_CARRY_CI_CO[17]
.sym 29292 frog_instance.db1.counter[18]
.sym 29293 frog_instance.db1.counter_SB_CARRY_CI_CO[18]
.sym 29296 frog_instance.db1.counter[19]
.sym 29297 frog_instance.db1.counter_SB_CARRY_CI_CO[19]
.sym 29302 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 29303 blue_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 29304 frog_x[7]
.sym 29305 hsync_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 29306 frog_instance.db1.counter[9]
.sym 29307 frog_instance.db1.counter[16]
.sym 29308 frog_instance.db1.counter[18]
.sym 29309 frog_instance.db1.counter[19]
.sym 29315 frog_x[5]
.sym 29319 frog_x[6]
.sym 29320 $PACKER_VCC_NET
.sym 29321 frog_x[5]
.sym 29323 frog_x[7]
.sym 29324 $PACKER_VCC_NET
.sym 29325 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[2]
.sym 29327 frog_x[8]
.sym 29328 $PACKER_VCC_NET
.sym 29329 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[3]
.sym 29330 frog_instance.frog_x_SB_DFFER_Q_2_D[4]
.sym 29331 frog_x[9]
.sym 29332 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29333 frog_instance.frog_x_SB_DFFER_Q_D_SB_LUT4_O_I3[4]
.sym 29335 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[2]
.sym 29336 frog_instance.frog_x_SB_DFFER_Q_2_D[2]
.sym 29337 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29339 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[3]
.sym 29340 frog_instance.frog_x_SB_DFFER_Q_2_D[3]
.sym 29341 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29343 frog_instance.frog_x_SB_DFFER_Q_1_D_SB_LUT4_O_I1[1]
.sym 29344 frog_instance.frog_x_SB_DFFER_Q_2_D[1]
.sym 29345 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29347 frog_x[5]
.sym 29351 frog_x[6]
.sym 29355 frog_x[7]
.sym 29356 $PACKER_VCC_NET
.sym 29359 frog_x[8]
.sym 29360 $PACKER_VCC_NET
.sym 29361 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 29363 frog_x[9]
.sym 29366 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 29367 frog_x[9]
.sym 29368 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29369 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 29370 frog_instance.switch1_prev_SB_LUT4_I1_I0[0]
.sym 29371 frog_instance.switch1_prev
.sym 29372 switch1_SB_LUT4_I2_I3[0]
.sym 29373 frog_instance.switch1_prev_SB_LUT4_I1_I0[3]
.sym 29377 frog_x[5]
.sym 29379 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29384 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29388 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 29392 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 29393 frog_y[9]
.sym 29394 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[0]
.sym 29395 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29396 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29397 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[3]
.sym 29402 switch1_SB_LUT4_I2_I3[0]
.sym 29411 frog_instance.frog_y_SB_DFFER_Q_1_D[0]
.sym 29415 $PACKER_VCC_NET
.sym 29416 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[1]
.sym 29419 $PACKER_VCC_NET
.sym 29420 frog_instance.switch1_prev_SB_LUT4_I1_I0_SB_LUT4_O_I0[2]
.sym 29423 $PACKER_VCC_NET
.sym 29424 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 29428 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[4]
.sym 29430 frog_instance.switch2_prev_SB_LUT4_I1_O_SB_DFFER_E_Q[3]
.sym 29431 frog_y[9]
.sym 29432 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29433 frog_instance.switch4_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[3]
.sym 29435 frog_instance.switch4_prev_SB_LUT4_I2_I1[0]
.sym 29436 frog_instance.switch4_prev
.sym 29437 switch4_SB_LUT4_I2_I3[1]
.sym 29438 frog_instance.switch2_prev_SB_LUT4_I1_I0[0]
.sym 29439 frog_instance.switch2_prev
.sym 29440 switch2_SB_LUT4_I2_I3[1]
.sym 29441 frog_instance.switch2_prev_SB_LUT4_I1_I0[3]
.sym 29442 frog_instance.db3.counter[3]
.sym 29443 frog_instance.db3.counter[4]
.sym 29444 frog_instance.db3.counter[5]
.sym 29445 frog_instance.db3.counter[7]
.sym 29453 frog_instance.db3.counter[0]
.sym 29455 switch3_SB_LUT4_I3_I1[2]
.sym 29456 switch3_SB_LUT4_I3_I1[0]
.sym 29457 switch3$SB_IO_IN
.sym 29463 frog_instance.switch3_prev_SB_LUT4_I2_I1[0]
.sym 29464 frog_instance.switch3_prev
.sym 29465 switch3_SB_LUT4_I3_I1[0]
.sym 29474 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[0]
.sym 29475 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[1]
.sym 29476 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[2]
.sym 29477 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0[3]
.sym 29486 frog_instance.db3.counter[0]
.sym 29487 frog_instance.db3.counter[1]
.sym 29488 frog_instance.db3.counter[2]
.sym 29489 frog_instance.db3.counter[17]
.sym 29498 switch3_SB_LUT4_I3_I1[0]
.sym 29549 frog_instance.db4.counter[0]
.sym 29550 frog_instance.db4.counter[0]
.sym 29551 frog_instance.db4.counter[1]
.sym 29552 frog_instance.db4.counter[2]
.sym 29553 frog_instance.db4.counter[3]
.sym 29566 frog_instance.db4.counter[4]
.sym 29567 frog_instance.db4.counter[5]
.sym 29568 frog_instance.db4.counter[7]
.sym 29569 frog_instance.db4.counter[8]
.sym 29570 frog_instance.db4.counter[10]
.sym 29571 frog_instance.db4.counter[11]
.sym 29572 frog_instance.db4.counter[12]
.sym 29573 frog_instance.db4.counter[13]
.sym 29574 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 29575 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 29576 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 29577 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 29582 frog_instance.db4.counter[15]
.sym 29583 frog_instance.db4.counter[6]
.sym 29584 frog_instance.db4.counter[9]
.sym 29585 frog_instance.db4.counter[14]
.sym 29600 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29601 switch4_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29610 switch4$SB_IO_IN
.sym 29615 switch4_SB_LUT4_I2_I3[1]
.sym 29616 switch4$SB_IO_IN
.sym 29617 switch4_SB_LUT4_I2_I3[0]
.sym 29763 frog_instance.db2.counter[0]
.sym 29768 frog_instance.db2.counter[1]
.sym 29769 frog_instance.db2.counter[0]
.sym 29772 frog_instance.db2.counter[2]
.sym 29773 frog_instance.db2.counter_SB_CARRY_CI_CO[2]
.sym 29776 frog_instance.db2.counter[3]
.sym 29777 frog_instance.db2.counter_SB_CARRY_CI_CO[3]
.sym 29780 frog_instance.db2.counter[4]
.sym 29781 frog_instance.db2.counter_SB_CARRY_CI_CO[4]
.sym 29784 frog_instance.db2.counter[5]
.sym 29785 frog_instance.db2.counter_SB_CARRY_CI_CO[5]
.sym 29788 frog_instance.db2.counter[6]
.sym 29789 frog_instance.db2.counter_SB_CARRY_CI_CO[6]
.sym 29792 frog_instance.db2.counter[7]
.sym 29793 frog_instance.db2.counter_SB_CARRY_CI_CO[7]
.sym 29796 frog_instance.db2.counter[8]
.sym 29797 frog_instance.db2.counter_SB_CARRY_CI_CO[8]
.sym 29800 frog_instance.db2.counter[9]
.sym 29801 frog_instance.db2.counter_SB_CARRY_CI_CO[9]
.sym 29804 frog_instance.db2.counter[10]
.sym 29805 frog_instance.db2.counter_SB_CARRY_CI_CO[10]
.sym 29808 frog_instance.db2.counter[11]
.sym 29809 frog_instance.db2.counter_SB_CARRY_CI_CO[11]
.sym 29812 frog_instance.db2.counter[12]
.sym 29813 frog_instance.db2.counter_SB_CARRY_CI_CO[12]
.sym 29816 frog_instance.db2.counter[13]
.sym 29817 frog_instance.db2.counter_SB_CARRY_CI_CO[13]
.sym 29820 frog_instance.db2.counter[14]
.sym 29821 frog_instance.db2.counter_SB_CARRY_CI_CO[14]
.sym 29824 frog_instance.db2.counter[15]
.sym 29825 frog_instance.db2.counter_SB_CARRY_CI_CO[15]
.sym 29828 frog_instance.db2.counter[16]
.sym 29829 frog_instance.db2.counter_SB_CARRY_CI_CO[16]
.sym 29832 frog_instance.db2.counter[17]
.sym 29833 frog_instance.db2.counter_SB_CARRY_CI_CO[17]
.sym 29836 frog_instance.db2.counter[18]
.sym 29837 frog_instance.db2.counter_SB_CARRY_CI_CO[18]
.sym 29840 frog_instance.db2.counter[19]
.sym 29841 frog_instance.db2.counter_SB_CARRY_CI_CO[19]
.sym 29850 frog_instance.db2.counter[14]
.sym 29851 frog_instance.db2.counter[16]
.sym 29852 frog_instance.db2.counter[18]
.sym 29853 frog_instance.db2.counter[19]
.sym 29859 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 29864 frog_instance.frog_x_SB_LUT4_O_1_I3[1]
.sym 29865 frog_x[7]
.sym 29868 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 29872 frog_instance.frog_x_SB_LUT4_O_1_I3[3]
.sym 29873 frog_x[9]
.sym 29874 frog_x[9]
.sym 29875 hsync_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0]
.sym 29876 frog_instance.switch3_prev_SB_LUT4_I2_I1_SB_LUT4_O_I2[2]
.sym 29877 frog_instance.switch2_prev_SB_LUT4_I1_I0_SB_LUT4_O_I3[3]
.sym 29887 frog_x[7]
.sym 29888 frog_x[5]
.sym 29889 frog_instance.frog_x_SB_LUT4_O_1_I3[2]
.sym 29909 switch2_SB_LUT4_I2_I3[1]
.sym 29942 switch2_SB_LUT4_I2_I3[1]
.sym 29946 switch4_SB_LUT4_I2_I3[1]
.sym 29955 frog_instance.db3.counter[0]
.sym 29960 frog_instance.db3.counter[1]
.sym 29961 frog_instance.db3.counter[0]
.sym 29964 frog_instance.db3.counter[2]
.sym 29965 frog_instance.db3.counter_SB_CARRY_CI_CO[2]
.sym 29968 frog_instance.db3.counter[3]
.sym 29969 frog_instance.db3.counter_SB_CARRY_CI_CO[3]
.sym 29972 frog_instance.db3.counter[4]
.sym 29973 frog_instance.db3.counter_SB_CARRY_CI_CO[4]
.sym 29976 frog_instance.db3.counter[5]
.sym 29977 frog_instance.db3.counter_SB_CARRY_CI_CO[5]
.sym 29980 frog_instance.db3.counter[6]
.sym 29981 frog_instance.db3.counter_SB_CARRY_CI_CO[6]
.sym 29984 frog_instance.db3.counter[7]
.sym 29985 frog_instance.db3.counter_SB_CARRY_CI_CO[7]
.sym 29988 frog_instance.db3.counter[8]
.sym 29989 frog_instance.db3.counter_SB_CARRY_CI_CO[8]
.sym 29992 frog_instance.db3.counter[9]
.sym 29993 frog_instance.db3.counter_SB_CARRY_CI_CO[9]
.sym 29996 frog_instance.db3.counter[10]
.sym 29997 frog_instance.db3.counter_SB_CARRY_CI_CO[10]
.sym 30000 frog_instance.db3.counter[11]
.sym 30001 frog_instance.db3.counter_SB_CARRY_CI_CO[11]
.sym 30004 frog_instance.db3.counter[12]
.sym 30005 frog_instance.db3.counter_SB_CARRY_CI_CO[12]
.sym 30008 frog_instance.db3.counter[13]
.sym 30009 frog_instance.db3.counter_SB_CARRY_CI_CO[13]
.sym 30012 frog_instance.db3.counter[14]
.sym 30013 frog_instance.db3.counter_SB_CARRY_CI_CO[14]
.sym 30016 frog_instance.db3.counter[15]
.sym 30017 frog_instance.db3.counter_SB_CARRY_CI_CO[15]
.sym 30020 frog_instance.db3.counter[16]
.sym 30021 frog_instance.db3.counter_SB_CARRY_CI_CO[16]
.sym 30024 frog_instance.db3.counter[17]
.sym 30025 frog_instance.db3.counter_SB_CARRY_CI_CO[17]
.sym 30028 frog_instance.db3.counter[18]
.sym 30029 frog_instance.db3.counter_SB_CARRY_CI_CO[18]
.sym 30032 frog_instance.db3.counter[19]
.sym 30033 frog_instance.db3.counter_SB_CARRY_CI_CO[19]
.sym 30046 frog_instance.db3.counter[14]
.sym 30047 frog_instance.db3.counter[16]
.sym 30048 frog_instance.db3.counter[18]
.sym 30049 frog_instance.db3.counter[19]
.sym 30051 frog_instance.db4.counter[0]
.sym 30056 frog_instance.db4.counter[1]
.sym 30057 frog_instance.db4.counter[0]
.sym 30060 frog_instance.db4.counter[2]
.sym 30061 frog_instance.db4.counter_SB_CARRY_CI_CO[2]
.sym 30064 frog_instance.db4.counter[3]
.sym 30065 frog_instance.db4.counter_SB_CARRY_CI_CO[3]
.sym 30068 frog_instance.db4.counter[4]
.sym 30069 frog_instance.db4.counter_SB_CARRY_CI_CO[4]
.sym 30072 frog_instance.db4.counter[5]
.sym 30073 frog_instance.db4.counter_SB_CARRY_CI_CO[5]
.sym 30076 frog_instance.db4.counter[6]
.sym 30077 frog_instance.db4.counter_SB_CARRY_CI_CO[6]
.sym 30080 frog_instance.db4.counter[7]
.sym 30081 frog_instance.db4.counter_SB_CARRY_CI_CO[7]
.sym 30084 frog_instance.db4.counter[8]
.sym 30085 frog_instance.db4.counter_SB_CARRY_CI_CO[8]
.sym 30088 frog_instance.db4.counter[9]
.sym 30089 frog_instance.db4.counter_SB_CARRY_CI_CO[9]
.sym 30092 frog_instance.db4.counter[10]
.sym 30093 frog_instance.db4.counter_SB_CARRY_CI_CO[10]
.sym 30096 frog_instance.db4.counter[11]
.sym 30097 frog_instance.db4.counter_SB_CARRY_CI_CO[11]
.sym 30100 frog_instance.db4.counter[12]
.sym 30101 frog_instance.db4.counter_SB_CARRY_CI_CO[12]
.sym 30104 frog_instance.db4.counter[13]
.sym 30105 frog_instance.db4.counter_SB_CARRY_CI_CO[13]
.sym 30108 frog_instance.db4.counter[14]
.sym 30109 frog_instance.db4.counter_SB_CARRY_CI_CO[14]
.sym 30112 frog_instance.db4.counter[15]
.sym 30113 frog_instance.db4.counter_SB_CARRY_CI_CO[15]
.sym 30116 frog_instance.db4.counter[16]
.sym 30117 frog_instance.db4.counter_SB_CARRY_CI_CO[16]
.sym 30120 frog_instance.db4.counter[17]
.sym 30121 frog_instance.db4.counter_SB_CARRY_CI_CO[17]
.sym 30124 frog_instance.db4.counter[18]
.sym 30125 frog_instance.db4.counter_SB_CARRY_CI_CO[18]
.sym 30128 frog_instance.db4.counter[19]
.sym 30129 frog_instance.db4.counter_SB_CARRY_CI_CO[19]
.sym 30130 frog_instance.db4.counter[16]
.sym 30131 frog_instance.db4.counter[17]
.sym 30132 frog_instance.db4.counter[18]
.sym 30133 frog_instance.db4.counter[19]
.sym 30143 switch4_SB_LUT4_I2_I3[0]
.sym 30144 switch4_SB_LUT4_I2_I3[1]
.sym 30145 switch4$SB_IO_IN
.sym 30279 switch1_SB_LUT4_I2_I3[0]
.sym 30280 switch1$SB_IO_IN
.sym 30281 switch1_SB_LUT4_I2_I3[2]
.sym 30283 switch1_SB_LUT4_I2_I3[2]
.sym 30284 switch1_SB_LUT4_I2_I3[0]
.sym 30285 switch1$SB_IO_IN
.sym 30294 switch1$SB_IO_IN
.sym 30306 frog_instance.db2.counter[0]
.sym 30307 frog_instance.db2.counter[1]
.sym 30308 frog_instance.db2.counter[9]
.sym 30309 frog_instance.db2.counter[17]
.sym 30312 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30313 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30314 frog_instance.db2.counter[12]
.sym 30315 frog_instance.db2.counter[13]
.sym 30316 frog_instance.db2.counter[15]
.sym 30317 frog_instance.db2.counter[6]
.sym 30325 frog_instance.db2.counter[0]
.sym 30330 frog_instance.db2.counter[7]
.sym 30331 frog_instance.db2.counter[8]
.sym 30332 frog_instance.db2.counter[10]
.sym 30333 frog_instance.db2.counter[11]
.sym 30334 frog_instance.db2.counter[2]
.sym 30335 frog_instance.db2.counter[3]
.sym 30336 frog_instance.db2.counter[4]
.sym 30337 frog_instance.db2.counter[5]
.sym 30358 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[0]
.sym 30359 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[1]
.sym 30360 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[2]
.sym 30361 switch2_SB_LUT4_I2_I3_SB_LUT4_O_I0[3]
.sym 30382 switch2$SB_IO_IN
.sym 30391 switch2_SB_LUT4_I2_I3[1]
.sym 30392 switch2$SB_IO_IN
.sym 30393 switch2_SB_LUT4_I2_I3[0]
.sym 30395 switch2_SB_LUT4_I2_I3[0]
.sym 30396 switch2_SB_LUT4_I2_I3[1]
.sym 30397 switch2$SB_IO_IN
.sym 30502 frog_instance.db3.counter[8]
.sym 30503 frog_instance.db3.counter[10]
.sym 30504 frog_instance.db3.counter[11]
.sym 30505 frog_instance.db3.counter[12]
.sym 30520 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 30521 switch3_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 30526 frog_instance.db3.counter[13]
.sym 30527 frog_instance.db3.counter[15]
.sym 30528 frog_instance.db3.counter[6]
.sym 30529 frog_instance.db3.counter[9]
