{
    "relation": [
        [
            "Citing Patent",
            "US6338972 *",
            "US6591410 *",
            "US6680544 *",
            "US6716754",
            "US6800930",
            "US6840777 *",
            "US6868374 *",
            "US6880145 *",
            "US6897089",
            "US6927982 *",
            "US6952814 *",
            "US6962867",
            "US6969681",
            "US6982494 *",
            "US6989595",
            "US7017137 *",
            "US7043828 *",
            "US7065721 *",
            "US7067426",
            "US7132359 *",
            "US7159313",
            "US7208403",
            "US7239028",
            "US7276399 *",
            "US7353479 *",
            "US7355273",
            "US7419852",
            "US7435620",
            "US7538417",
            "US7594215",
            "US7882453",
            "US7910326",
            "US7994547",
            "US8392865",
            "US20020065965 *",
            "US20040098690 *",
            "US20040214440 *",
            "US20040255457 *",
            "US20050026438 *",
            "US20050028123 *"
        ],
        [
            "Filing date",
            "20 Oct 2000",
            "28 Dec 2000",
            "4 Feb 2002",
            "12 Mar 2002",
            "31 Jul 2002",
            "30 Nov 2000",
            "3 Oct 2000",
            "21 Dec 2001",
            "17 May 2002",
            "11 Sep 2002",
            "20 Nov 2002",
            "10 Dec 2003",
            "1 Dec 2004",
            "1 Aug 2003",
            "12 Jun 2003",
            "3 Feb 2003",
            "23 Jun 2003",
            "14 Jan 2004",
            "31 Aug 2004",
            "9 Nov 2004",
            "30 Nov 2004",
            "21 Mar 2006",
            "23 Sep 2005",
            "19 Feb 2004",
            "31 Jan 2005",
            "20 Apr 2005",
            "13 May 2005",
            "13 Jul 2007",
            "19 Apr 2007",
            "21 Apr 2005",
            "17 Oct 2007",
            "3 Apr 2006",
            "23 Jul 2008",
            "31 Jan 2011",
            "30 Nov 2000",
            "20 Nov 2002",
            "12 Jun 2003",
            "23 Jun 2003",
            "31 Aug 2004",
            "14 Jan 2004"
        ],
        [
            "Publication date",
            "15 Jan 2002",
            "8 Jul 2003",
            "20 Jan 2004",
            "6 Apr 2004",
            "5 Oct 2004",
            "11 Jan 2005",
            "15 Mar 2005",
            "12 Apr 2005",
            "24 May 2005",
            "9 Aug 2005",
            "4 Oct 2005",
            "8 Nov 2005",
            "29 Nov 2005",
            "3 Jan 2006",
            "24 Jan 2006",
            "21 Mar 2006",
            "16 May 2006",
            "20 Jun 2006",
            "27 Jun 2006",
            "7 Nov 2006",
            "9 Jan 2007",
            "24 Apr 2007",
            "3 Jul 2007",
            "2 Oct 2007",
            "1 Apr 2008",
            "8 Apr 2008",
            "2 Sep 2008",
            "14 Oct 2008",
            "26 May 2009",
            "22 Sep 2009",
            "1 Feb 2011",
            "22 Mar 2011",
            "9 Aug 2011",
            "5 Mar 2013",
            "30 May 2002",
            "20 May 2004",
            "28 Oct 2004",
            "23 Dec 2004",
            "3 Feb 2005",
            "3 Feb 2005"
        ],
        [
            "Applicant",
            "Lsi Logic Corporation",
            "Lsi Logic Corporation",
            "Via Technologies, Inc.",
            "Micron Technology, Inc.",
            "Micron Technology, Inc.",
            "Intel Corporation",
            "International Business Machines Corporation",
            "Cypress Semiconductor Corp.",
            "Micron Technology, Inc.",
            "Infineon Technologies Ag",
            "Sun Microsystems Inc.",
            "Microntechnology, Inc.",
            "Micron Technology, Inc.",
            "Oki Electric Industry Co., Ltd.",
            "Micron Technology, Inc.",
            "Cadence Design Systems, Inc.",
            "Silicon Integrated Systems Corp.",
            "Lsi Logic Corporation",
            "Micron Technology, Inc.",
            "Texas Instruments Incorporated",
            "Intel Corporation",
            "Silicon Integrated Systems Corp.",
            "Oki Electric Industry Co., Ltd.",
            "Altera Corporation",
            "Faraday Technology Corp.",
            "Micron Technology, Inc.",
            "Micron Technology, Inc.",
            "Micron Technology, Inc.",
            "Oki Semiconductor Co., Ltd.",
            "Cadence Design Systems, Inc.",
            "Rapid Bridge Llc",
            "Arborgen, Inc.",
            "Micron Technology, Inc.",
            "Qualcomm Incorporated",
            "Intel Corporation",
            "Sun Microsystems, Inc.",
            "Hofmann James J.",
            "Chung-Yi Fang",
            "Hofmann James J.",
            "Senol Pekin"
        ],
        [
            "Title",
            "Off-grid metal layer utilization",
            "Six-to-one signal/power ratio bump and trace pattern for flip chip design",
            "Flip-chip bump arrangement for decreasing impedance",
            "Methods of forming patterns and molds for semiconductor constructions",
            "Semiconductor dice having back side redistribution layer accessed using through-silicon vias, and assemblies",
            "Solderless electronics packaging",
            "Method of power distribution analysis for I/O circuits in ASIC designs",
            "Method for determining die placement based on global routing architecture",
            "Method and system for fabricating semiconductor components using wafer level contact printing",
            "Method of connecting a device to a support, and pad for establishing a connection between a device and a support",
            "Method and apparatus for establishment of a die connection bump layout",
            "Methods of fabrication of semiconductor dice having back side redistribution layer accessed using through-silicon vias and assemblies thereof",
            "Method for fabricating a semiconductor component using contact printing",
            "Semiconductor device with signal line having decreased characteristic impedance",
            "Molds configured to pattern masses associated with semiconductor constructions",
            "Topological global routing for automated IC package interconnect",
            "Tile-based routing method of a multi-layer circuit board",
            "Optimized bond out method for flip chip wafers",
            "Semiconductor processing methods",
            "Tolerance bondwire inductors for analog circuitry",
            "Solderless electronics packaging and methods of manufacture",
            "Tile-based routing method of a multi-layer circuit board and related structure",
            "Semiconductor device with signal line having decreased characteristic impedance",
            "Method of designing a module-based flip chip substrate design",
            "Method for placing probing pad and computer readable recording medium for storing program thereof",
            "Semiconductor dice having back side redistribution layer accessed using through-silicon vias, methods",
            "Low temperature methods of forming back side redistribution layers in association with through wafer interconnects, semiconductor devices including same, and assemblies",
            "Low temperature methods of forming back side redistribution layers in association with through wafer interconnects",
            "Semiconductor device with signal line having decreased characteristic impedance",
            "Method and system for optimized automated IC package pin routing",
            "Semiconductor device metal programmable pooling and dies",
            "Materials and methods for the modification of plant lignin content",
            "Semiconductor devices and assemblies including back side redistribution layers in association with through wafer interconnects",
            "Semiconductor device metal programmable pooling and dies",
            "Solderless electronics packaging and methods of manufacture",
            "Method and apparatus for establishment of a die connection bump layout",
            "Methods of forming patterns for semiconductor constructions; and molds configured to pattern masses associated with semiconductor constructions",
            "Tile-based routing method of a multi-layer circuit board and related structure",
            "Semiconductor processing methods",
            "Optimized bond out method for flip chip wafers"
        ]
    ],
    "pageTitle": "Patent US6225143 - Flip-chip integrated circuit routing to I/O devices - Google Patents",
    "title": "",
    "url": "http://www.google.com.au/patents/US6225143?ie=ISO-8859-1",
    "hasHeader": true,
    "headerPosition": "FIRST_ROW",
    "tableType": "RELATION",
    "tableNum": 6,
    "s3Link": "common-crawl/crawl-data/CC-MAIN-2015-32/segments/1438042985647.51/warc/CC-MAIN-20150728002305-00060-ip-10-236-191-2.ec2.internal.warc.gz",
    "recordEndOffset": 479199259,
    "recordOffset": 479169898,
    "tableOrientation": "HORIZONTAL",
    "TableContextTimeStampAfterTable": "{45827=In step 182, a functional design is produced. Specifically, the functional design describes a system that will satisfy the IC design specification prepared in step 180. Preferably, the functional design is written using a highly structured syntax so as to permit subsequent steps in the design cycle to be performed using automated computer-aided design (CAD) tools. More preferably, the functional design is written in a hardware description language (HDL) such as VHDL (IEEE standard 1076-1993) or Verilog-HDL.}",
    "textBeforeTable": "Patent Citations Although the present invention has been described in detail with regard to the exemplary embodiments and drawings thereof, it should be apparent to those skilled in the art that various adaptations and modifications of the present invention may be accomplished without departing from the spirit and the scope of the invention. Accordingly, the invention is not limited to the precise embodiments shown in the drawings and described in detail above. Therefore, it is intended that all such variations not departing from the spirit of the invention be considered as within the scope thereof as limited solely by the claims appended hereto. It should be understood that the present invention also relates to machine readable media on which are stored program instructions for performing methods of this invention. Such media includes, by way of example, magnetic disks, magnetic tape, optically readable media such as CD ROMs, semiconductor memory such as PCMCIA cards, etc. In each case, the medium may take the form of a portable item such as a small disk, diskette, cassette, etc., or it may take the form of a relatively larger or immobile item such as a hard disk drive or RAM provided in a computer. Suitable computers for use in implementing the present invention may be obtained from various vendors. Various computers, however, may be used depending upon the size and complexity of the OPC tasks. Suitable computers include mainframe computers, multiprocessor computers,",
    "textAfterTable": "US8392865 31 Jan 2011 5 Mar 2013 Qualcomm Incorporated Semiconductor device metal programmable pooling and dies US20020065965 * 30 Nov 2000 30 May 2002 Intel Corporation Solderless electronics packaging and methods of manufacture US20040098690 * 20 Nov 2002 20 May 2004 Sun Microsystems, Inc. Method and apparatus for establishment of a die connection bump layout US20040214440 * 12 Jun 2003 28 Oct 2004 Hofmann James J. Methods of forming patterns for semiconductor constructions; and molds configured to pattern masses associated with semiconductor constructions US20040255457 * 23 Jun 2003 23 Dec 2004 Chung-Yi Fang Tile-based routing method of a multi-layer circuit board and related structure US20050026438 * 31 Aug 2004 3 Feb 2005 Hofmann James J. Semiconductor processing methods US20050028123 * 14 Jan 2004 3 Feb 2005 Senol Pekin Optimized bond out method for flip chip wafers",
    "hasKeyColumn": true,
    "keyColumnIndex": 3,
    "headerRowIndex": 0
}