
---------- Begin Simulation Statistics ----------
final_tick                               2459357160498                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53283                       # Simulator instruction rate (inst/s)
host_mem_usage                              134384600                       # Number of bytes of host memory used
host_op_rate                                    61904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102377.92                       # Real time elapsed on the host
host_tick_rate                               14665279                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5454997913                       # Number of instructions simulated
sim_ops                                    6337649063                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.501401                       # Number of seconds simulated
sim_ticks                                1501400739630                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   422                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6457685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12914949                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     29.954811                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       227740326                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    760279618                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       873637                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    668609507                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     28325690                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     28332156                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6466                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       795343090                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        35034157                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1125678768                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1001879760                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       872268                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          784545140                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     237278986                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     62236129                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     23353410                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3454997912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4042492083                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3597033029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.123841                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.281768                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2464415110     68.51%     68.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    440821033     12.26%     80.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145765182      4.05%     84.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     86924611      2.42%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     95982807      2.67%     89.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27510762      0.76%     90.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     58691839      1.63%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     39642699      1.10%     93.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    237278986      6.60%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3597033029                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     34805263                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3667506189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             871599910                       # Number of loads committed
system.switch_cpus.commit.membars            69150077                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2457442290     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     13832118      0.34%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     61.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    871599910     21.56%     82.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    699617765     17.31%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4042492083                       # Class of committed instruction
system.switch_cpus.commit.refs             1571217675                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          85586881                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3454997912                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4042492083                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.042108                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.042108                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2917860125                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1793                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    227009445                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4078290193                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        123088392                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         408103737                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         889700                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          2198                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     150537569                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           795343090                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         429605642                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3169382011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         69567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3499129312                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1782138                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.220899                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    430206358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    291100173                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.971850                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3600479525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.136426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.478413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2806075117     77.94%     77.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100328631      2.79%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82140313      2.28%     83.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         90076544      2.50%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         87417559      2.43%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         38551885      1.07%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         58782668      1.63%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35141242      0.98%     91.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        301965566      8.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3600479525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1865                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1299504                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        785708237                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.138842                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1622418267                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          700591117                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2628817                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     875137672                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     62454342                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6856                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    702169285                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4065844719                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     921827150                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1592136                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4100380883                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      47194920                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         889700                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      47203050                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          150                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     28487132                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        25432                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     48424396                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3537755                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2551508                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        25432                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1292460                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3711622589                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4050598114                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574581                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2132626514                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.125016                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4051049882                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4694700136                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2780915371                       # number of integer regfile writes
system.switch_cpus.ipc                       0.959593                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.959593                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2464859311     60.09%     60.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     13832118      0.34%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     60.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    922250728     22.48%     82.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    701030864     17.09%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4101973024                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            67003950                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016335                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         6972689     10.41%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       22728493     33.92%     44.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      37302768     55.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4040469866                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  11615925084                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3965008284                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4003583994                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4003390376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4101973024                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     62454343                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     23352587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        86501                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       218214                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     23670303                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3600479525                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.139285                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.971541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2334055640     64.83%     64.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    375853301     10.44%     75.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    197589164      5.49%     80.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    164064863      4.56%     85.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    159702985      4.44%     89.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    150978025      4.19%     93.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    120657707      3.35%     97.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     59524221      1.65%     98.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     38053619      1.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3600479525                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.139285                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      128507108                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    255590935                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     85589830                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     85638463                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     21179987                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     41474849                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    875137672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    702169285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4841060039                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      248942828                       # number of misc regfile writes
system.switch_cpus.numCycles               3600481390                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        77372192                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3926198331                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       13770259                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        194030381                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      933438354                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        434174                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6074732068                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4071321666                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3957456445                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         493695894                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         138938                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         889700                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1067421011                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         31258061                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4669247756                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1767070333                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     76503398                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         890287092                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     62454768                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     57074976                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7425594050                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8135137605                       # The number of ROB writes
system.switch_cpus.timesIdled                      15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         57059455                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        28530787                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          423                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6457687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6457264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12915374                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6457687                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6455998                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5114361                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1342902                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1688                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1688                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6455998                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9700682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9671953                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19372635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19372635                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    743501824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    737720192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1481222016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1481222016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6457686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6457686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6457686                       # Request fanout histogram
system.membus.reqLayer0.occupancy         29752662278                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         29692483460                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60217194270                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2459357160498                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6455999                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10228723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           35                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7801012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1688                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1688                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            35                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6455964                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19372956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19373061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1481217792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1481226752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        11572083                       # Total snoops (count)
system.tol2bus.snoopTraffic                 654638208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18029770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358215                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11571660     64.18%     64.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6457687     35.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    423      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18029770                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13916525154                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13464204420                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             72975                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    413911808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         413913728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    329588096                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      329588096                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3233686                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3233701                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2574907                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2574907                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    275683765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            275685043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     219520403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           219520403                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     219520403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    275683765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           495205447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5149814.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6467372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000053247538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       287750                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       287750                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12597722                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           4875879                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3233701                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2574907                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6467402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5149814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1730422                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           880320                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            81026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           351158                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           864386                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           445696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1688                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           82724                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          733450                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         1296514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           864342                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           878734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            81036                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           351156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           864384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           432192                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1688                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           82724                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          729245                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          864294                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.03                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 74092948982                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               32337010000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           195356736482                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11456.37                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               30206.37                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 5761252                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4646661                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                89.08                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.23                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6467402                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5149814                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3232419                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3232419                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1279                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1279                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                270917                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                272533                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                287596                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                287716                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                287752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                287752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                288049                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                288054                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                287787                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                287839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                287807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                287750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                287750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                287750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                287750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                287750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                287751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                287751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                  1741                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1209283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   614.827424                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   478.868254                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   356.720612                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        23133      1.91%      1.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       199865     16.53%     18.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       111696      9.24%     27.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       181573     15.01%     42.69% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       102891      8.51%     51.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        59944      4.96%     56.16% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        62360      5.16%     61.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        45449      3.76%     65.07% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       422372     34.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1209283                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       287750                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.475746                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.384392                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.031745                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17           73      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         9251      3.21%      3.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        53358     18.54%     21.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23       119678     41.59%     63.37% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        75176     26.13%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        25967      9.02%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         3652      1.27%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31          522      0.18%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33           71      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       287750                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       287750                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.896768                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.890328                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.465321                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           15235      5.29%      5.29% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            1407      0.49%      5.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          269345     93.60%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1371      0.48%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             375      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       287750                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             413913728                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              329586880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              413913728                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           329588096                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      275.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      219.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   275.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   219.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.87                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   1.71                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1501399778028                       # Total gap between requests
system.mem_ctrls0.avgGap                    258478.41                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    413911808                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    329586880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1278.805817341717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 275683764.550431072712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 219519593.470576196909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6467372                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5149814                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1862034                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 195354874448                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 34930632631696                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     62067.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     30206.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   6782892.09                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   89.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2821006860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1499400705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        15096673200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        8758904220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    118519187280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    350463976740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    281407997760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      778567146765                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       518.560519                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 727769520947                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  50135020000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 723496198683                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          5813280900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3089828280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        31080577080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       18123025680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    118519187280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    578785040640                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     89139930720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      844550870580                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       562.508628                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 225616706380                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  50135020000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1225649013250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    412667648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         412670080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    325050112                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      325050112                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3223966                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3223985                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2539454                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2539454                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    274855098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            274856718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1620                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     216497903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           216497903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     216497903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    274855098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           491354621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5078908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6447932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000059658876                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       284397                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       284397                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12524096                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           4801779                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3223985                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2539454                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6447970                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5078908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1729572                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           879474                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            81028                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           364664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           864388                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           459204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              846                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           40518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          730898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         1296512                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           864336                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           864384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            67530                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           364662                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           864384                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           418686                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              844                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           40518                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          729247                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          864302                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.92                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 74996420036                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32239850000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           195895857536                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11631.01                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30381.01                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 5716057                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4585675                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                88.65                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.29                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6447970                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5078908                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3223564                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3223565                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    416                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    416                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                261523                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                264270                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                284169                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                284396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                284396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                284396                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                284398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                284399                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                284398                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                284397                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  2975                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1225129                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   602.156057                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   462.765712                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   363.521047                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16211      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       231517     18.90%     20.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       127610     10.42%     30.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       192455     15.71%     46.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        71869      5.87%     52.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        51572      4.21%     56.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        64482      5.26%     61.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        48917      3.99%     65.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       420496     34.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1225129                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       284397                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.672426                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.562275                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.242258                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          902      0.32%      0.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        13242      4.66%      4.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        36796     12.94%     17.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23       121535     42.73%     60.65% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        72997     25.67%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        31583     11.11%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         4741      1.67%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         2082      0.73%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33          241      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35          276      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-61            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       284397                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       284397                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.858462                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.850252                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.524581                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           20113      7.07%      7.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            1767      0.62%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          260777     91.69%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1740      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       284397                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             412670080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              325049152                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              412670080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           325050112                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      274.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      216.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   274.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   216.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.84                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.15                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   1.69                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1501399738413                       # Total gap between requests
system.mem_ctrls1.avgGap                    260504.14                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    412667648                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    325049152                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1619.820701966174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 274855098.380793631077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 216497263.801870763302                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6447932                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5078908                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1788844                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 195894068692                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 34315465039479                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     47074.84                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30380.91                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   6756465.18                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   89.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2822120700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1499988930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        14777115360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        8534235420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    118519187280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    336721119990                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    292983224160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      775856991840                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       516.755435                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 757701988507                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  50135020000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 693563731123                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5925314640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3149375625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        31261390440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       17977586040                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    118519187280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    586374885900                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     82748498400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      845956238325                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       563.444666                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 208836908271                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  50135020000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1242428811359                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6457652                       # number of demand (read+write) misses
system.l2.demand_misses::total                6457686                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6457652                       # number of overall misses
system.l2.overall_misses::total               6457686                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3619143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 522734697642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     522738316785                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3619143                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 522734697642                       # number of overall miss cycles
system.l2.overall_miss_latency::total    522738316785                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6457652                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6457687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6457652                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6457687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 106445.382353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80948.105851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80948.240095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 106445.382353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80948.105851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80948.240095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5114361                       # number of writebacks
system.l2.writebacks::total                   5114361                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6457652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6457686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6457652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6457686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3328467                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 467599404809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 467602733276                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3328467                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 467599404809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 467602733276                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 97896.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72410.127521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72410.261706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 97896.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72410.127521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72410.261706                       # average overall mshr miss latency
system.l2.replacements                       11572083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5114362                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5114362                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5114362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5114362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           35                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               35                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           35                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           35                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1342867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1342867                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data         1688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1688                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    139447302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139447302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1688                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82610.960900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82610.960900                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1688                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    124964247                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124964247                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74030.952014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74030.952014                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3619143                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3619143                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             35                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.971429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 106445.382353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106445.382353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3328467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3328467                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 97896.088235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97896.088235                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      6455964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6455964                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 522595250340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 522595250340                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6455964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6455964                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80947.671074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80947.671074                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6455964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6455964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 467474440562                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 467474440562                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72409.703735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72409.703735                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                    11572116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  11572115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.661891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    17.338048                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.458184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.541814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 218211299                       # Number of tag accesses
system.l2.tags.data_accesses                218211299                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956420868                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1501400739630                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099832                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    429605591                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2431705423                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099832                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    429605591                       # number of overall hits
system.cpu.icache.overall_hits::total      2431705423                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          794                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          794                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5329260                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5329260                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5329260                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5329260                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    429605641                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2431706267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    429605641                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2431706267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 106585.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6314.289100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 106585.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6314.289100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    79.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.icache.writebacks::total               205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3675438                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3675438                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3675438                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3675438                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 105012.514286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105012.514286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 105012.514286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105012.514286                       # average overall mshr miss latency
system.cpu.icache.replacements                    205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099832                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    429605591                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2431705423                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          794                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5329260                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5329260                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    429605641                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2431706267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 106585.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6314.289100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3675438                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3675438                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 105012.514286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105012.514286                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.840311                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2431706252                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               829                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2933300.665862                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   602.520777                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    21.319534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.965578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.034166                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999744                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       94836545242                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      94836545242                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095766                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1398831453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2154927219                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095766                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1398831453                       # number of overall hits
system.cpu.dcache.overall_hits::total      2154927219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     28148324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       34979267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830943                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     28148324                       # number of overall misses
system.cpu.dcache.overall_misses::total      34979267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2331919977515                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2331919977515                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2331919977515                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2331919977515                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926709                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1426979777                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2189906486                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926709                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1426979777                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2189906486                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008954                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019726                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015973                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008954                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015973                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82844.007960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66665.775973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82844.007960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66665.775973                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7836                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               165                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.490909                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     11335595                       # number of writebacks
system.cpu.dcache.writebacks::total          11335595                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     21691094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21691094                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     21691094                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21691094                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6457230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6457230                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6457230                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6457230                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 530779412436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 530779412436                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 530779412436                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 530779412436                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002949                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002949                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82199.242157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82199.242157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82199.242157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82199.242157                       # average overall mshr miss latency
system.cpu.dcache.replacements               13288531                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187173                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    761453193                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1154640366                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772803                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     28144526                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      30917329                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 2331592274460                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2331592274460                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    789597719                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1185557695                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035644                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026078                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82843.543873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75413.767938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     21688984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     21688984                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6455542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6455542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 530637852612                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 530637852612                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82198.807259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82198.807259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    637378260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1000286853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         3798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4061938                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    327703055                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    327703055                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    637382058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1004348791                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004044                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 86283.058189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    80.676528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         2110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1688                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    141559824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    141559824                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83862.454976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83862.454976                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     62236144                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     90623339                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          842                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1034                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data    119774493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    119774493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     62236986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     90624373                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 142249.991686                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 115836.066731                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          420                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          420                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          422                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     34932090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     34932090                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 82777.464455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 82777.464455                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     62235707                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     90623094                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     62235707                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     90623094                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2459357160498                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999440                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2349462439                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13288787                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.800369                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   132.072738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   123.926702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.515909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.484089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       75890215283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      75890215283                       # Number of data accesses

---------- End Simulation Statistics   ----------
