--
--	Conversion of invert.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Dec 08 21:56:46 2014
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_844 : bit;
SIGNAL one : bit;
SIGNAL \PWM_BUCK:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_BUCK:Net_101\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_7\ : bit;
SIGNAL zero : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:control_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_429 : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:km_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_edge_rise\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_edge_fall\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph1_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph2_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph1_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ph2_reg_i\ : bit;
SIGNAL Net_518 : bit;
SIGNAL Net_517 : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_csaddr_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_load_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_load_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dbcontrol_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_run\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_zero\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODIN1_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODIN1_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:sub_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:d_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:compare1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:compare2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_reg_i\ : bit;
SIGNAL \PWM_BUCK:Net_96\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_reg_i\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_reg_i\ : bit;
SIGNAL Net_37 : bit;
SIGNAL Net_38 : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:status_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM_BUCK:Net_55\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:nc4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:nc6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:nc7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_BUCK:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_295 : bit;
SIGNAL Net_39 : bit;
SIGNAL Net_36 : bit;
SIGNAL \PWM_BUCK:Net_113\ : bit;
SIGNAL \PWM_BUCK:Net_107\ : bit;
SIGNAL \PWM_BUCK:Net_114\ : bit;
SIGNAL Net_685 : bit;
SIGNAL cydff_2 : bit;
SIGNAL Net_475 : bit;
SIGNAL Net_463 : bit;
SIGNAL cydff_1 : bit;
SIGNAL Net_507 : bit;
SIGNAL tmpOE__BUCK_LS_net_0 : bit;
SIGNAL tmpFB_0__BUCK_LS_net_0 : bit;
SIGNAL tmpIO_0__BUCK_LS_net_0 : bit;
TERMINAL tmpSIOVREF__BUCK_LS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUCK_LS_net_0 : bit;
SIGNAL Net_379 : bit;
SIGNAL tmpOE__A_HS_net_0 : bit;
SIGNAL Net_148 : bit;
SIGNAL tmpFB_0__A_HS_net_0 : bit;
SIGNAL tmpIO_0__A_HS_net_0 : bit;
TERMINAL tmpSIOVREF__A_HS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__A_HS_net_0 : bit;
SIGNAL tmpOE__A_LS_net_0 : bit;
SIGNAL Net_459 : bit;
SIGNAL tmpFB_0__A_LS_net_0 : bit;
SIGNAL tmpIO_0__A_LS_net_0 : bit;
TERMINAL tmpSIOVREF__A_LS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__A_LS_net_0 : bit;
SIGNAL tmpOE__B_HS_net_0 : bit;
SIGNAL Net_515 : bit;
SIGNAL tmpFB_0__B_HS_net_0 : bit;
SIGNAL tmpIO_0__B_HS_net_0 : bit;
TERMINAL tmpSIOVREF__B_HS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__B_HS_net_0 : bit;
SIGNAL tmpOE__B_LS_net_0 : bit;
SIGNAL Net_150 : bit;
SIGNAL tmpFB_0__B_LS_net_0 : bit;
SIGNAL tmpIO_0__B_LS_net_0 : bit;
TERMINAL tmpSIOVREF__B_LS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__B_LS_net_0 : bit;
SIGNAL \ADC_DelSig_V:aclock\ : bit;
SIGNAL \ADC_DelSig_V:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_V:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_V:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_V:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_V:soc\ : bit;
SIGNAL \ADC_DelSig_V:mod_reset\ : bit;
SIGNAL Net_529 : bit;
SIGNAL \ADC_DelSig_V:Net_481\ : bit;
SIGNAL \ADC_DelSig_V:Net_482\ : bit;
SIGNAL \ADC_DelSig_V:Net_40\ : bit;
SIGNAL \ADC_DelSig_V:Net_488\ : bit;
TERMINAL \ADC_DelSig_V:Net_520\ : bit;
TERMINAL \ADC_DelSig_V:Net_681\ : bit;
TERMINAL \ADC_DelSig_V:Net_580\ : bit;
TERMINAL \ADC_DelSig_V:Net_349\ : bit;
TERMINAL \ADC_DelSig_V:Net_573\ : bit;
TERMINAL \ADC_DelSig_V:Net_257\ : bit;
SIGNAL \ADC_DelSig_V:Net_487\ : bit;
TERMINAL \ADC_DelSig_V:Net_570\ : bit;
TERMINAL \ADC_DelSig_V:Net_352\ : bit;
TERMINAL Net_152 : bit;
SIGNAL \ADC_DelSig_V:Net_438\ : bit;
SIGNAL \ADC_DelSig_V:Net_470_3\ : bit;
SIGNAL \ADC_DelSig_V:Net_470_2\ : bit;
SIGNAL \ADC_DelSig_V:Net_470_1\ : bit;
SIGNAL \ADC_DelSig_V:Net_470_0\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_7\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_6\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_5\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_4\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_3\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_2\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_1\ : bit;
SIGNAL \ADC_DelSig_V:Net_5_0\ : bit;
SIGNAL \ADC_DelSig_V:Net_7\ : bit;
SIGNAL \ADC_DelSig_V:Net_8\ : bit;
TERMINAL \ADC_DelSig_V:Net_690\ : bit;
TERMINAL \ADC_DelSig_V:Net_11\ : bit;
TERMINAL \ADC_DelSig_V:Net_12\ : bit;
TERMINAL \ADC_DelSig_V:Net_13\ : bit;
SIGNAL tmpOE__V_SENSE_net_0 : bit;
SIGNAL tmpFB_0__V_SENSE_net_0 : bit;
SIGNAL tmpIO_0__V_SENSE_net_0 : bit;
TERMINAL tmpSIOVREF__V_SENSE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__V_SENSE_net_0 : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD_Char_1:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD_Char_1:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL Net_687 : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL Net_692 : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL Net_693 : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL Net_694 : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_695 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_696 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_697 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_698 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL Net_392 : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_reg_dp\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_408 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_762 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_406 : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_314 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN4_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN5_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN5_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_405 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN6_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_7:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__SS_net_0 : bit;
SIGNAL Net_372 : bit;
SIGNAL tmpIO_0__SS_net_0 : bit;
TERMINAL tmpSIOVREF__SS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SS_net_0 : bit;
SIGNAL tmpOE__SCLK_net_0 : bit;
SIGNAL Net_371 : bit;
SIGNAL tmpIO_0__SCLK_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_net_0 : bit;
SIGNAL tmpOE__MOSI_net_0 : bit;
SIGNAL Net_370 : bit;
SIGNAL tmpIO_0__MOSI_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_net_0 : bit;
SIGNAL tmpOE__MISO_net_0 : bit;
SIGNAL Net_380 : bit;
SIGNAL tmpFB_0__MISO_net_0 : bit;
SIGNAL tmpIO_0__MISO_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_net_0 : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:cnt_enable\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp\ : bit;
SIGNAL \SPIS_1:Net_75\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:misoclk_src\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:counter_clk_src\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosiclk_src\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:inv_ss\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:byte_complete\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:ff0_load\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:ff0_load_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_fifo_load_sync\ : bit;
SIGNAL \SPIS_1:Net_81\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:clock_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:counter_clk_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:misoclk_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosiclk_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso8\ : bit;
SIGNAL \SPIS_1:miso_wire\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso_tx_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso_tx_not_full\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_not_empty\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_7\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:control_0\ : bit;
SIGNAL \SPIS_1:Net_146\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_to_dp_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cs_addr_0\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff0\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff1\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:so\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:so\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:count_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ : bit;
SIGNAL Net_375 : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_6\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_4\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_3\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_2\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_1\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:rx_status_0\ : bit;
SIGNAL Net_377 : bit;
SIGNAL Net_374 : bit;
SIGNAL Net_378 : bit;
SIGNAL tmpOE__BUCK_HS_net_0 : bit;
SIGNAL tmpFB_0__BUCK_HS_net_0 : bit;
SIGNAL tmpIO_0__BUCK_HS_net_0 : bit;
TERMINAL tmpSIOVREF__BUCK_HS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUCK_HS_net_0 : bit;
SIGNAL Net_723 : bit;
SIGNAL cy_tff_1 : bit;
SIGNAL Net_683 : bit;
SIGNAL \DFB_1:Net_38\ : bit;
SIGNAL \DFB_1:in_1\ : bit;
SIGNAL \DFB_1:in_2\ : bit;
SIGNAL Net_761 : bit;
SIGNAL Net_851 : bit;
SIGNAL Net_852 : bit;
SIGNAL Net_853 : bit;
SIGNAL Net_730 : bit;
SIGNAL Net_788 : bit;
SIGNAL Net_808 : bit;
SIGNAL \Counter_2:Net_82\ : bit;
SIGNAL \Counter_2:Net_91\ : bit;
SIGNAL \Counter_2:Net_48\ : bit;
SIGNAL \Counter_2:Net_47\ : bit;
SIGNAL \Counter_2:Net_42\ : bit;
SIGNAL Net_827 : bit;
SIGNAL Net_825 : bit;
SIGNAL \Counter_2:Net_89\ : bit;
SIGNAL \Counter_2:Net_95\ : bit;
SIGNAL \Counter_2:Net_102\ : bit;
TERMINAL \ADC_SAR_I:Net_248\ : bit;
TERMINAL \ADC_SAR_I:Net_235\ : bit;
SIGNAL Net_885 : bit;
SIGNAL \ADC_SAR_I:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR_I:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR_I:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR_I:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR_I:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR_I:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR_I:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR_I:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR_I:Net_221\ : bit;
SIGNAL \ADC_SAR_I:Net_188\ : bit;
TERMINAL Net_868 : bit;
TERMINAL \ADC_SAR_I:Net_126\ : bit;
TERMINAL \ADC_SAR_I:Net_215\ : bit;
TERMINAL \ADC_SAR_I:Net_257\ : bit;
SIGNAL \ADC_SAR_I:soc\ : bit;
SIGNAL \ADC_SAR_I:Net_252\ : bit;
SIGNAL Net_888 : bit;
SIGNAL \ADC_SAR_I:Net_207_11\ : bit;
SIGNAL \ADC_SAR_I:Net_207_10\ : bit;
SIGNAL \ADC_SAR_I:Net_207_9\ : bit;
SIGNAL \ADC_SAR_I:Net_207_8\ : bit;
SIGNAL \ADC_SAR_I:Net_207_7\ : bit;
SIGNAL \ADC_SAR_I:Net_207_6\ : bit;
SIGNAL \ADC_SAR_I:Net_207_5\ : bit;
SIGNAL \ADC_SAR_I:Net_207_4\ : bit;
SIGNAL \ADC_SAR_I:Net_207_3\ : bit;
SIGNAL \ADC_SAR_I:Net_207_2\ : bit;
SIGNAL \ADC_SAR_I:Net_207_1\ : bit;
SIGNAL \ADC_SAR_I:Net_207_0\ : bit;
TERMINAL \ADC_SAR_I:Net_210\ : bit;
SIGNAL \ADC_SAR_I:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_I:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_I:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_I:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_SAR_I:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_SAR_I:Net_149\ : bit;
TERMINAL \ADC_SAR_I:Net_209\ : bit;
TERMINAL \ADC_SAR_I:Net_255\ : bit;
TERMINAL \ADC_SAR_I:Net_368\ : bit;
SIGNAL tmpOE__I_SENSE_net_0 : bit;
SIGNAL tmpFB_0__I_SENSE_net_0 : bit;
SIGNAL tmpIO_0__I_SENSE_net_0 : bit;
TERMINAL tmpSIOVREF__I_SENSE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_SENSE_net_0 : bit;
SIGNAL \PWM_BUCK:PWMUDB:tc_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_db_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_1\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:db_cnt_0\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm1_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:pwm2_reg_i\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM_BUCK:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL cydff_2D : bit;
SIGNAL cydff_1D : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL Net_406D : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\\D\ : bit;
SIGNAL cy_tff_1D : bit;
BEGIN

one <=  ('1') ;

zero <=  ('0') ;

\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_BUCK:PWMUDB:tc_i\);

\PWM_BUCK:PWMUDB:pwm_db\ <= ((\PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\));

\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\ <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:compare1\)
	OR (\PWM_BUCK:PWMUDB:db_ph1_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_0\)
	OR (\PWM_BUCK:PWMUDB:db_ph1_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_1\));

\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\ <= ((not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\)
	OR (\PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_0\)
	OR (\PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\));

Net_518 <= ((not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:compare1\));

Net_517 <= ((not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\));

\PWM_BUCK:PWMUDB:db_cnt_1\\D\ <= ((not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:db_cnt_1\ and \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:db_cnt_load_1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (\PWM_BUCK:PWMUDB:db_cnt_1\ and \PWM_BUCK:PWMUDB:db_cnt_0\));

\PWM_BUCK:PWMUDB:db_cnt_0\\D\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:db_cnt_load_0\)
	OR (not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:db_cnt_0\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and not \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_0\)
	OR (not \PWM_BUCK:PWMUDB:pwm_db_reg\ and not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:ctrl_enable\ and \PWM_BUCK:PWMUDB:db_cnt_1\ and \PWM_BUCK:PWMUDB:compare1\)
	OR (not \PWM_BUCK:PWMUDB:db_cnt_0\ and not \PWM_BUCK:PWMUDB:compare1\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (not \PWM_BUCK:PWMUDB:ctrl_enable\ and not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:pwm_db_reg\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:db_ph2_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_1\)
	OR (not \PWM_BUCK:PWMUDB:db_cnt_0\ and \PWM_BUCK:PWMUDB:db_ph1_run_temp\ and \PWM_BUCK:PWMUDB:db_cnt_1\));

\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ <= ((not \PWM_BUCK:PWMUDB:db_cnt_1\ and not \PWM_BUCK:PWMUDB:db_cnt_0\));

\PWM_BUCK:PWMUDB:dith_count_1\\D\ <= ((not \PWM_BUCK:PWMUDB:dith_count_1\ and \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_0\)
	OR (not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_1\));

\PWM_BUCK:PWMUDB:dith_count_0\\D\ <= ((not \PWM_BUCK:PWMUDB:dith_count_0\ and \PWM_BUCK:PWMUDB:tc_i\)
	OR (not \PWM_BUCK:PWMUDB:tc_i\ and \PWM_BUCK:PWMUDB:dith_count_0\));

\PWM_BUCK:PWMUDB:status_5\ <= (not \PWM_BUCK:PWMUDB:final_kill_reg\);

\PWM_BUCK:PWMUDB:cmp1_status\ <= ((not \PWM_BUCK:PWMUDB:prevCompare1\ and \PWM_BUCK:PWMUDB:compare1\));

Net_148 <= ((not cydff_2 and not Net_475));

Net_309 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_bitclk_enable_pre\ <= (not \UART_1:BUART:tx_bitclk_dp\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_406D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_counter_dp\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_314 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_314 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_314)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_314 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_314 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_314 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_314 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_314 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_314));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\SPIS_1:BSPIS:es2:SPISlave:misoclk_src\ <= (not Net_371);

\SPIS_1:BSPIS:es2:SPISlave:inv_ss\ <= (not Net_372);

\SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:count_3\ and not \SPIS_1:BSPIS:es2:SPISlave:count_2\ and not \SPIS_1:BSPIS:es2:SPISlave:count_1\ and not \SPIS_1:BSPIS:es2:SPISlave:count_0\));

\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:count_3\ and not \SPIS_1:BSPIS:es2:SPISlave:count_2\ and not \SPIS_1:BSPIS:es2:SPISlave:count_1\ and \SPIS_1:BSPIS:es2:SPISlave:count_0\));

\SPIS_1:BSPIS:es2:SPISlave:byte_complete\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\));

\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\ <= (not \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\);

\SPIS_1:BSPIS:es2:SPISlave:tx_status_0\ <= ((not \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\ and \SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ and \SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\));

\SPIS_1:BSPIS:es2:SPISlave:rx_status_5\ <= ((\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\ and \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\));

Net_380 <= ((not Net_372 and \SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\));

Net_459 <= ((cydff_2 and Net_475));

cy_tff_1D <= (not Net_507);

\PWM_BUCK:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_844,
		enable=>one,
		clock_out=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\);
\PWM_BUCK:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_BUCK:PWMUDB:ctrl_enable\, \PWM_BUCK:PWMUDB:control_6\, \PWM_BUCK:PWMUDB:control_5\, \PWM_BUCK:PWMUDB:control_4\,
			\PWM_BUCK:PWMUDB:control_3\, \PWM_BUCK:PWMUDB:control_2\, \PWM_BUCK:PWMUDB:control_1\, \PWM_BUCK:PWMUDB:control_0\));
\PWM_BUCK:PWMUDB:sDB3:AsyncCtl:dbctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\PWM_BUCK:PWMUDB:dbcontrol_7\, \PWM_BUCK:PWMUDB:dbcontrol_6\, \PWM_BUCK:PWMUDB:dbcontrol_5\, \PWM_BUCK:PWMUDB:dbcontrol_4\,
			\PWM_BUCK:PWMUDB:dbcontrol_3\, \PWM_BUCK:PWMUDB:dbcontrol_2\, \PWM_BUCK:PWMUDB:db_cnt_load_1\, \PWM_BUCK:PWMUDB:db_cnt_load_0\));
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\);
\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\,
		y=>\PWM_BUCK:PWMUDB:sDB3:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\);
\PWM_BUCK:PWMUDB:sSTSReg:nrstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM_BUCK:PWMUDB:status_5\, zero, \PWM_BUCK:PWMUDB:status_3\,
			\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:status_1\, \PWM_BUCK:PWMUDB:status_0\),
		interrupt=>\PWM_BUCK:Net_55\);
\PWM_BUCK:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BUCK:PWMUDB:nc2\,
		cl0=>\PWM_BUCK:PWMUDB:nc3\,
		z0=>\PWM_BUCK:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_BUCK:PWMUDB:nc4\,
		cl1=>\PWM_BUCK:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BUCK:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_BUCK:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_BUCK:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_BUCK:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BUCK:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_BUCK:PWMUDB:tc_i\, \PWM_BUCK:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_BUCK:PWMUDB:cmp1_eq\,
		cl0=>\PWM_BUCK:PWMUDB:compare1\,
		z0=>\PWM_BUCK:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_BUCK:PWMUDB:cmp2_eq\,
		cl1=>\PWM_BUCK:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_BUCK:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_BUCK:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_BUCK:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_BUCK:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_BUCK:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_BUCK:PWMUDB:sP16:pwmdp:cap_1\, \PWM_BUCK:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_BUCK:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_BUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3abc5841-605e-4aaa-953c-1f5814d5db61",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_844,
		dig_domain_out=>open);
BUCK_LS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_517,
		fb=>(tmpFB_0__BUCK_LS_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUCK_LS_net_0),
		siovref=>(tmpSIOVREF__BUCK_LS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUCK_LS_net_0);
A_HS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b0b2020-5fe6-4590-b745-951493fcbffb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__A_HS_net_0),
		analog=>(open),
		io=>(tmpIO_0__A_HS_net_0),
		siovref=>(tmpSIOVREF__A_HS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__A_HS_net_0);
A_LS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7b87faef-7171-4461-a626-eb33f7376539",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_459,
		fb=>(tmpFB_0__A_LS_net_0),
		analog=>(open),
		io=>(tmpIO_0__A_LS_net_0),
		siovref=>(tmpSIOVREF__A_LS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__A_LS_net_0);
B_HS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9626ed85-f179-4cfd-986e-98052a2ed13e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_459,
		fb=>(tmpFB_0__B_HS_net_0),
		analog=>(open),
		io=>(tmpIO_0__B_HS_net_0),
		siovref=>(tmpSIOVREF__B_HS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__B_HS_net_0);
B_LS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ae0effd8-0b06-4d43-acc6-a5a71f3d3180",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_148,
		fb=>(tmpFB_0__B_LS_net_0),
		analog=>(open),
		io=>(tmpIO_0__B_LS_net_0),
		siovref=>(tmpSIOVREF__B_LS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__B_LS_net_0);
\ADC_DelSig_V:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_V:aclock\,
		mod_dat=>(\ADC_DelSig_V:mod_dat_3\, \ADC_DelSig_V:mod_dat_2\, \ADC_DelSig_V:mod_dat_1\, \ADC_DelSig_V:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_DelSig_V:mod_reset\,
		interrupt=>Net_529);
\ADC_DelSig_V:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f0264033-fa13-4600-a2f9-aa3a3e26f52f/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_V:Net_40\,
		dig_domain_out=>open);
\ADC_DelSig_V:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_529);
\ADC_DelSig_V:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_V:Net_520\,
		signal2=>\ADC_DelSig_V:Net_681\);
\ADC_DelSig_V:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_V:Net_580\,
		signal2=>\ADC_DelSig_V:Net_349\);
\ADC_DelSig_V:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_V:Net_573\,
		signal2=>\ADC_DelSig_V:Net_257\);
\ADC_DelSig_V:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_V:Net_349\);
\ADC_DelSig_V:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_V:Net_257\);
\ADC_DelSig_V:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f0264033-fa13-4600-a2f9-aa3a3e26f52f/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_V:Net_487\,
		dig_domain_out=>open);
\ADC_DelSig_V:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_V:Net_570\,
		signal2=>\ADC_DelSig_V:Net_352\);
\ADC_DelSig_V:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_V:Net_352\);
\ADC_DelSig_V:DSM2\:cy_psoc3_ds_mod_v2_0
	GENERIC MAP(cy_registers=>"",
		resolution=>9)
	PORT MAP(aclock=>\ADC_DelSig_V:Net_40\,
		vplus=>Net_152,
		vminus=>\ADC_DelSig_V:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_V:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_V:Net_487\,
		ext_pin_1=>\ADC_DelSig_V:Net_580\,
		ext_pin_2=>\ADC_DelSig_V:Net_573\,
		dec_clock=>\ADC_DelSig_V:aclock\,
		mod_dat=>(\ADC_DelSig_V:mod_dat_3\, \ADC_DelSig_V:mod_dat_2\, \ADC_DelSig_V:mod_dat_1\, \ADC_DelSig_V:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_V:Net_5_7\, \ADC_DelSig_V:Net_5_6\, \ADC_DelSig_V:Net_5_5\, \ADC_DelSig_V:Net_5_4\,
			\ADC_DelSig_V:Net_5_3\, \ADC_DelSig_V:Net_5_2\, \ADC_DelSig_V:Net_5_1\, \ADC_DelSig_V:Net_5_0\));
\ADC_DelSig_V:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_V:Net_690\, \ADC_DelSig_V:Net_11\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig_V:Net_681\);
\ADC_DelSig_V:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_V:Net_12\);
\ADC_DelSig_V:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_V:Net_690\,
		signal2=>\ADC_DelSig_V:Net_13\);
\ADC_DelSig_V:ADC_Vssa_2:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_V:Net_13\);
\ADC_DelSig_V:ADC_Vssa_1:vRef_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_V:Net_11\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"d897923f-2d95-4f5a-94f9-e3f945a62e2e",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_685,
		dig_domain_out=>open);
V_SENSE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"19411113-9def-474d-bbe2-88a37147c2b9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__V_SENSE_net_0),
		analog=>Net_152,
		io=>(tmpIO_0__V_SENSE_net_0),
		siovref=>(tmpSIOVREF__V_SENSE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__V_SENSE_net_0);
\LCD_Char_1:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"70cbcc53-d25f-4225-872f-5a866129b37d/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>", , , , , , ",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0000000",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one, one, one, one,
			one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD_Char_1:tmpFB_6__LCDPort_net_6\, \LCD_Char_1:tmpFB_6__LCDPort_net_5\, \LCD_Char_1:tmpFB_6__LCDPort_net_4\, \LCD_Char_1:tmpFB_6__LCDPort_net_3\,
			\LCD_Char_1:tmpFB_6__LCDPort_net_2\, \LCD_Char_1:tmpFB_6__LCDPort_net_1\, \LCD_Char_1:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD_Char_1:tmpIO_6__LCDPort_net_6\, \LCD_Char_1:tmpIO_6__LCDPort_net_5\, \LCD_Char_1:tmpIO_6__LCDPort_net_4\, \LCD_Char_1:tmpIO_6__LCDPort_net_3\,
			\LCD_Char_1:tmpIO_6__LCDPort_net_2\, \LCD_Char_1:tmpIO_6__LCDPort_net_1\, \LCD_Char_1:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD_Char_1:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\LCD_Char_1:tmpINTERRUPT_0__LCDPort_net_0\);
\Control_Reg_1:Async:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			\Control_Reg_1:control_3\, \Control_Reg_1:control_2\, \Control_Reg_1:control_1\, Net_687));
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>\UART_1:BUART:tx_bitclk_dp\,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>\UART_1:BUART:tx_counter_dp\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_762);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_314,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_309,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
SS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b4429b83-9171-4a2b-b86e-8b8ce02ad155",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_372,
		analog=>(open),
		io=>(tmpIO_0__SS_net_0),
		siovref=>(tmpSIOVREF__SS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SS_net_0);
SCLK:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b082361b-9d0e-42c3-8853-2917cbcc86ed",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_371,
		analog=>(open),
		io=>(tmpIO_0__SCLK_net_0),
		siovref=>(tmpSIOVREF__SCLK_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_net_0);
MOSI:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_370,
		analog=>(open),
		io=>(tmpIO_0__MOSI_net_0),
		siovref=>(tmpSIOVREF__MOSI_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_net_0);
MISO:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8afc827f-335d-43c1-8300-d77ad956d0c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_380,
		fb=>(tmpFB_0__MISO_net_0),
		analog=>(open),
		io=>(tmpIO_0__MISO_net_0),
		siovref=>(tmpSIOVREF__MISO_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_net_0);
\SPIS_1:BSPIS:es2:SPISlave:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_374,
		enable=>one,
		clock_out=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\);
\SPIS_1:BSPIS:es2:SPISlave:CntClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_371,
		enable=>one,
		clock_out=>\SPIS_1:BSPIS:es2:SPISlave:counter_clk_fin\);
\SPIS_1:BSPIS:es2:SPISlave:MISOClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS_1:BSPIS:es2:SPISlave:misoclk_src\,
		enable=>one,
		clock_out=>\SPIS_1:BSPIS:es2:SPISlave:misoclk_fin\);
\SPIS_1:BSPIS:es2:SPISlave:MOSIClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_371,
		enable=>one,
		clock_out=>\SPIS_1:BSPIS:es2:SPISlave:mosiclk_fin\);
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMISO:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000101000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000001100000100111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:es2:SPISlave:misoclk_fin\,
		cs_addr=>(Net_372, zero, \SPIS_1:BSPIS:es2:SPISlave:dpcounter_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS_1:BSPIS:es2:SPISlave:miso_from_dp\,
		f0_bus_stat=>\SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\,
		f0_blk_stat=>\SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:BSPIS:es2:SPISlave:sR8:DpMOSI:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000010001000001111111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS_1:BSPIS:es2:SPISlave:mosiclk_fin\,
		cs_addr=>(Net_372, zero, zero),
		route_si=>Net_370,
		route_ci=>zero,
		f0_load=>\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\,
		f0_blk_stat=>\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS_1:BSPIS:es2:SPISlave:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS_1:BSPIS:es2:SPISlave:counter_clk_fin\,
		reset=>Net_372,
		load=>zero,
		enable=>\SPIS_1:BSPIS:es2:SPISlave:inv_ss\,
		count=>(\SPIS_1:BSPIS:es2:SPISlave:count_6\, \SPIS_1:BSPIS:es2:SPISlave:count_5\, \SPIS_1:BSPIS:es2:SPISlave:count_4\, \SPIS_1:BSPIS:es2:SPISlave:count_3\,
			\SPIS_1:BSPIS:es2:SPISlave:count_2\, \SPIS_1:BSPIS:es2:SPISlave:count_1\, \SPIS_1:BSPIS:es2:SPISlave:count_0\),
		tc=>open);
\SPIS_1:BSPIS:es2:SPISlave:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one\,
		sc_out=>\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\);
\SPIS_1:BSPIS:es2:SPISlave:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty\,
		sc_out=>\SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\);
\SPIS_1:BSPIS:es2:SPISlave:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		sc_in=>\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full\,
		sc_out=>\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\);
\SPIS_1:BSPIS:es2:SPISlave:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es2:SPISlave:byte_complete\, zero, zero, zero,
			\SPIS_1:BSPIS:es2:SPISlave:miso_tx_empty_reg_fin\, \SPIS_1:BSPIS:es2:SPISlave:dp8MISO_f0_not_full\, \SPIS_1:BSPIS:es2:SPISlave:tx_status_0\),
		interrupt=>Net_375);
\SPIS_1:BSPIS:es2:SPISlave:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		status=>(\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\, \SPIS_1:BSPIS:es2:SPISlave:rx_status_5\, \SPIS_1:BSPIS:es2:SPISlave:mosi_rx_empty\, \SPIS_1:BSPIS:es2:SPISlave:dp8MOSI_f0_not_empty\,
			zero, zero, zero),
		interrupt=>Net_377);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"5aa1a99d-2210-4e8c-907e-8fdf3c8bd106",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_374,
		dig_domain_out=>open);
BUCK_HS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3d51807c-2e97-40e1-979b-b9bcdb35c35f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>Net_518,
		fb=>(tmpFB_0__BUCK_HS_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUCK_HS_net_0),
		siovref=>(tmpSIOVREF__BUCK_HS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUCK_HS_net_0);
isr_DFB:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_723);
\DFB_1:DFB\:cy_psoc3_dfb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>zero,
		in_1=>zero,
		in_2=>zero,
		out_1=>Net_761,
		out_2=>Net_851,
		dmareq_1=>Net_852,
		dmareq_2=>Net_853,
		interrupt=>Net_723);
DMA_IN_A:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_761,
		trq=>zero,
		nrq=>Net_730);
isr_spark_drq:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_762);
DMA_OUT_A:cy_dma_v1_0
	GENERIC MAP(drq_type=>"10",
		num_tds=>0)
	PORT MAP(drq=>zero,
		trq=>zero,
		nrq=>Net_788);
\Counter_2:CounterHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_808,
		kill=>zero,
		enable=>zero,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Counter_2:Net_48\,
		compare=>\Counter_2:Net_47\,
		interrupt=>\Counter_2:Net_42\);
Clock_LUT:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0960658c-5b03-482b-a17f-e4f27c03a4e0",
		source_clock_id=>"",
		divisor=>0,
		period=>"33125745329.2699",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_808,
		dig_domain_out=>open);
\ADC_SAR_I:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_I:Net_248\,
		signal2=>\ADC_SAR_I:Net_235\);
\ADC_SAR_I:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10")
	PORT MAP(int_signal=>Net_885);
\ADC_SAR_I:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"28e26d17-d343-4731-b7ef-40d12a928000/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"877192982.45614",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_SAR_I:Net_221\,
		dig_domain_out=>open);
\ADC_SAR_I:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_868,
		vminus=>\ADC_SAR_I:Net_126\,
		ext_pin=>\ADC_SAR_I:Net_215\,
		vrefhi_out=>\ADC_SAR_I:Net_257\,
		vref=>\ADC_SAR_I:Net_248\,
		clock=>\ADC_SAR_I:Net_221\,
		pump_clock=>\ADC_SAR_I:Net_221\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR_I:Net_252\,
		next_out=>Net_888,
		data_out=>(\ADC_SAR_I:Net_207_11\, \ADC_SAR_I:Net_207_10\, \ADC_SAR_I:Net_207_9\, \ADC_SAR_I:Net_207_8\,
			\ADC_SAR_I:Net_207_7\, \ADC_SAR_I:Net_207_6\, \ADC_SAR_I:Net_207_5\, \ADC_SAR_I:Net_207_4\,
			\ADC_SAR_I:Net_207_3\, \ADC_SAR_I:Net_207_2\, \ADC_SAR_I:Net_207_1\, \ADC_SAR_I:Net_207_0\),
		eof_udb=>Net_885);
\ADC_SAR_I:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_I:Net_215\,
		signal2=>\ADC_SAR_I:Net_210\);
\ADC_SAR_I:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"28e26d17-d343-4731-b7ef-40d12a928000/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_SAR_I:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_SAR_I:Net_210\,
		io=>(\ADC_SAR_I:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_SAR_I:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_SAR_I:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_SAR_I:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_I:Net_126\,
		signal2=>\ADC_SAR_I:Net_149\);
\ADC_SAR_I:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_I:Net_209\);
\ADC_SAR_I:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR_I:Net_257\,
		signal2=>\ADC_SAR_I:Net_149\);
\ADC_SAR_I:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_I:Net_255\);
\ADC_SAR_I:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR_I:Net_235\);
\ADC_SAR_I:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR_I:Net_368\);
I_SENSE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1)
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_SENSE_net_0),
		analog=>Net_868,
		io=>(tmpIO_0__I_SENSE_net_0),
		siovref=>(tmpSIOVREF__I_SENSE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_SENSE_net_0);
\PWM_BUCK:PWMUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:tc_i\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:tc_reg_i\);
\PWM_BUCK:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:prevCapture\);
\PWM_BUCK:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:trig_last\);
\PWM_BUCK:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:ctrl_enable\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:runmode_enable\);
\PWM_BUCK:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:sc_kill_tmp\);
\PWM_BUCK:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:ltch_kill_reg\);
\PWM_BUCK:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:min_kill_reg\);
\PWM_BUCK:PWMUDB:pwm_db_reg\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:pwm_db\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm_db_reg\);
\PWM_BUCK:PWMUDB:db_ph1_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_ph1_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_ph1_run_temp\);
\PWM_BUCK:PWMUDB:db_ph2_run_temp\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_ph2_run_temp\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_ph2_run_temp\);
\PWM_BUCK:PWMUDB:db_cnt_1\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_cnt_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_cnt_1\);
\PWM_BUCK:PWMUDB:db_cnt_0\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:db_cnt_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:db_cnt_0\);
\PWM_BUCK:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:dith_count_1\);
\PWM_BUCK:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:dith_count_0\);
\PWM_BUCK:PWMUDB:pwm_reg_i\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:pwm_db\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm_reg_i\);
\PWM_BUCK:PWMUDB:pwm1_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm1_reg_i\);
\PWM_BUCK:PWMUDB:pwm2_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:pwm2_reg_i\);
\PWM_BUCK:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:status_0\);
\PWM_BUCK:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:status_1\);
\PWM_BUCK:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:final_kill_reg\);
\PWM_BUCK:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM_BUCK:PWMUDB:compare1\,
		clk=>\PWM_BUCK:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_BUCK:PWMUDB:prevCompare1\);
cydff_2:cy_dff
	PORT MAP(d=>Net_475,
		clk=>Net_685,
		q=>cydff_2);
cydff_1:cy_dff
	PORT MAP(d=>Net_507,
		clk=>Net_685,
		q=>Net_475);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk_enable_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
Net_406:cy_dff
	PORT MAP(d=>Net_406D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_406);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_fin\,
		clk=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es2:SPISlave:dpcounter_one_reg\);
\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\:cy_dff
	PORT MAP(d=>\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_dbl_reg\,
		clk=>\SPIS_1:BSPIS:es2:SPISlave:clock_fin\,
		q=>\SPIS_1:BSPIS:es2:SPISlave:mosi_rx_full_fin\);
cy_tff_1:cy_dff
	PORT MAP(d=>cy_tff_1D,
		clk=>Net_687,
		q=>Net_507);

END R_T_L;
