<!DOCTYPE html>
<html>
<head>

    <!-- Tab Title -->
    <title>Simple Processor | Projects | Dajan Lyttle</title>

    <!-- Tab Image -->
    <link rel = "icon" href = "TabIcon.png" type = "image/x-icon"> 

    <!-- Style -->
    <link rel="stylesheet" href="styles.css">


</head>

<div class="Wrapper">

    <body>

        


        <div class="Content">
        
            <div class="Section" id="Overview">
                <h1>Simple Processor</h1>
                <p>
                    <br> Author(s): Dajan Lyttle, Caleb Walker
                    <br> Status: Completed
                    <br> Date: June 2022
                    <br> Institution: University of Washington Tacoma
                    <br> Class: Digital Systems Design
                    <br> <br> 
                        My partner and I designed a six-instruction processor with SystemVerilog and implemented it on
                        a FPGA board. The processor


                    <br>
                </p>

            </div>

            <div class="Section" id="Operation">
                <h1>Operation</h1>
                <p> 
                    The processor is capable of performing six operations: No-op, load, store, add, subtract, and halt. 
                    <dl>
                        <dt>No-op (No Operation)</dt>
                        <dd> -Does nothing, used to stall</dd>
                        <dt>Load</dt>
                        <dd> -Load data from Data Memory to Register</dd>
                        <dt>Store</dt>
                        <dd> -Store data from Register into Data Memory</dd>
                        <dt>Add</dt>
                        <dd> -Adds two data values from Register and store result in Register</dd>
                        <dt>Subtract</dt>
                        <dd> -Subtracts two data values from Register and store result in Register</dd>
                        <dt>Halt</dt>
                        <dd> -Disables the Processor. Processor can only be reaabled if reset</dd>
                      </dl>


                    Instructions are read from a 128x16 ROM module.
                
                </p>
            </div>
        

            <div class="Section" id = "Architecture">
                <h1>Architecture</h1>
                    <p>The main processor unit is divided into two sub-units, the Control Unit (CU) and Datapath (DP)</p>

                    <h2>Control Unit</h2>


                    <h2>Datapath</h2>
                        <p>The Datapath </p>
            
            </div>

        </div>

            
    
    
    </body>



    <!-- Footer -->
    <div>   
        <iframe src="Footer.html" title="Footer" class="Footer"></iframe> 
    </div>

</div>

</html>