# 0 "src/arm64/overlays/my_main.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "src/arm64/overlays/my_main.dts"





/dts-v1/;
/plugin/;

# 1 "include/dt-bindings/gpio/gpio.h" 1
# 10 "src/arm64/overlays/my_main.dts" 2
# 1 "include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "include/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "include/dt-bindings/interrupt-controller/irq.h" 1
# 10 "include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "src/arm64/overlays/my_main.dts" 2

# 1 "include/dt-bindings/pinctrl/k3.h" 1
# 13 "src/arm64/overlays/my_main.dts" 2
# 1 "include/dt-bindings/board/k3-j721e-bone-pins.h" 1
# 14 "src/arm64/overlays/my_main.dts" 2
# 1 "include/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 15 "src/arm64/overlays/my_main.dts" 2
# 1 "include/dt-bindings/input/linux-event-codes.h" 1
# 16 "src/arm64/overlays/my_main.dts" 2
&{/chosen} {
 overlays {
  my_main.kernel = "Tue Mar 26 15:40:53 2024";
 };
};
# 50 "src/arm64/overlays/my_main.dts"
&cape_header {
 pinctrl-names = "default";
 pinctrl-0 = <
  &P8_03_default_pin
  &P8_04_default_pin
  &P8_05_default_pin
  &P8_06_default_pin
  &P8_07_default_pin
  &P8_08_default_pin
  &P8_09_default_pin
  &P8_10_default_pin
  &P8_11_default_pin
  &P8_12_default_pin
  &P8_13_default_pin
  &P8_14_default_pin
  &P8_15_default_pin
  &P8_16_default_pin
  &P8_17_default_pin
  &P8_18_default_pin
  &P8_19_default_pin
  &P8_20_default_pin
  &P8_21_default_pin
  &P8_22_default_pin
  &P8_23_default_pin
  &P8_24_default_pin
  &P8_25_default_pin
  &P8_26_default_pin
  &P8_27_default_pin
  &P8_28_default_pin
  &P8_29_default_pin
  &P8_30_default_pin
  &P8_31_default_pin
  &P8_32_default_pin

  &P8_34_default_pin

  &P8_36_default_pin
  &P8_37_default_pin
  &P8_38_default_pin
  &P8_39_default_pin
  &P8_40_default_pin
  &P8_41_default_pin
  &P8_42_default_pin
  &P8_43_default_pin
  &P8_44_default_pin
  &P8_45_default_pin
  &P8_46_default_pin
  &P9_11_default_pin
  &P9_12_default_pin
  &P9_13_default_pin
  &P9_14_default_pin
  &P9_15_default_pin
  &P9_16_default_pin
  &P9_17_default_pin
  &P9_18_default_pin
  &P9_19_default_pin
  &P9_20_default_pin
  &P9_21_default_pin
  &P9_22_default_pin
  &P9_23_default_pin
  &P9_24_default_pin
  &P9_25_default_pin
  &P9_26_default_pin

  &P9_28_default_pin
  &P9_29_default_pin
  &P9_30_default_pin
  &P9_31_default_pin
  &P9_33_default_pin
  &P9_35_default_pin
  &P9_36_default_pin
  &P9_37_default_pin
  &P9_38_default_pin
  &P9_39_default_pin
  &P9_40_default_pin
  &P9_41_default_pin

  &P9_27_qep_pin
  &P9_42_qep_pin
  &P8_33_qep_pin
  &P8_35_qep_pin
  >;
};





&bone_pwm_4 {
 status = "okay";
};


&cbass_main {
 #address-cells = <2>;
 #size-cells = <2>;


 eqep0: qep@3200000 {
  compatible = "ti,am3352-eqep";
  reg = <0 0x3200000 0 0x100>;
  power-domains = <&k3_pds 94 1>;
  clocks = <&k3_clks 94 0>;
  clock-names = "eqep0-ficlk";
  count_mode = <0>;
  swap_input = <0>;
  invert_qa = <1>;
  invert_qb = <1>;
  invert_qi = <0>;
  invert_qs = <0>;
 };

 eqep1: qep@3210000 {
  compatible = "ti,am3352-eqep";
  reg = <0 0x3210000 0 0x100>;
  power-domains = <&k3_pds 95 1>;
  clocks = <&k3_clks 95 0>;
  clock-names = "eqep1-ficlk";
  count_mode = <0>;
  swap_input = <0>;
  invert_qa = <1>;
  invert_qb = <1>;
  invert_qi = <0>;
  invert_qs = <0>;
 };
};






&reserved_memory {
 #address-cells = <2>;
 #size-cells = <2>;

 fragment@1 {
  target = <&reserved_memory>;
  __overlay__ {
   shared_memory_r5f_linux: buffer@90000000 {
    compatible = "shared-dma-pool";
    reg = <0x0 0x90000000 0x0 0x01000000>;
    no-map;
    status = "okay";
   };
  };
 };
};

&mcu_r5fss0_core0 {
 fragment@2 {
  target = <&main_r5fss0_core0>;
  __overlay__ {
   memory-region = <&vision_apps_mcu_r5fss0_core0_dma_memory_region>,
       <&vision_apps_mcu_r5fss0_core0_memory_region>,
       <&shared_memory_r5f_linux>;
  };
 };
};
