|NS3
SRAM_WE <= inst66.PADIO
IN_CLK => inst36.CLK
IN_CLK => inst50.CLK
IN_CLK => Registers:inst.CLK
IN_CLK => lpm_dff4:inst24.clock
IN_CLK => Decimation_counter:inst13.CLK
IN_CLK => lpm_dff4:inst31.clock
IN_CLK => lpm_counter2:inst25.clock
IN_CLK => Synchronization:inst68.CLK
IN_CLK => MIN_MAX:inst38.CLK
IN_CLK => MIN_MAX:inst43.CLK
IN_CLK => lpm_dff5:inst63.clock
IN_CLK => SRAM_CLK.DATAIN
IN_CLK => inst17.IN1
IN_CLK => inst16.IN1
IN_CLK => lpm_dff3:inst6.clock
IN_CLK => cntADDR:inst22.clock
IN_CLK => lpm_mux8:inst30.clock
IN_CLK => lpm_dff_min:inst35.clock
IN_CLK => lpm_mux8:inst37.clock
IN_CLK => lpm_dff_min:inst40.clock
RS => Registers:inst.Addr_or_Data
RS => lpm_mux1:inst26.sel
RS => Read_counter:inst2.clock
WR => Registers:inst.Write
MCU_DATA[0] <> lpm_bustri0:inst49.tridata[0]
MCU_DATA[1] <> lpm_bustri0:inst49.tridata[1]
MCU_DATA[2] <> lpm_bustri0:inst49.tridata[2]
MCU_DATA[3] <> lpm_bustri0:inst49.tridata[3]
MCU_DATA[4] <> lpm_bustri0:inst49.tridata[4]
MCU_DATA[5] <> lpm_bustri0:inst49.tridata[5]
MCU_DATA[6] <> lpm_bustri0:inst49.tridata[6]
MCU_DATA[7] <> lpm_bustri0:inst49.tridata[7]
RD => lpm_bustri0:inst49.enabledt
RD => 25.IN0
RD => inst14.IN0
IN_KEY[0] => Registers:inst.IN_KEY[0]
IN_KEY[1] => Registers:inst.IN_KEY[1]
IN_KEY[2] => Registers:inst.IN_KEY[2]
IN_KEY[3] => Registers:inst.IN_KEY[3]
IN_KEY[4] => Registers:inst.IN_KEY[4]
SRAM_DATA[0] <> lpm_bustri0:inst3.tridata[0]
SRAM_DATA[1] <> lpm_bustri0:inst3.tridata[1]
SRAM_DATA[2] <> lpm_bustri0:inst3.tridata[2]
SRAM_DATA[3] <> lpm_bustri0:inst3.tridata[3]
SRAM_DATA[4] <> lpm_bustri0:inst3.tridata[4]
SRAM_DATA[5] <> lpm_bustri0:inst3.tridata[5]
SRAM_DATA[6] <> lpm_bustri0:inst3.tridata[6]
SRAM_DATA[7] <> lpm_bustri0:inst3.tridata[7]
SRAM_DATA[8] <> lpm_bustri0:inst1.tridata[0]
SRAM_DATA[9] <> lpm_bustri0:inst1.tridata[1]
SRAM_DATA[10] <> lpm_bustri0:inst1.tridata[2]
SRAM_DATA[11] <> lpm_bustri0:inst1.tridata[3]
SRAM_DATA[12] <> lpm_bustri0:inst1.tridata[4]
SRAM_DATA[13] <> lpm_bustri0:inst1.tridata[5]
SRAM_DATA[14] <> lpm_bustri0:inst1.tridata[6]
SRAM_DATA[15] <> lpm_bustri0:inst1.tridata[7]
LA_DATA_IN[0] => lpm_dff4:inst24.data[0]
LA_DATA_IN[1] => lpm_dff4:inst24.data[1]
LA_DATA_IN[2] => lpm_dff4:inst24.data[2]
LA_DATA_IN[3] => lpm_dff4:inst24.data[3]
LA_DATA_IN[4] => lpm_dff4:inst24.data[4]
LA_DATA_IN[5] => lpm_dff4:inst24.data[5]
LA_DATA_IN[6] => lpm_dff4:inst24.data[6]
LA_DATA_IN[7] => lpm_dff4:inst24.data[7]
Write_Ready <= Synchronization:inst68.Write_Ready
ADC_DATA_A[0] => MIN_MAX:inst38.A_DATA_IN[0]
ADC_DATA_A[1] => MIN_MAX:inst38.A_DATA_IN[1]
ADC_DATA_A[2] => MIN_MAX:inst38.A_DATA_IN[2]
ADC_DATA_A[3] => MIN_MAX:inst38.A_DATA_IN[3]
ADC_DATA_A[4] => MIN_MAX:inst38.A_DATA_IN[4]
ADC_DATA_A[5] => MIN_MAX:inst38.A_DATA_IN[5]
ADC_DATA_A[6] => MIN_MAX:inst38.A_DATA_IN[6]
ADC_DATA_A[7] => MIN_MAX:inst38.A_DATA_IN[7]
ADC_DATA_B[0] => MIN_MAX:inst43.A_DATA_IN[0]
ADC_DATA_B[1] => MIN_MAX:inst43.A_DATA_IN[1]
ADC_DATA_B[2] => MIN_MAX:inst43.A_DATA_IN[2]
ADC_DATA_B[3] => MIN_MAX:inst43.A_DATA_IN[3]
ADC_DATA_B[4] => MIN_MAX:inst43.A_DATA_IN[4]
ADC_DATA_B[5] => MIN_MAX:inst43.A_DATA_IN[5]
ADC_DATA_B[6] => MIN_MAX:inst43.A_DATA_IN[6]
ADC_DATA_B[7] => MIN_MAX:inst43.A_DATA_IN[7]
S1 <= Registers:inst.S1
O_C_A <= Registers:inst.O_C_A
O_C_B <= Registers:inst.O_C_B
SRAM_OE <= inst67.PADIO
SRAM_CLK <= IN_CLK.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE <= inst65.PADIO
A0 <= Registers:inst.A0
A1 <= Registers:inst.A1
A2 <= Registers:inst.A2
B0 <= Registers:inst.B0
B1 <= Registers:inst.B1
B2 <= Registers:inst.B2
OSC_EN <= Registers:inst.OSC_EN
S2 <= Registers:inst.S2
BackLight_OUT <= Registers:inst.BackLight_OUT
ADC_CLK <= inst57.PADIO
ADC_CLK1 <= inst19.PADIO
I_EN <= inst44.DB_MAX_OUTPUT_PORT_TYPE
I_CLK_EN <= EN.DB_MAX_OUTPUT_PORT_TYPE
I_CNT_EN <= inst60.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADRES[0] <= lpm_dff3:inst6.q[0]
SRAM_ADRES[1] <= lpm_dff3:inst6.q[1]
SRAM_ADRES[2] <= lpm_dff3:inst6.q[2]
SRAM_ADRES[3] <= lpm_dff3:inst6.q[3]
SRAM_ADRES[4] <= lpm_dff3:inst6.q[4]
SRAM_ADRES[5] <= lpm_dff3:inst6.q[5]
SRAM_ADRES[6] <= lpm_dff3:inst6.q[6]
SRAM_ADRES[7] <= lpm_dff3:inst6.q[7]
SRAM_ADRES[8] <= lpm_dff3:inst6.q[8]
SRAM_ADRES[9] <= lpm_dff3:inst6.q[9]
SRAM_ADRES[10] <= lpm_dff3:inst6.q[10]
SRAM_ADRES[11] <= lpm_dff3:inst6.q[11]
SRAM_ADRES[12] <= lpm_dff3:inst6.q[12]
SRAM_ADRES[13] <= lpm_dff3:inst6.q[13]
SRAM_ADRES[14] <= lpm_dff3:inst6.q[14]
SRAM_ADRES[15] <= lpm_dff3:inst6.q[15]
SRAM_ADRES[16] <= lpm_dff3:inst6.q[16]
SRAM_ADRES[17] <= lpm_dff3:inst6.q[17]


|NS3|Registers:inst
CLK => Enable_Trigger~reg0.CLK
CLK => Start_Write_s~reg0.CLK
CLK => ENTr.CLK
CLK => STR.CLK
Addr_or_Data => WIN_DATA[5]~reg0.ENA
Addr_or_Data => WIN_DATA[4]~reg0.ENA
Addr_or_Data => WIN_DATA[3]~reg0.ENA
Addr_or_Data => WIN_DATA[2]~reg0.ENA
Addr_or_Data => WIN_DATA[1]~reg0.ENA
Addr_or_Data => WIN_DATA[0]~reg0.ENA
Addr_or_Data => Trigger_level_Down[7]~reg0.ENA
Addr_or_Data => Trigger_level_Down[6]~reg0.ENA
Addr_or_Data => Trigger_level_Down[5]~reg0.ENA
Addr_or_Data => Trigger_level_Down[4]~reg0.ENA
Addr_or_Data => Trigger_level_Down[3]~reg0.ENA
Addr_or_Data => Trigger_level_Down[2]~reg0.ENA
Addr_or_Data => Trigger_level_Down[1]~reg0.ENA
Addr_or_Data => Trigger_level_Down[0]~reg0.ENA
Addr_or_Data => Trigger_level_UP[7]~reg0.ENA
Addr_or_Data => Trigger_level_UP[6]~reg0.ENA
Addr_or_Data => Trigger_level_UP[5]~reg0.ENA
Addr_or_Data => Trigger_level_UP[4]~reg0.ENA
Addr_or_Data => Trigger_level_UP[3]~reg0.ENA
Addr_or_Data => Trigger_level_UP[2]~reg0.ENA
Addr_or_Data => Trigger_level_UP[1]~reg0.ENA
Addr_or_Data => Trigger_level_UP[0]~reg0.ENA
Addr_or_Data => Decimation[23]~reg0.ENA
Addr_or_Data => Decimation[22]~reg0.ENA
Addr_or_Data => Decimation[21]~reg0.ENA
Addr_or_Data => Decimation[20]~reg0.ENA
Addr_or_Data => Decimation[19]~reg0.ENA
Addr_or_Data => Decimation[18]~reg0.ENA
Addr_or_Data => Decimation[17]~reg0.ENA
Addr_or_Data => Decimation[16]~reg0.ENA
Addr_or_Data => Decimation[15]~reg0.ENA
Addr_or_Data => Decimation[14]~reg0.ENA
Addr_or_Data => Decimation[13]~reg0.ENA
Addr_or_Data => Decimation[12]~reg0.ENA
Addr_or_Data => Decimation[11]~reg0.ENA
Addr_or_Data => Decimation[10]~reg0.ENA
Addr_or_Data => Decimation[9]~reg0.ENA
Addr_or_Data => Decimation[8]~reg0.ENA
Addr_or_Data => Decimation[7]~reg0.ENA
Addr_or_Data => Decimation[6]~reg0.ENA
Addr_or_Data => Decimation[5]~reg0.ENA
Addr_or_Data => Decimation[4]~reg0.ENA
Addr_or_Data => Decimation[3]~reg0.ENA
Addr_or_Data => Decimation[2]~reg0.ENA
Addr_or_Data => Decimation[1]~reg0.ENA
Addr_or_Data => Decimation[0]~reg0.ENA
Addr_or_Data => WIN_DATA[6]~reg0.ENA
Addr_or_Data => WIN_DATA[7]~reg0.ENA
Addr_or_Data => WIN_DATA[8]~reg0.ENA
Addr_or_Data => WIN_DATA[9]~reg0.ENA
Addr_or_Data => WIN_DATA[10]~reg0.ENA
Addr_or_Data => WIN_DATA[11]~reg0.ENA
Addr_or_Data => WIN_DATA[12]~reg0.ENA
Addr_or_Data => WIN_DATA[13]~reg0.ENA
Addr_or_Data => WIN_DATA[14]~reg0.ENA
Addr_or_Data => WIN_DATA[15]~reg0.ENA
Addr_or_Data => WIN_DATA[16]~reg0.ENA
Addr_or_Data => WIN_DATA[17]~reg0.ENA
Addr_or_Data => cnfPin[0].ENA
Addr_or_Data => cnfPin[1].ENA
Addr_or_Data => cnfPin[2].ENA
Addr_or_Data => cnfPin[3].ENA
Addr_or_Data => cnfPin[4].ENA
Addr_or_Data => cnfPin[5].ENA
Addr_or_Data => cnfPin[6].ENA
Addr_or_Data => cnfPin[7].ENA
Addr_or_Data => Delay[0]~reg0.ENA
Addr_or_Data => Delay[1]~reg0.ENA
Addr_or_Data => Delay[2]~reg0.ENA
Addr_or_Data => Delay[3]~reg0.ENA
Addr_or_Data => Delay[4]~reg0.ENA
Addr_or_Data => Delay[5]~reg0.ENA
Addr_or_Data => Delay[6]~reg0.ENA
Addr_or_Data => Delay[7]~reg0.ENA
Addr_or_Data => extPin_reg_0[0].ENA
Addr_or_Data => extPin_reg_0[1].ENA
Addr_or_Data => extPin_reg_0[2].ENA
Addr_or_Data => extPin_reg_0[3].ENA
Addr_or_Data => extPin_reg_1[0].ENA
Addr_or_Data => extPin_reg_1[1].ENA
Addr_or_Data => extPin_reg_1[2].ENA
Addr_or_Data => extPin_reg_1[3].ENA
Addr_or_Data => extPin_reg_1[4].ENA
Addr_or_Data => extPin_reg_1[5].ENA
Addr_or_Data => extPin_reg_1[6].ENA
Addr_or_Data => extPin_reg_1[7].ENA
Addr_or_Data => Write_Control[0].ENA
Addr_or_Data => Write_Control[1].ENA
Addr_or_Data => cnfPinB[0].ENA
Addr_or_Data => cnfPinB[1].ENA
Addr_or_Data => cnfPinB[2].ENA
Addr_or_Data => LA_TriggerMask_Cond[0]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[1]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[2]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[3]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[4]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[5]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[6]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Cond[7]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[0]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[1]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[2]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[3]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[4]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[5]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[6]~reg0.ENA
Addr_or_Data => LA_TriggerMask_Diff[7]~reg0.ENA
Addr_or_Data => Sel_Addr_reg[0].ENA
Addr_or_Data => Sel_Addr_reg[1].ENA
Addr_or_Data => Sel_Addr_reg[2].ENA
Addr_or_Data => Sel_Addr_reg[3].ENA
Addr_or_Data => Sel_Addr_reg[4].ENA
Write => Decimation[0]~reg0.CLK
Write => Decimation[1]~reg0.CLK
Write => Decimation[2]~reg0.CLK
Write => Decimation[3]~reg0.CLK
Write => Decimation[4]~reg0.CLK
Write => Decimation[5]~reg0.CLK
Write => Decimation[6]~reg0.CLK
Write => Decimation[7]~reg0.CLK
Write => Decimation[8]~reg0.CLK
Write => Decimation[9]~reg0.CLK
Write => Decimation[10]~reg0.CLK
Write => Decimation[11]~reg0.CLK
Write => Decimation[12]~reg0.CLK
Write => Decimation[13]~reg0.CLK
Write => Decimation[14]~reg0.CLK
Write => Decimation[15]~reg0.CLK
Write => Decimation[16]~reg0.CLK
Write => Decimation[17]~reg0.CLK
Write => Decimation[18]~reg0.CLK
Write => Decimation[19]~reg0.CLK
Write => Decimation[20]~reg0.CLK
Write => Decimation[21]~reg0.CLK
Write => Decimation[22]~reg0.CLK
Write => Decimation[23]~reg0.CLK
Write => Trigger_level_UP[0]~reg0.CLK
Write => Trigger_level_UP[1]~reg0.CLK
Write => Trigger_level_UP[2]~reg0.CLK
Write => Trigger_level_UP[3]~reg0.CLK
Write => Trigger_level_UP[4]~reg0.CLK
Write => Trigger_level_UP[5]~reg0.CLK
Write => Trigger_level_UP[6]~reg0.CLK
Write => Trigger_level_UP[7]~reg0.CLK
Write => Trigger_level_Down[0]~reg0.CLK
Write => Trigger_level_Down[1]~reg0.CLK
Write => Trigger_level_Down[2]~reg0.CLK
Write => Trigger_level_Down[3]~reg0.CLK
Write => Trigger_level_Down[4]~reg0.CLK
Write => Trigger_level_Down[5]~reg0.CLK
Write => Trigger_level_Down[6]~reg0.CLK
Write => Trigger_level_Down[7]~reg0.CLK
Write => WIN_DATA[0]~reg0.CLK
Write => WIN_DATA[1]~reg0.CLK
Write => WIN_DATA[2]~reg0.CLK
Write => WIN_DATA[3]~reg0.CLK
Write => WIN_DATA[4]~reg0.CLK
Write => WIN_DATA[5]~reg0.CLK
Write => WIN_DATA[6]~reg0.CLK
Write => WIN_DATA[7]~reg0.CLK
Write => WIN_DATA[8]~reg0.CLK
Write => WIN_DATA[9]~reg0.CLK
Write => WIN_DATA[10]~reg0.CLK
Write => WIN_DATA[11]~reg0.CLK
Write => WIN_DATA[12]~reg0.CLK
Write => WIN_DATA[13]~reg0.CLK
Write => WIN_DATA[14]~reg0.CLK
Write => WIN_DATA[15]~reg0.CLK
Write => WIN_DATA[16]~reg0.CLK
Write => WIN_DATA[17]~reg0.CLK
Write => cnfPin[0].CLK
Write => cnfPin[1].CLK
Write => cnfPin[2].CLK
Write => cnfPin[3].CLK
Write => cnfPin[4].CLK
Write => cnfPin[5].CLK
Write => cnfPin[6].CLK
Write => cnfPin[7].CLK
Write => Delay[0]~reg0.CLK
Write => Delay[1]~reg0.CLK
Write => Delay[2]~reg0.CLK
Write => Delay[3]~reg0.CLK
Write => Delay[4]~reg0.CLK
Write => Delay[5]~reg0.CLK
Write => Delay[6]~reg0.CLK
Write => Delay[7]~reg0.CLK
Write => extPin_reg_0[0].CLK
Write => extPin_reg_0[1].CLK
Write => extPin_reg_0[2].CLK
Write => extPin_reg_0[3].CLK
Write => extPin_reg_1[0].CLK
Write => extPin_reg_1[1].CLK
Write => extPin_reg_1[2].CLK
Write => extPin_reg_1[3].CLK
Write => extPin_reg_1[4].CLK
Write => extPin_reg_1[5].CLK
Write => extPin_reg_1[6].CLK
Write => extPin_reg_1[7].CLK
Write => Write_Control[0].CLK
Write => Write_Control[1].CLK
Write => cnfPinB[0].CLK
Write => cnfPinB[1].CLK
Write => cnfPinB[2].CLK
Write => LA_TriggerMask_Cond[0]~reg0.CLK
Write => LA_TriggerMask_Cond[1]~reg0.CLK
Write => LA_TriggerMask_Cond[2]~reg0.CLK
Write => LA_TriggerMask_Cond[3]~reg0.CLK
Write => LA_TriggerMask_Cond[4]~reg0.CLK
Write => LA_TriggerMask_Cond[5]~reg0.CLK
Write => LA_TriggerMask_Cond[6]~reg0.CLK
Write => LA_TriggerMask_Cond[7]~reg0.CLK
Write => LA_TriggerMask_Diff[0]~reg0.CLK
Write => LA_TriggerMask_Diff[1]~reg0.CLK
Write => LA_TriggerMask_Diff[2]~reg0.CLK
Write => LA_TriggerMask_Diff[3]~reg0.CLK
Write => LA_TriggerMask_Diff[4]~reg0.CLK
Write => LA_TriggerMask_Diff[5]~reg0.CLK
Write => LA_TriggerMask_Diff[6]~reg0.CLK
Write => LA_TriggerMask_Diff[7]~reg0.CLK
Write => Sel_Addr_reg[0].CLK
Write => Sel_Addr_reg[1].CLK
Write => Sel_Addr_reg[2].CLK
Write => Sel_Addr_reg[3].CLK
Write => Sel_Addr_reg[4].CLK
SRAM_TO_MCU_DATA[0] => Mux7.IN14
SRAM_TO_MCU_DATA[1] => Mux6.IN14
SRAM_TO_MCU_DATA[2] => Mux5.IN16
SRAM_TO_MCU_DATA[3] => Mux4.IN17
SRAM_TO_MCU_DATA[4] => Mux3.IN18
SRAM_TO_MCU_DATA[5] => Mux2.IN19
SRAM_TO_MCU_DATA[6] => Mux1.IN19
SRAM_TO_MCU_DATA[7] => Mux0.IN19
DATA_IN[0] => LA_TriggerMask_Diff.DATAB
DATA_IN[0] => LA_TriggerMask_Cond.DATAB
DATA_IN[0] => cnfPinB.DATAB
DATA_IN[0] => Write_Control.DATAB
DATA_IN[0] => extPin_reg_1.DATAB
DATA_IN[0] => extPin_reg_0.DATAB
DATA_IN[0] => Delay.DATAB
DATA_IN[0] => cnfPin.DATAB
DATA_IN[0] => WIN_DATA.DATAB
DATA_IN[0] => WIN_DATA.DATAB
DATA_IN[0] => WIN_DATA.DATAB
DATA_IN[0] => Trigger_level_Down.DATAB
DATA_IN[0] => Trigger_level_UP.DATAB
DATA_IN[0] => Decimation.DATAB
DATA_IN[0] => Decimation.DATAB
DATA_IN[0] => Decimation.DATAB
DATA_IN[0] => Sel_Addr_reg[0].DATAIN
DATA_IN[1] => LA_TriggerMask_Diff.DATAB
DATA_IN[1] => LA_TriggerMask_Cond.DATAB
DATA_IN[1] => cnfPinB.DATAB
DATA_IN[1] => Write_Control.DATAB
DATA_IN[1] => extPin_reg_1.DATAB
DATA_IN[1] => extPin_reg_0.DATAB
DATA_IN[1] => Delay.DATAB
DATA_IN[1] => cnfPin.DATAB
DATA_IN[1] => WIN_DATA.DATAB
DATA_IN[1] => WIN_DATA.DATAB
DATA_IN[1] => WIN_DATA.DATAB
DATA_IN[1] => Trigger_level_Down.DATAB
DATA_IN[1] => Trigger_level_UP.DATAB
DATA_IN[1] => Decimation.DATAB
DATA_IN[1] => Decimation.DATAB
DATA_IN[1] => Decimation.DATAB
DATA_IN[1] => Sel_Addr_reg[1].DATAIN
DATA_IN[2] => LA_TriggerMask_Diff.DATAB
DATA_IN[2] => LA_TriggerMask_Cond.DATAB
DATA_IN[2] => cnfPinB.DATAB
DATA_IN[2] => extPin_reg_1.DATAB
DATA_IN[2] => extPin_reg_0.DATAB
DATA_IN[2] => Delay.DATAB
DATA_IN[2] => cnfPin.DATAB
DATA_IN[2] => WIN_DATA.DATAB
DATA_IN[2] => WIN_DATA.DATAB
DATA_IN[2] => Trigger_level_Down.DATAB
DATA_IN[2] => Trigger_level_UP.DATAB
DATA_IN[2] => Decimation.DATAB
DATA_IN[2] => Decimation.DATAB
DATA_IN[2] => Decimation.DATAB
DATA_IN[2] => Sel_Addr_reg[2].DATAIN
DATA_IN[3] => LA_TriggerMask_Diff.DATAB
DATA_IN[3] => LA_TriggerMask_Cond.DATAB
DATA_IN[3] => extPin_reg_1.DATAB
DATA_IN[3] => extPin_reg_0.DATAB
DATA_IN[3] => Delay.DATAB
DATA_IN[3] => cnfPin.DATAB
DATA_IN[3] => WIN_DATA.DATAB
DATA_IN[3] => WIN_DATA.DATAB
DATA_IN[3] => Trigger_level_Down.DATAB
DATA_IN[3] => Trigger_level_UP.DATAB
DATA_IN[3] => Decimation.DATAB
DATA_IN[3] => Decimation.DATAB
DATA_IN[3] => Decimation.DATAB
DATA_IN[3] => Sel_Addr_reg[3].DATAIN
DATA_IN[4] => LA_TriggerMask_Diff.DATAB
DATA_IN[4] => LA_TriggerMask_Cond.DATAB
DATA_IN[4] => extPin_reg_1.DATAB
DATA_IN[4] => Delay.DATAB
DATA_IN[4] => cnfPin.DATAB
DATA_IN[4] => WIN_DATA.DATAB
DATA_IN[4] => WIN_DATA.DATAB
DATA_IN[4] => Trigger_level_Down.DATAB
DATA_IN[4] => Trigger_level_UP.DATAB
DATA_IN[4] => Decimation.DATAB
DATA_IN[4] => Decimation.DATAB
DATA_IN[4] => Decimation.DATAB
DATA_IN[4] => Sel_Addr_reg[4].DATAIN
DATA_IN[5] => LA_TriggerMask_Diff.DATAB
DATA_IN[5] => LA_TriggerMask_Cond.DATAB
DATA_IN[5] => extPin_reg_1.DATAB
DATA_IN[5] => Delay.DATAB
DATA_IN[5] => cnfPin.DATAB
DATA_IN[5] => WIN_DATA.DATAB
DATA_IN[5] => WIN_DATA.DATAB
DATA_IN[5] => Trigger_level_Down.DATAB
DATA_IN[5] => Trigger_level_UP.DATAB
DATA_IN[5] => Decimation.DATAB
DATA_IN[5] => Decimation.DATAB
DATA_IN[5] => Decimation.DATAB
DATA_IN[6] => LA_TriggerMask_Diff.DATAB
DATA_IN[6] => LA_TriggerMask_Cond.DATAB
DATA_IN[6] => extPin_reg_1.DATAB
DATA_IN[6] => Delay.DATAB
DATA_IN[6] => cnfPin.DATAB
DATA_IN[6] => WIN_DATA.DATAB
DATA_IN[6] => WIN_DATA.DATAB
DATA_IN[6] => Trigger_level_Down.DATAB
DATA_IN[6] => Trigger_level_UP.DATAB
DATA_IN[6] => Decimation.DATAB
DATA_IN[6] => Decimation.DATAB
DATA_IN[6] => Decimation.DATAB
DATA_IN[7] => LA_TriggerMask_Diff.DATAB
DATA_IN[7] => LA_TriggerMask_Cond.DATAB
DATA_IN[7] => extPin_reg_1.DATAB
DATA_IN[7] => Delay.DATAB
DATA_IN[7] => cnfPin.DATAB
DATA_IN[7] => WIN_DATA.DATAB
DATA_IN[7] => WIN_DATA.DATAB
DATA_IN[7] => Trigger_level_Down.DATAB
DATA_IN[7] => Trigger_level_UP.DATAB
DATA_IN[7] => Decimation.DATAB
DATA_IN[7] => Decimation.DATAB
DATA_IN[7] => Decimation.DATAB
IN_KEY[0] => Mux7.IN15
IN_KEY[1] => Mux6.IN15
IN_KEY[2] => Mux5.IN17
IN_KEY[3] => Mux4.IN18
IN_KEY[4] => Mux3.IN19
REG_DATA_OUT[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
REG_DATA_OUT[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[0] <= Decimation[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[1] <= Decimation[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[2] <= Decimation[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[3] <= Decimation[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[4] <= Decimation[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[5] <= Decimation[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[6] <= Decimation[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[7] <= Decimation[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[8] <= Decimation[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[9] <= Decimation[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[10] <= Decimation[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[11] <= Decimation[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[12] <= Decimation[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[13] <= Decimation[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[14] <= Decimation[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[15] <= Decimation[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[16] <= Decimation[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[17] <= Decimation[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[18] <= Decimation[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[19] <= Decimation[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[20] <= Decimation[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[21] <= Decimation[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[22] <= Decimation[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Decimation[23] <= Decimation[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[0] <= Trigger_level_UP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[1] <= Trigger_level_UP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[2] <= Trigger_level_UP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[3] <= Trigger_level_UP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[4] <= Trigger_level_UP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[5] <= Trigger_level_UP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[6] <= Trigger_level_UP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_UP[7] <= Trigger_level_UP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[0] <= Trigger_level_Down[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[1] <= Trigger_level_Down[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[2] <= Trigger_level_Down[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[3] <= Trigger_level_Down[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[4] <= Trigger_level_Down[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[5] <= Trigger_level_Down[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[6] <= Trigger_level_Down[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Trigger_level_Down[7] <= Trigger_level_Down[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[0] <= LA_TriggerMask_Cond[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[1] <= LA_TriggerMask_Cond[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[2] <= LA_TriggerMask_Cond[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[3] <= LA_TriggerMask_Cond[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[4] <= LA_TriggerMask_Cond[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[5] <= LA_TriggerMask_Cond[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[6] <= LA_TriggerMask_Cond[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Cond[7] <= LA_TriggerMask_Cond[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[0] <= LA_TriggerMask_Diff[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[1] <= LA_TriggerMask_Diff[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[2] <= LA_TriggerMask_Diff[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[3] <= LA_TriggerMask_Diff[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[4] <= LA_TriggerMask_Diff[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[5] <= LA_TriggerMask_Diff[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[6] <= LA_TriggerMask_Diff[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LA_TriggerMask_Diff[7] <= LA_TriggerMask_Diff[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[0] <= WIN_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[1] <= WIN_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[2] <= WIN_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[3] <= WIN_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[4] <= WIN_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[5] <= WIN_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[6] <= WIN_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[7] <= WIN_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[8] <= WIN_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[9] <= WIN_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[10] <= WIN_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[11] <= WIN_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[12] <= WIN_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[13] <= WIN_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[14] <= WIN_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[15] <= WIN_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[16] <= WIN_DATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WIN_DATA[17] <= WIN_DATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[0] <= Delay[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[1] <= Delay[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[2] <= Delay[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[3] <= Delay[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[4] <= Delay[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[5] <= Delay[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[6] <= Delay[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delay[7] <= Delay[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Start_Write_s <= Start_Write_s~reg0.DB_MAX_OUTPUT_PORT_TYPE
Enable_Trigger <= Enable_Trigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
INTRL_0 <= cnfPinB[1].DB_MAX_OUTPUT_PORT_TYPE
INTRL_1 <= cnfPinB[2].DB_MAX_OUTPUT_PORT_TYPE
Sync_channel_sel <= cnfPin[0].DB_MAX_OUTPUT_PORT_TYPE
Sync_ON <= cnfPin[1].DB_MAX_OUTPUT_PORT_TYPE
Sync_OUT_WIN <= cnfPin[2].DB_MAX_OUTPUT_PORT_TYPE
ReadCounterEN <= cnfPin[3].DB_MAX_OUTPUT_PORT_TYPE
Read_SRAM_UP <= cnfPin[4].DB_MAX_OUTPUT_PORT_TYPE
ReadCounter_sLoad <= cnfPinB[0].DB_MAX_OUTPUT_PORT_TYPE
OSC_LA <= cnfPin[5].DB_MAX_OUTPUT_PORT_TYPE
AND_OR_LA_TRIGG <= cnfPin[6].DB_MAX_OUTPUT_PORT_TYPE
LA_OR_OSC_TRIGG <= cnfPin[7].DB_MAX_OUTPUT_PORT_TYPE
S1 <= extPin_reg_0[0].DB_MAX_OUTPUT_PORT_TYPE
S2 <= extPin_reg_0[1].DB_MAX_OUTPUT_PORT_TYPE
O_C_A <= extPin_reg_0[2].DB_MAX_OUTPUT_PORT_TYPE
O_C_B <= extPin_reg_0[3].DB_MAX_OUTPUT_PORT_TYPE
OSC_EN <= extPin_reg_1[6].DB_MAX_OUTPUT_PORT_TYPE
A0 <= extPin_reg_1[0].DB_MAX_OUTPUT_PORT_TYPE
A1 <= extPin_reg_1[1].DB_MAX_OUTPUT_PORT_TYPE
A2 <= extPin_reg_1[2].DB_MAX_OUTPUT_PORT_TYPE
B0 <= extPin_reg_1[3].DB_MAX_OUTPUT_PORT_TYPE
B1 <= extPin_reg_1[4].DB_MAX_OUTPUT_PORT_TYPE
B2 <= extPin_reg_1[5].DB_MAX_OUTPUT_PORT_TYPE
BackLight_OUT <= extPin_reg_1[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_bustri0:inst49
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|NS3|lpm_bustri0:inst49|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_mux1:inst26
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|NS3|lpm_mux1:inst26|lpm_mux:lpm_mux_component
data[0][0] => mux_l9c:auto_generated.data[0]
data[0][1] => mux_l9c:auto_generated.data[1]
data[0][2] => mux_l9c:auto_generated.data[2]
data[0][3] => mux_l9c:auto_generated.data[3]
data[0][4] => mux_l9c:auto_generated.data[4]
data[0][5] => mux_l9c:auto_generated.data[5]
data[0][6] => mux_l9c:auto_generated.data[6]
data[0][7] => mux_l9c:auto_generated.data[7]
data[1][0] => mux_l9c:auto_generated.data[8]
data[1][1] => mux_l9c:auto_generated.data[9]
data[1][2] => mux_l9c:auto_generated.data[10]
data[1][3] => mux_l9c:auto_generated.data[11]
data[1][4] => mux_l9c:auto_generated.data[12]
data[1][5] => mux_l9c:auto_generated.data[13]
data[1][6] => mux_l9c:auto_generated.data[14]
data[1][7] => mux_l9c:auto_generated.data[15]
sel[0] => mux_l9c:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_l9c:auto_generated.result[0]
result[1] <= mux_l9c:auto_generated.result[1]
result[2] <= mux_l9c:auto_generated.result[2]
result[3] <= mux_l9c:auto_generated.result[3]
result[4] <= mux_l9c:auto_generated.result[4]
result[5] <= mux_l9c:auto_generated.result[5]
result[6] <= mux_l9c:auto_generated.result[6]
result[7] <= mux_l9c:auto_generated.result[7]


|NS3|lpm_mux1:inst26|lpm_mux:lpm_mux_component|mux_l9c:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NS3|lpm_or0:inst23
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|NS3|lpm_or0:inst23|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_xor1:inst27
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]


|NS3|lpm_xor1:inst27|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_dff4:inst24
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|NS3|lpm_dff4:inst24|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|Decimation_counter:inst13
Deicimation_IN[0] => Deicimation_reg.DATAB
Deicimation_IN[1] => Deicimation_reg.DATAB
Deicimation_IN[2] => Deicimation_reg.DATAB
Deicimation_IN[3] => Deicimation_reg.DATAB
Deicimation_IN[4] => Deicimation_reg.DATAB
Deicimation_IN[5] => Deicimation_reg.DATAB
Deicimation_IN[6] => Deicimation_reg.DATAB
Deicimation_IN[7] => Deicimation_reg.DATAB
Deicimation_IN[8] => Deicimation_reg.DATAB
Deicimation_IN[9] => Deicimation_reg.DATAB
Deicimation_IN[10] => Deicimation_reg.DATAB
Deicimation_IN[11] => Deicimation_reg.DATAB
Deicimation_IN[12] => Deicimation_reg.DATAB
Deicimation_IN[13] => Deicimation_reg.DATAB
Deicimation_IN[14] => Deicimation_reg.DATAB
Deicimation_IN[15] => Deicimation_reg.DATAB
Deicimation_IN[16] => Deicimation_reg.DATAB
Deicimation_IN[17] => Deicimation_reg.DATAB
Deicimation_IN[18] => Deicimation_reg.DATAB
Deicimation_IN[19] => Deicimation_reg.DATAB
Deicimation_IN[20] => Deicimation_reg.DATAB
Deicimation_IN[21] => Deicimation_reg.DATAB
Deicimation_IN[22] => Deicimation_reg.DATAB
Deicimation_IN[23] => Deicimation_reg.DATAB
Start_WR => EN.DATAB
Start_WR => always0.IN1
CLK => CLK_EN~reg0.CLK
CLK => EN~reg0.CLK
CLK => Deicimation_reg[0].CLK
CLK => Deicimation_reg[1].CLK
CLK => Deicimation_reg[2].CLK
CLK => Deicimation_reg[3].CLK
CLK => Deicimation_reg[4].CLK
CLK => Deicimation_reg[5].CLK
CLK => Deicimation_reg[6].CLK
CLK => Deicimation_reg[7].CLK
CLK => Deicimation_reg[8].CLK
CLK => Deicimation_reg[9].CLK
CLK => Deicimation_reg[10].CLK
CLK => Deicimation_reg[11].CLK
CLK => Deicimation_reg[12].CLK
CLK => Deicimation_reg[13].CLK
CLK => Deicimation_reg[14].CLK
CLK => Deicimation_reg[15].CLK
CLK => Deicimation_reg[16].CLK
CLK => Deicimation_reg[17].CLK
CLK => Deicimation_reg[18].CLK
CLK => Deicimation_reg[19].CLK
CLK => Deicimation_reg[20].CLK
CLK => Deicimation_reg[21].CLK
CLK => Deicimation_reg[22].CLK
CLK => Deicimation_reg[23].CLK
EN <= EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLK_EN <= CLK_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_dff4:inst31
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|NS3|lpm_dff4:inst31|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_counter2:inst25
clock => clock.IN1
cnt_en => cnt_en.IN1
sclr => sclr.IN1
cout <= lpm_counter:lpm_counter_component.cout
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q


|NS3|lpm_counter2:inst25|lpm_counter:lpm_counter_component
clock => cntr_rpi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_rpi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rpi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rpi:auto_generated.q[0]
q[1] <= cntr_rpi:auto_generated.q[1]
q[2] <= cntr_rpi:auto_generated.q[2]
q[3] <= cntr_rpi:auto_generated.q[3]
q[4] <= cntr_rpi:auto_generated.q[4]
q[5] <= cntr_rpi:auto_generated.q[5]
q[6] <= cntr_rpi:auto_generated.q[6]
q[7] <= cntr_rpi:auto_generated.q[7]
cout <= cntr_rpi:auto_generated.cout
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|NS3|lpm_counter2:inst25|lpm_counter:lpm_counter_component|cntr_rpi:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cout <= cout_bit.COMBOUT
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|NS3|Synchronization:inst68
Trg_Lv_UP[0] => Trg_Lv_UP[0].IN1
Trg_Lv_UP[1] => Trg_Lv_UP[1].IN1
Trg_Lv_UP[2] => Trg_Lv_UP[2].IN1
Trg_Lv_UP[3] => Trg_Lv_UP[3].IN1
Trg_Lv_UP[4] => Trg_Lv_UP[4].IN1
Trg_Lv_UP[5] => Trg_Lv_UP[5].IN1
Trg_Lv_UP[6] => Trg_Lv_UP[6].IN1
Trg_Lv_UP[7] => Trg_Lv_UP[7].IN1
Trg_Lv_DOWN[0] => Trg_Lv_DOWN[0].IN1
Trg_Lv_DOWN[1] => Trg_Lv_DOWN[1].IN1
Trg_Lv_DOWN[2] => Trg_Lv_DOWN[2].IN1
Trg_Lv_DOWN[3] => Trg_Lv_DOWN[3].IN1
Trg_Lv_DOWN[4] => Trg_Lv_DOWN[4].IN1
Trg_Lv_DOWN[5] => Trg_Lv_DOWN[5].IN1
Trg_Lv_DOWN[6] => Trg_Lv_DOWN[6].IN1
Trg_Lv_DOWN[7] => Trg_Lv_DOWN[7].IN1
DATA_IN_A[0] => DATA_IN_A[0].IN1
DATA_IN_A[1] => DATA_IN_A[1].IN1
DATA_IN_A[2] => DATA_IN_A[2].IN1
DATA_IN_A[3] => DATA_IN_A[3].IN1
DATA_IN_A[4] => DATA_IN_A[4].IN1
DATA_IN_A[5] => DATA_IN_A[5].IN1
DATA_IN_A[6] => DATA_IN_A[6].IN1
DATA_IN_A[7] => DATA_IN_A[7].IN1
DATA_IN_B[0] => DATA_IN_B[0].IN1
DATA_IN_B[1] => DATA_IN_B[1].IN1
DATA_IN_B[2] => DATA_IN_B[2].IN1
DATA_IN_B[3] => DATA_IN_B[3].IN1
DATA_IN_B[4] => DATA_IN_B[4].IN1
DATA_IN_B[5] => DATA_IN_B[5].IN1
DATA_IN_B[6] => DATA_IN_B[6].IN1
DATA_IN_B[7] => DATA_IN_B[7].IN1
WIN_DATA[0] => WIN_DATA[0].IN1
WIN_DATA[1] => WIN_DATA[1].IN1
WIN_DATA[2] => WIN_DATA[2].IN1
WIN_DATA[3] => WIN_DATA[3].IN1
WIN_DATA[4] => WIN_DATA[4].IN1
WIN_DATA[5] => WIN_DATA[5].IN1
WIN_DATA[6] => WIN_DATA[6].IN1
WIN_DATA[7] => WIN_DATA[7].IN1
WIN_DATA[8] => WIN_DATA[8].IN1
WIN_DATA[9] => WIN_DATA[9].IN1
WIN_DATA[10] => WIN_DATA[10].IN1
WIN_DATA[11] => WIN_DATA[11].IN1
WIN_DATA[12] => WIN_DATA[12].IN1
WIN_DATA[13] => WIN_DATA[13].IN1
WIN_DATA[14] => WIN_DATA[14].IN1
WIN_DATA[15] => WIN_DATA[15].IN1
WIN_DATA[16] => WIN_DATA[16].IN1
WIN_DATA[17] => WIN_DATA[17].IN1
Delay[0] => Delay[0].IN1
Delay[1] => Delay[1].IN1
Delay[2] => Delay[2].IN1
Delay[3] => Delay[3].IN1
Delay[4] => Delay[4].IN1
Delay[5] => Delay[5].IN1
Delay[6] => Delay[6].IN1
Delay[7] => Delay[7].IN1
Sync_channel_sel => Sync_channel_sel.IN1
Sync_OUT_WIN => Sync_OUT_WIN.IN1
sync_ON => sync_ON.IN1
Start_Write => Start_Write.IN2
CLK_EN => CLK_EN.IN2
Enable_Trig => Enable_Trig.IN1
LA_TRIGG_IN => LA_TRIGG_IN.IN1
LA_OR_OSC_TRIGG => LA_OR_OSC_TRIGG.IN1
LA_RLE_CNT_EN => event_out.IN1
CLK => CLK.IN2
Write_Ready <= Write_Ready.DB_MAX_OUTPUT_PORT_TYPE
sync_state_out <= trigger:trigger_1.sync_state_out


|NS3|Synchronization:inst68|trigger:trigger_1
Trg_Lv_UP[0] => LessThan0.IN8
Trg_Lv_UP[1] => LessThan0.IN7
Trg_Lv_UP[2] => LessThan0.IN6
Trg_Lv_UP[3] => LessThan0.IN5
Trg_Lv_UP[4] => LessThan0.IN4
Trg_Lv_UP[5] => LessThan0.IN3
Trg_Lv_UP[6] => LessThan0.IN2
Trg_Lv_UP[7] => LessThan0.IN1
Trg_Lv_DOWN[0] => LessThan1.IN8
Trg_Lv_DOWN[1] => LessThan1.IN7
Trg_Lv_DOWN[2] => LessThan1.IN6
Trg_Lv_DOWN[3] => LessThan1.IN5
Trg_Lv_DOWN[4] => LessThan1.IN4
Trg_Lv_DOWN[5] => LessThan1.IN3
Trg_Lv_DOWN[6] => LessThan1.IN2
Trg_Lv_DOWN[7] => LessThan1.IN1
DATA_IN_A[0] => DATA_SYNC[0].DATAB
DATA_IN_A[1] => DATA_SYNC[1].DATAB
DATA_IN_A[2] => DATA_SYNC[2].DATAB
DATA_IN_A[3] => DATA_SYNC[3].DATAB
DATA_IN_A[4] => DATA_SYNC[4].DATAB
DATA_IN_A[5] => DATA_SYNC[5].DATAB
DATA_IN_A[6] => DATA_SYNC[6].DATAB
DATA_IN_A[7] => DATA_SYNC[7].DATAB
DATA_IN_B[0] => DATA_SYNC[0].DATAA
DATA_IN_B[1] => DATA_SYNC[1].DATAA
DATA_IN_B[2] => DATA_SYNC[2].DATAA
DATA_IN_B[3] => DATA_SYNC[3].DATAA
DATA_IN_B[4] => DATA_SYNC[4].DATAA
DATA_IN_B[5] => DATA_SYNC[5].DATAA
DATA_IN_B[6] => DATA_SYNC[6].DATAA
DATA_IN_B[7] => DATA_SYNC[7].DATAA
Delay[0] => SlCounter.DATAA
Delay[0] => SlCounter.DATAB
Delay[1] => SlCounter.DATAA
Delay[1] => SlCounter.DATAB
Delay[2] => SlCounter.DATAA
Delay[2] => SlCounter.DATAB
Delay[3] => SlCounter.DATAA
Delay[3] => SlCounter.DATAB
Delay[4] => SlCounter.DATAA
Delay[4] => SlCounter.DATAB
Delay[5] => SlCounter.DATAA
Delay[5] => SlCounter.DATAB
Delay[6] => SlCounter.DATAA
Delay[6] => SlCounter.DATAB
Delay[7] => SlCounter.DATAA
Delay[7] => SlCounter.DATAB
sync_sourse => DATA_SYNC[7].OUTPUTSELECT
sync_sourse => DATA_SYNC[6].OUTPUTSELECT
sync_sourse => DATA_SYNC[5].OUTPUTSELECT
sync_sourse => DATA_SYNC[4].OUTPUTSELECT
sync_sourse => DATA_SYNC[3].OUTPUTSELECT
sync_sourse => DATA_SYNC[2].OUTPUTSELECT
sync_sourse => DATA_SYNC[1].OUTPUTSELECT
sync_sourse => DATA_SYNC[0].OUTPUTSELECT
Sync_OUT_WIN => comb.DATAA
Sync_OUT_WIN => comb.DATAB
Start_Write => EN_Trig.IN0
CLK_EN => last_event_reg.OUTPUTSELECT
CLK_EN => first_event_reg.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
CLK_EN => SlCounter.OUTPUTSELECT
Enable_Trig => EN_Trig.IN1
sync_ON => last_event_reg.OUTPUTSELECT
sync_ON => first_event_reg.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
sync_ON => SlCounter.OUTPUTSELECT
LA_TRIGG_IN => last_event_reg.OUTPUTSELECT
Analog_or_LA => last_event_reg.OUTPUTSELECT
Analog_or_LA => first_event_reg.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
Analog_or_LA => SlCounter.OUTPUTSELECT
CLK => SlCounter[0].CLK
CLK => SlCounter[1].CLK
CLK => SlCounter[2].CLK
CLK => SlCounter[3].CLK
CLK => SlCounter[4].CLK
CLK => SlCounter[5].CLK
CLK => SlCounter[6].CLK
CLK => SlCounter[7].CLK
CLK => last_event_reg.CLK
CLK => first_event_reg.CLK
sync_state_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
trig_out <= last_event_reg.DB_MAX_OUTPUT_PORT_TYPE


|NS3|Synchronization:inst68|WIN_Counter:WIN_Counter_1
WIN_DATA[0] => WINcnt.DATAB
WIN_DATA[1] => WINcnt.DATAB
WIN_DATA[2] => WINcnt.DATAB
WIN_DATA[3] => WINcnt.DATAB
WIN_DATA[4] => WINcnt.DATAB
WIN_DATA[5] => WINcnt.DATAB
WIN_DATA[6] => WINcnt.DATAB
WIN_DATA[7] => WINcnt.DATAB
WIN_DATA[8] => WINcnt.DATAB
WIN_DATA[9] => WINcnt.DATAB
WIN_DATA[10] => WINcnt.DATAB
WIN_DATA[11] => WINcnt.DATAB
WIN_DATA[12] => WINcnt.DATAB
WIN_DATA[13] => WINcnt.DATAB
WIN_DATA[14] => WINcnt.DATAB
WIN_DATA[15] => WINcnt.DATAB
WIN_DATA[16] => WINcnt.DATAB
WIN_DATA[17] => WINcnt.DATAB
CLK_EN => Write_Ready.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
CLK_EN => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => WINcnt.OUTPUTSELECT
Start_Write => Write_Ready.OUTPUTSELECT
event_in => Write_Ready.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
event_in => WINcnt.OUTPUTSELECT
CLK => Write_Ready~reg0.CLK
CLK => WINcnt[0].CLK
CLK => WINcnt[1].CLK
CLK => WINcnt[2].CLK
CLK => WINcnt[3].CLK
CLK => WINcnt[4].CLK
CLK => WINcnt[5].CLK
CLK => WINcnt[6].CLK
CLK => WINcnt[7].CLK
CLK => WINcnt[8].CLK
CLK => WINcnt[9].CLK
CLK => WINcnt[10].CLK
CLK => WINcnt[11].CLK
CLK => WINcnt[12].CLK
CLK => WINcnt[13].CLK
CLK => WINcnt[14].CLK
CLK => WINcnt[15].CLK
CLK => WINcnt[16].CLK
CLK => WINcnt[17].CLK
Write_Ready <= Write_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_mux7:inst12
data0 => lpm_mux:lpm_mux_component.data[0][0]
data1 => lpm_mux:lpm_mux_component.data[1][0]
data2 => lpm_mux:lpm_mux_component.data[2][0]
data3 => lpm_mux:lpm_mux_component.data[3][0]
sel[0] => lpm_mux:lpm_mux_component.sel[0]
sel[1] => lpm_mux:lpm_mux_component.sel[1]
result <= lpm_mux:lpm_mux_component.result[0]


|NS3|lpm_mux7:inst12|lpm_mux:lpm_mux_component
data[0][0] => mux_h9c:auto_generated.data[0]
data[1][0] => mux_h9c:auto_generated.data[1]
data[2][0] => mux_h9c:auto_generated.data[2]
data[3][0] => mux_h9c:auto_generated.data[3]
sel[0] => mux_h9c:auto_generated.sel[0]
sel[1] => mux_h9c:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_h9c:auto_generated.result[0]


|NS3|lpm_mux7:inst12|lpm_mux:lpm_mux_component|mux_h9c:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|NS3|lpm_or0:inst21
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|NS3|lpm_or0:inst21|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_and2:inst53
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data1x[0] => sub_wire2[8].IN1
data1x[1] => sub_wire2[9].IN1
data1x[2] => sub_wire2[10].IN1
data1x[3] => sub_wire2[11].IN1
data1x[4] => sub_wire2[12].IN1
data1x[5] => sub_wire2[13].IN1
data1x[6] => sub_wire2[14].IN1
data1x[7] => sub_wire2[15].IN1
data2x[0] => sub_wire2[16].IN1
data2x[1] => sub_wire2[17].IN1
data2x[2] => sub_wire2[18].IN1
data2x[3] => sub_wire2[19].IN1
data2x[4] => sub_wire2[20].IN1
data2x[5] => sub_wire2[21].IN1
data2x[6] => sub_wire2[22].IN1
data2x[7] => sub_wire2[23].IN1
result[0] <= lpm_and:lpm_and_component.result
result[1] <= lpm_and:lpm_and_component.result
result[2] <= lpm_and:lpm_and_component.result
result[3] <= lpm_and:lpm_and_component.result
result[4] <= lpm_and:lpm_and_component.result
result[5] <= lpm_and:lpm_and_component.result
result[6] <= lpm_and:lpm_and_component.result
result[7] <= lpm_and:lpm_and_component.result


|NS3|lpm_and2:inst53|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
data[2][0] => and_node[0][2].IN0
data[2][1] => and_node[1][2].IN0
data[2][2] => and_node[2][2].IN0
data[2][3] => and_node[3][2].IN0
data[2][4] => and_node[4][2].IN0
data[2][5] => and_node[5][2].IN0
data[2][6] => and_node[6][2].IN0
data[2][7] => and_node[7][2].IN0
result[0] <= and_node[0][2].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][2].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][2].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][2].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][2].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][2].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][2].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_xor1:inst33
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]


|NS3|lpm_xor1:inst33|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_or0:inst20
data[0][0] => lpm_or:lpm_or_component.data[0][0]
data[1][0] => lpm_or:lpm_or_component.data[1][0]
data[2][0] => lpm_or:lpm_or_component.data[2][0]
data[3][0] => lpm_or:lpm_or_component.data[3][0]
data[4][0] => lpm_or:lpm_or_component.data[4][0]
data[5][0] => lpm_or:lpm_or_component.data[5][0]
data[6][0] => lpm_or:lpm_or_component.data[6][0]
data[7][0] => lpm_or:lpm_or_component.data[7][0]
result <= lpm_or:lpm_or_component.result[0]


|NS3|lpm_or0:inst20|lpm_or:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[1][0] => or_node[0][1].IN0
data[2][0] => or_node[0][2].IN0
data[3][0] => or_node[0][3].IN0
data[4][0] => or_node[0][4].IN0
data[5][0] => or_node[0][5].IN0
data[6][0] => or_node[0][6].IN0
data[7][0] => or_node[0][7].IN0
result[0] <= or_node[0][7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_xor1:inst28
data0x[0] => lpm_xor:lpm_xor_component.data[0][0]
data0x[1] => lpm_xor:lpm_xor_component.data[0][1]
data0x[2] => lpm_xor:lpm_xor_component.data[0][2]
data0x[3] => lpm_xor:lpm_xor_component.data[0][3]
data0x[4] => lpm_xor:lpm_xor_component.data[0][4]
data0x[5] => lpm_xor:lpm_xor_component.data[0][5]
data0x[6] => lpm_xor:lpm_xor_component.data[0][6]
data0x[7] => lpm_xor:lpm_xor_component.data[0][7]
data1x[0] => lpm_xor:lpm_xor_component.data[1][0]
data1x[1] => lpm_xor:lpm_xor_component.data[1][1]
data1x[2] => lpm_xor:lpm_xor_component.data[1][2]
data1x[3] => lpm_xor:lpm_xor_component.data[1][3]
data1x[4] => lpm_xor:lpm_xor_component.data[1][4]
data1x[5] => lpm_xor:lpm_xor_component.data[1][5]
data1x[6] => lpm_xor:lpm_xor_component.data[1][6]
data1x[7] => lpm_xor:lpm_xor_component.data[1][7]
result[0] <= lpm_xor:lpm_xor_component.result[0]
result[1] <= lpm_xor:lpm_xor_component.result[1]
result[2] <= lpm_xor:lpm_xor_component.result[2]
result[3] <= lpm_xor:lpm_xor_component.result[3]
result[4] <= lpm_xor:lpm_xor_component.result[4]
result[5] <= lpm_xor:lpm_xor_component.result[5]
result[6] <= lpm_xor:lpm_xor_component.result[6]
result[7] <= lpm_xor:lpm_xor_component.result[7]


|NS3|lpm_xor1:inst28|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[0][1] => xor_cascade[1][1].IN1
data[0][2] => xor_cascade[2][1].IN1
data[0][3] => xor_cascade[3][1].IN1
data[0][4] => xor_cascade[4][1].IN1
data[0][5] => xor_cascade[5][1].IN1
data[0][6] => xor_cascade[6][1].IN1
data[0][7] => xor_cascade[7][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[1][1] => xor_cascade[1][1].IN0
data[1][2] => xor_cascade[2][1].IN0
data[1][3] => xor_cascade[3][1].IN0
data[1][4] => xor_cascade[4][1].IN0
data[1][5] => xor_cascade[5][1].IN0
data[1][6] => xor_cascade[6][1].IN0
data[1][7] => xor_cascade[7][1].IN0
result[0] <= xor_cascade[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= xor_cascade[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= xor_cascade[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= xor_cascade[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= xor_cascade[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= xor_cascade[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= xor_cascade[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= xor_cascade[7][1].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_and1:inst29
data0x[0] => lpm_and:lpm_and_component.data[0][0]
data0x[1] => lpm_and:lpm_and_component.data[0][1]
data0x[2] => lpm_and:lpm_and_component.data[0][2]
data0x[3] => lpm_and:lpm_and_component.data[0][3]
data0x[4] => lpm_and:lpm_and_component.data[0][4]
data0x[5] => lpm_and:lpm_and_component.data[0][5]
data0x[6] => lpm_and:lpm_and_component.data[0][6]
data0x[7] => lpm_and:lpm_and_component.data[0][7]
data1x[0] => lpm_and:lpm_and_component.data[1][0]
data1x[1] => lpm_and:lpm_and_component.data[1][1]
data1x[2] => lpm_and:lpm_and_component.data[1][2]
data1x[3] => lpm_and:lpm_and_component.data[1][3]
data1x[4] => lpm_and:lpm_and_component.data[1][4]
data1x[5] => lpm_and:lpm_and_component.data[1][5]
data1x[6] => lpm_and:lpm_and_component.data[1][6]
data1x[7] => lpm_and:lpm_and_component.data[1][7]
result[0] <= lpm_and:lpm_and_component.result[0]
result[1] <= lpm_and:lpm_and_component.result[1]
result[2] <= lpm_and:lpm_and_component.result[2]
result[3] <= lpm_and:lpm_and_component.result[3]
result[4] <= lpm_and:lpm_and_component.result[4]
result[5] <= lpm_and:lpm_and_component.result[5]
result[6] <= lpm_and:lpm_and_component.result[6]
result[7] <= lpm_and:lpm_and_component.result[7]


|NS3|lpm_and1:inst29|lpm_and:lpm_and_component
data[0][0] => and_node[0][1].IN1
data[0][1] => and_node[1][1].IN1
data[0][2] => and_node[2][1].IN1
data[0][3] => and_node[3][1].IN1
data[0][4] => and_node[4][1].IN1
data[0][5] => and_node[5][1].IN1
data[0][6] => and_node[6][1].IN1
data[0][7] => and_node[7][1].IN1
data[1][0] => and_node[0][1].IN0
data[1][1] => and_node[1][1].IN0
data[1][2] => and_node[2][1].IN0
data[1][3] => and_node[3][1].IN0
data[1][4] => and_node[4][1].IN0
data[1][5] => and_node[5][1].IN0
data[1][6] => and_node[6][1].IN0
data[1][7] => and_node[7][1].IN0
result[0] <= and_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= and_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= and_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= and_node[3][1].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= and_node[4][1].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= and_node[5][1].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= and_node[6][1].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= and_node[7][1].DB_MAX_OUTPUT_PORT_TYPE


|NS3|MIN_MAX:inst38
A_DATA_IN[0] => IN_DATA[0].DATAB
A_DATA_IN[1] => IN_DATA[1].DATAB
A_DATA_IN[2] => IN_DATA[2].DATAB
A_DATA_IN[3] => IN_DATA[3].DATAB
A_DATA_IN[4] => IN_DATA[4].DATAB
A_DATA_IN[5] => IN_DATA[5].DATAB
A_DATA_IN[6] => IN_DATA[6].DATAB
A_DATA_IN[7] => IN_DATA[7].DATAB
LA_DATA_IN[0] => IN_DATA[0].DATAA
LA_DATA_IN[1] => IN_DATA[1].DATAA
LA_DATA_IN[2] => IN_DATA[2].DATAA
LA_DATA_IN[3] => IN_DATA[3].DATAA
LA_DATA_IN[4] => IN_DATA[4].DATAA
LA_DATA_IN[5] => IN_DATA[5].DATAA
LA_DATA_IN[6] => IN_DATA[6].DATAA
LA_DATA_IN[7] => IN_DATA[7].DATAA
LA_SOURSE => always0.IN1
LA_SOURSE => always0.IN1
LA_SOURSE => IN_DATA[7].OUTPUTSELECT
LA_SOURSE => IN_DATA[6].OUTPUTSELECT
LA_SOURSE => IN_DATA[5].OUTPUTSELECT
LA_SOURSE => IN_DATA[4].OUTPUTSELECT
LA_SOURSE => IN_DATA[3].OUTPUTSELECT
LA_SOURSE => IN_DATA[2].OUTPUTSELECT
LA_SOURSE => IN_DATA[1].OUTPUTSELECT
LA_SOURSE => IN_DATA[0].OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
CLK => MIN_DATA_OUT[0]~reg0.CLK
CLK => MIN_DATA_OUT[1]~reg0.CLK
CLK => MIN_DATA_OUT[2]~reg0.CLK
CLK => MIN_DATA_OUT[3]~reg0.CLK
CLK => MIN_DATA_OUT[4]~reg0.CLK
CLK => MIN_DATA_OUT[5]~reg0.CLK
CLK => MIN_DATA_OUT[6]~reg0.CLK
CLK => MIN_DATA_OUT[7]~reg0.CLK
CLK => MAX_DATA_OUT[0]~reg0.CLK
CLK => MAX_DATA_OUT[1]~reg0.CLK
CLK => MAX_DATA_OUT[2]~reg0.CLK
CLK => MAX_DATA_OUT[3]~reg0.CLK
CLK => MAX_DATA_OUT[4]~reg0.CLK
CLK => MAX_DATA_OUT[5]~reg0.CLK
CLK => MAX_DATA_OUT[6]~reg0.CLK
CLK => MAX_DATA_OUT[7]~reg0.CLK
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
MAX_DATA_OUT[0] <= MAX_DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[1] <= MAX_DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[2] <= MAX_DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[3] <= MAX_DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[4] <= MAX_DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[5] <= MAX_DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[6] <= MAX_DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[7] <= MAX_DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[0] <= MIN_DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[1] <= MIN_DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[2] <= MIN_DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[3] <= MIN_DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[4] <= MIN_DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[5] <= MIN_DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[6] <= MIN_DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[7] <= MIN_DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NS3|MIN_MAX:inst43
A_DATA_IN[0] => IN_DATA[0].DATAB
A_DATA_IN[1] => IN_DATA[1].DATAB
A_DATA_IN[2] => IN_DATA[2].DATAB
A_DATA_IN[3] => IN_DATA[3].DATAB
A_DATA_IN[4] => IN_DATA[4].DATAB
A_DATA_IN[5] => IN_DATA[5].DATAB
A_DATA_IN[6] => IN_DATA[6].DATAB
A_DATA_IN[7] => IN_DATA[7].DATAB
LA_DATA_IN[0] => IN_DATA[0].DATAA
LA_DATA_IN[1] => IN_DATA[1].DATAA
LA_DATA_IN[2] => IN_DATA[2].DATAA
LA_DATA_IN[3] => IN_DATA[3].DATAA
LA_DATA_IN[4] => IN_DATA[4].DATAA
LA_DATA_IN[5] => IN_DATA[5].DATAA
LA_DATA_IN[6] => IN_DATA[6].DATAA
LA_DATA_IN[7] => IN_DATA[7].DATAA
LA_SOURSE => always0.IN1
LA_SOURSE => always0.IN1
LA_SOURSE => IN_DATA[7].OUTPUTSELECT
LA_SOURSE => IN_DATA[6].OUTPUTSELECT
LA_SOURSE => IN_DATA[5].OUTPUTSELECT
LA_SOURSE => IN_DATA[4].OUTPUTSELECT
LA_SOURSE => IN_DATA[3].OUTPUTSELECT
LA_SOURSE => IN_DATA[2].OUTPUTSELECT
LA_SOURSE => IN_DATA[1].OUTPUTSELECT
LA_SOURSE => IN_DATA[0].OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MAX_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
EN => MIN_DATA_OUT.OUTPUTSELECT
CLK => MIN_DATA_OUT[0]~reg0.CLK
CLK => MIN_DATA_OUT[1]~reg0.CLK
CLK => MIN_DATA_OUT[2]~reg0.CLK
CLK => MIN_DATA_OUT[3]~reg0.CLK
CLK => MIN_DATA_OUT[4]~reg0.CLK
CLK => MIN_DATA_OUT[5]~reg0.CLK
CLK => MIN_DATA_OUT[6]~reg0.CLK
CLK => MIN_DATA_OUT[7]~reg0.CLK
CLK => MAX_DATA_OUT[0]~reg0.CLK
CLK => MAX_DATA_OUT[1]~reg0.CLK
CLK => MAX_DATA_OUT[2]~reg0.CLK
CLK => MAX_DATA_OUT[3]~reg0.CLK
CLK => MAX_DATA_OUT[4]~reg0.CLK
CLK => MAX_DATA_OUT[5]~reg0.CLK
CLK => MAX_DATA_OUT[6]~reg0.CLK
CLK => MAX_DATA_OUT[7]~reg0.CLK
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MAX_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
CLR => MIN_DATA_OUT.OUTPUTSELECT
MAX_DATA_OUT[0] <= MAX_DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[1] <= MAX_DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[2] <= MAX_DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[3] <= MAX_DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[4] <= MAX_DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[5] <= MAX_DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[6] <= MAX_DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MAX_DATA_OUT[7] <= MAX_DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[0] <= MIN_DATA_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[1] <= MIN_DATA_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[2] <= MIN_DATA_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[3] <= MIN_DATA_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[4] <= MIN_DATA_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[5] <= MIN_DATA_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[6] <= MIN_DATA_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MIN_DATA_OUT[7] <= MIN_DATA_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_dff5:inst63
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
sclr => sclr.IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q


|NS3|lpm_dff5:inst63|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => dffs[7].SCLR
sclr => dffs[6].SCLR
sclr => dffs[5].SCLR
sclr => dffs[4].SCLR
sclr => dffs[3].SCLR
sclr => dffs[2].SCLR
sclr => dffs[1].SCLR
sclr => dffs[0].SCLR
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_dff3:inst6
aload => aload.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
q[0] <= lpm_ff:lpm_ff_component.q
q[1] <= lpm_ff:lpm_ff_component.q
q[2] <= lpm_ff:lpm_ff_component.q
q[3] <= lpm_ff:lpm_ff_component.q
q[4] <= lpm_ff:lpm_ff_component.q
q[5] <= lpm_ff:lpm_ff_component.q
q[6] <= lpm_ff:lpm_ff_component.q
q[7] <= lpm_ff:lpm_ff_component.q
q[8] <= lpm_ff:lpm_ff_component.q
q[9] <= lpm_ff:lpm_ff_component.q
q[10] <= lpm_ff:lpm_ff_component.q
q[11] <= lpm_ff:lpm_ff_component.q
q[12] <= lpm_ff:lpm_ff_component.q
q[13] <= lpm_ff:lpm_ff_component.q
q[14] <= lpm_ff:lpm_ff_component.q
q[15] <= lpm_ff:lpm_ff_component.q
q[16] <= lpm_ff:lpm_ff_component.q
q[17] <= lpm_ff:lpm_ff_component.q


|NS3|lpm_dff3:inst6|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[0] => dffs[0].ADATA
data[1] => dffs[1].DATAIN
data[1] => dffs[1].ADATA
data[2] => dffs[2].DATAIN
data[2] => dffs[2].ADATA
data[3] => dffs[3].DATAIN
data[3] => dffs[3].ADATA
data[4] => dffs[4].DATAIN
data[4] => dffs[4].ADATA
data[5] => dffs[5].DATAIN
data[5] => dffs[5].ADATA
data[6] => dffs[6].DATAIN
data[6] => dffs[6].ADATA
data[7] => dffs[7].DATAIN
data[7] => dffs[7].ADATA
data[8] => dffs[8].DATAIN
data[8] => dffs[8].ADATA
data[9] => dffs[9].DATAIN
data[9] => dffs[9].ADATA
data[10] => dffs[10].DATAIN
data[10] => dffs[10].ADATA
data[11] => dffs[11].DATAIN
data[11] => dffs[11].ADATA
data[12] => dffs[12].DATAIN
data[12] => dffs[12].ADATA
data[13] => dffs[13].DATAIN
data[13] => dffs[13].ADATA
data[14] => dffs[14].DATAIN
data[14] => dffs[14].ADATA
data[15] => dffs[15].DATAIN
data[15] => dffs[15].ADATA
data[16] => dffs[16].DATAIN
data[16] => dffs[16].ADATA
data[17] => dffs[17].DATAIN
data[17] => dffs[17].ADATA
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => dffs[17].ALOAD
aload => dffs[16].ALOAD
aload => dffs[15].ALOAD
aload => dffs[14].ALOAD
aload => dffs[13].ALOAD
aload => dffs[12].ALOAD
aload => dffs[11].ALOAD
aload => dffs[10].ALOAD
aload => dffs[9].ALOAD
aload => dffs[8].ALOAD
aload => dffs[7].ALOAD
aload => dffs[6].ALOAD
aload => dffs[5].ALOAD
aload => dffs[4].ALOAD
aload => dffs[3].ALOAD
aload => dffs[2].ALOAD
aload => dffs[1].ALOAD
aload => dffs[0].ALOAD
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_mux5:inst58
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data0x[16] => lpm_mux:lpm_mux_component.data[0][16]
data0x[17] => lpm_mux:lpm_mux_component.data[0][17]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
data1x[16] => lpm_mux:lpm_mux_component.data[1][16]
data1x[17] => lpm_mux:lpm_mux_component.data[1][17]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]
result[16] <= lpm_mux:lpm_mux_component.result[16]
result[17] <= lpm_mux:lpm_mux_component.result[17]


|NS3|lpm_mux5:inst58|lpm_mux:lpm_mux_component
data[0][0] => mux_6bc:auto_generated.data[0]
data[0][1] => mux_6bc:auto_generated.data[1]
data[0][2] => mux_6bc:auto_generated.data[2]
data[0][3] => mux_6bc:auto_generated.data[3]
data[0][4] => mux_6bc:auto_generated.data[4]
data[0][5] => mux_6bc:auto_generated.data[5]
data[0][6] => mux_6bc:auto_generated.data[6]
data[0][7] => mux_6bc:auto_generated.data[7]
data[0][8] => mux_6bc:auto_generated.data[8]
data[0][9] => mux_6bc:auto_generated.data[9]
data[0][10] => mux_6bc:auto_generated.data[10]
data[0][11] => mux_6bc:auto_generated.data[11]
data[0][12] => mux_6bc:auto_generated.data[12]
data[0][13] => mux_6bc:auto_generated.data[13]
data[0][14] => mux_6bc:auto_generated.data[14]
data[0][15] => mux_6bc:auto_generated.data[15]
data[0][16] => mux_6bc:auto_generated.data[16]
data[0][17] => mux_6bc:auto_generated.data[17]
data[1][0] => mux_6bc:auto_generated.data[18]
data[1][1] => mux_6bc:auto_generated.data[19]
data[1][2] => mux_6bc:auto_generated.data[20]
data[1][3] => mux_6bc:auto_generated.data[21]
data[1][4] => mux_6bc:auto_generated.data[22]
data[1][5] => mux_6bc:auto_generated.data[23]
data[1][6] => mux_6bc:auto_generated.data[24]
data[1][7] => mux_6bc:auto_generated.data[25]
data[1][8] => mux_6bc:auto_generated.data[26]
data[1][9] => mux_6bc:auto_generated.data[27]
data[1][10] => mux_6bc:auto_generated.data[28]
data[1][11] => mux_6bc:auto_generated.data[29]
data[1][12] => mux_6bc:auto_generated.data[30]
data[1][13] => mux_6bc:auto_generated.data[31]
data[1][14] => mux_6bc:auto_generated.data[32]
data[1][15] => mux_6bc:auto_generated.data[33]
data[1][16] => mux_6bc:auto_generated.data[34]
data[1][17] => mux_6bc:auto_generated.data[35]
sel[0] => mux_6bc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_6bc:auto_generated.result[0]
result[1] <= mux_6bc:auto_generated.result[1]
result[2] <= mux_6bc:auto_generated.result[2]
result[3] <= mux_6bc:auto_generated.result[3]
result[4] <= mux_6bc:auto_generated.result[4]
result[5] <= mux_6bc:auto_generated.result[5]
result[6] <= mux_6bc:auto_generated.result[6]
result[7] <= mux_6bc:auto_generated.result[7]
result[8] <= mux_6bc:auto_generated.result[8]
result[9] <= mux_6bc:auto_generated.result[9]
result[10] <= mux_6bc:auto_generated.result[10]
result[11] <= mux_6bc:auto_generated.result[11]
result[12] <= mux_6bc:auto_generated.result[12]
result[13] <= mux_6bc:auto_generated.result[13]
result[14] <= mux_6bc:auto_generated.result[14]
result[15] <= mux_6bc:auto_generated.result[15]
result[16] <= mux_6bc:auto_generated.result[16]
result[17] <= mux_6bc:auto_generated.result[17]


|NS3|lpm_mux5:inst58|lpm_mux:lpm_mux_component|mux_6bc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[0].IN1
data[19] => result_node[1].IN1
data[20] => result_node[2].IN1
data[21] => result_node[3].IN1
data[22] => result_node[4].IN1
data[23] => result_node[5].IN1
data[24] => result_node[6].IN1
data[25] => result_node[7].IN1
data[26] => result_node[8].IN1
data[27] => result_node[9].IN1
data[28] => result_node[10].IN1
data[29] => result_node[11].IN1
data[30] => result_node[12].IN1
data[31] => result_node[13].IN1
data[32] => result_node[14].IN1
data[33] => result_node[15].IN1
data[34] => result_node[16].IN1
data[35] => result_node[17].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NS3|Read_counter:inst2
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
data[8] => lpm_counter:lpm_counter_component.data[8]
data[9] => lpm_counter:lpm_counter_component.data[9]
data[10] => lpm_counter:lpm_counter_component.data[10]
data[11] => lpm_counter:lpm_counter_component.data[11]
data[12] => lpm_counter:lpm_counter_component.data[12]
data[13] => lpm_counter:lpm_counter_component.data[13]
data[14] => lpm_counter:lpm_counter_component.data[14]
data[15] => lpm_counter:lpm_counter_component.data[15]
data[16] => lpm_counter:lpm_counter_component.data[16]
data[17] => lpm_counter:lpm_counter_component.data[17]
sload => lpm_counter:lpm_counter_component.sload
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]


|NS3|Read_counter:inst2|lpm_counter:lpm_counter_component
clock => cntr_lkh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_lkh:auto_generated.cnt_en
updown => cntr_lkh:auto_generated.updown
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_lkh:auto_generated.sload
data[0] => cntr_lkh:auto_generated.data[0]
data[1] => cntr_lkh:auto_generated.data[1]
data[2] => cntr_lkh:auto_generated.data[2]
data[3] => cntr_lkh:auto_generated.data[3]
data[4] => cntr_lkh:auto_generated.data[4]
data[5] => cntr_lkh:auto_generated.data[5]
data[6] => cntr_lkh:auto_generated.data[6]
data[7] => cntr_lkh:auto_generated.data[7]
data[8] => cntr_lkh:auto_generated.data[8]
data[9] => cntr_lkh:auto_generated.data[9]
data[10] => cntr_lkh:auto_generated.data[10]
data[11] => cntr_lkh:auto_generated.data[11]
data[12] => cntr_lkh:auto_generated.data[12]
data[13] => cntr_lkh:auto_generated.data[13]
data[14] => cntr_lkh:auto_generated.data[14]
data[15] => cntr_lkh:auto_generated.data[15]
data[16] => cntr_lkh:auto_generated.data[16]
data[17] => cntr_lkh:auto_generated.data[17]
cin => ~NO_FANOUT~
q[0] <= cntr_lkh:auto_generated.q[0]
q[1] <= cntr_lkh:auto_generated.q[1]
q[2] <= cntr_lkh:auto_generated.q[2]
q[3] <= cntr_lkh:auto_generated.q[3]
q[4] <= cntr_lkh:auto_generated.q[4]
q[5] <= cntr_lkh:auto_generated.q[5]
q[6] <= cntr_lkh:auto_generated.q[6]
q[7] <= cntr_lkh:auto_generated.q[7]
q[8] <= cntr_lkh:auto_generated.q[8]
q[9] <= cntr_lkh:auto_generated.q[9]
q[10] <= cntr_lkh:auto_generated.q[10]
q[11] <= cntr_lkh:auto_generated.q[11]
q[12] <= cntr_lkh:auto_generated.q[12]
q[13] <= cntr_lkh:auto_generated.q[13]
q[14] <= cntr_lkh:auto_generated.q[14]
q[15] <= cntr_lkh:auto_generated.q[15]
q[16] <= cntr_lkh:auto_generated.q[16]
q[17] <= cntr_lkh:auto_generated.q[17]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|NS3|Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT
sload => _.IN1
sload => counter_cella0.IN1
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB
updown => counter_cella6.DATAB
updown => counter_cella7.DATAB
updown => counter_cella8.DATAB
updown => counter_cella9.DATAB
updown => counter_cella10.DATAB
updown => counter_cella11.DATAB
updown => counter_cella12.DATAB
updown => counter_cella13.DATAB
updown => counter_cella14.DATAB
updown => counter_cella15.DATAB
updown => counter_cella16.DATAB
updown => counter_cella17.DATAB


|NS3|cntADDR:inst22
clock => lpm_counter:lpm_counter_component.clock
cnt_en => lpm_counter:lpm_counter_component.cnt_en
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]
q[16] <= lpm_counter:lpm_counter_component.q[16]
q[17] <= lpm_counter:lpm_counter_component.q[17]


|NS3|cntADDR:inst22|lpm_counter:lpm_counter_component
clock => cntr_tth:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_tth:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_tth:auto_generated.q[0]
q[1] <= cntr_tth:auto_generated.q[1]
q[2] <= cntr_tth:auto_generated.q[2]
q[3] <= cntr_tth:auto_generated.q[3]
q[4] <= cntr_tth:auto_generated.q[4]
q[5] <= cntr_tth:auto_generated.q[5]
q[6] <= cntr_tth:auto_generated.q[6]
q[7] <= cntr_tth:auto_generated.q[7]
q[8] <= cntr_tth:auto_generated.q[8]
q[9] <= cntr_tth:auto_generated.q[9]
q[10] <= cntr_tth:auto_generated.q[10]
q[11] <= cntr_tth:auto_generated.q[11]
q[12] <= cntr_tth:auto_generated.q[12]
q[13] <= cntr_tth:auto_generated.q[13]
q[14] <= cntr_tth:auto_generated.q[14]
q[15] <= cntr_tth:auto_generated.q[15]
q[16] <= cntr_tth:auto_generated.q[16]
q[17] <= cntr_tth:auto_generated.q[17]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|NS3|cntADDR:inst22|lpm_counter:lpm_counter_component|cntr_tth:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
clock => counter_cella16.CLK
clock => counter_cella17.CLK
cnt_en => counter_cella0.DATAB
cnt_en => counter_cella1.DATAB
cnt_en => counter_cella2.DATAB
cnt_en => counter_cella3.DATAB
cnt_en => counter_cella4.DATAB
cnt_en => counter_cella5.DATAB
cnt_en => counter_cella6.DATAB
cnt_en => counter_cella7.DATAB
cnt_en => counter_cella8.DATAB
cnt_en => counter_cella9.DATAB
cnt_en => counter_cella10.DATAB
cnt_en => counter_cella11.DATAB
cnt_en => counter_cella12.DATAB
cnt_en => counter_cella13.DATAB
cnt_en => counter_cella14.DATAB
cnt_en => counter_cella15.DATAB
cnt_en => counter_cella16.DATAB
cnt_en => counter_cella17.DATAB
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
q[16] <= counter_cella16.REGOUT
q[17] <= counter_cella17.REGOUT


|NS3|lpm_bustri0:inst3
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|NS3|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_mux8:inst30
clock => lpm_mux:lpm_mux_component.clock
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|NS3|lpm_mux8:inst30|lpm_mux:lpm_mux_component
data[0][0] => mux_d7e:auto_generated.data[0]
data[0][1] => mux_d7e:auto_generated.data[1]
data[0][2] => mux_d7e:auto_generated.data[2]
data[0][3] => mux_d7e:auto_generated.data[3]
data[0][4] => mux_d7e:auto_generated.data[4]
data[0][5] => mux_d7e:auto_generated.data[5]
data[0][6] => mux_d7e:auto_generated.data[6]
data[0][7] => mux_d7e:auto_generated.data[7]
data[1][0] => mux_d7e:auto_generated.data[8]
data[1][1] => mux_d7e:auto_generated.data[9]
data[1][2] => mux_d7e:auto_generated.data[10]
data[1][3] => mux_d7e:auto_generated.data[11]
data[1][4] => mux_d7e:auto_generated.data[12]
data[1][5] => mux_d7e:auto_generated.data[13]
data[1][6] => mux_d7e:auto_generated.data[14]
data[1][7] => mux_d7e:auto_generated.data[15]
sel[0] => mux_d7e:auto_generated.sel[0]
clock => mux_d7e:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d7e:auto_generated.result[0]
result[1] <= mux_d7e:auto_generated.result[1]
result[2] <= mux_d7e:auto_generated.result[2]
result[3] <= mux_d7e:auto_generated.result[3]
result[4] <= mux_d7e:auto_generated.result[4]
result[5] <= mux_d7e:auto_generated.result[5]
result[6] <= mux_d7e:auto_generated.result[6]
result[7] <= mux_d7e:auto_generated.result[7]


|NS3|lpm_mux8:inst30|lpm_mux:lpm_mux_component|mux_d7e:auto_generated
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NS3|lpm_dff_min:inst35
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|NS3|lpm_dff_min:inst35|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_bustri0:inst1
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|NS3|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE


|NS3|lpm_mux8:inst37
clock => lpm_mux:lpm_mux_component.clock
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]


|NS3|lpm_mux8:inst37|lpm_mux:lpm_mux_component
data[0][0] => mux_d7e:auto_generated.data[0]
data[0][1] => mux_d7e:auto_generated.data[1]
data[0][2] => mux_d7e:auto_generated.data[2]
data[0][3] => mux_d7e:auto_generated.data[3]
data[0][4] => mux_d7e:auto_generated.data[4]
data[0][5] => mux_d7e:auto_generated.data[5]
data[0][6] => mux_d7e:auto_generated.data[6]
data[0][7] => mux_d7e:auto_generated.data[7]
data[1][0] => mux_d7e:auto_generated.data[8]
data[1][1] => mux_d7e:auto_generated.data[9]
data[1][2] => mux_d7e:auto_generated.data[10]
data[1][3] => mux_d7e:auto_generated.data[11]
data[1][4] => mux_d7e:auto_generated.data[12]
data[1][5] => mux_d7e:auto_generated.data[13]
data[1][6] => mux_d7e:auto_generated.data[14]
data[1][7] => mux_d7e:auto_generated.data[15]
sel[0] => mux_d7e:auto_generated.sel[0]
clock => mux_d7e:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_d7e:auto_generated.result[0]
result[1] <= mux_d7e:auto_generated.result[1]
result[2] <= mux_d7e:auto_generated.result[2]
result[3] <= mux_d7e:auto_generated.result[3]
result[4] <= mux_d7e:auto_generated.result[4]
result[5] <= mux_d7e:auto_generated.result[5]
result[6] <= mux_d7e:auto_generated.result[6]
result[7] <= mux_d7e:auto_generated.result[7]


|NS3|lpm_mux8:inst37|lpm_mux:lpm_mux_component|mux_d7e:auto_generated
clock => external_latency_ffsa[7].CLK
clock => external_latency_ffsa[6].CLK
clock => external_latency_ffsa[5].CLK
clock => external_latency_ffsa[4].CLK
clock => external_latency_ffsa[3].CLK
clock => external_latency_ffsa[2].CLK
clock => external_latency_ffsa[1].CLK
clock => external_latency_ffsa[0].CLK
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[0].IN1
data[9] => result_node[1].IN1
data[10] => result_node[2].IN1
data[11] => result_node[3].IN1
data[12] => result_node[4].IN1
data[13] => result_node[5].IN1
data[14] => result_node[6].IN1
data[15] => result_node[7].IN1
result[0] <= external_latency_ffsa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= external_latency_ffsa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= external_latency_ffsa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= external_latency_ffsa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= external_latency_ffsa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= external_latency_ffsa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= external_latency_ffsa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= external_latency_ffsa[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|NS3|lpm_dff_min:inst40
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
enable => lpm_ff:lpm_ff_component.enable
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]


|NS3|lpm_dff_min:inst40|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


