#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023298197600 .scope module, "ALUTestBench" "ALUTestBench" 2 1;
 .timescale 0 0;
P_000002329828bdd0 .param/l "Add" 0 2 14, C4<00>;
P_000002329828be08 .param/l "Div" 0 2 17, C4<11>;
P_000002329828be40 .param/l "Mul" 0 2 16, C4<10>;
P_000002329828be78 .param/l "Sub" 0 2 15, C4<01>;
v000002329828d100_0 .var "A", 3 0;
v000002329828d1a0_0 .var "B", 3 0;
v00000232981a3aa0_0 .net "C", 3 0, v000002329828cf20_0;  1 drivers
v00000232981a3f50_0 .var "Fault_Counter", 15 0;
v00000232981a3ff0_0 .var "Fault_Indicator", 0 0;
v00000232981a4090_0 .var "Op", 1 0;
v00000232981a4130 .array "Testvectors", 1 0, 9 0;
v00000232981fb290_0 .var "clk", 0 0;
v00000232981fb5b0_0 .var "vectornum", 7 0;
E_0000023298289a50 .event negedge, v00000232981fb290_0;
E_0000023298289b50 .event posedge, v00000232981fb290_0;
S_0000023298197790 .scope module, "CUT" "ALU" 2 19, 3 1 0, S_0000023298197600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "C";
    .port_info 1 /INPUT 4 "A";
    .port_info 2 /INPUT 4 "B";
    .port_info 3 /INPUT 2 "OP";
P_000002329828cd90 .param/l "Add" 0 3 7, C4<00>;
P_000002329828cdc8 .param/l "Div" 0 3 10, C4<11>;
P_000002329828ce00 .param/l "Mul" 0 3 9, C4<10>;
P_000002329828ce38 .param/l "Sub" 0 3 8, C4<01>;
v000002329828ce80_0 .net "A", 3 0, v000002329828d100_0;  1 drivers
v0000023298172b20_0 .net "B", 3 0, v000002329828d1a0_0;  1 drivers
v000002329828cf20_0 .var "C", 3 0;
v000002329828cfc0_0 .net "OP", 1 0, v00000232981a4090_0;  1 drivers
v000002329828d060_0 .var "Temp", 7 0;
E_000002329828a110 .event anyedge, v0000023298172b20_0, v000002329828ce80_0, v000002329828cfc0_0;
    .scope S_0000023298197790;
T_0 ;
    %wait E_000002329828a110;
    %load/vec4 v000002329828cfc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000002329828ce80_0;
    %load/vec4 v0000023298172b20_0;
    %add;
    %assign/vec4 v000002329828cf20_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000002329828ce80_0;
    %load/vec4 v0000023298172b20_0;
    %sub;
    %assign/vec4 v000002329828cf20_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000002329828ce80_0;
    %pad/u 8;
    %load/vec4 v0000023298172b20_0;
    %pad/u 8;
    %mul;
    %assign/vec4 v000002329828d060_0, 0;
    %load/vec4 v000002329828d060_0;
    %pad/u 4;
    %assign/vec4 v000002329828cf20_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000002329828ce80_0;
    %load/vec4 v0000023298172b20_0;
    %div;
    %assign/vec4 v000002329828cf20_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023298197600;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "The_output.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, v000002329828d100_0 {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, v000002329828d1a0_0 {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, v00000232981a4090_0 {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, v00000232981a3aa0_0 {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, v00000232981a3ff0_0 {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, v00000232981a3f50_0 {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, v00000232981fb290_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000232981a3f50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232981fb290_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000232981fb5b0_0, 0, 8;
    %vpi_call 2 33 "$readmemb", "memory_binary.txt", v00000232981a4130 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000023298197600;
T_2 ;
    %pushi/vec4 4, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v00000232981fb290_0;
    %inv;
    %store/vec4 v00000232981fb290_0, 0, 1;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .thread T_2;
    .scope S_0000023298197600;
T_3 ;
    %wait E_0000023298289b50;
    %ix/getv 4, v00000232981fb5b0_0;
    %load/vec4a v00000232981a4130, 4;
    %split/vec4 2;
    %store/vec4 v00000232981a4090_0, 0, 2;
    %split/vec4 4;
    %store/vec4 v000002329828d1a0_0, 0, 4;
    %store/vec4 v000002329828d100_0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023298197600;
T_4 ;
    %wait E_0000023298289a50;
    %load/vec4 v00000232981a3aa0_0;
    %load/vec4 v000002329828d100_0;
    %load/vec4 v000002329828d1a0_0;
    %add;
    %cmp/e;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002329828d100_0;
    %load/vec4 v000002329828d1a0_0;
    %add;
    %vpi_call 2 48 "$display", "Test Passed - Expected Result -> %b", S<0,vec4,u4> {1 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000232981a3ff0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002329828d100_0;
    %load/vec4 v000002329828d1a0_0;
    %add;
    %vpi_call 2 52 "$display", "Test Failed Expected Result -> %b", S<0,vec4,u4> {1 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000232981a3ff0_0, 0, 1;
    %load/vec4 v00000232981a3f50_0;
    %addi 1, 0, 16;
    %store/vec4 v00000232981a3f50_0, 0, 16;
T_4.1 ;
    %load/vec4 v00000232981fb5b0_0;
    %addi 1, 0, 8;
    %store/vec4 v00000232981fb5b0_0, 0, 8;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\\ALUTestBench.v";
    ".\\ALU.v";
