--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2464 paths analyzed, 355 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.894ns.
--------------------------------------------------------------------------------
Slack:                  13.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.774ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_6
    SLICE_X19Y13.B4      net (fanout=3)        1.254   beta_game/M_regs_q_6
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X22Y15.CX      net (fanout=3)        1.295   beta_game/M_alu_a[6]
    SLICE_X22Y15.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.774ns (2.069ns logic, 4.705ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.700ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X19Y13.B3      net (fanout=5)        1.180   M_beta_game_boardout[6]
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X22Y15.CX      net (fanout=3)        1.295   beta_game/M_alu_a[6]
    SLICE_X22Y15.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.700ns (2.069ns logic, 4.631ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.699ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X23Y16.D3      net (fanout=5)        1.302   M_beta_game_boardout[2]
    SLICE_X23Y16.D       Tilo                  0.259   beta_game/M_regs_q_5
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y13.B4      net (fanout=3)        1.302   beta_game/M_alu_a[2]
    SLICE_X18Y13.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.699ns (2.031ns logic, 4.668ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  13.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.662ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X23Y16.D3      net (fanout=5)        1.302   M_beta_game_boardout[2]
    SLICE_X23Y16.D       Tilo                  0.259   beta_game/M_regs_q_5
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y13.B4      net (fanout=3)        1.302   beta_game/M_alu_a[2]
    SLICE_X18Y13.COUT    Topcyb                0.411   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.662ns (1.994ns logic, 4.668ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  13.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.498ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.607 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X22Y13.A1      net (fanout=5)        1.394   M_beta_game_boardout[0]
    SLICE_X22Y13.A       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y14.A4      net (fanout=1)        0.471   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y14.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.498ns (2.474ns logic, 4.024ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  13.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X21Y15.B1      net (fanout=4)        1.490   M_beta_game_boardout[3]
    SLICE_X21Y15.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X22Y14.DX      net (fanout=4)        0.662   beta_game/M_alu_a[3]
    SLICE_X22Y14.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.553ns (2.242ns logic, 4.311ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  13.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.544ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X21Y15.B1      net (fanout=4)        1.490   M_beta_game_boardout[3]
    SLICE_X21Y15.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y13.B5      net (fanout=4)        0.864   beta_game/M_alu_a[3]
    SLICE_X18Y13.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.544ns (2.126ns logic, 4.418ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  13.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.507ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X21Y15.B1      net (fanout=4)        1.490   M_beta_game_boardout[3]
    SLICE_X21Y15.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X18Y13.B5      net (fanout=4)        0.864   beta_game/M_alu_a[3]
    SLICE_X18Y13.COUT    Topcyb                0.411   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (2.089ns logic, 4.418ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  13.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.301ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.607 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.DQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X23Y16.D3      net (fanout=5)        1.302   M_beta_game_boardout[2]
    SLICE_X23Y16.D       Tilo                  0.259   beta_game/M_regs_q_5
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X22Y14.CX      net (fanout=3)        0.680   beta_game/M_alu_a[2]
    SLICE_X22Y14.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.160ns logic, 4.141ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  13.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.346ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X22Y13.B2      net (fanout=2)        1.003   beta_game/M_regs_q_8
    SLICE_X22Y13.B       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X22Y16.AX      net (fanout=4)        1.246   beta_game/M_alu_a[8]
    SLICE_X22Y16.BMUX    Taxb                  0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.346ns (1.944ns logic, 4.402ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  13.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.254ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X21Y14.B3      net (fanout=4)        1.010   M_beta_game_boardout[1]
    SLICE_X21Y14.B       Tilo                  0.259   beta_game/M_alu_b[2]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y13.A2      net (fanout=4)        1.102   beta_game/M_alu_a[1]
    SLICE_X18Y13.COUT    Topcya                0.495   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.254ns (2.078ns logic, 4.176ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X21Y14.B3      net (fanout=4)        1.010   M_beta_game_boardout[1]
    SLICE_X21Y14.B       Tilo                  0.259   beta_game/M_alu_b[2]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y13.A2      net (fanout=4)        1.102   beta_game/M_alu_a[1]
    SLICE_X18Y13.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (2.055ns logic, 4.176ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.214ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.CQ      Tcko                  0.430   beta_game/M_levels_mux_out[11]
                                                       beta_game/level/M_regs_q_4
    SLICE_X21Y17.D1      net (fanout=12)       0.571   beta_game/M_levels_mux_out[11]
    SLICE_X21Y17.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X22Y15.AX      net (fanout=3)        1.271   beta_game/M_alu_a[4]
    SLICE_X22Y15.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.214ns (2.216ns logic, 3.998ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  13.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.121ns (Levels of Logic = 7)
  Clock Path Skew:      -0.083ns (0.607 - 0.690)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.BQ      Tcko                  0.525   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X22Y13.A2      net (fanout=3)        0.922   beta_game/M_regs_q_0
    SLICE_X22Y13.A       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X22Y14.A4      net (fanout=1)        0.471   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X22Y14.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.121ns (2.569ns logic, 3.552ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  13.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.178ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_6
    SLICE_X19Y13.B4      net (fanout=3)        1.254   beta_game/M_regs_q_6
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y13.D2      net (fanout=3)        0.942   beta_game/M_alu_a[6]
    SLICE_X18Y13.COUT    Topcyd                0.335   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi3
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.178ns (1.918ns logic, 4.260ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  13.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X22Y13.B2      net (fanout=2)        1.003   beta_game/M_regs_q_8
    SLICE_X22Y13.B       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y14.A2      net (fanout=4)        1.193   beta_game/M_alu_a[8]
    SLICE_X18Y14.DMUX    Topad                 0.671   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi4
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (1.963ns logic, 4.257ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  13.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.090ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.607 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X21Y14.B3      net (fanout=4)        1.010   M_beta_game_boardout[1]
    SLICE_X21Y14.B       Tilo                  0.259   beta_game/M_alu_b[2]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X22Y14.BX      net (fanout=4)        0.698   beta_game/M_alu_a[1]
    SLICE_X22Y14.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.090ns (2.223ns logic, 3.867ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  13.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.197ns (Levels of Logic = 4)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X22Y13.B2      net (fanout=2)        1.003   beta_game/M_regs_q_8
    SLICE_X22Y13.B       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X18Y14.A2      net (fanout=4)        1.193   beta_game/M_alu_a[8]
    SLICE_X18Y14.DMUX    Topad                 0.648   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<4>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.940ns logic, 4.257ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  13.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.AQ      Tcko                  0.525   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_3
    SLICE_X21Y15.B1      net (fanout=4)        1.490   M_beta_game_boardout[3]
    SLICE_X21Y15.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a101
    SLICE_X20Y14.B2      net (fanout=4)        0.933   beta_game/M_alu_a[3]
    SLICE_X20Y14.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X20Y15.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X20Y15.BMUX    Tcinb                 0.286   beta_game/M_alu_b[4]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X20Y13.B3      net (fanout=3)        0.671   a[15]_b[15]_equal_1_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (2.180ns logic, 4.011ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  13.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.133ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.296 - 0.318)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_6
    SLICE_X19Y13.B4      net (fanout=3)        1.254   beta_game/M_regs_q_6
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y13.D2      net (fanout=3)        0.942   beta_game/M_alu_a[6]
    SLICE_X18Y13.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.133ns (1.873ns logic, 4.260ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  13.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_6 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.046ns (Levels of Logic = 5)
  Clock Path Skew:      -0.085ns (0.607 - 0.692)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_6 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y15.BQ      Tcko                  0.430   beta_game/M_regs_q_7
                                                       beta_game/level/M_regs_q_6
    SLICE_X19Y13.B4      net (fanout=3)        1.254   beta_game/M_regs_q_6
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X22Y15.CX      net (fanout=3)        1.295   beta_game/M_alu_a[6]
    SLICE_X22Y15.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.046ns (1.810ns logic, 4.236ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  13.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_2
    SLICE_X23Y16.D2      net (fanout=3)        0.756   beta_game/M_regs_q_2
    SLICE_X23Y16.D       Tilo                  0.259   beta_game/M_regs_q_5
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y13.B4      net (fanout=3)        1.302   beta_game/M_alu_a[2]
    SLICE_X18Y13.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (2.031ns logic, 4.122ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  13.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.008ns (Levels of Logic = 7)
  Clock Path Skew:      -0.080ns (0.607 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y14.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X21Y14.A6      net (fanout=5)        0.578   M_beta_game_boardout[0]
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_b[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X22Y14.A1      net (fanout=3)        0.750   beta_game/M_alu_a[0]
    SLICE_X22Y14.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.008ns (2.521ns logic, 3.487ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  13.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.116ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y16.AQ      Tcko                  0.430   beta_game/M_regs_q_5
                                                       beta_game/level/M_regs_q_2
    SLICE_X23Y16.D2      net (fanout=3)        0.756   beta_game/M_regs_q_2
    SLICE_X23Y16.D       Tilo                  0.259   beta_game/M_regs_q_5
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y13.B4      net (fanout=3)        1.302   beta_game/M_alu_a[2]
    SLICE_X18Y13.COUT    Topcyb                0.411   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.116ns (1.994ns logic, 4.122ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  13.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.104ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X19Y13.B3      net (fanout=5)        1.180   M_beta_game_boardout[6]
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y13.D2      net (fanout=3)        0.942   beta_game/M_alu_a[6]
    SLICE_X18Y13.COUT    Topcyd                0.335   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi3
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.104ns (1.918ns logic, 4.186ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  13.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.956ns (Levels of Logic = 7)
  Clock Path Skew:      -0.083ns (0.607 - 0.690)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.BQ      Tcko                  0.525   beta_game/M_regs_q_1
                                                       beta_game/level/M_regs_q_0
    SLICE_X21Y14.A5      net (fanout=3)        0.431   beta_game/M_regs_q_0
    SLICE_X21Y14.A       Tilo                  0.259   beta_game/M_alu_b[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X22Y14.A1      net (fanout=3)        0.750   beta_game/M_alu_a[0]
    SLICE_X22Y14.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X22Y15.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X22Y15.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.956ns (2.616ns logic, 3.340ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  13.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.059ns (Levels of Logic = 5)
  Clock Path Skew:      0.032ns (0.663 - 0.631)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X19Y13.B3      net (fanout=5)        1.180   M_beta_game_boardout[6]
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X18Y13.D2      net (fanout=3)        0.942   beta_game/M_alu_a[6]
    SLICE_X18Y13.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X18Y14.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X18Y14.DMUX    Tcind                 0.267   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X20Y13.B2      net (fanout=3)        1.147   a[15]_b[15]_LessThan_3_o
    SLICE_X20Y13.B       Tilo                  0.254   beta_game/M_regs_q_1
                                                       beta_game/alu/Mmux_out28
    SLICE_X19Y14.A4      net (fanout=1)        0.914   beta_game/M_alu_out[0]
    SLICE_X19Y14.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.059ns (1.873ns logic, 4.186ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  13.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_4 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.CQ      Tcko                  0.525   M_beta_game_boardout[5]
                                                       beta_game/board/M_regs_q_4
    SLICE_X21Y17.D5      net (fanout=5)        0.260   M_beta_game_boardout[4]
    SLICE_X21Y17.D       Tilo                  0.259   beta_game/M_levels_mux_out[11]
                                                       beta_game/Mmux_M_alu_a111
    SLICE_X22Y15.AX      net (fanout=3)        1.271   beta_game/M_alu_a[4]
    SLICE_X22Y15.COUT    Taxcy                 0.281   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.998ns (2.311ns logic, 3.687ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  13.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_6 (FF)
  Destination:          beta_game/level/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.302 - 0.319)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_6 to beta_game/level/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.AQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_6
    SLICE_X19Y13.B3      net (fanout=5)        1.180   M_beta_game_boardout[6]
    SLICE_X19Y13.B       Tilo                  0.259   M_game_state_q_FSM_FFd3_1
                                                       beta_game/Mmux_M_alu_a131
    SLICE_X22Y15.CX      net (fanout=3)        1.295   beta_game/M_alu_a[6]
    SLICE_X22Y15.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X22Y16.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X22Y16.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.CLK     Tas                   0.373   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
                                                       beta_game/level/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.972ns (1.810ns logic, 4.162ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.955ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y17.CQ      Tcko                  0.430   M_beta_game_boardout[9]
                                                       beta_game/board/M_regs_q_8
    SLICE_X22Y13.B6      net (fanout=4)        0.612   M_beta_game_boardout[8]
    SLICE_X22Y13.B       Tilo                  0.235   beta_game/M_alu_b[6]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X22Y16.AX      net (fanout=4)        1.246   beta_game/M_alu_a[8]
    SLICE_X22Y16.BMUX    Taxb                  0.310   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X21Y17.C4      net (fanout=1)        0.785   beta_game/alu/M_add_out[9]
    SLICE_X21Y17.CMUX    Tilo                  0.337   beta_game/M_levels_mux_out[11]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X21Y16.C2      net (fanout=1)        0.899   beta_game/alu/N57
    SLICE_X21Y16.C       Tilo                  0.259   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X23Y17.D5      net (fanout=1)        0.469   beta_game/M_alu_out[9]
    SLICE_X23Y17.CLK     Tas                   0.373   M_beta_game_boardout[9]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.955ns (1.944ns logic, 4.011ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: blink/M_ctr_q_0/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: blink/M_ctr_q_1/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: blink/M_ctr_q_2/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: blink/M_ctr_q_3/CK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: blink/M_ctr_q_4/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: blink/M_ctr_q_5/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: blink/M_ctr_q_6/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: blink/M_ctr_q_7/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: blink/M_ctr_q_8/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: blink/M_ctr_q_9/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: blink/M_ctr_q_10/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: blink/M_ctr_q_11/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[15]/CLK
  Logical resource: blink/M_ctr_q_12/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[15]/CLK
  Logical resource: blink/M_ctr_q_13/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[15]/CLK
  Logical resource: blink/M_ctr_q_14/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[15]/CLK
  Logical resource: blink/M_ctr_q_15/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_16/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_17/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_18/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_19/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_20/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_21/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_22/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_23/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_24/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_25/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_26/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_27/CK
  Location pin: SLICE_X8Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: beta_game/M_regs_q_1/CLK
  Logical resource: beta_game/level/M_regs_q_0/CK
  Location pin: SLICE_X20Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.894|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2464 paths, 0 nets, and 406 connections

Design statistics:
   Minimum period:   6.894ns{1}   (Maximum frequency: 145.054MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec  2 22:25:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



