// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        input_1_V_data_0_V_dout,
        input_1_V_data_0_V_empty_n,
        input_1_V_data_0_V_read,
        input_1_V_data_1_V_dout,
        input_1_V_data_1_V_empty_n,
        input_1_V_data_1_V_read,
        input_1_V_data_2_V_dout,
        input_1_V_data_2_V_empty_n,
        input_1_V_data_2_V_read,
        input_1_V_data_3_V_dout,
        input_1_V_data_3_V_empty_n,
        input_1_V_data_3_V_read,
        input_1_V_data_4_V_dout,
        input_1_V_data_4_V_empty_n,
        input_1_V_data_4_V_read,
        input_1_V_data_5_V_dout,
        input_1_V_data_5_V_empty_n,
        input_1_V_data_5_V_read,
        input_1_V_data_6_V_dout,
        input_1_V_data_6_V_empty_n,
        input_1_V_data_6_V_read,
        input_1_V_data_7_V_dout,
        input_1_V_data_7_V_empty_n,
        input_1_V_data_7_V_read,
        input_1_V_data_8_V_dout,
        input_1_V_data_8_V_empty_n,
        input_1_V_data_8_V_read,
        input_1_V_data_9_V_dout,
        input_1_V_data_9_V_empty_n,
        input_1_V_data_9_V_read,
        input_1_V_data_10_V_dout,
        input_1_V_data_10_V_empty_n,
        input_1_V_data_10_V_read,
        input_1_V_data_11_V_dout,
        input_1_V_data_11_V_empty_n,
        input_1_V_data_11_V_read,
        input_1_V_data_12_V_dout,
        input_1_V_data_12_V_empty_n,
        input_1_V_data_12_V_read,
        input_1_V_data_13_V_dout,
        input_1_V_data_13_V_empty_n,
        input_1_V_data_13_V_read,
        input_1_V_data_14_V_dout,
        input_1_V_data_14_V_empty_n,
        input_1_V_data_14_V_read,
        input_1_V_data_15_V_dout,
        input_1_V_data_15_V_empty_n,
        input_1_V_data_15_V_read,
        input_1_V_data_16_V_dout,
        input_1_V_data_16_V_empty_n,
        input_1_V_data_16_V_read,
        input_1_V_data_17_V_dout,
        input_1_V_data_17_V_empty_n,
        input_1_V_data_17_V_read,
        input_1_V_data_18_V_dout,
        input_1_V_data_18_V_empty_n,
        input_1_V_data_18_V_read,
        input_1_V_data_19_V_dout,
        input_1_V_data_19_V_empty_n,
        input_1_V_data_19_V_read,
        input_1_V_data_20_V_dout,
        input_1_V_data_20_V_empty_n,
        input_1_V_data_20_V_read,
        input_1_V_data_21_V_dout,
        input_1_V_data_21_V_empty_n,
        input_1_V_data_21_V_read,
        input_1_V_data_22_V_dout,
        input_1_V_data_22_V_empty_n,
        input_1_V_data_22_V_read,
        input_1_V_data_23_V_dout,
        input_1_V_data_23_V_empty_n,
        input_1_V_data_23_V_read,
        input_1_V_data_24_V_dout,
        input_1_V_data_24_V_empty_n,
        input_1_V_data_24_V_read,
        input_1_V_data_25_V_dout,
        input_1_V_data_25_V_empty_n,
        input_1_V_data_25_V_read,
        input_1_V_data_26_V_dout,
        input_1_V_data_26_V_empty_n,
        input_1_V_data_26_V_read,
        input_1_V_data_27_V_dout,
        input_1_V_data_27_V_empty_n,
        input_1_V_data_27_V_read,
        input_1_V_data_28_V_dout,
        input_1_V_data_28_V_empty_n,
        input_1_V_data_28_V_read,
        input_1_V_data_29_V_dout,
        input_1_V_data_29_V_empty_n,
        input_1_V_data_29_V_read,
        input_1_V_data_30_V_dout,
        input_1_V_data_30_V_empty_n,
        input_1_V_data_30_V_read,
        input_1_V_data_31_V_dout,
        input_1_V_data_31_V_empty_n,
        input_1_V_data_31_V_read,
        layer2_out_V_data_V_din,
        layer2_out_V_data_V_full_n,
        layer2_out_V_data_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [31:0] input_1_V_data_0_V_dout;
input   input_1_V_data_0_V_empty_n;
output   input_1_V_data_0_V_read;
input  [31:0] input_1_V_data_1_V_dout;
input   input_1_V_data_1_V_empty_n;
output   input_1_V_data_1_V_read;
input  [31:0] input_1_V_data_2_V_dout;
input   input_1_V_data_2_V_empty_n;
output   input_1_V_data_2_V_read;
input  [31:0] input_1_V_data_3_V_dout;
input   input_1_V_data_3_V_empty_n;
output   input_1_V_data_3_V_read;
input  [31:0] input_1_V_data_4_V_dout;
input   input_1_V_data_4_V_empty_n;
output   input_1_V_data_4_V_read;
input  [31:0] input_1_V_data_5_V_dout;
input   input_1_V_data_5_V_empty_n;
output   input_1_V_data_5_V_read;
input  [31:0] input_1_V_data_6_V_dout;
input   input_1_V_data_6_V_empty_n;
output   input_1_V_data_6_V_read;
input  [31:0] input_1_V_data_7_V_dout;
input   input_1_V_data_7_V_empty_n;
output   input_1_V_data_7_V_read;
input  [31:0] input_1_V_data_8_V_dout;
input   input_1_V_data_8_V_empty_n;
output   input_1_V_data_8_V_read;
input  [31:0] input_1_V_data_9_V_dout;
input   input_1_V_data_9_V_empty_n;
output   input_1_V_data_9_V_read;
input  [31:0] input_1_V_data_10_V_dout;
input   input_1_V_data_10_V_empty_n;
output   input_1_V_data_10_V_read;
input  [31:0] input_1_V_data_11_V_dout;
input   input_1_V_data_11_V_empty_n;
output   input_1_V_data_11_V_read;
input  [31:0] input_1_V_data_12_V_dout;
input   input_1_V_data_12_V_empty_n;
output   input_1_V_data_12_V_read;
input  [31:0] input_1_V_data_13_V_dout;
input   input_1_V_data_13_V_empty_n;
output   input_1_V_data_13_V_read;
input  [31:0] input_1_V_data_14_V_dout;
input   input_1_V_data_14_V_empty_n;
output   input_1_V_data_14_V_read;
input  [31:0] input_1_V_data_15_V_dout;
input   input_1_V_data_15_V_empty_n;
output   input_1_V_data_15_V_read;
input  [31:0] input_1_V_data_16_V_dout;
input   input_1_V_data_16_V_empty_n;
output   input_1_V_data_16_V_read;
input  [31:0] input_1_V_data_17_V_dout;
input   input_1_V_data_17_V_empty_n;
output   input_1_V_data_17_V_read;
input  [31:0] input_1_V_data_18_V_dout;
input   input_1_V_data_18_V_empty_n;
output   input_1_V_data_18_V_read;
input  [31:0] input_1_V_data_19_V_dout;
input   input_1_V_data_19_V_empty_n;
output   input_1_V_data_19_V_read;
input  [31:0] input_1_V_data_20_V_dout;
input   input_1_V_data_20_V_empty_n;
output   input_1_V_data_20_V_read;
input  [31:0] input_1_V_data_21_V_dout;
input   input_1_V_data_21_V_empty_n;
output   input_1_V_data_21_V_read;
input  [31:0] input_1_V_data_22_V_dout;
input   input_1_V_data_22_V_empty_n;
output   input_1_V_data_22_V_read;
input  [31:0] input_1_V_data_23_V_dout;
input   input_1_V_data_23_V_empty_n;
output   input_1_V_data_23_V_read;
input  [31:0] input_1_V_data_24_V_dout;
input   input_1_V_data_24_V_empty_n;
output   input_1_V_data_24_V_read;
input  [31:0] input_1_V_data_25_V_dout;
input   input_1_V_data_25_V_empty_n;
output   input_1_V_data_25_V_read;
input  [31:0] input_1_V_data_26_V_dout;
input   input_1_V_data_26_V_empty_n;
output   input_1_V_data_26_V_read;
input  [31:0] input_1_V_data_27_V_dout;
input   input_1_V_data_27_V_empty_n;
output   input_1_V_data_27_V_read;
input  [31:0] input_1_V_data_28_V_dout;
input   input_1_V_data_28_V_empty_n;
output   input_1_V_data_28_V_read;
input  [31:0] input_1_V_data_29_V_dout;
input   input_1_V_data_29_V_empty_n;
output   input_1_V_data_29_V_read;
input  [31:0] input_1_V_data_30_V_dout;
input   input_1_V_data_30_V_empty_n;
output   input_1_V_data_30_V_read;
input  [31:0] input_1_V_data_31_V_dout;
input   input_1_V_data_31_V_empty_n;
output   input_1_V_data_31_V_read;
output  [31:0] layer2_out_V_data_V_din;
input   layer2_out_V_data_V_full_n;
output   layer2_out_V_data_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    myproject_Block_preheader_i_i_033_proc45_U0_ap_start;
wire    myproject_Block_preheader_i_i_033_proc45_U0_ap_done;
wire    myproject_Block_preheader_i_i_033_proc45_U0_ap_continue;
wire    myproject_Block_preheader_i_i_033_proc45_U0_ap_idle;
wire    myproject_Block_preheader_i_i_033_proc45_U0_ap_ready;
wire    myproject_Block_preheader_i_i_033_proc45_U0_start_out;
wire    myproject_Block_preheader_i_i_033_proc45_U0_start_write;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read;
wire    myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read;
wire   [31:0] myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din;
wire    myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write;
wire    myproject_Loop_1_proc_U0_ap_start;
wire    myproject_Loop_1_proc_U0_ap_done;
wire    myproject_Loop_1_proc_U0_ap_continue;
wire    myproject_Loop_1_proc_U0_ap_idle;
wire    myproject_Loop_1_proc_U0_ap_ready;
wire    myproject_Loop_1_proc_U0_tmpdata1_data_V_read;
wire   [31:0] myproject_Loop_1_proc_U0_ap_return;
wire    ap_channel_done_p_Val2_loc_channel;
wire    p_Val2_loc_channel_full_n;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready;
wire   [31:0] myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write;
wire    ap_sync_continue;
wire    tmpdata1_data_V_channel_full_n;
wire   [31:0] tmpdata1_data_V_channel_dout;
wire    tmpdata1_data_V_channel_empty_n;
wire   [31:0] p_Val2_loc_channel_dout;
wire    p_Val2_loc_channel_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_myproject_Loop_1_proc_U0_din;
wire    start_for_myproject_Loop_1_proc_U0_full_n;
wire   [0:0] start_for_myproject_Loop_1_proc_U0_dout;
wire    start_for_myproject_Loop_1_proc_U0_empty_n;
wire    myproject_Loop_1_proc_U0_start_full_n;
wire    myproject_Loop_1_proc_U0_start_write;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n;
wire    myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write;

myproject_Block_preheader_i_i_033_proc45 myproject_Block_preheader_i_i_033_proc45_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_Block_preheader_i_i_033_proc45_U0_ap_start),
    .start_full_n(start_for_myproject_Loop_1_proc_U0_full_n),
    .ap_done(myproject_Block_preheader_i_i_033_proc45_U0_ap_done),
    .ap_continue(myproject_Block_preheader_i_i_033_proc45_U0_ap_continue),
    .ap_idle(myproject_Block_preheader_i_i_033_proc45_U0_ap_idle),
    .ap_ready(myproject_Block_preheader_i_i_033_proc45_U0_ap_ready),
    .start_out(myproject_Block_preheader_i_i_033_proc45_U0_start_out),
    .start_write(myproject_Block_preheader_i_i_033_proc45_U0_start_write),
    .input_1_V_data_0_V_dout(input_1_V_data_0_V_dout),
    .input_1_V_data_0_V_empty_n(input_1_V_data_0_V_empty_n),
    .input_1_V_data_0_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read),
    .input_1_V_data_1_V_dout(input_1_V_data_1_V_dout),
    .input_1_V_data_1_V_empty_n(input_1_V_data_1_V_empty_n),
    .input_1_V_data_1_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read),
    .input_1_V_data_2_V_dout(input_1_V_data_2_V_dout),
    .input_1_V_data_2_V_empty_n(input_1_V_data_2_V_empty_n),
    .input_1_V_data_2_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read),
    .input_1_V_data_3_V_dout(input_1_V_data_3_V_dout),
    .input_1_V_data_3_V_empty_n(input_1_V_data_3_V_empty_n),
    .input_1_V_data_3_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read),
    .input_1_V_data_4_V_dout(input_1_V_data_4_V_dout),
    .input_1_V_data_4_V_empty_n(input_1_V_data_4_V_empty_n),
    .input_1_V_data_4_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read),
    .input_1_V_data_5_V_dout(input_1_V_data_5_V_dout),
    .input_1_V_data_5_V_empty_n(input_1_V_data_5_V_empty_n),
    .input_1_V_data_5_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read),
    .input_1_V_data_6_V_dout(input_1_V_data_6_V_dout),
    .input_1_V_data_6_V_empty_n(input_1_V_data_6_V_empty_n),
    .input_1_V_data_6_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read),
    .input_1_V_data_7_V_dout(input_1_V_data_7_V_dout),
    .input_1_V_data_7_V_empty_n(input_1_V_data_7_V_empty_n),
    .input_1_V_data_7_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read),
    .input_1_V_data_8_V_dout(input_1_V_data_8_V_dout),
    .input_1_V_data_8_V_empty_n(input_1_V_data_8_V_empty_n),
    .input_1_V_data_8_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read),
    .input_1_V_data_9_V_dout(input_1_V_data_9_V_dout),
    .input_1_V_data_9_V_empty_n(input_1_V_data_9_V_empty_n),
    .input_1_V_data_9_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read),
    .input_1_V_data_10_V_dout(input_1_V_data_10_V_dout),
    .input_1_V_data_10_V_empty_n(input_1_V_data_10_V_empty_n),
    .input_1_V_data_10_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read),
    .input_1_V_data_11_V_dout(input_1_V_data_11_V_dout),
    .input_1_V_data_11_V_empty_n(input_1_V_data_11_V_empty_n),
    .input_1_V_data_11_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read),
    .input_1_V_data_12_V_dout(input_1_V_data_12_V_dout),
    .input_1_V_data_12_V_empty_n(input_1_V_data_12_V_empty_n),
    .input_1_V_data_12_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read),
    .input_1_V_data_13_V_dout(input_1_V_data_13_V_dout),
    .input_1_V_data_13_V_empty_n(input_1_V_data_13_V_empty_n),
    .input_1_V_data_13_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read),
    .input_1_V_data_14_V_dout(input_1_V_data_14_V_dout),
    .input_1_V_data_14_V_empty_n(input_1_V_data_14_V_empty_n),
    .input_1_V_data_14_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read),
    .input_1_V_data_15_V_dout(input_1_V_data_15_V_dout),
    .input_1_V_data_15_V_empty_n(input_1_V_data_15_V_empty_n),
    .input_1_V_data_15_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read),
    .input_1_V_data_16_V_dout(input_1_V_data_16_V_dout),
    .input_1_V_data_16_V_empty_n(input_1_V_data_16_V_empty_n),
    .input_1_V_data_16_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read),
    .input_1_V_data_17_V_dout(input_1_V_data_17_V_dout),
    .input_1_V_data_17_V_empty_n(input_1_V_data_17_V_empty_n),
    .input_1_V_data_17_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read),
    .input_1_V_data_18_V_dout(input_1_V_data_18_V_dout),
    .input_1_V_data_18_V_empty_n(input_1_V_data_18_V_empty_n),
    .input_1_V_data_18_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read),
    .input_1_V_data_19_V_dout(input_1_V_data_19_V_dout),
    .input_1_V_data_19_V_empty_n(input_1_V_data_19_V_empty_n),
    .input_1_V_data_19_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read),
    .input_1_V_data_20_V_dout(input_1_V_data_20_V_dout),
    .input_1_V_data_20_V_empty_n(input_1_V_data_20_V_empty_n),
    .input_1_V_data_20_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read),
    .input_1_V_data_21_V_dout(input_1_V_data_21_V_dout),
    .input_1_V_data_21_V_empty_n(input_1_V_data_21_V_empty_n),
    .input_1_V_data_21_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read),
    .input_1_V_data_22_V_dout(input_1_V_data_22_V_dout),
    .input_1_V_data_22_V_empty_n(input_1_V_data_22_V_empty_n),
    .input_1_V_data_22_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read),
    .input_1_V_data_23_V_dout(input_1_V_data_23_V_dout),
    .input_1_V_data_23_V_empty_n(input_1_V_data_23_V_empty_n),
    .input_1_V_data_23_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read),
    .input_1_V_data_24_V_dout(input_1_V_data_24_V_dout),
    .input_1_V_data_24_V_empty_n(input_1_V_data_24_V_empty_n),
    .input_1_V_data_24_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read),
    .input_1_V_data_25_V_dout(input_1_V_data_25_V_dout),
    .input_1_V_data_25_V_empty_n(input_1_V_data_25_V_empty_n),
    .input_1_V_data_25_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read),
    .input_1_V_data_26_V_dout(input_1_V_data_26_V_dout),
    .input_1_V_data_26_V_empty_n(input_1_V_data_26_V_empty_n),
    .input_1_V_data_26_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read),
    .input_1_V_data_27_V_dout(input_1_V_data_27_V_dout),
    .input_1_V_data_27_V_empty_n(input_1_V_data_27_V_empty_n),
    .input_1_V_data_27_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read),
    .input_1_V_data_28_V_dout(input_1_V_data_28_V_dout),
    .input_1_V_data_28_V_empty_n(input_1_V_data_28_V_empty_n),
    .input_1_V_data_28_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read),
    .input_1_V_data_29_V_dout(input_1_V_data_29_V_dout),
    .input_1_V_data_29_V_empty_n(input_1_V_data_29_V_empty_n),
    .input_1_V_data_29_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read),
    .input_1_V_data_30_V_dout(input_1_V_data_30_V_dout),
    .input_1_V_data_30_V_empty_n(input_1_V_data_30_V_empty_n),
    .input_1_V_data_30_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read),
    .input_1_V_data_31_V_dout(input_1_V_data_31_V_dout),
    .input_1_V_data_31_V_empty_n(input_1_V_data_31_V_empty_n),
    .input_1_V_data_31_V_read(myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read),
    .tmpdata1_data_V_din(myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din),
    .tmpdata1_data_V_full_n(tmpdata1_data_V_channel_full_n),
    .tmpdata1_data_V_write(myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write)
);

myproject_Loop_1_proc myproject_Loop_1_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_Loop_1_proc_U0_ap_start),
    .ap_done(myproject_Loop_1_proc_U0_ap_done),
    .ap_continue(myproject_Loop_1_proc_U0_ap_continue),
    .ap_idle(myproject_Loop_1_proc_U0_ap_idle),
    .ap_ready(myproject_Loop_1_proc_U0_ap_ready),
    .tmpdata1_data_V_dout(tmpdata1_data_V_channel_dout),
    .tmpdata1_data_V_empty_n(tmpdata1_data_V_channel_empty_n),
    .tmpdata1_data_V_read(myproject_Loop_1_proc_U0_tmpdata1_data_V_read),
    .ap_return(myproject_Loop_1_proc_U0_ap_return)
);

myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start),
    .ap_done(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done),
    .ap_continue(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue),
    .ap_idle(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle),
    .ap_ready(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready),
    .p_read(p_Val2_loc_channel_dout),
    .layer2_out_V_data_V_din(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din),
    .layer2_out_V_data_V_full_n(layer2_out_V_data_V_full_n),
    .layer2_out_V_data_V_write(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write)
);

fifo_w32_d32_A tmpdata1_data_V_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_din),
    .if_full_n(tmpdata1_data_V_channel_full_n),
    .if_write(myproject_Block_preheader_i_i_033_proc45_U0_tmpdata1_data_V_write),
    .if_dout(tmpdata1_data_V_channel_dout),
    .if_empty_n(tmpdata1_data_V_channel_empty_n),
    .if_read(myproject_Loop_1_proc_U0_tmpdata1_data_V_read)
);

fifo_w32_d2_A p_Val2_loc_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_Loop_1_proc_U0_ap_return),
    .if_full_n(p_Val2_loc_channel_full_n),
    .if_write(myproject_Loop_1_proc_U0_ap_done),
    .if_dout(p_Val2_loc_channel_dout),
    .if_empty_n(p_Val2_loc_channel_empty_n),
    .if_read(myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_ready)
);

start_for_myproject_Loop_1_proc_U0 start_for_myproject_Loop_1_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_myproject_Loop_1_proc_U0_din),
    .if_full_n(start_for_myproject_Loop_1_proc_U0_full_n),
    .if_write(myproject_Block_preheader_i_i_033_proc45_U0_start_write),
    .if_dout(start_for_myproject_Loop_1_proc_U0_dout),
    .if_empty_n(start_for_myproject_Loop_1_proc_U0_empty_n),
    .if_read(myproject_Loop_1_proc_U0_ap_ready)
);

assign ap_channel_done_p_Val2_loc_channel = myproject_Loop_1_proc_U0_ap_done;

assign ap_done = myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;

assign ap_idle = (myproject_Loop_1_proc_U0_ap_idle & myproject_Block_preheader_i_i_033_proc45_U0_ap_idle & myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_idle & (p_Val2_loc_channel_empty_n ^ 1'b1));

assign ap_ready = myproject_Block_preheader_i_i_033_proc45_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_done;

assign ap_sync_ready = myproject_Block_preheader_i_i_033_proc45_U0_ap_ready;

assign input_1_V_data_0_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_0_V_read;

assign input_1_V_data_10_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_10_V_read;

assign input_1_V_data_11_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_11_V_read;

assign input_1_V_data_12_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_12_V_read;

assign input_1_V_data_13_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_13_V_read;

assign input_1_V_data_14_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_14_V_read;

assign input_1_V_data_15_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_15_V_read;

assign input_1_V_data_16_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_16_V_read;

assign input_1_V_data_17_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_17_V_read;

assign input_1_V_data_18_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_18_V_read;

assign input_1_V_data_19_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_19_V_read;

assign input_1_V_data_1_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_1_V_read;

assign input_1_V_data_20_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_20_V_read;

assign input_1_V_data_21_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_21_V_read;

assign input_1_V_data_22_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_22_V_read;

assign input_1_V_data_23_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_23_V_read;

assign input_1_V_data_24_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_24_V_read;

assign input_1_V_data_25_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_25_V_read;

assign input_1_V_data_26_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_26_V_read;

assign input_1_V_data_27_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_27_V_read;

assign input_1_V_data_28_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_28_V_read;

assign input_1_V_data_29_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_29_V_read;

assign input_1_V_data_2_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_2_V_read;

assign input_1_V_data_30_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_30_V_read;

assign input_1_V_data_31_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_31_V_read;

assign input_1_V_data_3_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_3_V_read;

assign input_1_V_data_4_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_4_V_read;

assign input_1_V_data_5_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_5_V_read;

assign input_1_V_data_6_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_6_V_read;

assign input_1_V_data_7_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_7_V_read;

assign input_1_V_data_8_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_8_V_read;

assign input_1_V_data_9_V_read = myproject_Block_preheader_i_i_033_proc45_U0_input_1_V_data_9_V_read;

assign layer2_out_V_data_V_din = myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_din;

assign layer2_out_V_data_V_write = myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_layer2_out_V_data_V_write;

assign myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_continue = ap_continue;

assign myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_ap_start = p_Val2_loc_channel_empty_n;

assign myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_full_n = 1'b1;

assign myproject_Block_dot_product_array_array_ap_fixed_1u_config2_exit_proc_U0_start_write = 1'b0;

assign myproject_Block_preheader_i_i_033_proc45_U0_ap_continue = 1'b1;

assign myproject_Block_preheader_i_i_033_proc45_U0_ap_start = ap_start;

assign myproject_Loop_1_proc_U0_ap_continue = p_Val2_loc_channel_full_n;

assign myproject_Loop_1_proc_U0_ap_start = start_for_myproject_Loop_1_proc_U0_empty_n;

assign myproject_Loop_1_proc_U0_start_full_n = 1'b1;

assign myproject_Loop_1_proc_U0_start_write = 1'b0;

assign start_for_myproject_Loop_1_proc_U0_din = 1'b1;

endmodule //myproject
