Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Jan 18 14:41:35 2026
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     65          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               49          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1707)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1707)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR1/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR2/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR3/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR4/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Ins_EDGEDTCTR5/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Cnt/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_sequential_currentState_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/PwmRed/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR1/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR2/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR3/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR4/Pres/clkCnt_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Inst_SYNCHRNZR5/Pres/clkCnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.678        0.000                      0                  720        0.261        0.000                      0                  720        4.500        0.000                       0                   361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.678        0.000                      0                  720        0.261        0.000                      0                  720        4.500        0.000                       0                   361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.828ns (17.044%)  route 4.030ns (82.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.704     5.307    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q
                         net (fo=2, routed)           0.956     6.719    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]
    SLICE_X4Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.843 f  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2/O
                         net (fo=1, routed)           1.032     7.875    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.999 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3/O
                         net (fo=2, routed)           0.859     8.857    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     8.981 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3/O
                         net (fo=24, routed)          1.184    10.165    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.586    15.009    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.842    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.828ns (17.044%)  route 4.030ns (82.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.704     5.307    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q
                         net (fo=2, routed)           0.956     6.719    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]
    SLICE_X4Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.843 f  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2/O
                         net (fo=1, routed)           1.032     7.875    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.999 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3/O
                         net (fo=2, routed)           0.859     8.857    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     8.981 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3/O
                         net (fo=24, routed)          1.184    10.165    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.586    15.009    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.842    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.828ns (17.044%)  route 4.030ns (82.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.704     5.307    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q
                         net (fo=2, routed)           0.956     6.719    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]
    SLICE_X4Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.843 f  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2/O
                         net (fo=1, routed)           1.032     7.875    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.999 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3/O
                         net (fo=2, routed)           0.859     8.857    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     8.981 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3/O
                         net (fo=24, routed)          1.184    10.165    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.586    15.009    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.842    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.828ns (17.044%)  route 4.030ns (82.956%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.704     5.307    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.456     5.763 f  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]/Q
                         net (fo=2, routed)           0.956     6.719    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[16]
    SLICE_X4Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.843 f  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2/O
                         net (fo=1, routed)           1.032     7.875    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_9__2_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I4_O)        0.124     7.999 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3/O
                         net (fo=2, routed)           0.859     8.857    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_3__3_n_0
    SLICE_X4Y73          LUT3 (Prop_lut3_I0_O)        0.124     8.981 r  Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3/O
                         net (fo=24, routed)          1.184    10.165    Inst_RgbLed/PwmBlue/Pres/clkCnt[0]_i_1__3_n_0
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.586    15.009    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]/C
                         clock pessimism              0.298    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X5Y74          FDRE (Setup_fdre_C_R)       -0.429    14.842    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.890ns (18.880%)  route 3.824ns (81.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.273    10.024    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.591    15.014    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[4]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    Ins_EDGEDTCTR2/Pres/clkCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.890ns (18.880%)  route 3.824ns (81.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.273    10.024    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.591    15.014    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[5]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    Ins_EDGEDTCTR2/Pres/clkCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.890ns (18.880%)  route 3.824ns (81.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.273    10.024    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.591    15.014    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[6]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    Ins_EDGEDTCTR2/Pres/clkCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.890ns (18.880%)  route 3.824ns (81.120%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.273    10.024    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.591    15.014    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[7]/C
                         clock pessimism              0.275    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X2Y77          FDRE (Setup_fdre_C_R)       -0.524    14.729    Ins_EDGEDTCTR2/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.729    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.890ns (18.837%)  route 3.835ns (81.163%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.284    10.034    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.013    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[0]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.750    Ins_EDGEDTCTR2/Pres/clkCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.716    

Slack (MET) :             4.716ns  (required time - arrival time)
  Source:                 Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/Pres/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 0.890ns (18.837%)  route 3.835ns (81.163%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]/Q
                         net (fo=2, routed)           1.473     7.301    Ins_EDGEDTCTR2/Pres/clkCnt_reg[3]
    SLICE_X3Y79          LUT4 (Prop_lut4_I2_O)        0.124     7.425 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0/O
                         net (fo=1, routed)           0.645     8.070    Ins_EDGEDTCTR2/Pres/sreg[2]_i_6__0_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.124     8.194 f  Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0/O
                         net (fo=2, routed)           0.433     8.627    Ins_EDGEDTCTR2/Pres/sreg[2]_i_2__0_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.124     8.751 r  Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7/O
                         net (fo=24, routed)          1.284    10.034    Ins_EDGEDTCTR2/Pres/clkCnt[0]_i_1__7_n_0
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590    15.013    Ins_EDGEDTCTR2/Pres/clk_i_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  Ins_EDGEDTCTR2/Pres/clkCnt_reg[1]/C
                         clock pessimism              0.297    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X2Y76          FDRE (Setup_fdre_C_R)       -0.524    14.750    Ins_EDGEDTCTR2/Pres/clkCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  4.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.598     1.517    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.775    Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.883    Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]_i_1__8_n_4
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.869     2.034    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.593     1.512    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.770    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]
    SLICE_X5Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.878    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[4]_i_1__3_n_4
    SLICE_X5Y71          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.862     2.027    Inst_RgbLed/PwmBlue/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.105     1.617    Inst_RgbLed/PwmBlue/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.565     1.484    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.742    Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]
    SLICE_X9Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[4]_i_1__13/O[3]
                         net (fo=1, routed)           0.000     1.850    Ins_EDGEDTCTR5/Pres/clkCnt_reg[4]_i_1__13_n_4
    SLICE_X9Y71          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.834     1.999    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y71          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X9Y71          FDRE (Hold_fdre_C_D)         0.105     1.589    Ins_EDGEDTCTR5/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.591     1.510    Inst_SYNCHRNZR2/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.768    Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.876 r  Inst_SYNCHRNZR2/Pres/clkCnt_reg[4]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.876    Inst_SYNCHRNZR2/Pres/clkCnt_reg[4]_i_1__6_n_4
    SLICE_X1Y75          FDRE                                         r  Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.861     2.026    Inst_SYNCHRNZR2/Pres/clk_i_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    Inst_SYNCHRNZR2/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.596     1.515    Ins_EDGEDTCTR3/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.774    Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  Ins_EDGEDTCTR3/Pres/clkCnt_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.882    Ins_EDGEDTCTR3/Pres/clkCnt_reg[12]_i_1__9_n_4
    SLICE_X5Y81          FDRE                                         r  Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.865     2.030    Ins_EDGEDTCTR3/Pres/clk_i_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    Ins_EDGEDTCTR3/Pres/clkCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.562     1.481    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.740    Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]
    SLICE_X9Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.848 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[16]_i_1__13/O[3]
                         net (fo=1, routed)           0.000     1.848    Ins_EDGEDTCTR5/Pres/clkCnt_reg[16]_i_1__13_n_4
    SLICE_X9Y74          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.830     1.995    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.105     1.586    Ins_EDGEDTCTR5/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.566     1.485    Inst_RgbLed/PwmGreen/Pres/clk_i_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y79         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.744    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]
    SLICE_X13Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.852    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[16]_i_1__2_n_4
    SLICE_X13Y79         FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.835     2.000    Inst_RgbLed/PwmGreen/Pres/clk_i_IBUF_BUFG
    SLICE_X13Y79         FDRE                                         r  Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.105     1.590    Inst_RgbLed/PwmGreen/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.600     1.519    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/Q
                         net (fo=2, routed)           0.117     1.778    Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[16]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     1.886    Inst_SYNCHRNZR3/Pres/clkCnt_reg[16]_i_1__8_n_4
    SLICE_X3Y84          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.871     2.036    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    Inst_SYNCHRNZR3/Pres/clkCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.772    Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[4]_i_1__12/O[3]
                         net (fo=1, routed)           0.000     1.880    Inst_SYNCHRNZR5/Pres/clkCnt_reg[4]_i_1__12_n_4
    SLICE_X3Y72          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.864     2.029    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y72          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    Inst_SYNCHRNZR5/Pres/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.563     1.482    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.741    Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[12]_i_1__13/O[3]
                         net (fo=1, routed)           0.000     1.849    Ins_EDGEDTCTR5/Pres/clkCnt_reg[12]_i_1__13_n_4
    SLICE_X9Y73          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.831     1.996    Ins_EDGEDTCTR5/Pres/clk_i_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X9Y73          FDRE (Hold_fdre_C_D)         0.105     1.587    Ins_EDGEDTCTR5/Pres/clkCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83     Ins_EDGEDTCTR1/Pres/clkCnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83     Ins_EDGEDTCTR1/Pres/clkCnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79     Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79     Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79     Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y79     Ins_EDGEDTCTR1/Pres/clkCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y81     Ins_EDGEDTCTR1/Pres/clkCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     Ins_EDGEDTCTR1/Pres/clkCnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/PwmGreen/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.619ns  (logic 5.407ns (50.920%)  route 5.212ns (49.080%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmGreen/cnt_reg[1]/C
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.682     0.682 r  Inst_RgbLed/PwmGreen/cnt_reg[1]/Q
                         net (fo=9, routed)           1.005     1.687    Inst_RgbLed/PwmGreen/cnt_reg[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I1_O)        0.295     1.982 r  Inst_RgbLed/PwmGreen/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     1.982    Inst_RgbLed/PwmGreen/i__carry_i_8__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.495 r  Inst_RgbLed/PwmGreen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.356     3.850    Inst_RgbLed/PwmGreen/pwm_green
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.152     4.002 r  Inst_RgbLed/PwmGreen/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.851     6.854    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.765    10.619 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.619    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmBlue/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.114ns  (logic 5.166ns (51.080%)  route 4.948ns (48.920%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmBlue/cnt_reg[3]/C
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.680     0.680 r  Inst_RgbLed/PwmBlue/cnt_reg[3]/Q
                         net (fo=7, routed)           0.993     1.673    Inst_RgbLed/PwmBlue/cnt_reg[3]
    SLICE_X6Y76          LUT4 (Prop_lut4_I1_O)        0.295     1.968 r  Inst_RgbLed/PwmBlue/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.968    Inst_RgbLed/PwmBlue/i__carry_i_7__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.501 r  Inst_RgbLed/PwmBlue/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.730     3.231    Inst_RgbLed/PwmBlue/pwm_blue
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.355 r  Inst_RgbLed/PwmBlue/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           3.225     6.580    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534    10.114 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.114    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmGreen/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.724ns  (logic 5.387ns (55.399%)  route 4.337ns (44.601%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmGreen/cnt_reg[1]/C
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.682     0.682 r  Inst_RgbLed/PwmGreen/cnt_reg[1]/Q
                         net (fo=9, routed)           1.005     1.687    Inst_RgbLed/PwmGreen/cnt_reg[1]
    SLICE_X10Y77         LUT4 (Prop_lut4_I1_O)        0.295     1.982 r  Inst_RgbLed/PwmGreen/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     1.982    Inst_RgbLed/PwmGreen/i__carry_i_8__0_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.495 r  Inst_RgbLed/PwmGreen/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.356     3.850    Inst_RgbLed/PwmGreen/pwm_green
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.152     4.002 r  Inst_RgbLed/PwmGreen/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.976     5.979    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.745     9.724 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.724    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.058ns  (logic 5.095ns (56.255%)  route 3.962ns (43.745%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.626     0.626 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=9, routed)           1.092     1.718    Inst_RgbLed/PwmRed/cnt_reg[1]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.296     2.014 r  Inst_RgbLed/PwmRed/i__carry_i_8/O
                         net (fo=1, routed)           0.000     2.014    Inst_RgbLed/PwmRed/i__carry_i_8_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.546 r  Inst_RgbLed/PwmRed/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014     3.560    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.684 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.856     5.540    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     9.058 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.058    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmBlue/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 5.199ns (57.646%)  route 3.820ns (42.354%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmBlue/cnt_reg[3]/C
    SLICE_X6Y78          FDRE (Prop_fdre_C_Q)         0.680     0.680 r  Inst_RgbLed/PwmBlue/cnt_reg[3]/Q
                         net (fo=7, routed)           0.993     1.673    Inst_RgbLed/PwmBlue/cnt_reg[3]
    SLICE_X6Y76          LUT4 (Prop_lut4_I1_O)        0.295     1.968 r  Inst_RgbLed/PwmBlue/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.968    Inst_RgbLed/PwmBlue/i__carry_i_7__1_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.501 r  Inst_RgbLed/PwmBlue/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.730     3.231    Inst_RgbLed/PwmBlue/pwm_blue
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.355 r  Inst_RgbLed/PwmBlue/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.098     5.452    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     9.020 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.020    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 5.102ns (57.175%)  route 3.821ns (42.825%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE                         0.000     0.000 r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.626     0.626 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=9, routed)           1.092     1.718    Inst_RgbLed/PwmRed/cnt_reg[1]
    SLICE_X7Y77          LUT4 (Prop_lut4_I1_O)        0.296     2.014 r  Inst_RgbLed/PwmRed/i__carry_i_8/O
                         net (fo=1, routed)           0.000     2.014    Inst_RgbLed/PwmRed/i__carry_i_8_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.546 r  Inst_RgbLed/PwmRed/ltOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           1.014     3.560    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.684 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.715     5.399    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     8.923 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.923    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.534ns (54.490%)  route 3.787ns (45.510%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.660     0.660 f  Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.855     1.515    Inst_RgbLed/currentState[1]
    SLICE_X7Y78          LUT3 (Prop_lut3_I0_O)        0.152     1.667 r  Inst_RgbLed/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.932     4.599    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.322 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.322    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.993ns  (logic 4.337ns (54.258%)  route 3.656ns (45.742%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.660     0.660 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.855     1.515    Inst_RgbLed/currentState[1]
    SLICE_X7Y78          LUT3 (Prop_lut3_I1_O)        0.124     1.639 r  Inst_RgbLed/LED_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           2.801     4.440    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.993 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.993    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 4.567ns (58.455%)  route 3.246ns (41.545%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.660     0.660 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.724     1.384    Inst_RgbLed/currentState[1]
    SLICE_X7Y79          LUT3 (Prop_lut3_I1_O)        0.153     1.537 r  Inst_RgbLed/LED_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.521     4.059    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.754     7.812 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.812    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.319ns (56.405%)  route 3.338ns (43.595%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE                         0.000     0.000 r  Inst_RgbLed/FSM_sequential_currentState_reg[1]/C
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.660     0.660 f  Inst_RgbLed/FSM_sequential_currentState_reg[1]/Q
                         net (fo=10, routed)          0.724     1.384    Inst_RgbLed/currentState[1]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     1.508 r  Inst_RgbLed/LED_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           2.614     4.122    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.658 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.658    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.158ns (58.289%)  route 0.113ns (41.711%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[2]/G
    SLICE_X9Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[2]/Q
                         net (fo=1, routed)           0.113     0.271    Inst_RgbLed/colorcntgreen[2]
    SLICE_X10Y77         LDCE                                         r  Inst_RgbLed/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.158ns (58.289%)  route 0.113ns (41.711%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[3]/G
    SLICE_X9Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[3]/Q
                         net (fo=1, routed)           0.113     0.271    Inst_RgbLed/colorcntgreen[3]
    SLICE_X10Y77         LDCE                                         r  Inst_RgbLed/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.158ns (58.075%)  route 0.114ns (41.925%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[5]/G
    SLICE_X9Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[5]/Q
                         net (fo=1, routed)           0.114     0.272    Inst_RgbLed/colorcntgreen[5]
    SLICE_X10Y77         LDCE                                         r  Inst_RgbLed/green_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.158ns (58.075%)  route 0.114ns (41.925%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[6]/G
    SLICE_X9Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[6]/Q
                         net (fo=1, routed)           0.114     0.272    Inst_RgbLed/colorcntgreen[6]
    SLICE_X10Y77         LDCE                                         r  Inst_RgbLed/green_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ins_EDGEDTCTR3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Ins_EDGEDTCTR3/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.203ns (63.846%)  route 0.115ns (36.154%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE                         0.000     0.000 r  Ins_EDGEDTCTR3/sreg_reg[0]/C
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.203     0.203 r  Ins_EDGEDTCTR3/sreg_reg[0]/Q
                         net (fo=3, routed)           0.115     0.318    Ins_EDGEDTCTR3/sreg[0]
    SLICE_X6Y80          FDRE                                         r  Ins_EDGEDTCTR3/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[0]/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[0]/Q
                         net (fo=1, routed)           0.161     0.319    Inst_RgbLed/colorcntgreen[0]
    SLICE_X10Y76         LDCE                                         r  Inst_RgbLed/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntgreen_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/green_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.508%)  route 0.161ns (50.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntgreen_reg[4]/G
    SLICE_X9Y76          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/colorcntgreen_reg[4]/Q
                         net (fo=1, routed)           0.161     0.319    Inst_RgbLed/colorcntgreen[4]
    SLICE_X10Y76         LDCE                                         r  Inst_RgbLed/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_SYNCHRNZR4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.203ns (63.603%)  route 0.116ns (36.397%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE                         0.000     0.000 r  Inst_SYNCHRNZR4/sreg_reg[1]/C
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.203     0.203 r  Inst_SYNCHRNZR4/sreg_reg[1]/Q
                         net (fo=1, routed)           0.116     0.319    Inst_SYNCHRNZR4/sreg_reg_n_0_[1]
    SLICE_X7Y72          FDRE                                         r  Inst_SYNCHRNZR4/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntred_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.223ns (68.614%)  route 0.102ns (31.386%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntred_reg[1]/G
    SLICE_X5Y77          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntred_reg[1]/Q
                         net (fo=1, routed)           0.102     0.325    Inst_RgbLed/colorcntred[1]
    SLICE_X7Y77          LDCE                                         r  Inst_RgbLed/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorcntred_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            Inst_RgbLed/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.223ns (68.614%)  route 0.102ns (31.386%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          LDCE                         0.000     0.000 r  Inst_RgbLed/colorcntred_reg[4]/G
    SLICE_X5Y77          LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  Inst_RgbLed/colorcntred_reg[4]/Q
                         net (fo=1, routed)           0.102     0.325    Inst_RgbLed/colorcntred[4]
    SLICE_X7Y77          LDCE                                         r  Inst_RgbLed/red_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           360 Endpoints
Min Delay           360 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.372ns  (logic 1.631ns (19.481%)  route 6.741ns (80.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.264     8.372    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590     5.013    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.372ns  (logic 1.631ns (19.481%)  route 6.741ns (80.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.264     8.372    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590     5.013    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.372ns  (logic 1.631ns (19.481%)  route 6.741ns (80.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.264     8.372    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590     5.013    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.372ns  (logic 1.631ns (19.481%)  route 6.741ns (80.519%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.264     8.372    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.590     5.013    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.234ns  (logic 1.631ns (19.809%)  route 6.603ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.125     8.234    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.588     5.011    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.234ns  (logic 1.631ns (19.809%)  route 6.603ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.125     8.234    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.588     5.011    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.234ns  (logic 1.631ns (19.809%)  route 6.603ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.125     8.234    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.588     5.011    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.234ns  (logic 1.631ns (19.809%)  route 6.603ns (80.191%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.125     8.234    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.588     5.011    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y75          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.191ns  (logic 1.631ns (19.913%)  route 6.560ns (80.087%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.082     8.191    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y71          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.593     5.016    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR5/Pres/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.191ns  (logic 1.631ns (19.913%)  route 6.560ns (80.087%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=22, routed)          5.478     6.985    Inst_SYNCHRNZR5/Pres/reset_IBUF
    SLICE_X2Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.109 r  Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12/O
                         net (fo=24, routed)          1.082     8.191    Inst_SYNCHRNZR5/Pres/clkCnt[0]_i_1__12_n_0
    SLICE_X3Y71          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.593     5.016    Inst_SYNCHRNZR5/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y71          FDRE                                         r  Inst_SYNCHRNZR5/Pres/clkCnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.320ns (16.910%)  route 1.570ns (83.090%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.226     1.890    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.869     2.034    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.320ns (16.910%)  route 1.570ns (83.090%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.226     1.890    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.869     2.034    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.320ns (16.910%)  route 1.570ns (83.090%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.226     1.890    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.869     2.034    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.890ns  (logic 0.320ns (16.910%)  route 1.570ns (83.090%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.226     1.890    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.869     2.034    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.320ns (16.441%)  route 1.624ns (83.559%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.280     1.944    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.868     2.033    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.320ns (16.441%)  route 1.624ns (83.559%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.280     1.944    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.868     2.033    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.320ns (16.441%)  route 1.624ns (83.559%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.280     1.944    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.868     2.033    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.320ns (16.441%)  route 1.624ns (83.559%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.280     1.944    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.868     2.033    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.362%)  route 1.634ns (83.638%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.290     1.953    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y83          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.870     2.035    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_SYNCHRNZR3/Pres/clkCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.362%)  route 1.634ns (83.638%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=22, routed)          1.344     1.619    Inst_SYNCHRNZR3/Pres/reset_IBUF
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.664 r  Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8/O
                         net (fo=24, routed)          0.290     1.953    Inst_SYNCHRNZR3/Pres/clkCnt[0]_i_1__8_n_0
    SLICE_X3Y83          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.870     2.035    Inst_SYNCHRNZR3/Pres/clk_i_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  Inst_SYNCHRNZR3/Pres/clkCnt_reg[13]/C





