// Seed: 3056129556
module module_0 (
    output wor void id_0,
    output wor id_1,
    input uwire id_2
);
  assign id_1 = -1'h0;
  wire id_4;
  assign module_2.type_4 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input wand id_8,
    input supply1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_26 = 32'd57,
    parameter id_27 = 32'd29
) (
    input uwire id_0,
    input uwire id_1,
    id_23,
    input supply1 id_2,
    input tri id_3,
    output supply1 id_4,
    input uwire id_5,
    input tri0 id_6,
    output wire id_7,
    output wand id_8,
    input tri id_9,
    output uwire id_10,
    input uwire id_11,
    output tri1 id_12,
    input wor id_13,
    input wand id_14,
    input tri0 id_15,
    output uwire id_16,
    output wire id_17,
    output tri1 id_18,
    output uwire id_19,
    output tri1 id_20,
    input supply0 id_21
);
  assign id_18 = id_23;
  wire id_24, id_25;
  defparam id_26 = 1 - id_6 & id_11, id_27 = 1;
  module_0 modCall_1 (
      id_20,
      id_16,
      id_14
  );
endmodule
