/******************************************************************************
 * Copyright (c) 2022 Texas Instruments Incorporated - http://www.ti.com
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *****************************************************************************/

/** \file board_ddr.h
 *
 *   \brief This file contains DDR timing parameters
 */

#ifndef BOARD_DDR_H_
#define BOARD_DDR_H_

#include <ti/csl/soc.h>
#include <ti/csl/hw_types.h>
#include <ti/csl/csl_lpddr.h>
#include <ti/csl/csl_emif.h>
#include <ti/drv/sciclient/sciclient.h>

#include "board.h"
#include "board_pll.h"
#include "board_utils.h"
#include "board_internal.h"

#ifdef __cplusplus
extern "C" {
#endif

#define BOARD_DDR0_CTL_CFG_BASE                 (CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS0_CTLCFG_BASE)
#define BOARD_DDR1_CTL_CFG_BASE                 (CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS1_CTLCFG_BASE)
#define BOARD_DDR2_CTL_CFG_BASE                 (CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS2_CTLCFG_BASE)
#define BOARD_DDR3_CTL_CFG_BASE                 (CSL_COMPUTE_CLUSTER0_VBUSP_DDRSS3_CTLCFG_BASE)

#define BOARD_DDR_FSP_CLKCHNG_REQ_ADDR          (0x00114080U)
#define BOARD_DDR_FSP_CLKCHNG_ACK_ADDR          (0x001140C0U)

#define BOARD_CTRL_MMR_PART5_LOCK0              (0x115008U)
#define BOARD_CTRL_MMR_PART5_LOCK1              (0x11500CU)

/* DDR0 PLL */
#define BOARD_PLL12_LOCK0                       (0x68C010U)
#define BOARD_PLL12_LOCK1                       (0x68C014U)
/* DDR1 PLL */
#define BOARD_PLL26_LOCK0                       (0x69A010U)
#define BOARD_PLL26_LOCK1                       (0x69A014U)
/* DDR2 PLL */
#define BOARD_PLL27_LOCK0                       (0x69B010U)
#define BOARD_PLL27_LOCK1                       (0x69B014U)
/* DDR3 PLL */
#define BOARD_PLL28_LOCK0                       (0x69C010U)
#define BOARD_PLL28_LOCK1                       (0x69C014U)

#define BOARD_DDR_SRAM_MAX                      (512U)

#define BOARD_DDR_CTL_REG_OFFSET                (0)

#define LPDDR4__AUTO_TEMPCHK_VAL_0__REG_OFFSET  (162U)
#define LPDDR4__AUTO_TEMPCHK_VAL_0_MASK         (0x00FFFF00U)
#define LPDDR4__AUTO_TEMPCHK_VAL_0_SHIFT        (8U)
#define LPDDR4__AUTO_TEMPCHK_OP0_MASK           (7U)

#define BOARD_MAX_TEMP_CHECK_REFRESH_RATE_VALUE           (7U)
#define BOARD_TEMP_CHECK_REFRESH_RATE_VALUE_0_25_DERATING (6U)


#define BOARD_MULTI_DDR_CFG_INTRLV_HEARTBEAT    (3U)
#define BOARD_MULTI_DDR_CFG0                    (0x114100U)
#define BOARD_MULTI_DDR_CFG1                    (0x114104U)
#define BOARD_DDR_CFG_LOAD                      (0x114110U)

#define BOARD_DDR_INSTANCE_0                    (0U)
#define BOARD_DDR_INSTANCE_1                    (1U)
#define BOARD_DDR_INSTANCE_2                    (2U)
#define BOARD_DDR_INSTANCE_3                    (3U)
#define BOARD_DDR_INSTANCE_MAX                  (4U)
#define BOARD_DDR_INSTANCE_START                (BOARD_DDR_INSTANCE_0)
#define BOARD_DDR_INSTANCE_END                  (BOARD_DDR_INSTANCE_3)

#define BOARD_DDR_LOCK0                         (0x115008U)
#define BOARD_DDR_LOCK1                         (0x11500CU)

#define BOARD_DDR_CFG_LOAD_VALUE                (0x60000000U)

/**
 * \brief DDR object structure
 */
typedef struct Board_DdrObject_s
{
    /** DDR controller instance */
    uint32_t ddrInst;
    /** DDR instance open flag */
    bool isOpen;
    /** DDR Controller base addres */
    void *ddrCtlAddr;
    /** DDR Config data */
    LPDDR4_Config boardDdrCfg;
    /** DDR Private data */
    LPDDR4_PrivateData boardDdrPd;
    /** Pointer to DDR control register array */
    uint32_t *ddrCtlReg;
    /** Pointer to DDR PHY register array */
    uint32_t *ddrPhyIndepReg;
    /** Pointer to DDR PHY register array */
    uint32_t *ddrPhyReg;
    /** ECC base address */
    void *eccAddr;
} Board_DdrObject_t;

typedef Board_DdrObject_t * Board_DdrHandle;

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif /* BOARD_DDR_H_ */
