#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558dc7cb6dc0 .scope module, "reg32bit" "reg32bit" 2 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 32 "reg_i"
    .port_info 4 /OUTPUT 32 "reg_o"
o0x7fe138e29018 .functor BUFZ 1, C4<z>; HiZ drive
v0x558dc7cb70c0_0 .net "clk", 0 0, o0x7fe138e29018;  0 drivers
o0x7fe138e29048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x558dc7cd6b40_0 .net "reg_i", 31 0, o0x7fe138e29048;  0 drivers
v0x558dc7cd6c20_0 .var "reg_o", 31 0;
o0x7fe138e290a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558dc7cd6ce0_0 .net "rst_n", 0 0, o0x7fe138e290a8;  0 drivers
o0x7fe138e290d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558dc7cd6da0_0 .net "wr_en", 0 0, o0x7fe138e290d8;  0 drivers
E_0x558dc7ca6390/0 .event negedge, v0x558dc7cd6ce0_0;
E_0x558dc7ca6390/1 .event posedge, v0x558dc7cb70c0_0;
E_0x558dc7ca6390 .event/or E_0x558dc7ca6390/0, E_0x558dc7ca6390/1;
S_0x558dc7cb6f40 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -10;
v0x558dc7cd84f0_0 .var "rs1_i", 4 0;
v0x558dc7cd8600_0 .net "rs1_o", 31 0, L_0x558dc7c9c260;  1 drivers
v0x558dc7cd86d0_0 .var "rs2_i", 4 0;
v0x558dc7cd87d0_0 .net "rs2_o", 31 0, L_0x558dc7cd91b0;  1 drivers
v0x558dc7cd88a0_0 .var "rst_n", 0 0;
v0x558dc7cd8940_0 .net "sysclk", 0 0, v0x558dc7cd7130_0;  1 drivers
v0x558dc7cd8a30_0 .var "wdata_i", 31 0;
v0x558dc7cd8ad0_0 .var "wr_en", 0 0;
v0x558dc7cd8ba0_0 .var "wrs_i", 4 0;
S_0x558dc7cd6f00 .scope module, "clk_gen_inst" "clk_gen" 3 19, 4 2 0, S_0x558dc7cb6f40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
v0x558dc7cd7130_0 .var "clk", 0 0;
S_0x558dc7cd7250 .scope module, "regfile_inst" "regfile" 3 23, 5 3 0, S_0x558dc7cb6f40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 5 "rs1_i"
    .port_info 4 /INPUT 5 "rs2_i"
    .port_info 5 /INPUT 5 "wrs_i"
    .port_info 6 /INPUT 32 "wdata_i"
    .port_info 7 /OUTPUT 32 "rs1_o"
    .port_info 8 /OUTPUT 32 "rs2_o"
P_0x558dc7cd7420 .param/l "NUM_REGS" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x558dc7c9c260 .functor BUFZ 32, L_0x558dc7cd8c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558dc7cd91b0 .functor BUFZ 32, L_0x558dc7cd8f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558dc7cd7610_0 .net *"_s0", 31 0, L_0x558dc7cd8c70;  1 drivers
v0x558dc7cd7710_0 .net *"_s10", 6 0, L_0x558dc7cd8ff0;  1 drivers
L_0x7fe138de0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558dc7cd77f0_0 .net *"_s13", 1 0, L_0x7fe138de0060;  1 drivers
v0x558dc7cd78e0_0 .net *"_s2", 6 0, L_0x558dc7cd8d70;  1 drivers
L_0x7fe138de0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558dc7cd79c0_0 .net *"_s5", 1 0, L_0x7fe138de0018;  1 drivers
v0x558dc7cd7af0_0 .net *"_s8", 31 0, L_0x558dc7cd8f50;  1 drivers
v0x558dc7cd7bd0_0 .net "clk", 0 0, v0x558dc7cd7130_0;  alias, 1 drivers
v0x558dc7cd7c70 .array "qout", 31 0, 31 0;
v0x558dc7cd7d10_0 .net "rs1_i", 4 0, v0x558dc7cd84f0_0;  1 drivers
v0x558dc7cd7df0_0 .net "rs1_o", 31 0, L_0x558dc7c9c260;  alias, 1 drivers
v0x558dc7cd7ed0_0 .net "rs2_i", 4 0, v0x558dc7cd86d0_0;  1 drivers
v0x558dc7cd7fb0_0 .net "rs2_o", 31 0, L_0x558dc7cd91b0;  alias, 1 drivers
v0x558dc7cd8090_0 .net "rst_n", 0 0, v0x558dc7cd88a0_0;  1 drivers
v0x558dc7cd8150_0 .net "wdata_i", 31 0, v0x558dc7cd8a30_0;  1 drivers
v0x558dc7cd8230_0 .net "wr_en", 0 0, v0x558dc7cd8ad0_0;  1 drivers
v0x558dc7cd82f0_0 .net "wrs_i", 4 0, v0x558dc7cd8ba0_0;  1 drivers
E_0x558dc7ca67a0/0 .event negedge, v0x558dc7cd8090_0;
E_0x558dc7ca67a0/1 .event posedge, v0x558dc7cd7130_0;
E_0x558dc7ca67a0 .event/or E_0x558dc7ca67a0/0, E_0x558dc7ca67a0/1;
L_0x558dc7cd8c70 .array/port v0x558dc7cd7c70, L_0x558dc7cd8d70;
L_0x558dc7cd8d70 .concat [ 5 2 0 0], v0x558dc7cd84f0_0, L_0x7fe138de0018;
L_0x558dc7cd8f50 .array/port v0x558dc7cd7c70, L_0x558dc7cd8ff0;
L_0x558dc7cd8ff0 .concat [ 5 2 0 0], v0x558dc7cd86d0_0, L_0x7fe138de0060;
    .scope S_0x558dc7cb6dc0;
T_0 ;
    %wait E_0x558dc7ca6390;
    %load/vec4 v0x558dc7cd6ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558dc7cd6c20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558dc7cd6b40_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x558dc7cd6da0_0;
    %and;
    %pad/u 32;
    %assign/vec4 v0x558dc7cd6c20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x558dc7cd6f00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dc7cd7130_0, 0, 1;
T_1.0 ;
    %delay 50, 0;
    %load/vec4 v0x558dc7cd7130_0;
    %inv;
    %store/vec4 v0x558dc7cd7130_0, 0, 1;
    %jmp T_1.0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558dc7cd7250;
T_2 ;
    %wait E_0x558dc7ca67a0;
    %load/vec4 v0x558dc7cd8090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x558dc7cd8230_0;
    %load/vec4 v0x558dc7cd82f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x558dc7cd8150_0;
    %load/vec4 v0x558dc7cd82f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558dc7cd7c70, 0, 4;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558dc7cb6f40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dc7cd8ad0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x558dc7cb6f40;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558dc7cd84f0_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0x558dc7cb6f40;
T_5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558dc7cd86d0_0, 0, 5;
    %end;
    .thread T_5;
    .scope S_0x558dc7cb6f40;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558dc7cd8ba0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x558dc7cb6f40;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x558dc7cb6f40;
T_8 ;
    %vpi_call 3 36 "$dumpfile", "regfile_dump.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558dc7cb6f40 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x558dc7cb6f40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558dc7cd88a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dc7cd88a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558dc7cd8ad0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x558dc7cd8ba0_0, 0, 5;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x558dc7cd84f0_0, 0, 5;
    %pushi/vec4 16711935, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x558dc7cd8ba0_0, 0, 5;
    %pushi/vec4 301928959, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x558dc7cd86d0_0, 0, 5;
    %delay 500, 0;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x558dc7cd8ba0_0, 0, 5;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x558dc7cd84f0_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %delay 500, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558dc7cd8ba0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x558dc7cd84f0_0, 0, 5;
    %pushi/vec4 4294901760, 0, 32;
    %store/vec4 v0x558dc7cd8a30_0, 0, 32;
    %delay 500, 0;
    %vpi_call 3 73 "$display", "PASSED!" {0 0 0};
    %vpi_call 3 74 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "../rtl/reg32bit.sv";
    "tb_top.sv";
    "../rtl/clk_gen.sv";
    "../rtl/regfile.sv";
