Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 20 02:45:26 2023
| Host         : Guardian running 64-bit major release  (build 9200)
| Command      : report_utilization -file sys_top_v2nfc_0_0_utilization_synth.rpt -pb sys_top_v2nfc_0_0_utilization_synth.pb
| Design       : sys_top_v2nfc_0_0
| Device       : xczu17egffvc1760-2
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 1679 |     0 |    423403 |  0.40 |
|   LUT as Logic             | 1641 |     0 |    423403 |  0.39 |
|   LUT as Memory            |   38 |     0 |    161280 |  0.02 |
|     LUT as Distributed RAM |   24 |     0 |           |       |
|     LUT as Shift Register  |   14 |     0 |           |       |
| CLB Registers              | 1533 |     0 |    846806 |  0.18 |
|   Register as Flip Flop    | 1533 |     0 |    846806 |  0.18 |
|   Register as Latch        |    0 |     0 |    846806 |  0.00 |
| CARRY8                     |    9 |     0 |     65340 |  0.01 |
| F7 Muxes                   |    0 |     0 |    261360 |  0.00 |
| F8 Muxes                   |    0 |     0 |    130680 |  0.00 |
| F9 Muxes                   |    0 |     0 |     65340 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 40    |          Yes |           - |          Set |
| 787   |          Yes |           - |        Reset |
| 18    |          Yes |         Set |            - |
| 688   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |    8 |     0 |       796 |  1.01 |
|   RAMB36/FIFO*    |    8 |     0 |       796 |  1.01 |
|     RAMB36E2 only |    8 |       |           |       |
|   RAMB18          |    0 |     0 |      1592 |  0.00 |
| URAM              |    0 |     0 |       102 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1590 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   32 |     0 |       512 |  6.25 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       940 |  0.11 |
|   BUFGCE             |    1 |     0 |       280 |  0.36 |
|   BUFGCE_DIV         |    0 |     0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |       456 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        88 |  0.00 |
| PLL                  |    0 |     0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |        11 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         4 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        32 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         8 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        24 |  0.00 |
| PCIE40E4        |    0 |     0 |         5 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDCE       |  787 |            Register |
| LUT6       |  763 |                 CLB |
| FDRE       |  688 |            Register |
| LUT4       |  419 |                 CLB |
| LUT5       |  346 |                 CLB |
| LUT2       |  339 |                 CLB |
| LUT3       |  200 |                 CLB |
| RAMD32     |   42 |                 CLB |
| FDPE       |   40 |            Register |
| OSERDESE3  |   21 |                 I/O |
| FDSE       |   18 |            Register |
| IBUFCTRL   |   17 |              Others |
| INBUF      |   16 |                 I/O |
| SRL16E     |   14 |                 CLB |
| OBUF       |   14 |                 I/O |
| OBUFT      |   10 |                 I/O |
| LUT1       |   10 |                 CLB |
| CARRY8     |    9 |                 CLB |
| RAMB36E2   |    8 |           Block Ram |
| IDDRE1     |    8 |            Register |
| RAMS32     |    6 |                 CLB |
| INV        |    2 |                 CLB |
| IDELAYE3   |    1 |                 I/O |
| IDELAYCTRL |    1 |                 I/O |
| DIFFINBUF  |    1 |                 I/O |
| BUFGCE     |    1 |               Clock |
+------------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


