#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5627992714a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x562799356420 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x562799375400_0 .net "bflag", 0 0, v0x562799374380_0;  1 drivers
v0x5627993754c0_0 .var "funct", 5 0;
v0x562799375580_0 .net "hi", 31 0, v0x562799374520_0;  1 drivers
v0x562799375620_0 .var "instword", 31 0;
v0x5627993756c0_0 .net "lo", 31 0, v0x5627993746e0_0;  1 drivers
v0x562799375760_0 .net "result", 31 0, v0x562799374c20_0;  1 drivers
v0x562799375830_0 .var "rs", 31 0;
v0x5627993758d0_0 .var "rt", 31 0;
v0x562799375990_0 .var "word", 31 6;
S_0x5627993441f0 .scope module, "dut" "alu" 3 62, 4 1 0, S_0x562799356420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x562799353c90_0 .net *"_ivl_10", 31 0, L_0x562799385ae0;  1 drivers
L_0x7f5df907f018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5627993571a0_0 .net/2u *"_ivl_14", 15 0, L_0x7f5df907f018;  1 drivers
v0x56279935b240_0 .net *"_ivl_17", 15 0, L_0x562799395d40;  1 drivers
v0x56279935b570_0 .net *"_ivl_18", 31 0, L_0x562799395e30;  1 drivers
v0x56279935c480_0 .net *"_ivl_23", 4 0, L_0x5627993960c0;  1 drivers
L_0x7f5df907f060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56279935e4a0_0 .net *"_ivl_27", 0 0, L_0x7f5df907f060;  1 drivers
v0x562799374000_0 .net *"_ivl_5", 0 0, L_0x5627993856f0;  1 drivers
v0x5627993740e0_0 .net *"_ivl_6", 15 0, L_0x562799385820;  1 drivers
v0x5627993741c0_0 .net *"_ivl_9", 15 0, L_0x562799385a40;  1 drivers
v0x5627993742a0_0 .net "addr_rt", 4 0, L_0x5627993962c0;  1 drivers
v0x562799374380_0 .var "b_flag", 0 0;
v0x562799374440_0 .net "funct", 5 0, L_0x562799385650;  1 drivers
v0x562799374520_0 .var "hi", 31 0;
v0x562799374600_0 .net "instructionword", 31 0, v0x562799375620_0;  1 drivers
v0x5627993746e0_0 .var "lo", 31 0;
v0x5627993747c0_0 .var "memaddroffset", 31 0;
v0x5627993748a0_0 .var "multresult", 63 0;
v0x562799374980_0 .net "op1", 31 0, v0x562799375830_0;  1 drivers
v0x562799374a60_0 .net "op2", 31 0, v0x5627993758d0_0;  1 drivers
v0x562799374b40_0 .net "opcode", 5 0, L_0x562799385560;  1 drivers
v0x562799374c20_0 .var "result", 31 0;
v0x562799374d00_0 .net "shamt", 5 0, L_0x562799396160;  1 drivers
v0x562799374de0_0 .net/s "sign_op1", 31 0, v0x562799375830_0;  alias, 1 drivers
v0x562799374ea0_0 .net/s "sign_op2", 31 0, v0x5627993758d0_0;  alias, 1 drivers
v0x562799374f40_0 .net "simmediatedata", 15 0, L_0x562799385c40;  1 drivers
v0x562799375000_0 .net "uimmediatedata", 15 0, L_0x562799395f70;  1 drivers
v0x5627993750e0_0 .net "unsign_op1", 31 0, v0x562799375830_0;  alias, 1 drivers
v0x5627993751a0_0 .net "unsign_op2", 31 0, v0x5627993758d0_0;  alias, 1 drivers
E_0x5627992b8570/0 .event anyedge, v0x562799374b40_0, v0x562799374440_0, v0x562799374a60_0, v0x562799374d00_0;
E_0x5627992b8570/1 .event anyedge, v0x562799374980_0, v0x5627993748a0_0, v0x5627993742a0_0, v0x562799374f40_0;
E_0x5627992b8570/2 .event anyedge, v0x562799375000_0;
E_0x5627992b8570 .event/or E_0x5627992b8570/0, E_0x5627992b8570/1, E_0x5627992b8570/2;
L_0x562799385560 .part v0x562799375620_0, 26, 6;
L_0x562799385650 .part v0x562799375620_0, 0, 6;
L_0x5627993856f0 .part v0x562799375620_0, 15, 1;
LS_0x562799385820_0_0 .concat [ 1 1 1 1], L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0;
LS_0x562799385820_0_4 .concat [ 1 1 1 1], L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0;
LS_0x562799385820_0_8 .concat [ 1 1 1 1], L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0;
LS_0x562799385820_0_12 .concat [ 1 1 1 1], L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0, L_0x5627993856f0;
L_0x562799385820 .concat [ 4 4 4 4], LS_0x562799385820_0_0, LS_0x562799385820_0_4, LS_0x562799385820_0_8, LS_0x562799385820_0_12;
L_0x562799385a40 .part v0x562799375620_0, 0, 16;
L_0x562799385ae0 .concat [ 16 16 0 0], L_0x562799385a40, L_0x562799385820;
L_0x562799385c40 .part L_0x562799385ae0, 0, 16;
L_0x562799395d40 .part v0x562799375620_0, 0, 16;
L_0x562799395e30 .concat [ 16 16 0 0], L_0x562799395d40, L_0x7f5df907f018;
L_0x562799395f70 .part L_0x562799395e30, 0, 16;
L_0x5627993960c0 .part v0x562799375620_0, 6, 5;
L_0x562799396160 .concat [ 5 1 0 0], L_0x5627993960c0, L_0x7f5df907f060;
L_0x5627993962c0 .part v0x562799375620_0, 16, 5;
S_0x562799331110 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f5df90c8678 .functor BUFZ 1, C4<z>; HiZ drive
v0x562799375a70_0 .net "clk", 0 0, o0x7f5df90c8678;  0 drivers
o0x7f5df90c86a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x562799375b50_0 .net "data_address", 31 0, o0x7f5df90c86a8;  0 drivers
o0x7f5df90c86d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x562799375c30_0 .net "data_read", 0 0, o0x7f5df90c86d8;  0 drivers
v0x562799375d00_0 .var "data_readdata", 31 0;
o0x7f5df90c8738 .functor BUFZ 1, C4<z>; HiZ drive
v0x562799375de0_0 .net "data_write", 0 0, o0x7f5df90c8738;  0 drivers
o0x7f5df90c8768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x562799375ea0_0 .net "data_writedata", 31 0, o0x7f5df90c8768;  0 drivers
S_0x5627993439f0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f5df90c88b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x562799376040_0 .net "instr_address", 31 0, o0x7f5df90c88b8;  0 drivers
v0x562799376140_0 .var "instr_readdata", 31 0;
S_0x562799343dc0 .scope module, "subu" "subu" 7 1;
 .timescale 0 0;
v0x562799384b80_0 .net "active", 0 0, L_0x56279939fe20;  1 drivers
v0x562799384c40_0 .var "clk", 0 0;
v0x562799384ce0_0 .var "clk_enable", 0 0;
v0x562799384dd0_0 .net "data_address", 31 0, L_0x56279939df00;  1 drivers
v0x562799384e70_0 .net "data_read", 0 0, L_0x56279939baf0;  1 drivers
v0x562799384f60_0 .var "data_readdata", 31 0;
v0x562799385030_0 .net "data_write", 0 0, L_0x56279939b910;  1 drivers
v0x562799385100_0 .net "data_writedata", 31 0, L_0x56279939dc00;  1 drivers
v0x5627993851d0_0 .net "instr_address", 31 0, L_0x56279939f490;  1 drivers
v0x562799385330_0 .var "instr_readdata", 31 0;
v0x5627993853d0_0 .net "register_v0", 31 0, L_0x56279939db90;  1 drivers
v0x5627993854c0_0 .var "reset", 0 0;
S_0x562799356050 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x562799343dc0;
 .timescale 0 0;
v0x562799376310_0 .var "expected", 31 0;
v0x562799376410_0 .var "funct", 5 0;
v0x5627993764f0_0 .var "i", 4 0;
v0x5627993765b0_0 .var "imm", 15 0;
v0x562799376690_0 .var "imm_instr", 31 0;
v0x5627993767c0_0 .var "opcode", 5 0;
v0x5627993768a0_0 .var "r_instr", 31 0;
v0x562799376980_0 .var "rd", 4 0;
v0x562799376a60_0 .var "rs", 4 0;
v0x562799376bd0_0 .var "rt", 4 0;
v0x562799376cb0_0 .var "shamt", 4 0;
E_0x5627992ba2c0 .event posedge, v0x5627993790c0_0;
S_0x562799376d90 .scope module, "dut" "mips_cpu_harvard" 7 119, 8 1 0, S_0x562799343dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x562799353b70 .functor OR 1, L_0x562799396b30, L_0x562799396e70, C4<0>, C4<0>;
L_0x5627993155a0 .functor BUFZ 1, L_0x562799396680, C4<0>, C4<0>, C4<0>;
L_0x56279935b450 .functor BUFZ 1, L_0x562799396870, C4<0>, C4<0>, C4<0>;
L_0x56279935c2e0 .functor BUFZ 1, L_0x562799396870, C4<0>, C4<0>, C4<0>;
L_0x562799397320 .functor AND 1, L_0x562799396680, L_0x562799397730, C4<1>, C4<1>;
L_0x56279935e380 .functor OR 1, L_0x562799397320, L_0x5627993971b0, C4<0>, C4<0>;
L_0x5627992edf00 .functor OR 1, L_0x56279935e380, L_0x562799397540, C4<0>, C4<0>;
L_0x5627993979d0 .functor OR 1, L_0x5627992edf00, L_0x562799399030, C4<0>, C4<0>;
L_0x562799397ae0 .functor OR 1, L_0x5627993979d0, L_0x5627993988a0, C4<0>, C4<0>;
L_0x562799397ba0 .functor BUFZ 1, L_0x562799396960, C4<0>, C4<0>, C4<0>;
L_0x562799398790 .functor AND 1, L_0x5627993980f0, L_0x562799398560, C4<1>, C4<1>;
L_0x5627993988a0 .functor OR 1, L_0x562799397df0, L_0x562799398790, C4<0>, C4<0>;
L_0x562799399030 .functor AND 1, L_0x562799398b60, L_0x562799398e10, C4<1>, C4<1>;
L_0x5627993997e0 .functor OR 1, L_0x562799399280, L_0x5627993995a0, C4<0>, C4<0>;
L_0x562799398a00 .functor OR 1, L_0x562799399d50, L_0x56279939a050, C4<0>, C4<0>;
L_0x562799399f30 .functor AND 1, L_0x562799399a60, L_0x562799398a00, C4<1>, C4<1>;
L_0x56279939a850 .functor OR 1, L_0x56279939a4e0, L_0x56279939a760, C4<0>, C4<0>;
L_0x56279939ab50 .functor OR 1, L_0x56279939a850, L_0x56279939a960, C4<0>, C4<0>;
L_0x56279939ad00 .functor AND 1, L_0x562799396680, L_0x56279939ab50, C4<1>, C4<1>;
L_0x56279939baf0 .functor BUFZ 1, L_0x56279935b450, C4<0>, C4<0>, C4<0>;
L_0x56279939c700 .functor AND 1, L_0x56279939fe20, L_0x562799397ae0, C4<1>, C4<1>;
L_0x56279939c810 .functor OR 1, L_0x5627993988a0, L_0x562799399030, C4<0>, C4<0>;
L_0x56279939dc00 .functor BUFZ 32, L_0x56279939da80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939dcc0 .functor BUFZ 32, L_0x56279939c9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939de00 .functor BUFZ 32, L_0x56279939da80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939df00 .functor BUFZ 32, v0x562799378220_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939f0f0 .functor AND 1, v0x562799384ce0_0, L_0x56279939ad00, C4<1>, C4<1>;
L_0x56279939f160 .functor AND 1, L_0x56279939f0f0, v0x562799381c50_0, C4<1>, C4<1>;
L_0x56279939f490 .functor BUFZ 32, v0x562799379180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939fe20 .functor BUFZ 1, v0x562799381c50_0, C4<0>, C4<0>, C4<0>;
L_0x56279939ff90 .functor AND 1, v0x562799384ce0_0, v0x562799381c50_0, C4<1>, C4<1>;
v0x56279937c060_0 .net *"_ivl_100", 31 0, L_0x562799398a70;  1 drivers
L_0x7f5df907f528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937c160_0 .net *"_ivl_103", 25 0, L_0x7f5df907f528;  1 drivers
L_0x7f5df907f570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937c240_0 .net/2u *"_ivl_104", 31 0, L_0x7f5df907f570;  1 drivers
v0x56279937c300_0 .net *"_ivl_106", 0 0, L_0x562799398b60;  1 drivers
v0x56279937c3c0_0 .net *"_ivl_109", 5 0, L_0x562799398d70;  1 drivers
L_0x7f5df907f5b8 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56279937c4a0_0 .net/2u *"_ivl_110", 5 0, L_0x7f5df907f5b8;  1 drivers
v0x56279937c580_0 .net *"_ivl_112", 0 0, L_0x562799398e10;  1 drivers
v0x56279937c640_0 .net *"_ivl_116", 31 0, L_0x562799399190;  1 drivers
L_0x7f5df907f600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937c720_0 .net *"_ivl_119", 25 0, L_0x7f5df907f600;  1 drivers
L_0x7f5df907f138 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56279937c800_0 .net/2u *"_ivl_12", 5 0, L_0x7f5df907f138;  1 drivers
L_0x7f5df907f648 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56279937c8e0_0 .net/2u *"_ivl_120", 31 0, L_0x7f5df907f648;  1 drivers
v0x56279937c9c0_0 .net *"_ivl_122", 0 0, L_0x562799399280;  1 drivers
v0x56279937ca80_0 .net *"_ivl_124", 31 0, L_0x5627993994b0;  1 drivers
L_0x7f5df907f690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937cb60_0 .net *"_ivl_127", 25 0, L_0x7f5df907f690;  1 drivers
L_0x7f5df907f6d8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56279937cc40_0 .net/2u *"_ivl_128", 31 0, L_0x7f5df907f6d8;  1 drivers
v0x56279937cd20_0 .net *"_ivl_130", 0 0, L_0x5627993995a0;  1 drivers
v0x56279937cde0_0 .net *"_ivl_134", 31 0, L_0x562799399970;  1 drivers
L_0x7f5df907f720 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937cfd0_0 .net *"_ivl_137", 25 0, L_0x7f5df907f720;  1 drivers
L_0x7f5df907f768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937d0b0_0 .net/2u *"_ivl_138", 31 0, L_0x7f5df907f768;  1 drivers
v0x56279937d190_0 .net *"_ivl_140", 0 0, L_0x562799399a60;  1 drivers
v0x56279937d250_0 .net *"_ivl_143", 5 0, L_0x562799399cb0;  1 drivers
L_0x7f5df907f7b0 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56279937d330_0 .net/2u *"_ivl_144", 5 0, L_0x7f5df907f7b0;  1 drivers
v0x56279937d410_0 .net *"_ivl_146", 0 0, L_0x562799399d50;  1 drivers
v0x56279937d4d0_0 .net *"_ivl_149", 5 0, L_0x562799399fb0;  1 drivers
L_0x7f5df907f7f8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56279937d5b0_0 .net/2u *"_ivl_150", 5 0, L_0x7f5df907f7f8;  1 drivers
v0x56279937d690_0 .net *"_ivl_152", 0 0, L_0x56279939a050;  1 drivers
v0x56279937d750_0 .net *"_ivl_155", 0 0, L_0x562799398a00;  1 drivers
v0x56279937d810_0 .net *"_ivl_159", 1 0, L_0x56279939a3f0;  1 drivers
L_0x7f5df907f180 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56279937d8f0_0 .net/2u *"_ivl_16", 5 0, L_0x7f5df907f180;  1 drivers
L_0x7f5df907f840 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56279937d9d0_0 .net/2u *"_ivl_160", 1 0, L_0x7f5df907f840;  1 drivers
v0x56279937dab0_0 .net *"_ivl_162", 0 0, L_0x56279939a4e0;  1 drivers
L_0x7f5df907f888 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56279937db70_0 .net/2u *"_ivl_164", 5 0, L_0x7f5df907f888;  1 drivers
v0x56279937dc50_0 .net *"_ivl_166", 0 0, L_0x56279939a760;  1 drivers
v0x56279937df20_0 .net *"_ivl_169", 0 0, L_0x56279939a850;  1 drivers
L_0x7f5df907f8d0 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56279937dfe0_0 .net/2u *"_ivl_170", 5 0, L_0x7f5df907f8d0;  1 drivers
v0x56279937e0c0_0 .net *"_ivl_172", 0 0, L_0x56279939a960;  1 drivers
v0x56279937e180_0 .net *"_ivl_175", 0 0, L_0x56279939ab50;  1 drivers
v0x56279937e240_0 .net *"_ivl_178", 31 0, L_0x56279939adc0;  1 drivers
L_0x7f5df907f918 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937e320_0 .net *"_ivl_181", 25 0, L_0x7f5df907f918;  1 drivers
L_0x7f5df907f960 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x56279937e400_0 .net/2u *"_ivl_182", 31 0, L_0x7f5df907f960;  1 drivers
v0x56279937e4e0_0 .net *"_ivl_186", 31 0, L_0x56279939b360;  1 drivers
L_0x7f5df907f9a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937e5c0_0 .net *"_ivl_189", 25 0, L_0x7f5df907f9a8;  1 drivers
L_0x7f5df907f9f0 .functor BUFT 1, C4<00000000000000000000000000010010>, C4<0>, C4<0>, C4<0>;
v0x56279937e6a0_0 .net/2u *"_ivl_190", 31 0, L_0x7f5df907f9f0;  1 drivers
L_0x7f5df907fa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56279937e780_0 .net/2u *"_ivl_194", 0 0, L_0x7f5df907fa38;  1 drivers
v0x56279937e860_0 .net *"_ivl_20", 31 0, L_0x562799396a40;  1 drivers
L_0x7f5df907fa80 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56279937e940_0 .net/2u *"_ivl_204", 4 0, L_0x7f5df907fa80;  1 drivers
v0x56279937ea20_0 .net *"_ivl_207", 4 0, L_0x56279939bf70;  1 drivers
v0x56279937eb00_0 .net *"_ivl_209", 4 0, L_0x56279939c1a0;  1 drivers
v0x56279937ebe0_0 .net *"_ivl_210", 4 0, L_0x56279939c240;  1 drivers
v0x56279937ecc0_0 .net *"_ivl_217", 0 0, L_0x56279939c810;  1 drivers
L_0x7f5df907fac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56279937ed80_0 .net/2u *"_ivl_218", 31 0, L_0x7f5df907fac8;  1 drivers
v0x56279937ee60_0 .net *"_ivl_220", 31 0, L_0x56279939c940;  1 drivers
v0x56279937ef40_0 .net *"_ivl_222", 31 0, L_0x56279939cc00;  1 drivers
v0x56279937f020_0 .net *"_ivl_224", 31 0, L_0x56279939cd90;  1 drivers
v0x56279937f100_0 .net *"_ivl_226", 31 0, L_0x56279939d0e0;  1 drivers
L_0x7f5df907f1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937f1e0_0 .net *"_ivl_23", 25 0, L_0x7f5df907f1c8;  1 drivers
v0x56279937f2c0_0 .net *"_ivl_239", 0 0, L_0x56279939f0f0;  1 drivers
L_0x7f5df907f210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56279937f380_0 .net/2u *"_ivl_24", 31 0, L_0x7f5df907f210;  1 drivers
L_0x7f5df907fc30 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56279937f460_0 .net/2u *"_ivl_242", 31 0, L_0x7f5df907fc30;  1 drivers
v0x56279937f540_0 .net *"_ivl_247", 0 0, L_0x56279939f5f0;  1 drivers
L_0x7f5df907fc78 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56279937f620_0 .net/2u *"_ivl_248", 15 0, L_0x7f5df907fc78;  1 drivers
L_0x7f5df907fcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937f700_0 .net/2u *"_ivl_250", 15 0, L_0x7f5df907fcc0;  1 drivers
v0x56279937f7e0_0 .net *"_ivl_252", 15 0, L_0x56279939f870;  1 drivers
v0x56279937f8c0_0 .net *"_ivl_255", 15 0, L_0x56279939fa00;  1 drivers
v0x56279937f9a0_0 .net *"_ivl_26", 0 0, L_0x562799396b30;  1 drivers
v0x56279937fe70_0 .net *"_ivl_28", 31 0, L_0x562799396cf0;  1 drivers
L_0x7f5df907f258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56279937ff50_0 .net *"_ivl_31", 25 0, L_0x7f5df907f258;  1 drivers
L_0x7f5df907f2a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x562799380030_0 .net/2u *"_ivl_32", 31 0, L_0x7f5df907f2a0;  1 drivers
v0x562799380110_0 .net *"_ivl_34", 0 0, L_0x562799396e70;  1 drivers
v0x5627993801d0_0 .net *"_ivl_4", 31 0, L_0x562799396500;  1 drivers
v0x5627993802b0_0 .net *"_ivl_45", 2 0, L_0x562799397110;  1 drivers
L_0x7f5df907f2e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x562799380390_0 .net/2u *"_ivl_46", 2 0, L_0x7f5df907f2e8;  1 drivers
v0x562799380470_0 .net *"_ivl_51", 2 0, L_0x562799397390;  1 drivers
L_0x7f5df907f330 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x562799380550_0 .net/2u *"_ivl_52", 2 0, L_0x7f5df907f330;  1 drivers
v0x562799380630_0 .net *"_ivl_57", 0 0, L_0x562799397730;  1 drivers
v0x5627993806f0_0 .net *"_ivl_59", 0 0, L_0x562799397320;  1 drivers
v0x5627993807b0_0 .net *"_ivl_61", 0 0, L_0x56279935e380;  1 drivers
v0x562799380870_0 .net *"_ivl_63", 0 0, L_0x5627992edf00;  1 drivers
v0x562799380930_0 .net *"_ivl_65", 0 0, L_0x5627993979d0;  1 drivers
L_0x7f5df907f0a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5627993809f0_0 .net *"_ivl_7", 25 0, L_0x7f5df907f0a8;  1 drivers
v0x562799380ad0_0 .net *"_ivl_70", 31 0, L_0x562799397cc0;  1 drivers
L_0x7f5df907f378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562799380bb0_0 .net *"_ivl_73", 25 0, L_0x7f5df907f378;  1 drivers
L_0x7f5df907f3c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x562799380c90_0 .net/2u *"_ivl_74", 31 0, L_0x7f5df907f3c0;  1 drivers
v0x562799380d70_0 .net *"_ivl_76", 0 0, L_0x562799397df0;  1 drivers
v0x562799380e30_0 .net *"_ivl_78", 31 0, L_0x562799397f60;  1 drivers
L_0x7f5df907f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562799380f10_0 .net/2u *"_ivl_8", 31 0, L_0x7f5df907f0f0;  1 drivers
L_0x7f5df907f408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562799380ff0_0 .net *"_ivl_81", 25 0, L_0x7f5df907f408;  1 drivers
L_0x7f5df907f450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5627993810d0_0 .net/2u *"_ivl_82", 31 0, L_0x7f5df907f450;  1 drivers
v0x5627993811b0_0 .net *"_ivl_84", 0 0, L_0x5627993980f0;  1 drivers
v0x562799381270_0 .net *"_ivl_87", 0 0, L_0x562799398260;  1 drivers
v0x562799381350_0 .net *"_ivl_88", 31 0, L_0x562799398000;  1 drivers
L_0x7f5df907f498 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562799381430_0 .net *"_ivl_91", 30 0, L_0x7f5df907f498;  1 drivers
L_0x7f5df907f4e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x562799381510_0 .net/2u *"_ivl_92", 31 0, L_0x7f5df907f4e0;  1 drivers
v0x5627993815f0_0 .net *"_ivl_94", 0 0, L_0x562799398560;  1 drivers
v0x5627993816b0_0 .net *"_ivl_97", 0 0, L_0x562799398790;  1 drivers
v0x562799381770_0 .net "active", 0 0, L_0x56279939fe20;  alias, 1 drivers
v0x562799381830_0 .net "alu_op1", 31 0, L_0x56279939dcc0;  1 drivers
v0x5627993818f0_0 .net "alu_op2", 31 0, L_0x56279939de00;  1 drivers
v0x5627993819b0_0 .net "alui_instr", 0 0, L_0x5627993971b0;  1 drivers
v0x562799381a70_0 .net "b_flag", 0 0, v0x562799377de0_0;  1 drivers
v0x562799381b10_0 .net "clk", 0 0, v0x562799384c40_0;  1 drivers
v0x562799381bb0_0 .net "clk_enable", 0 0, v0x562799384ce0_0;  1 drivers
v0x562799381c50_0 .var "cpu_active", 0 0;
v0x562799381cf0_0 .net "curr_addr", 31 0, v0x562799379180_0;  1 drivers
v0x562799381dc0_0 .net "curr_addr_p4", 31 0, L_0x56279939f3f0;  1 drivers
v0x562799381e80_0 .net "data_address", 31 0, L_0x56279939df00;  alias, 1 drivers
v0x562799381f60_0 .net "data_read", 0 0, L_0x56279939baf0;  alias, 1 drivers
v0x562799382020_0 .net "data_readdata", 31 0, v0x562799384f60_0;  1 drivers
v0x562799382100_0 .net "data_write", 0 0, L_0x56279939b910;  alias, 1 drivers
v0x5627993821c0_0 .net "data_writedata", 31 0, L_0x56279939dc00;  alias, 1 drivers
v0x5627993822a0_0 .net "funct_code", 5 0, L_0x562799396430;  1 drivers
v0x562799382380_0 .net "hi_out", 31 0, v0x5627993798f0_0;  1 drivers
v0x562799382470_0 .net "hl_reg_enable", 0 0, L_0x56279939f160;  1 drivers
v0x562799382510_0 .net "instr_address", 31 0, L_0x56279939f490;  alias, 1 drivers
v0x5627993825d0_0 .net "instr_opcode", 5 0, L_0x562799396360;  1 drivers
v0x5627993826b0_0 .net "instr_readdata", 31 0, v0x562799385330_0;  1 drivers
v0x562799382770_0 .net "j_imm", 0 0, L_0x5627993997e0;  1 drivers
v0x562799382810_0 .net "j_reg", 0 0, L_0x562799399f30;  1 drivers
v0x5627993828d0_0 .net "l_type", 0 0, L_0x562799397540;  1 drivers
v0x562799382990_0 .net "link_const", 0 0, L_0x5627993988a0;  1 drivers
v0x562799382a50_0 .net "link_reg", 0 0, L_0x562799399030;  1 drivers
v0x562799382b10_0 .net "lo_out", 31 0, v0x56279937a140_0;  1 drivers
v0x562799382c00_0 .net "lw", 0 0, L_0x562799396870;  1 drivers
v0x562799382ca0_0 .net "mem_read", 0 0, L_0x56279935b450;  1 drivers
v0x562799382d60_0 .net "mem_to_reg", 0 0, L_0x56279935c2e0;  1 drivers
v0x562799382e20_0 .net "mem_write", 0 0, L_0x562799397ba0;  1 drivers
v0x562799382ee0_0 .net "memaddroffset", 31 0, v0x562799378220_0;  1 drivers
v0x562799382fd0_0 .net "mfhi", 0 0, L_0x56279939b0c0;  1 drivers
v0x562799383070_0 .net "mflo", 0 0, L_0x56279939b660;  1 drivers
v0x562799383940_0 .net "movefrom", 0 0, L_0x562799353b70;  1 drivers
v0x562799383a00_0 .net "muldiv", 0 0, L_0x56279939ad00;  1 drivers
v0x562799383ac0_0 .var "next_instr_addr", 31 0;
v0x562799383bb0_0 .net "offset", 31 0, L_0x56279939fc90;  1 drivers
v0x562799383c70_0 .net "pc_enable", 0 0, L_0x56279939ff90;  1 drivers
v0x562799383d40_0 .net "r_format", 0 0, L_0x562799396680;  1 drivers
v0x562799383de0_0 .net "reg_a_read_data", 31 0, L_0x56279939c9e0;  1 drivers
v0x562799383ed0_0 .net "reg_a_read_index", 4 0, L_0x56279939ac60;  1 drivers
v0x562799383fa0_0 .net "reg_b_read_data", 31 0, L_0x56279939da80;  1 drivers
v0x562799384070_0 .net "reg_b_read_index", 4 0, L_0x56279939be80;  1 drivers
v0x562799384140_0 .net "reg_dst", 0 0, L_0x5627993155a0;  1 drivers
v0x5627993841e0_0 .net "reg_write", 0 0, L_0x562799397ae0;  1 drivers
v0x5627993842a0_0 .net "reg_write_data", 31 0, L_0x56279939d270;  1 drivers
v0x562799384390_0 .net "reg_write_enable", 0 0, L_0x56279939c700;  1 drivers
v0x562799384460_0 .net "reg_write_index", 4 0, L_0x56279939c570;  1 drivers
v0x562799384530_0 .net "register_v0", 31 0, L_0x56279939db90;  alias, 1 drivers
v0x562799384600_0 .net "reset", 0 0, v0x5627993854c0_0;  1 drivers
v0x562799384730_0 .net "result", 31 0, v0x562799378680_0;  1 drivers
v0x562799384800_0 .net "result_hi", 31 0, v0x562799377f80_0;  1 drivers
v0x5627993848a0_0 .net "result_lo", 31 0, v0x562799378140_0;  1 drivers
v0x562799384940_0 .net "sw", 0 0, L_0x562799396960;  1 drivers
E_0x5627992bb020/0 .event anyedge, v0x562799377de0_0, v0x562799381dc0_0, v0x562799383bb0_0, v0x562799382770_0;
E_0x5627992bb020/1 .event anyedge, v0x562799378060_0, v0x562799382810_0, v0x56279937b040_0;
E_0x5627992bb020 .event/or E_0x5627992bb020/0, E_0x5627992bb020/1;
L_0x562799396360 .part v0x562799385330_0, 26, 6;
L_0x562799396430 .part v0x562799385330_0, 0, 6;
L_0x562799396500 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f0a8;
L_0x562799396680 .cmp/eq 32, L_0x562799396500, L_0x7f5df907f0f0;
L_0x562799396870 .cmp/eq 6, L_0x562799396360, L_0x7f5df907f138;
L_0x562799396960 .cmp/eq 6, L_0x562799396360, L_0x7f5df907f180;
L_0x562799396a40 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f1c8;
L_0x562799396b30 .cmp/eq 32, L_0x562799396a40, L_0x7f5df907f210;
L_0x562799396cf0 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f258;
L_0x562799396e70 .cmp/eq 32, L_0x562799396cf0, L_0x7f5df907f2a0;
L_0x562799397110 .part L_0x562799396360, 3, 3;
L_0x5627993971b0 .cmp/eq 3, L_0x562799397110, L_0x7f5df907f2e8;
L_0x562799397390 .part L_0x562799396360, 3, 3;
L_0x562799397540 .cmp/eq 3, L_0x562799397390, L_0x7f5df907f330;
L_0x562799397730 .reduce/nor L_0x56279939ad00;
L_0x562799397cc0 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f378;
L_0x562799397df0 .cmp/eq 32, L_0x562799397cc0, L_0x7f5df907f3c0;
L_0x562799397f60 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f408;
L_0x5627993980f0 .cmp/eq 32, L_0x562799397f60, L_0x7f5df907f450;
L_0x562799398260 .part v0x562799385330_0, 20, 1;
L_0x562799398000 .concat [ 1 31 0 0], L_0x562799398260, L_0x7f5df907f498;
L_0x562799398560 .cmp/eq 32, L_0x562799398000, L_0x7f5df907f4e0;
L_0x562799398a70 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f528;
L_0x562799398b60 .cmp/eq 32, L_0x562799398a70, L_0x7f5df907f570;
L_0x562799398d70 .part v0x562799385330_0, 0, 6;
L_0x562799398e10 .cmp/eq 6, L_0x562799398d70, L_0x7f5df907f5b8;
L_0x562799399190 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f600;
L_0x562799399280 .cmp/eq 32, L_0x562799399190, L_0x7f5df907f648;
L_0x5627993994b0 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f690;
L_0x5627993995a0 .cmp/eq 32, L_0x5627993994b0, L_0x7f5df907f6d8;
L_0x562799399970 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f720;
L_0x562799399a60 .cmp/eq 32, L_0x562799399970, L_0x7f5df907f768;
L_0x562799399cb0 .part v0x562799385330_0, 0, 6;
L_0x562799399d50 .cmp/eq 6, L_0x562799399cb0, L_0x7f5df907f7b0;
L_0x562799399fb0 .part v0x562799385330_0, 0, 6;
L_0x56279939a050 .cmp/eq 6, L_0x562799399fb0, L_0x7f5df907f7f8;
L_0x56279939a3f0 .part L_0x562799396430, 3, 2;
L_0x56279939a4e0 .cmp/eq 2, L_0x56279939a3f0, L_0x7f5df907f840;
L_0x56279939a760 .cmp/eq 6, L_0x562799396430, L_0x7f5df907f888;
L_0x56279939a960 .cmp/eq 6, L_0x562799396430, L_0x7f5df907f8d0;
L_0x56279939adc0 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f918;
L_0x56279939b0c0 .cmp/eq 32, L_0x56279939adc0, L_0x7f5df907f960;
L_0x56279939b360 .concat [ 6 26 0 0], L_0x562799396360, L_0x7f5df907f9a8;
L_0x56279939b660 .cmp/eq 32, L_0x56279939b360, L_0x7f5df907f9f0;
L_0x56279939b910 .functor MUXZ 1, L_0x7f5df907fa38, L_0x562799397ba0, L_0x56279939fe20, C4<>;
L_0x56279939ac60 .part v0x562799385330_0, 21, 5;
L_0x56279939be80 .part v0x562799385330_0, 16, 5;
L_0x56279939bf70 .part v0x562799385330_0, 11, 5;
L_0x56279939c1a0 .part v0x562799385330_0, 16, 5;
L_0x56279939c240 .functor MUXZ 5, L_0x56279939c1a0, L_0x56279939bf70, L_0x5627993155a0, C4<>;
L_0x56279939c570 .functor MUXZ 5, L_0x56279939c240, L_0x7f5df907fa80, L_0x5627993988a0, C4<>;
L_0x56279939c940 .arith/sum 32, L_0x56279939f3f0, L_0x7f5df907fac8;
L_0x56279939cc00 .functor MUXZ 32, v0x562799378680_0, v0x562799384f60_0, L_0x56279935c2e0, C4<>;
L_0x56279939cd90 .functor MUXZ 32, L_0x56279939cc00, v0x56279937a140_0, L_0x56279939b660, C4<>;
L_0x56279939d0e0 .functor MUXZ 32, L_0x56279939cd90, v0x5627993798f0_0, L_0x56279939b0c0, C4<>;
L_0x56279939d270 .functor MUXZ 32, L_0x56279939d0e0, L_0x56279939c940, L_0x56279939c810, C4<>;
L_0x56279939f3f0 .arith/sum 32, v0x562799379180_0, L_0x7f5df907fc30;
L_0x56279939f5f0 .part v0x562799385330_0, 15, 1;
L_0x56279939f870 .functor MUXZ 16, L_0x7f5df907fcc0, L_0x7f5df907fc78, L_0x56279939f5f0, C4<>;
L_0x56279939fa00 .part v0x562799385330_0, 0, 16;
L_0x56279939fc90 .concat [ 16 16 0 0], L_0x56279939fa00, L_0x56279939f870;
S_0x5627993770b0 .scope module, "cpu_alu" "alu" 8 155, 4 1 0, S_0x562799376d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x562799377440_0 .net *"_ivl_10", 31 0, L_0x56279939e8b0;  1 drivers
L_0x7f5df907fba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562799377540_0 .net/2u *"_ivl_14", 15 0, L_0x7f5df907fba0;  1 drivers
v0x562799377620_0 .net *"_ivl_17", 15 0, L_0x56279939ead0;  1 drivers
v0x5627993776e0_0 .net *"_ivl_18", 31 0, L_0x56279939ebc0;  1 drivers
v0x5627993777c0_0 .net *"_ivl_23", 4 0, L_0x56279939ee50;  1 drivers
L_0x7f5df907fbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5627993778f0_0 .net *"_ivl_27", 0 0, L_0x7f5df907fbe8;  1 drivers
v0x5627993779d0_0 .net *"_ivl_5", 0 0, L_0x56279939e190;  1 drivers
v0x562799377ab0_0 .net *"_ivl_6", 15 0, L_0x56279939e230;  1 drivers
v0x562799377b90_0 .net *"_ivl_9", 15 0, L_0x56279939e600;  1 drivers
v0x562799377d00_0 .net "addr_rt", 4 0, L_0x56279939f050;  1 drivers
v0x562799377de0_0 .var "b_flag", 0 0;
v0x562799377ea0_0 .net "funct", 5 0, L_0x56279939e0f0;  1 drivers
v0x562799377f80_0 .var "hi", 31 0;
v0x562799378060_0 .net "instructionword", 31 0, v0x562799385330_0;  alias, 1 drivers
v0x562799378140_0 .var "lo", 31 0;
v0x562799378220_0 .var "memaddroffset", 31 0;
v0x562799378300_0 .var "multresult", 63 0;
v0x5627993783e0_0 .net "op1", 31 0, L_0x56279939dcc0;  alias, 1 drivers
v0x5627993784c0_0 .net "op2", 31 0, L_0x56279939de00;  alias, 1 drivers
v0x5627993785a0_0 .net "opcode", 5 0, L_0x56279939e050;  1 drivers
v0x562799378680_0 .var "result", 31 0;
v0x562799378760_0 .net "shamt", 5 0, L_0x56279939eef0;  1 drivers
v0x562799378840_0 .net/s "sign_op1", 31 0, L_0x56279939dcc0;  alias, 1 drivers
v0x562799378900_0 .net/s "sign_op2", 31 0, L_0x56279939de00;  alias, 1 drivers
v0x5627993789d0_0 .net "simmediatedata", 15 0, L_0x56279939e9e0;  1 drivers
v0x562799378a90_0 .net "uimmediatedata", 15 0, L_0x56279939ed00;  1 drivers
v0x562799378b70_0 .net "unsign_op1", 31 0, L_0x56279939dcc0;  alias, 1 drivers
v0x562799378c30_0 .net "unsign_op2", 31 0, L_0x56279939de00;  alias, 1 drivers
E_0x5627992936d0/0 .event anyedge, v0x5627993785a0_0, v0x562799377ea0_0, v0x5627993784c0_0, v0x562799378760_0;
E_0x5627992936d0/1 .event anyedge, v0x5627993783e0_0, v0x562799378300_0, v0x562799377d00_0, v0x5627993789d0_0;
E_0x5627992936d0/2 .event anyedge, v0x562799378a90_0;
E_0x5627992936d0 .event/or E_0x5627992936d0/0, E_0x5627992936d0/1, E_0x5627992936d0/2;
L_0x56279939e050 .part v0x562799385330_0, 26, 6;
L_0x56279939e0f0 .part v0x562799385330_0, 0, 6;
L_0x56279939e190 .part v0x562799385330_0, 15, 1;
LS_0x56279939e230_0_0 .concat [ 1 1 1 1], L_0x56279939e190, L_0x56279939e190, L_0x56279939e190, L_0x56279939e190;
LS_0x56279939e230_0_4 .concat [ 1 1 1 1], L_0x56279939e190, L_0x56279939e190, L_0x56279939e190, L_0x56279939e190;
LS_0x56279939e230_0_8 .concat [ 1 1 1 1], L_0x56279939e190, L_0x56279939e190, L_0x56279939e190, L_0x56279939e190;
LS_0x56279939e230_0_12 .concat [ 1 1 1 1], L_0x56279939e190, L_0x56279939e190, L_0x56279939e190, L_0x56279939e190;
L_0x56279939e230 .concat [ 4 4 4 4], LS_0x56279939e230_0_0, LS_0x56279939e230_0_4, LS_0x56279939e230_0_8, LS_0x56279939e230_0_12;
L_0x56279939e600 .part v0x562799385330_0, 0, 16;
L_0x56279939e8b0 .concat [ 16 16 0 0], L_0x56279939e600, L_0x56279939e230;
L_0x56279939e9e0 .part L_0x56279939e8b0, 0, 16;
L_0x56279939ead0 .part v0x562799385330_0, 0, 16;
L_0x56279939ebc0 .concat [ 16 16 0 0], L_0x56279939ead0, L_0x7f5df907fba0;
L_0x56279939ed00 .part L_0x56279939ebc0, 0, 16;
L_0x56279939ee50 .part v0x562799385330_0, 6, 5;
L_0x56279939eef0 .concat [ 5 1 0 0], L_0x56279939ee50, L_0x7f5df907fbe8;
L_0x56279939f050 .part v0x562799385330_0, 16, 5;
S_0x562799378e90 .scope module, "cpu_pc" "pc" 8 229, 9 1 0, S_0x562799376d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5627993790c0_0 .net "clk", 0 0, v0x562799384c40_0;  alias, 1 drivers
v0x562799379180_0 .var "curr_addr", 31 0;
v0x562799379260_0 .net "enable", 0 0, L_0x56279939ff90;  alias, 1 drivers
v0x562799379300_0 .net "next_addr", 31 0, v0x562799383ac0_0;  1 drivers
v0x5627993793e0_0 .net "reset", 0 0, v0x5627993854c0_0;  alias, 1 drivers
S_0x562799379590 .scope module, "hi" "hl_reg" 8 182, 10 1 0, S_0x562799376d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x562799379820_0 .net "clk", 0 0, v0x562799384c40_0;  alias, 1 drivers
v0x5627993798f0_0 .var "data", 31 0;
v0x5627993799b0_0 .net "data_in", 31 0, v0x562799377f80_0;  alias, 1 drivers
v0x562799379ab0_0 .net "data_out", 31 0, v0x5627993798f0_0;  alias, 1 drivers
v0x562799379b70_0 .net "enable", 0 0, L_0x56279939f160;  alias, 1 drivers
v0x562799379c80_0 .net "reset", 0 0, v0x5627993854c0_0;  alias, 1 drivers
S_0x562799379dd0 .scope module, "lo" "hl_reg" 8 174, 10 1 0, S_0x562799376d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56279937a030_0 .net "clk", 0 0, v0x562799384c40_0;  alias, 1 drivers
v0x56279937a140_0 .var "data", 31 0;
v0x56279937a220_0 .net "data_in", 31 0, v0x562799378140_0;  alias, 1 drivers
v0x56279937a2f0_0 .net "data_out", 31 0, v0x56279937a140_0;  alias, 1 drivers
v0x56279937a3b0_0 .net "enable", 0 0, L_0x56279939f160;  alias, 1 drivers
v0x56279937a4a0_0 .net "reset", 0 0, v0x5627993854c0_0;  alias, 1 drivers
S_0x56279937a610 .scope module, "register" "regfile" 8 121, 11 1 0, S_0x562799376d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56279939c9e0 .functor BUFZ 32, L_0x56279939d620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56279939da80 .functor BUFZ 32, L_0x56279939d8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56279937b4a0_2 .array/port v0x56279937b4a0, 2;
L_0x56279939db90 .functor BUFZ 32, v0x56279937b4a0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56279937a950_0 .net *"_ivl_0", 31 0, L_0x56279939d620;  1 drivers
v0x56279937aa50_0 .net *"_ivl_10", 6 0, L_0x56279939d940;  1 drivers
L_0x7f5df907fb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56279937ab30_0 .net *"_ivl_13", 1 0, L_0x7f5df907fb58;  1 drivers
v0x56279937abf0_0 .net *"_ivl_2", 6 0, L_0x56279939d6c0;  1 drivers
L_0x7f5df907fb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56279937acd0_0 .net *"_ivl_5", 1 0, L_0x7f5df907fb10;  1 drivers
v0x56279937ae00_0 .net *"_ivl_8", 31 0, L_0x56279939d8a0;  1 drivers
v0x56279937aee0_0 .net "r_clk", 0 0, v0x562799384c40_0;  alias, 1 drivers
v0x56279937af80_0 .net "r_clk_enable", 0 0, v0x562799384ce0_0;  alias, 1 drivers
v0x56279937b040_0 .net "read_data1", 31 0, L_0x56279939c9e0;  alias, 1 drivers
v0x56279937b120_0 .net "read_data2", 31 0, L_0x56279939da80;  alias, 1 drivers
v0x56279937b200_0 .net "read_reg1", 4 0, L_0x56279939ac60;  alias, 1 drivers
v0x56279937b2e0_0 .net "read_reg2", 4 0, L_0x56279939be80;  alias, 1 drivers
v0x56279937b3c0_0 .net "register_v0", 31 0, L_0x56279939db90;  alias, 1 drivers
v0x56279937b4a0 .array "registers", 0 31, 31 0;
v0x56279937ba70_0 .net "reset", 0 0, v0x5627993854c0_0;  alias, 1 drivers
v0x56279937bb10_0 .net "write_control", 0 0, L_0x56279939c700;  alias, 1 drivers
v0x56279937bbd0_0 .net "write_data", 31 0, L_0x56279939d270;  alias, 1 drivers
v0x56279937bdc0_0 .net "write_reg", 4 0, L_0x56279939c570;  alias, 1 drivers
L_0x56279939d620 .array/port v0x56279937b4a0, L_0x56279939d6c0;
L_0x56279939d6c0 .concat [ 5 2 0 0], L_0x56279939ac60, L_0x7f5df907fb10;
L_0x56279939d8a0 .array/port v0x56279937b4a0, L_0x56279939d940;
L_0x56279939d940 .concat [ 5 2 0 0], L_0x56279939be80, L_0x7f5df907fb58;
    .scope S_0x5627993441f0;
T_0 ;
    %wait E_0x5627992b8570;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %load/vec4 v0x562799374b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x562799374440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.44, 6;
    %jmp T_0.45;
T_0.23 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x562799374d00_0;
    %shiftl 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.24 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x562799374d00_0;
    %shiftr 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.25 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x562799374d00_0;
    %shiftr 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.26 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x5627993750e0_0;
    %shiftl 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.27 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x5627993750e0_0;
    %shiftr 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.28 ;
    %load/vec4 v0x5627993751a0_0;
    %ix/getv 4, v0x5627993750e0_0;
    %shiftr 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.29 ;
    %load/vec4 v0x562799374de0_0;
    %pad/s 64;
    %load/vec4 v0x562799374ea0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5627993748a0_0, 0, 64;
    %load/vec4 v0x5627993748a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x562799374520_0, 0, 32;
    %load/vec4 v0x5627993748a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5627993746e0_0, 0, 32;
    %jmp T_0.45;
T_0.30 ;
    %load/vec4 v0x5627993750e0_0;
    %pad/u 64;
    %load/vec4 v0x5627993751a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5627993748a0_0, 0, 64;
    %load/vec4 v0x5627993748a0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x562799374520_0, 0, 32;
    %load/vec4 v0x5627993748a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5627993746e0_0, 0, 32;
    %jmp T_0.45;
T_0.31 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374ea0_0;
    %mod/s;
    %store/vec4 v0x562799374520_0, 0, 32;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374ea0_0;
    %div/s;
    %store/vec4 v0x5627993746e0_0, 0, 32;
    %jmp T_0.45;
T_0.32 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %mod;
    %store/vec4 v0x562799374520_0, 0, 32;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %div;
    %store/vec4 v0x5627993746e0_0, 0, 32;
    %jmp T_0.45;
T_0.33 ;
    %load/vec4 v0x562799374980_0;
    %store/vec4 v0x562799374520_0, 0, 32;
    %jmp T_0.45;
T_0.34 ;
    %load/vec4 v0x562799374980_0;
    %store/vec4 v0x5627993746e0_0, 0, 32;
    %jmp T_0.45;
T_0.35 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374ea0_0;
    %add;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.36 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %add;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.37 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374ea0_0;
    %sub;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.38 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %sub;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.39 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %and;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.40 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %or;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.41 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %xor;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.42 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %or;
    %inv;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.43 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374ea0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x5627993751a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.49, 8;
T_0.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.49, 8;
 ; End of false expr.
    %blend;
T_0.49;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x5627993742a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %jmp T_0.54;
T_0.50 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.56;
T_0.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.56 ;
    %jmp T_0.54;
T_0.51 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.58;
T_0.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.58 ;
    %jmp T_0.54;
T_0.52 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.60;
T_0.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.60 ;
    %jmp T_0.54;
T_0.53 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_0.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.62;
T_0.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.62 ;
    %jmp T_0.54;
T_0.54 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x562799374980_0;
    %load/vec4 v0x562799374a60_0;
    %cmp/e;
    %jmp/0xz  T_0.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.64;
T_0.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.64 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x562799374980_0;
    %load/vec4 v0x562799374a60_0;
    %cmp/ne;
    %jmp/0xz  T_0.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.66;
T_0.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.66 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.68;
T_0.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.68 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x562799374980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
    %jmp T_0.70;
T_0.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799374380_0, 0, 1;
T_0.70 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x562799374de0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.72, 8;
T_0.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.72, 8;
 ; End of false expr.
    %blend;
T_0.72;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.74, 8;
T_0.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.74, 8;
 ; End of false expr.
    %blend;
T_0.74;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799375000_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799375000_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799375000_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x562799375000_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x562799374c20_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x5627993750e0_0;
    %load/vec4 v0x562799374f40_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x5627993747c0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x562799356420;
T_1 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x562799375990_0, 0, 26;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x5627993754c0_0, 0, 6;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x562799375620_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x562799375830_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5627993758d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 30 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 31 "$display", "b flag is %b", v0x562799375400_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x562799375990_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x5627993754c0_0, 0, 6;
    %load/vec4 v0x562799375990_0;
    %load/vec4 v0x5627993754c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562799375620_0, 0, 32;
    %pushi/vec4 3794967296, 0, 32;
    %store/vec4 v0x562799375830_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x5627993758d0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 40 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 41 "$display", "unsigned of result = %d", v0x562799375760_0 {0 0 0};
    %load/vec4 v0x562799375760_0;
    %vpi_call/w 3 42 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x562799375580_0;
    %load/vec4 v0x5627993756c0_0;
    %vpi_call/w 3 43 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 44 "$display", "b flag is %b", v0x562799375400_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56279937a610;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56279937b4a0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x56279937a610;
T_3 ;
    %wait E_0x5627992ba2c0;
    %load/vec4 v0x56279937ba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56279937af80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56279937bb10_0;
    %load/vec4 v0x56279937bdc0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56279937bbd0_0;
    %load/vec4 v0x56279937bdc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56279937b4a0, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5627993770b0;
T_4 ;
    %wait E_0x5627992936d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %load/vec4 v0x5627993785a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x562799377ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %jmp T_4.45;
T_4.23 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378760_0;
    %shiftl 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.24 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378760_0;
    %shiftr 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.25 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378760_0;
    %shiftr 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.26 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378b70_0;
    %shiftl 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.27 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378b70_0;
    %shiftr 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.28 ;
    %load/vec4 v0x562799378c30_0;
    %ix/getv 4, v0x562799378b70_0;
    %shiftr 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.29 ;
    %load/vec4 v0x562799378840_0;
    %pad/s 64;
    %load/vec4 v0x562799378900_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x562799378300_0, 0, 64;
    %load/vec4 v0x562799378300_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x562799377f80_0, 0, 32;
    %load/vec4 v0x562799378300_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x562799378140_0, 0, 32;
    %jmp T_4.45;
T_4.30 ;
    %load/vec4 v0x562799378b70_0;
    %pad/u 64;
    %load/vec4 v0x562799378c30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x562799378300_0, 0, 64;
    %load/vec4 v0x562799378300_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x562799377f80_0, 0, 32;
    %load/vec4 v0x562799378300_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x562799378140_0, 0, 32;
    %jmp T_4.45;
T_4.31 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x562799378900_0;
    %mod/s;
    %store/vec4 v0x562799377f80_0, 0, 32;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x562799378900_0;
    %div/s;
    %store/vec4 v0x562799378140_0, 0, 32;
    %jmp T_4.45;
T_4.32 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %mod;
    %store/vec4 v0x562799377f80_0, 0, 32;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %div;
    %store/vec4 v0x562799378140_0, 0, 32;
    %jmp T_4.45;
T_4.33 ;
    %load/vec4 v0x5627993783e0_0;
    %store/vec4 v0x562799377f80_0, 0, 32;
    %jmp T_4.45;
T_4.34 ;
    %load/vec4 v0x5627993783e0_0;
    %store/vec4 v0x562799378140_0, 0, 32;
    %jmp T_4.45;
T_4.35 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x562799378900_0;
    %add;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.36 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %add;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.37 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x562799378900_0;
    %sub;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.38 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %sub;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.39 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %and;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.40 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %or;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.41 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %xor;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.42 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %or;
    %inv;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.43 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x562799378900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.47, 8;
T_4.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.47, 8;
 ; End of false expr.
    %blend;
T_4.47;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.44 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378c30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.49, 8;
T_4.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.49, 8;
 ; End of false expr.
    %blend;
T_4.49;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.45;
T_4.45 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x562799377d00_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %jmp T_4.54;
T_4.50 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.56;
T_4.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.56 ;
    %jmp T_4.54;
T_4.51 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.58;
T_4.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.58 ;
    %jmp T_4.54;
T_4.52 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.60;
T_4.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.60 ;
    %jmp T_4.54;
T_4.53 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_4.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.62;
T_4.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.62 ;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x5627993783e0_0;
    %load/vec4 v0x5627993784c0_0;
    %cmp/e;
    %jmp/0xz  T_4.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.64;
T_4.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.64 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x5627993783e0_0;
    %load/vec4 v0x5627993784c0_0;
    %cmp/ne;
    %jmp/0xz  T_4.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.66;
T_4.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.66 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.68;
T_4.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.68 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x5627993783e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
    %jmp T_4.70;
T_4.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799377de0_0, 0, 1;
T_4.70 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x562799378840_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.72, 8;
T_4.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.72, 8;
 ; End of false expr.
    %blend;
T_4.72;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.74, 8;
T_4.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.74, 8;
 ; End of false expr.
    %blend;
T_4.74;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378a90_0;
    %pad/u 32;
    %and;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378a90_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x562799378a90_0;
    %pad/u 32;
    %xor;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x562799378a90_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x562799378680_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x562799378b70_0;
    %load/vec4 v0x5627993789d0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x562799378220_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x562799379dd0;
T_5 ;
    %wait E_0x5627992ba2c0;
    %load/vec4 v0x56279937a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56279937a140_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56279937a3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56279937a220_0;
    %assign/vec4 v0x56279937a140_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x562799379590;
T_6 ;
    %wait E_0x5627992ba2c0;
    %load/vec4 v0x562799379c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5627993798f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x562799379b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5627993799b0_0;
    %assign/vec4 v0x5627993798f0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x562799378e90;
T_7 ;
    %wait E_0x5627992ba2c0;
    %load/vec4 v0x5627993793e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x562799379180_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x562799379260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x562799379300_0;
    %assign/vec4 v0x562799379180_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x562799376d90;
T_8 ;
    %wait E_0x5627992ba2c0;
    %vpi_call/w 8 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5627993826b0_0, v0x562799381770_0, v0x5627993841e0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x562799383ed0_0, v0x562799384070_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_write_data=%h, result=%d, reg_write_index=%d", v0x5627993842a0_0, v0x562799384730_0, v0x562799384460_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "pc=%h", v0x562799381cf0_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x562799376d90;
T_9 ;
    %wait E_0x5627992bb020;
    %load/vec4 v0x562799381a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x562799381dc0_0;
    %load/vec4 v0x562799383bb0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x562799383ac0_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x562799382770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x562799381dc0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5627993826b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x562799383ac0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x562799382810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x562799383de0_0;
    %store/vec4 v0x562799383ac0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x562799381dc0_0;
    %store/vec4 v0x562799383ac0_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x562799376d90;
T_10 ;
    %wait E_0x5627992ba2c0;
    %load/vec4 v0x562799384600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799381c50_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x562799381cf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x562799381c50_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x562799343dc0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562799384c40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x562799384c40_0;
    %inv;
    %store/vec4 v0x562799384c40_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x562799343dc0;
T_12 ;
    %fork t_1, S_0x562799356050;
    %jmp t_0;
    .scope S_0x562799356050;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627993854c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x562799384ce0_0, 0, 1;
    %wait E_0x5627992ba2c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627993854c0_0, 0, 1;
    %wait E_0x5627992ba2c0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5627993767c0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562799376a60_0, 0, 5;
    %load/vec4 v0x5627993764f0_0;
    %store/vec4 v0x562799376bd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5627993765b0_0, 0, 16;
    %load/vec4 v0x5627993767c0_0;
    %load/vec4 v0x562799376a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627993765b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562799376690_0, 0, 32;
    %load/vec4 v0x562799376690_0;
    %store/vec4 v0x562799385330_0, 0, 32;
    %load/vec4 v0x5627993764f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x562799384f60_0, 0, 32;
    %wait E_0x5627992ba2c0;
    %delay 2, 0;
    %load/vec4 v0x562799385030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x562799384e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x5627993764f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5627993767c0_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x562799376410_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562799376cb0_0, 0, 5;
    %load/vec4 v0x5627993764f0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x562799376a60_0, 0, 5;
    %load/vec4 v0x5627993764f0_0;
    %store/vec4 v0x562799376bd0_0, 0, 5;
    %load/vec4 v0x5627993764f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x562799376980_0, 0, 5;
    %load/vec4 v0x5627993767c0_0;
    %load/vec4 v0x562799376a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376cb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627993768a0_0, 0, 32;
    %load/vec4 v0x5627993768a0_0;
    %store/vec4 v0x562799385330_0, 0, 32;
    %wait E_0x5627992ba2c0;
    %delay 2, 0;
    %load/vec4 v0x5627993764f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5627993767c0_0, 0, 6;
    %load/vec4 v0x5627993764f0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x562799376a60_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562799376bd0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5627993765b0_0, 0, 16;
    %load/vec4 v0x5627993767c0_0;
    %load/vec4 v0x562799376a60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562799376bd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5627993765b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x562799376690_0, 0, 32;
    %load/vec4 v0x562799376690_0;
    %store/vec4 v0x562799385330_0, 0, 32;
    %wait E_0x5627992ba2c0;
    %delay 2, 0;
    %load/vec4 v0x5627993764f0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x5627993764f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %or;
    %store/vec4 v0x562799376310_0, 0, 32;
    %load/vec4 v0x5627993853d0_0;
    %load/vec4 v0x562799376310_0;
    %cmp/e;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 7 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x562799376310_0, v0x5627993853d0_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x5627993764f0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5627993764f0_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x562799343dc0;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/or_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
