/*
 *   Copyright (c) International Business Machines Corp., 2010, 2011
 *
 *   This program is free software;  you can redistribute it and/or modify
 *   it under the terms of the GNU General Public License as published by
 *   the Free Software Foundation; either version 2 of the License, or
 *   (at your option) any later version.
 *
 *   This program is distributed in the hope that it will be useful,
 *   but WITHOUT ANY WARRANTY;  without even the implied warranty of
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
 *   the GNU General Public License for more details.
 *
 *   You should have received a copy of the GNU General Public License
 *   along with this program;  if not, write to the Free Software
 *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 */

/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <1>;
	model = "ibm,fsp1";
	compatible = "ibm,fsp1";
	dcr-parent = <&{/cpus/cpu@0}>;

	aliases {
		ethernet0 = &EMAC0;
		ethernet1 = &EMAC1;
		serial0 = &UART0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			model = "PowerPC, 440FSP1";
			reg = <0x0>;
			clock-frequency = <500000000>; /* 500 MHz */
			timebase-frequency = <166666667>; /* 166 MHz */
			i-cache-line-size = <32>;
			d-cache-line-size = <32>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
			dcr-controller;
			dcr-access-method = "native";
		};
	};

	UIC0: uic0 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <0>;
		dcr-reg = <0x2c0 0x8>;
	};

	/* "interrupts" field is <bit level bit level>
	   first pair is non-critical, second is critical */
	UIC1_0: uic1_0 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <1>;
		dcr-reg = <0x2c8 0x8>;
		interrupt-parent = <&UIC0>;
		interrupts = <21 0x4 4 0x84>;
	};

	/* PSI and DMA */
	UIC1_1: uic1_1 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <2>;
		dcr-reg = <0x350 0x8>;
		interrupt-parent = <&UIC0>;
		interrupts = <22 0x4 5 0x84>;
	};

	/* Ethernet and USB */
	UIC1_2: uic1_2 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <3>;
		dcr-reg = <0x358 0x8>;
		interrupt-parent = <&UIC0>;
		interrupts = <23 0x4 6 0x84>;
	};

	/* Reserved for future use */
	UIC1_3: uic1_3 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <4>;
		dcr-reg = <0x360 0x8>;
		interrupt-parent = <&UIC0>;
		interrupts = <24 0x4 7 0x84>;
	};

	/* 2nd level UICs for FSI */
	UIC2_0: interrupt-controller2_0 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <5>;
		dcr-reg = <0x2d0 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <16 0x4 0 0x84>;
	};

	UIC2_1: uic2_1 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <6>;
		dcr-reg = <0x2d8 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <17 0x4 1 0x84>;
	};

	UIC2_2: uic2_2 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <7>;
		dcr-reg = <0x2e0 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <18 0x4 2 0x84>;
	};

	UIC2_3: uic2_3 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <8>;
		dcr-reg = <0x2e8 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <19 0x4 3 0x84>;
	};

	UIC2_4: uic2_4 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <9>;
		dcr-reg = <0x2f0 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <20 0x4 4 0x84>;
	};

	UIC2_5: uic2_5 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <10>;
		dcr-reg = <0x2f8 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <21 0x4 5 0x84>;
	};

	UIC2_6: uic2_6 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <11>;
		dcr-reg = <0x300 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <22 0x4 6 0x84>;
	};

	UIC2_7: uic2_7 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <12>;
		dcr-reg = <0x308 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <23 0x4 7 0x84>;
	};

	UIC2_8: uic2_8 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <13>;
		dcr-reg = <0x310 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <24 0x4 8 0x84>;
	};

	UIC2_9: uic2_9 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <14>;
		dcr-reg = <0x318 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <25 0x4 9 0x84>;
	};

	UIC2_10: uic2_10 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <15>;
		dcr-reg = <0x320 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <26 0x4 10 0x84>;
	};

	UIC2_11: uic2_11 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <16>;
		dcr-reg = <0x328 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <27 0x4 11 0x84>;
	};

	UIC2_12: uic2_12 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <17>;
		dcr-reg = <0x330 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <28 0x4 12 0x84>;
	};

	UIC2_13: uic2_13 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <18>;
		dcr-reg = <0x338 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <29 0x4 13 0x84>;
	};

	UIC2_14: uic2_14 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <19>;
		dcr-reg = <0x340 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <30 0x4 14 0x84>;
	};

	UIC2_15: uic2_15 {
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
		compatible = "ibm,uic";
		interrupt-controller;
		cell-index = <20>;
		dcr-reg = <0x348 0x8>;
		interrupt-parent = <&UIC1_0>;
		interrupts = <31 0x4 15 0x84>;
	};

	plb {
		compatible = "ibm,plb4";
		#address-cells = <2>;
		#size-cells = <1>;
		ranges;
		clock-frequency = <166666667>;

		/* Even though the RTC isn't on the plb, it won't be seen
		   unless it's a child node of the plb */
		RTC: rtc {
			device_type = "rtc";
			compatible = "ibm,rtc-fsp1";
			/* point it at the CMU, the RTC code knows how to do the
			indirect addressing required */
			dcr-reg = <0xc 0x2>;
			interrupt-parent = <&UIC0>;
			/* RTC compare interrupts 0 1 2 */
			interrupts = <28 0x4 29 0x4 30 0x4>;
		};

		buddy-reset-irq {
			compatible = "ibm,buddy-reset-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC1_3>;
			interrupts = <3 0x84>;
		};

		plb-read-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <0 0x81>;
		};

		plb-write-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <1 0x81>;
		};

		plb-opb0-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <15 0x84>;
		};

		plb-opb1-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <16 0x84>;
		};

		plb-opb2-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <17 0x84>;
		};

		plb-opb3-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <18 0x84>;
		};

		opb-plb-error-irq {
			compatible = "ibm,bus-error-irq";

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = <19 0x84>;
		};

		eddr2 {
			compatible = "ibm,eddr2";

			dcr-reg = <0x8 0x2>;

			#interrupt-cells = <2>;
			interrupt-parent = <&UIC0>;
			interrupts = </* UE */      8  0x84
				      /* CE */      11 0x4
				      /* SIE_UE */  12 0x84
				      /* SIE_CE */  13 0x4
				      /* SIE_OC */  14 0x4>;
		};

		MAL0: mcmal0 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,mcmal";
			dcr-reg = <0x80 0x80>;
			num-tx-chans = <1>;
			num-rx-chans = <1>;
			interrupt-parent = <&MAL0>;
			interrupts = <0 1 2 3 4>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = </*TXEOB*/ 0 &UIC1_2 4 0x4
					 /*RXEOB*/ 1 &UIC1_2 3 0x4
					 /*SERR*/  2 &UIC1_2 7 0x4
					 /*TXDE*/  3 &UIC1_2 5 0x4
					 /*RXDE*/  4 &UIC1_2 6 0x4>;
		};

		MAL1: mcmal1 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,mcmal";
			dcr-reg = <0x100 0x80>;
			num-tx-chans = <1>;
			num-rx-chans = <1>;
			interrupt-parent = <&MAL1>;
			interrupts = <0 1 2 3 4>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = </*TXEOB*/ 0 &UIC1_2 12 0x4
					 /*RXEOB*/ 1 &UIC1_2 11 0x4
					 /*SERR*/  2 &UIC1_2 15 0x4
					 /*TXDE*/  3 &UIC1_2 13 0x4
					 /*RXDE*/  4 &UIC1_2 14 0x4>;
		};

                PSI: psimaster {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,psi";

                        interrupt-parent = <&PSI>;
                        interrupts = <0 1 2 3>;
                        /* index interrupt-parent interrupt# type */
                        interrupt-map = </*Link 0*/ 0 &UIC1_1 1 0x4
					 /*Link 1*/ 1 &UIC1_1 2 0x4
					 /*Link 2*/ 2 &UIC1_1 3 0x4
					 /*Link 3*/ 3 &UIC1_1 4 0x4>;
		};

		MBX: zhost {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,psi-mbx";
			type = "ZHOST";
			interrupt-parent = <&MBX>;
			interrupts = <0 1 2 3>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = </*Link 0*/ 0 &UIC1_3 8 0x4
					 /*Link 1*/ 1 &UIC1_3 9 0x4
					 /*Link 2*/ 2 &UIC1_3 10 0x4
					 /*Link 3*/ 3 &UIC1_3 11 0x4>;
		};

		EDMA0: dma.0 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,edma";
			dcr-reg = <0x180 0x40>;
			channels = <4>;
			logical_id = <0>;
			type = "FSI";
			interrupt-parent = <&EDMA0>;
			interrupts = <0 1 2 3>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = < /* chnl_0 */ 0 &UIC1_1  28 0x4
					  /* chnl_1 */ 1 &UIC1_1  29 0x4
					  /* chnl_2 */ 2 &UIC1_1  30 0x4
					  /* chnl_3 */ 3 &UIC1_1  31 0x4>;
		};

		EDMA1: dma.1 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,edma";
			dcr-reg = <0x1C0 0x40>;
			channels = <4>;
			logical_id = <1>;
			type = "FSI";
			interrupt-parent = <&EDMA1>;
			interrupts = <0 1 2 3>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = < /* chnl_0 */ 0 &UIC1_1  24 0x4
					  /* chnl_1 */ 1 &UIC1_1  25 0x4
					  /* chnl_2 */ 2 &UIC1_1  26 0x4
					  /* chnl_3 */ 3 &UIC1_1  27 0x4>;
		};

		EDMA2: dma.2 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,edma";
			dcr-reg = <0x200 0x40>;
			channels = <4>;
			logical_id = <2>;
			type = "FSI";
			interrupt-parent = <&EDMA2>;
			interrupts = <0 1 2 3>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = < /* chnl_0 */ 0 &UIC1_1  20 0x4
					  /* chnl_1 */ 1 &UIC1_1  21 0x4
					  /* chnl_2 */ 2 &UIC1_1  22 0x4
					  /* chnl_3 */ 3 &UIC1_1  23 0x4>;
		};

		EDMA3: dma.3 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,edma";
			dcr-reg = <0x240 0x40>;
			channels = <4>;
			logical_id = <3>;
			type = "FSI";
			/* type = <DMA_FSI>; */
			interrupt-parent = <&EDMA3>;
			interrupts = <0 1 2 3>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = < /* chnl_0 */ 0 &UIC1_1  16 0x4
					  /* chnl_1 */ 1 &UIC1_1  17 0x4
					  /* chnl_2 */ 2 &UIC1_1  18 0x4
					  /* chnl_3 */ 3 &UIC1_1  19 0x4>;
		};

		EDMA4: hostdma.0 {
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			compatible = "ibm,edma", "ibm,hostdma";
			dcr-reg = <0x280 0x40>;
			channels = <4>;
			logical_id = <4>;
			type = "PSI";
			/* type = <DMA_PSI>; */
			interrupt-parent = <&EDMA4>;
			interrupts = <0 1 2 3 4>;
			/* index interrupt-parent interrupt# type */
			interrupt-map = < /* chnl_0 */  0 &UIC1_1  12 0x4
					  /* chnl_1 */  1 &UIC1_1  13 0x4
					  /* chnl_2 */  2 &UIC1_1  14 0x4
					  /* chnl_3 */  3 &UIC1_1  15 0x4
					  /* HDCR_RW */ 4 &UIC0    26 0x4>;
		};

		EMAC0: ethernet@b0000000 {
			linux,network-index = <0>;
			device_type = "network";
			compatible = "ibm,emac4";
			has-inverted-stacr-oc;
			interrupt-parent = <&UIC1_2>;
			interrupts = <1 0x4 0 0x4>;
			reg = <0x0 0xb0000000 0x100>;
			local-mac-address = [000000000000];
			mal-device = <&MAL0>;
			mal-tx-channel = <0>;
			mal-rx-channel = <0>;
			cell-index = <0>;
			max-frame-size = <1500>;
			rx-fifo-size = <4096>;
			tx-fifo-size = <4096>;
			phy-address = <0>;
			phy-mode = "mii";
		};

		EMAC1: ethernet@b0000100 {
			linux,network-index = <1>;
			device_type = "network";
			compatible = "ibm,emac4";
			has-inverted-stacr-oc;
			interrupt-parent = <&UIC1_2>;
			interrupts = <9 0x4 8 0x4>;
			reg = <0x0 0xb0000100 0x100>;
			local-mac-address = [000000000000];
			mal-device = <&MAL1>;
			mal-tx-channel = <0>;
			mal-rx-channel = <0>;
			cell-index = <0>;
			max-frame-size = <1500>;
			rx-fifo-size = <4096>;
			tx-fifo-size = <4096>;
			phy-address = <0>;
			phy-mode = "mii";
		};

		FSI: fsimaster@b0014000 {
			compatible = "ibm,fsimaster";
			#interrupt-cells = <1>;
			#address-cells = <0>;
			reg = <0x0 0xb0014000 0x2e4>;
			interrupt-parent = <&FSI>;
			interrupts = <0 1 2>;
			interrupt-map =</*Port Err*/	0 &UIC0 2  0x4
					/*Master Err*/	1 &UIC0 3  0x4
					/*Plug Detect*/	2 &UIC0 27 0x4>;
			cfam-uics = <&UIC2_0 &UIC2_1 &UIC2_2 &UIC2_3
				     &UIC2_4 &UIC2_5 &UIC2_6 &UIC2_7
				     &UIC2_8 &UIC2_9 &UIC2_10 &UIC2_11
				     &UIC2_12 &UIC2_13 &UIC2_14
				     &UIC2_15>;
		};

                MAILBOX_HOSTIP: mbx@b0016000 {
			compatible = "ibm,mailbox";

			reg = <0x0 0xb0016000 0x03c0>;

			interrupt-parent = <&UIC1_1>;
			interrupts = <0 0x4>;
		};

		hdcr@b0016000 {
			compatible = "ibm,hdcr";

			reg = <0x0 0xb0016000 0x10>;

			interrupt-parent = <&UIC0>;
			interrupts = <26 0x1>;
		};

		UART0: serial@b0020000 {
			device_type = "serial";
			compatible = "ns16550";
			reg = <0x0 0xb0020000 0x8>;
			virtual-reg = <0xb0020000>;
			clock-frequency = <16666667>;
			current-speed = <57600>;
			interrupt-parent = <&UIC0>;
			interrupts = <31 0x4>;
		};

		USB: usb@b0021000 {
			compatible = "ibm,usb-ohci-440fsp1", "ohci-be";
			reg = <0x0 0xb0021000 0x200>;
			interrupt-parent = <&UIC1_2>;
			interrupts = <28 0x4>;
		};


		ebc {
			compatible = "ibm,ebc";
			#address-cells = <2>;
			#size-cells = <1>;
			ranges = <0x0 0xf0000000 0x1 0xf0000000 0x10000000>;
			dcr-reg = <0xe 0x2>;

			interrupt-parent = <&UIC0>;
			interrupts = <20 0x4>;

			ndfc@0,ffff0000 {
				compatible = "ibm,ndfc";
				reg = <0x0 0xffff0000 0x2000>;
				ccr = <0x00002004>;
				bank-settings = <0x80001111>;
				#address-cells = <1>;
				#size-cells = <1>;

				nand {
					#address-cells = <1>;
					#size-cells = <1>;

					partition@0 {
						label = "ipl";
						reg = <0x0 0x4000>;
					};

					partition@20000 {
						label = "content";
						reg = <0x20000 0x0>;
					};
				};
			};
		};
	};

	chosen {
		linux,stdout-path = "/plb/serial@b0020000";
		bootargs = "console=ttyS0,57600 rw log_buf_len=32768 debug";
	};
};
