Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun 10 14:50:46 2024
| Host         : 20STC159L04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Test_1_timing_summary_routed.rpt -pb Test_1_timing_summary_routed.pb -rpx Test_1_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_1
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: CLK_SLOW/count_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[32]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: COUNT/count_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.531        0.000                      0                   64        0.200        0.000                      0                   64        1.100        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysclk_p              {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_p                                                                                                                                                                1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0        2.531        0.000                      0                   64        0.200        0.000                      0                   64        2.150        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 COUNT/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/turn_off_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.942ns (38.945%)  route 1.477ns (61.055%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 3.673 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.697    -1.879    COUNT/clk_out1
    SLICE_X0Y62          FDRE                                         r  COUNT/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.223    -1.656 r  COUNT/count_reg[1]/Q
                         net (fo=3, routed)           0.367    -1.290    COUNT/count_reg[1]
    SLICE_X2Y62          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.289    -1.001 r  COUNT/turn_off_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    -1.001    COUNT/turn_off_reg_i_13_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -0.947 r  COUNT/turn_off_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000    -0.947    COUNT/turn_off_reg_i_12_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.782 f  COUNT/turn_off_reg_i_16/O[1]
                         net (fo=1, routed)           0.436    -0.346    COUNT/turn_off_reg_i_16_n_6
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.125    -0.221 r  COUNT/turn_off_i_9/O
                         net (fo=1, routed)           0.442     0.222    COUNT/turn_off_i_9_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I5_O)        0.043     0.265 r  COUNT/turn_off_i_2/O
                         net (fo=1, routed)           0.232     0.496    COUNT/turn_off_i_2_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.043     0.539 r  COUNT/turn_off_i_1/O
                         net (fo=1, routed)           0.000     0.539    COUNT/turn_off_i_1_n_0
    SLICE_X3Y66          FDRE                                         r  COUNT/turn_off_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.555     3.673    COUNT/clk_out1
    SLICE_X3Y66          FDRE                                         r  COUNT/turn_off_reg/C
                         clock pessimism             -0.581     3.093    
                         clock uncertainty           -0.056     3.037    
    SLICE_X3Y66          FDRE (Setup_fdre_C_D)        0.034     3.071    COUNT/turn_off_reg
  -------------------------------------------------------------------
                         required time                          3.071    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.911ns (64.564%)  route 0.500ns (35.436%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.637 r  COUNT/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.637    COUNT/count_reg[24]_i_1__0_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.471 r  COUNT/count_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.471    COUNT/count_reg[28]_i_1__0_n_6
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[29]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[29]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.556ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.909ns (64.514%)  route 0.500ns (35.486%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 3.670 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.637 r  COUNT/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.637    COUNT/count_reg[24]_i_1__0_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.584 r  COUNT/count_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.584    COUNT/count_reg[28]_i_1__0_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.473 r  COUNT/count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.473    COUNT/count_reg[32]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  COUNT/count_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.552     3.670    COUNT/clk_out1
    SLICE_X0Y70          FDRE                                         r  COUNT/count_reg[32]/C
                         clock pessimism             -0.581     3.090    
                         clock uncertainty           -0.056     3.034    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.049     3.083    COUNT/count_reg[32]
  -------------------------------------------------------------------
                         required time                          3.083    
                         arrival time                           0.473    
  -------------------------------------------------------------------
                         slack                                  3.556    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.894ns (64.132%)  route 0.500ns (35.868%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.637 r  COUNT/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.637    COUNT/count_reg[24]_i_1__0_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.488 r  COUNT/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.488    COUNT/count_reg[28]_i_1__0_n_4
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[31]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[31]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.858ns (63.181%)  route 0.500ns (36.819%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.524 r  COUNT/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.524    COUNT/count_reg[24]_i_1__0_n_6
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[25]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[25]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.856ns (63.127%)  route 0.500ns (36.873%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.637 r  COUNT/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.637    COUNT/count_reg[24]_i_1__0_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.526 r  COUNT/count_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.526    COUNT/count_reg[28]_i_1__0_n_7
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[28]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[28]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.856ns (63.127%)  route 0.500ns (36.873%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.637 r  COUNT/count_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.637    COUNT/count_reg[24]_i_1__0_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    -0.526 r  COUNT/count_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.526    COUNT/count_reg[28]_i_1__0_n_5
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y69          FDRE                                         r  COUNT/count_reg[30]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[30]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.841ns (62.714%)  route 0.500ns (37.286%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149    -0.541 r  COUNT/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.541    COUNT/count_reg[24]_i_1__0_n_4
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[27]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[27]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  3.625    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.805ns (61.686%)  route 0.500ns (38.314%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 3.672 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.577 r  COUNT/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.577    COUNT/count_reg[20]_i_1__0_n_6
    SLICE_X0Y67          FDRE                                         r  COUNT/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.554     3.672    COUNT/clk_out1
    SLICE_X0Y67          FDRE                                         r  COUNT/count_reg[21]/C
                         clock pessimism             -0.581     3.092    
                         clock uncertainty           -0.056     3.036    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.049     3.085    COUNT/count_reg[21]
  -------------------------------------------------------------------
                         required time                          3.085    
                         arrival time                           0.577    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 COUNT/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            COUNT/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.803ns (61.627%)  route 0.500ns (38.373%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 3.671 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.581ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.694    -1.882    COUNT/clk_out1
    SLICE_X0Y64          FDRE                                         r  COUNT/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.223    -1.659 r  COUNT/count_reg[9]/Q
                         net (fo=3, routed)           0.500    -1.159    COUNT/count_reg[9]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.849 r  COUNT/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.849    COUNT/count_reg[8]_i_1__0_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.796 r  COUNT/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.796    COUNT/count_reg[12]_i_1__0_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.743 r  COUNT/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.743    COUNT/count_reg[16]_i_1__0_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.690 r  COUNT/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    -0.690    COUNT/count_reg[20]_i_1__0_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.579 r  COUNT/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.579    COUNT/count_reg[24]_i_1__0_n_7
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          1.553     3.671    COUNT/clk_out1
    SLICE_X0Y68          FDRE                                         r  COUNT/count_reg[24]/C
                         clock pessimism             -0.581     3.091    
                         clock uncertainty           -0.056     3.035    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.049     3.084    COUNT/count_reg[24]
  -------------------------------------------------------------------
                         required time                          3.084    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  3.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.724    -0.459    CLK_SLOW/jc[0]
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  CLK_SLOW/count_reg[11]/Q
                         net (fo=1, routed)           0.094    -0.265    CLK_SLOW/count_reg_n_0_[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.188 r  CLK_SLOW/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    CLK_SLOW/count_reg[8]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.963    -0.470    CLK_SLOW/jc[0]
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[11]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.071    -0.388    CLK_SLOW/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.724    -0.459    CLK_SLOW/jc[0]
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  CLK_SLOW/count_reg[7]/Q
                         net (fo=1, routed)           0.094    -0.265    CLK_SLOW/count_reg_n_0_[7]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.188 r  CLK_SLOW/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    CLK_SLOW/count_reg[4]_i_1_n_4
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.963    -0.470    CLK_SLOW/jc[0]
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[7]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.071    -0.388    CLK_SLOW/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.725    -0.458    CLK_SLOW/jc[0]
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  CLK_SLOW/count_reg[15]/Q
                         net (fo=1, routed)           0.094    -0.264    CLK_SLOW/count_reg_n_0_[15]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.187 r  CLK_SLOW/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    CLK_SLOW/count_reg[12]_i_1_n_4
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.964    -0.469    CLK_SLOW/jc[0]
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[15]/C
                         clock pessimism              0.012    -0.458    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.071    -0.387    CLK_SLOW/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.727    -0.456    CLK_SLOW/jc[0]
    SLICE_X1Y90          FDRE                                         r  CLK_SLOW/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.100    -0.356 r  CLK_SLOW/count_reg[27]/Q
                         net (fo=1, routed)           0.094    -0.262    CLK_SLOW/count_reg_n_0_[27]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.185 r  CLK_SLOW/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    CLK_SLOW/count_reg[24]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  CLK_SLOW/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.967    -0.466    CLK_SLOW/jc[0]
    SLICE_X1Y90          FDRE                                         r  CLK_SLOW/count_reg[27]/C
                         clock pessimism              0.011    -0.456    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.071    -0.385    CLK_SLOW/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.724    -0.459    CLK_SLOW/jc[0]
    SLICE_X1Y84          FDRE                                         r  CLK_SLOW/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  CLK_SLOW/count_reg[3]/Q
                         net (fo=1, routed)           0.094    -0.265    CLK_SLOW/count_reg_n_0_[3]
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.188 r  CLK_SLOW/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    CLK_SLOW/count_reg[0]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  CLK_SLOW/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.962    -0.471    CLK_SLOW/jc[0]
    SLICE_X1Y84          FDRE                                         r  CLK_SLOW/count_reg[3]/C
                         clock pessimism              0.013    -0.459    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.071    -0.388    CLK_SLOW/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.726    -0.457    CLK_SLOW/jc[0]
    SLICE_X1Y88          FDRE                                         r  CLK_SLOW/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  CLK_SLOW/count_reg[19]/Q
                         net (fo=1, routed)           0.094    -0.263    CLK_SLOW/count_reg_n_0_[19]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.186 r  CLK_SLOW/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    CLK_SLOW/count_reg[16]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  CLK_SLOW/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.966    -0.467    CLK_SLOW/jc[0]
    SLICE_X1Y88          FDRE                                         r  CLK_SLOW/count_reg[19]/C
                         clock pessimism              0.011    -0.457    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.071    -0.386    CLK_SLOW/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.011ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.726    -0.457    CLK_SLOW/jc[0]
    SLICE_X1Y89          FDRE                                         r  CLK_SLOW/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.357 r  CLK_SLOW/count_reg[23]/Q
                         net (fo=1, routed)           0.094    -0.263    CLK_SLOW/count_reg_n_0_[23]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.186 r  CLK_SLOW/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    CLK_SLOW/count_reg[20]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  CLK_SLOW/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.966    -0.467    CLK_SLOW/jc[0]
    SLICE_X1Y89          FDRE                                         r  CLK_SLOW/count_reg[23]/C
                         clock pessimism              0.011    -0.457    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.071    -0.386    CLK_SLOW/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.724    -0.459    CLK_SLOW/jc[0]
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  CLK_SLOW/count_reg[4]/Q
                         net (fo=1, routed)           0.094    -0.265    CLK_SLOW/count_reg_n_0_[4]
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.182 r  CLK_SLOW/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    CLK_SLOW/count_reg[4]_i_1_n_7
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.963    -0.470    CLK_SLOW/jc[0]
    SLICE_X1Y85          FDRE                                         r  CLK_SLOW/count_reg[4]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.071    -0.388    CLK_SLOW/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.724    -0.459    CLK_SLOW/jc[0]
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  CLK_SLOW/count_reg[8]/Q
                         net (fo=1, routed)           0.094    -0.265    CLK_SLOW/count_reg_n_0_[8]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.182 r  CLK_SLOW/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.182    CLK_SLOW/count_reg[8]_i_1_n_7
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.963    -0.470    CLK_SLOW/jc[0]
    SLICE_X1Y86          FDRE                                         r  CLK_SLOW/count_reg[8]/C
                         clock pessimism              0.012    -0.459    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.071    -0.388    CLK_SLOW/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CLK_SLOW/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CLK_SLOW/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.183ns (66.140%)  route 0.094ns (33.860%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.725    -0.458    CLK_SLOW/jc[0]
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  CLK_SLOW/count_reg[12]/Q
                         net (fo=1, routed)           0.094    -0.264    CLK_SLOW/count_reg_n_0_[12]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083    -0.181 r  CLK_SLOW/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.181    CLK_SLOW/count_reg[12]_i_1_n_7
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    CLOCK1/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  CLOCK1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    CLOCK1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    CLOCK1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  CLOCK1/inst/clkout1_buf/O
                         net (fo=65, routed)          0.964    -0.469    CLK_SLOW/jc[0]
    SLICE_X1Y87          FDRE                                         r  CLK_SLOW/count_reg[12]/C
                         clock pessimism              0.012    -0.458    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.071    -0.387    CLK_SLOW/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0    CLOCK1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y84      CLK_SLOW/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y86      CLK_SLOW/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y86      CLK_SLOW/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y87      CLK_SLOW/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y87      CLK_SLOW/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y87      CLK_SLOW/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y87      CLK_SLOW/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X1Y88      CLK_SLOW/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y84      CLK_SLOW/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y87      CLK_SLOW/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y87      CLK_SLOW/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y87      CLK_SLOW/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y87      CLK_SLOW/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y88      CLK_SLOW/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y88      CLK_SLOW/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y88      CLK_SLOW/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y88      CLK_SLOW/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y84      CLK_SLOW/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y86      CLK_SLOW/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y86      CLK_SLOW/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      CLK_SLOW/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      CLK_SLOW/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      CLK_SLOW/count_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y85      CLK_SLOW/count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y86      CLK_SLOW/count_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y86      CLK_SLOW/count_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y64      COUNT/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y64      COUNT/count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLOCK1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    CLOCK1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  CLOCK1/inst/mmcm_adv_inst/CLKFBOUT



