set FPGA xczu19eg-ffvc1760-2-i
set BOARD Fidus.com:SideWinder100:part0:1.0
set WORK_DIR /work/mewais/projects/FPGA-Shell/Hardware/
set QSFP_COUNT 2
set QSFP_INTERFACES {qsfp0 qsfp1 }
set QSFP_MODES {qsfp0_4x qsfp1_4x }
set QSFP_CLOCKS {qsfp0_clock qsfp1_clock }
set QSFP_SPEEDS {100G 100G }
set QSFP_100_USED true
set VXLAN_INTERFACES {2 2 }
set DDR4_COUNT 1
set DDR4_INTERFACES {ddr4_sdram }
set DDR4_CLOCKS {PL_DDR_CLK }
set USE_ARM true
set USER_CLOCK_DIVS {2 1}
set USER_CLOCK 400
