`timescale 1ns / 1ps

module alu_control (
    input  [1:0] aluop,     // From main control
    input  [5:0] funct,     // instruction[5:0]
    output reg [3:0] alu_ctrl
);

    always @(*) begin
        case (aluop)
            2'b00: alu_ctrl = 4'b0010; // lw, sw → ADD
            2'b01: alu_ctrl = 4'b0110; // beq → SUB
            2'b10: begin               // R-type
                case (funct)
                    6'b100000: alu_ctrl = 4'b0010; // add
                    6'b100010: alu_ctrl = 4'b0110; // sub
                    6'b100100: alu_ctrl = 4'b0000; // and
                    6'b100101: alu_ctrl = 4'b0001; // or
                    6'b101010: alu_ctrl = 4'b0111; // slt
                    default:   alu_ctrl = 4'b0000;
                endcase
            end
            default: alu_ctrl = 4'b0000;
        endcase
    end

endmodule
