vendor_name = ModelSim
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/reg_file.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4_testbench.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/Lab_4.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/instr_rom.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/instr_fetch.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/definitions.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/ALU.sv
source_file = 1, C:/Users/andre/Documents/GitHub/141L_Lab4/db/Lab_4.cbx.xml
design_name = Lab_4
instance = comp, \codeInput[0]~input , codeInput[0]~input, Lab_4, 1
instance = comp, \codeInput[1]~input , codeInput[1]~input, Lab_4, 1
instance = comp, \codeInput[2]~input , codeInput[2]~input, Lab_4, 1
instance = comp, \codeInput[3]~input , codeInput[3]~input, Lab_4, 1
instance = comp, \codeInput[4]~input , codeInput[4]~input, Lab_4, 1
instance = comp, \codeInput[5]~input , codeInput[5]~input, Lab_4, 1
instance = comp, \codeInput[6]~input , codeInput[6]~input, Lab_4, 1
instance = comp, \codeInput[7]~input , codeInput[7]~input, Lab_4, 1
instance = comp, \codeInput[8]~input , codeInput[8]~input, Lab_4, 1
instance = comp, \clk~input , clk~input, Lab_4, 1
