v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,SoC:inst1|SoC_cpu0:cpu0|SoC_cpu0_mult_cell:the_SoC_cpu0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,SoC:inst1|SoC_cpu0:cpu0|SoC_cpu0_mult_cell:the_SoC_cpu0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,SoC:inst1|SoC_cpu1:cpu1|SoC_cpu1_mult_cell:the_SoC_cpu1_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,SoC:inst1|SoC_cpu1:cpu1|SoC_cpu1_mult_cell:the_SoC_cpu1_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3,
