// Seed: 3722772131
module module_0 (
    output supply1 id_0,
    output wand id_1
);
  wire id_3;
  assign id_1 = 1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1
    , id_15,
    input wand id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input wor id_6,
    output wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input wand id_11
    , id_16,
    input supply0 id_12,
    input wor id_13
);
  wire id_17;
  wire id_18;
  module_0(
      id_7, id_7
  );
endmodule
