$date
	Sat Jul 30 00:27:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_behavioural_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module add1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 " carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1$
#4
1!
0$
1#
#6
1"
0!
1$
#8
