Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 13 17:14:49 2019
| Host         : CSE024WK-W10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clockCalculator_control_sets_placed.rpt
| Design       : clockCalculator
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            3 |
|      4 |            4 |
|      8 |            4 |
|      9 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             441 |          196 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             199 |           78 |
| Yes          | No                    | No                     |              49 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------+--------------------------------+------------------+----------------+
|     Clock Signal     |         Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+-------------------------------+--------------------------------+------------------+----------------+
|  DCLK                |                               | AE1                            |                1 |              1 |
|  DCLK                |                               | AE0                            |                1 |              1 |
|  CLK100HZ_BUFG       | clk_i_1_n_0                   |                                |                1 |              1 |
|  DCLK                |                               | AE4                            |                1 |              2 |
|  DCLK                |                               | AE6                            |                2 |              2 |
|  DCLK                |                               | AE2                            |                2 |              2 |
|  CLK100HZ_BUFG       | STREG[3]_i_1_n_0              |                                |                3 |              4 |
|  CLK100HZ_BUFG       | cC[7]_i_1_n_0                 |                                |                3 |              4 |
|  CLK100HZ_BUFG       | cC[3]_i_1_n_0                 |                                |                4 |              4 |
|  CLK100MHZ_IBUF_BUFG | KeyPad_ctrl/C0/Col[3]_i_1_n_0 |                                |                3 |              4 |
|  CLK100HZ_BUFG       | cH[7]_i_1_n_0                 |                                |                5 |              8 |
|  CLK100HZ_BUFG       | cS[7]_i_1_n_0                 |                                |                4 |              8 |
|  CLK100HZ_BUFG       | cM[7]_i_1_n_0                 |                                |                4 |              8 |
|  CLK100HZ_BUFG       | ci[7]_i_1_n_0                 |                                |                4 |              8 |
|  CLK100MHZ_IBUF_BUFG |                               |                                |                8 |              9 |
|  CLK100MHZ_IBUF_BUFG |                               | seven_segment_ctrl/clear       |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                               | freq_divider/temp2             |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |                               | KeyPad_ctrl/C0/sclk[0]_i_1_n_0 |                5 |             20 |
|  DCLK                |                               |                                |               12 |             25 |
|  CLK100MHZ_IBUF_BUFG |                               | freq_divider/temp              |                7 |             25 |
|  CLK100HZ_BUFG       |                               | hoursr[31]_i_1_n_0             |               13 |             28 |
|  CLK100HZ_BUFG       |                               | thoursl                        |               37 |             84 |
|  CLK100HZ_BUFG       |                               |                                |              176 |            407 |
+----------------------+-------------------------------+--------------------------------+------------------+----------------+


