TimeQuest Timing Analyzer report for Kasra_2022510011_Group31_BUS
Wed May 15 19:26:06 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Register_CLK'
 13. Slow 1200mV 85C Model Setup: 'Memory_CLK'
 14. Slow 1200mV 85C Model Hold: 'Memory_CLK'
 15. Slow 1200mV 85C Model Hold: 'Register_CLK'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'Register_CLK'
 32. Slow 1200mV 0C Model Setup: 'Memory_CLK'
 33. Slow 1200mV 0C Model Hold: 'Memory_CLK'
 34. Slow 1200mV 0C Model Hold: 'Register_CLK'
 35. Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 36. Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Propagation Delay
 42. Minimum Propagation Delay
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'Register_CLK'
 50. Fast 1200mV 0C Model Setup: 'Memory_CLK'
 51. Fast 1200mV 0C Model Hold: 'Memory_CLK'
 52. Fast 1200mV 0C Model Hold: 'Register_CLK'
 53. Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'
 54. Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Propagation Delay
 60. Minimum Propagation Delay
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Progagation Delay
 68. Minimum Progagation Delay
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Slow Corner Signal Integrity Metrics
 72. Fast Corner Signal Integrity Metrics
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Kasra_2022510011_Group31_BUS                                      ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Memory_CLK   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Memory_CLK }   ;
; Register_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Register_CLK } ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 176.4 MHz  ; 176.4 MHz       ; Register_CLK ;                                                               ;
; 344.95 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------+
; Slow 1200mV 85C Model Setup Summary   ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -4.669 ; -77.396       ;
; Memory_CLK   ; -4.435 ; -42.740       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 85C Model Hold Summary   ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; Memory_CLK   ; 0.648 ; 0.000         ;
; Register_CLK ; 0.845 ; 0.000         ;
+--------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------------+--------+---------------------------+
; Clock        ; Slack  ; End Point TNS             ;
+--------------+--------+---------------------------+
; Memory_CLK   ; -3.000 ; -68.220                   ;
; Register_CLK ; -3.000 ; -43.000                   ;
+--------------+--------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.669 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.607      ;
; -4.665 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.598      ;
; -4.659 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 5.588      ;
; -4.649 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 5.594      ;
; -4.618 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 5.546      ;
; -4.593 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.536      ;
; -4.576 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.514      ;
; -4.548 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.491      ;
; -4.533 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.477      ;
; -4.532 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.470      ;
; -4.522 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.460      ;
; -4.519 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 5.458      ;
; -4.512 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 5.441      ;
; -4.508 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.432      ;
; -4.492 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 5.428      ;
; -4.483 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.407      ;
; -4.479 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.412      ;
; -4.469 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.403      ;
; -4.467 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 5.403      ;
; -4.461 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.399      ;
; -4.458 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.391      ;
; -4.439 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.383      ;
; -4.436 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.370      ;
; -4.429 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.364      ;
; -4.420 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 5.359      ;
; -4.391 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.325      ;
; -4.387 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 5.316      ;
; -4.376 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.311      ;
; -4.366 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.300      ;
; -4.356 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.289      ;
; -4.355 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 5.295      ;
; -4.354 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.287      ;
; -4.351 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.286      ;
; -4.351 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.275      ;
; -4.346 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.279      ;
; -4.342 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.285      ;
; -4.340 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 5.285      ;
; -4.332 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.275      ;
; -4.330 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 5.275      ;
; -4.315 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.072     ; 5.238      ;
; -4.313 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.256      ;
; -4.302 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.246      ;
; -4.301 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.225      ;
; -4.298 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 5.226      ;
; -4.292 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.236      ;
; -4.282 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 5.217      ;
; -4.271 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.204      ;
; -4.260 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.198      ;
; -4.253 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 5.181      ;
; -4.250 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.188      ;
; -4.241 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.174      ;
; -4.239 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.182      ;
; -4.229 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.172      ;
; -4.224 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.168      ;
; -4.224 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.157      ;
; -4.216 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.150      ;
; -4.214 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.158      ;
; -4.214 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.147      ;
; -4.212 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.279      ; 5.486      ;
; -4.206 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.140      ;
; -4.194 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.255      ; 5.444      ;
; -4.190 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.250      ; 5.435      ;
; -4.176 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 5.104      ;
; -4.174 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.262      ; 5.431      ;
; -4.173 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.111      ;
; -4.161 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.085      ;
; -4.158 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.091      ;
; -4.156 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.090      ;
; -4.148 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 5.081      ;
; -4.136 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.074      ;
; -4.129 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 5.073      ;
; -4.119 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.053      ;
; -4.118 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.260      ; 5.373      ;
; -4.115 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.049      ;
; -4.091 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 5.029      ;
; -4.084 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.008      ;
; -4.084 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.027      ;
; -4.082 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 5.006      ;
; -4.079 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.022      ;
; -4.077 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.056     ; 5.016      ;
; -4.073 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.260      ; 5.328      ;
; -4.069 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.052     ; 5.012      ;
; -4.062 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 4.997      ;
; -4.058 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.261      ; 5.314      ;
; -4.052 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 4.987      ;
; -4.049 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 4.977      ;
; -4.037 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.966      ;
; -4.037 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.966      ;
; -4.036 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.274      ; 5.305      ;
; -4.034 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 4.967      ;
; -4.022 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.284      ; 5.301      ;
; -4.022 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.951      ;
; -4.020 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.286      ; 5.301      ;
; -4.016 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.945      ;
; -4.015 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.071     ; 4.939      ;
; -4.007 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 4.935      ;
; -4.006 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.057     ; 4.944      ;
; -4.005 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.060     ; 4.940      ;
; -4.004 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 4.937      ;
; -4.004 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 4.938      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.435 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.662      ;
; -4.403 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.214      ; 5.625      ;
; -4.387 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.226      ; 5.621      ;
; -4.331 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.563      ;
; -4.286 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.518      ;
; -4.271 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.225      ; 5.504      ;
; -4.205 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.225      ; 5.438      ;
; -4.196 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.214      ; 5.418      ;
; -4.163 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.390      ;
; -4.079 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.214      ; 5.301      ;
; -4.051 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.283      ;
; -3.922 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.224      ; 5.154      ;
; -3.867 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.225      ; 5.100      ;
; -3.829 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.056      ;
; -3.813 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.040      ;
; -3.813 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 5.040      ;
; -3.772 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.214      ; 4.994      ;
; -3.759 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.214      ; 4.981      ;
; -3.580 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.226      ; 4.814      ;
; -3.482 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.225      ; 4.715      ;
; -3.343 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.226      ; 4.577      ;
; -3.265 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.219      ; 4.492      ;
; -3.265 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.226      ; 4.499      ;
; -3.060 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.226      ; 4.294      ;
; -1.899 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.904      ;
; -1.780 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.093     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.779 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.092     ; 2.616      ;
; -1.754 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.163     ; 2.599      ;
; -1.668 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.163     ; 2.513      ;
; -1.589 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.163     ; 2.434      ;
; -1.546 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.551      ;
; -1.412 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 2.287      ;
; -1.374 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.379      ;
; -1.350 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.163     ; 2.195      ;
; -1.337 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 2.212      ;
; -1.310 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.023     ; 2.315      ;
; -1.300 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 2.175      ;
; -1.218 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 2.093      ;
; -0.863 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.168     ; 1.703      ;
; -0.759 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.168     ; 1.599      ;
; -0.489 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 1.364      ;
; -0.446 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 1.311      ;
; -0.410 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.168     ; 1.250      ;
; -0.354 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.168     ; 1.194      ;
; -0.223 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 1.088      ;
; -0.190 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 1.055      ;
; -0.166 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 1.031      ;
; -0.165 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.143     ; 1.030      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.648 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.037      ; 0.912      ;
; 0.659 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.037      ; 0.923      ;
; 0.672 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.037      ; 0.936      ;
; 0.695 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.037      ; 0.959      ;
; 0.871 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 1.112      ;
; 0.913 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.037      ; 1.177      ;
; 0.914 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 1.155      ;
; 0.974 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 1.247      ;
; 0.986 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.380      ; 1.593      ;
; 1.099 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 1.372      ;
; 1.109 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 1.382      ;
; 1.127 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 1.400      ;
; 1.199 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.046      ; 1.472      ;
; 1.201 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 1.442      ;
; 1.361 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.014      ; 1.602      ;
; 1.411 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.380      ; 2.018      ;
; 1.533 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.380      ; 2.140      ;
; 1.770 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.382      ;
; 1.786 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 2.031      ;
; 1.816 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.391      ; 2.434      ;
; 1.880 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.380      ; 2.487      ;
; 1.919 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.203      ;
; 1.967 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.251      ;
; 1.991 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 2.236      ;
; 2.003 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 2.619      ;
; 2.031 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 2.647      ;
; 2.039 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.391      ; 2.657      ;
; 2.061 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 2.306      ;
; 2.123 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.407      ;
; 2.126 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.018      ; 2.371      ;
; 2.165 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.390      ; 2.782      ;
; 2.202 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.814      ;
; 2.239 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 2.851      ;
; 2.327 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.028      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.328 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.027      ; 2.514      ;
; 2.383 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.391      ; 3.001      ;
; 2.392 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.004      ;
; 2.419 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 3.035      ;
; 2.436 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.391      ; 3.054      ;
; 2.477 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.097      ; 2.761      ;
; 2.498 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.389      ; 3.114      ;
; 2.607 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.390      ; 3.224      ;
; 2.612 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.224      ;
; 2.693 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.380      ; 3.300      ;
; 2.987 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.390      ; 3.604      ;
; 3.033 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.391      ; 3.651      ;
; 3.175 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.390      ; 3.792      ;
; 3.296 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.385      ; 3.908      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.845 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.189     ; 0.853      ;
; 0.867 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.189     ; 0.875      ;
; 0.956 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.387      ; 1.500      ;
; 1.141 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.360      ;
; 1.246 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]      ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.189     ; 1.254      ;
; 1.271 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.411      ; 1.839      ;
; 1.292 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.052      ; 1.501      ;
; 1.420 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.639      ;
; 1.421 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.430      ;
; 1.424 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.181     ; 1.440      ;
; 1.503 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.387      ; 2.047      ;
; 1.511 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.520      ;
; 1.517 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.181     ; 1.533      ;
; 1.553 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.562      ;
; 1.563 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.782      ;
; 1.569 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.578      ;
; 1.593 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.187     ; 1.603      ;
; 1.603 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.822      ;
; 1.625 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 1.634      ;
; 1.626 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.187     ; 1.636      ;
; 1.630 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.416      ; 2.203      ;
; 1.688 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.907      ;
; 1.712 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.148      ; 2.057      ;
; 1.738 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.052      ; 1.947      ;
; 1.740 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.411      ; 2.308      ;
; 1.756 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.025      ; 1.938      ;
; 1.765 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 1.984      ;
; 1.765 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.148      ; 2.110      ;
; 1.786 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.341      ;
; 1.804 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.148      ; 2.149      ;
; 1.808 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.396      ; 2.361      ;
; 1.839 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.052      ; 2.048      ;
; 1.851 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.049      ; 2.057      ;
; 1.852 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.311     ; 1.698      ;
; 1.866 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.025      ; 2.048      ;
; 1.908 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.463      ;
; 1.922 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 2.146      ;
; 1.941 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.300     ; 1.798      ;
; 1.950 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.177     ; 1.970      ;
; 1.962 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 2.186      ;
; 1.965 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 2.178      ;
; 1.967 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 2.186      ;
; 1.970 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 2.524      ;
; 1.971 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.073      ; 2.201      ;
; 1.995 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.025      ; 2.177      ;
; 2.001 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.396      ; 2.554      ;
; 2.032 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 2.251      ;
; 2.045 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.187     ; 2.055      ;
; 2.072 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 2.291      ;
; 2.092 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.310     ; 1.939      ;
; 2.096 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.651      ;
; 2.097 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.057      ; 2.311      ;
; 2.101 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.187     ; 2.111      ;
; 2.108 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 2.657      ;
; 2.122 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.063      ; 2.342      ;
; 2.143 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.300     ; 2.000      ;
; 2.145 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.060      ; 2.362      ;
; 2.172 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 2.721      ;
; 2.179 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.187     ; 2.189      ;
; 2.183 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.061      ; 2.401      ;
; 2.183 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.300     ; 2.040      ;
; 2.186 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.071      ; 2.414      ;
; 2.188 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.743      ;
; 2.197 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 2.746      ;
; 2.206 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.177     ; 2.226      ;
; 2.207 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.052      ; 2.416      ;
; 2.213 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.172      ; 2.582      ;
; 2.220 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.300     ; 2.077      ;
; 2.229 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.177     ; 2.249      ;
; 2.241 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.063      ; 2.461      ;
; 2.241 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.310     ; 2.088      ;
; 2.250 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.073      ; 2.480      ;
; 2.288 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.396      ; 2.841      ;
; 2.315 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.870      ;
; 2.318 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.310     ; 2.165      ;
; 2.328 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.310     ; 2.175      ;
; 2.333 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.061      ; 2.551      ;
; 2.337 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.061      ; 2.555      ;
; 2.338 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.188     ; 2.347      ;
; 2.342 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.060      ; 2.559      ;
; 2.345 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.062      ; 2.564      ;
; 2.357 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.067      ; 2.581      ;
; 2.358 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.420      ; 2.935      ;
; 2.379 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.934      ;
; 2.400 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.311     ; 2.246      ;
; 2.402 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.073      ; 2.632      ;
; 2.406 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.961      ;
; 2.417 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.392      ; 2.966      ;
; 2.419 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.051      ; 2.627      ;
; 2.424 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.398      ; 2.979      ;
; 2.441 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.057      ; 2.655      ;
; 2.442 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.422      ; 3.021      ;
; 2.465 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.071      ; 2.693      ;
; 2.471 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.063      ; 2.691      ;
; 2.476 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.397      ; 3.030      ;
; 2.489 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.300     ; 2.346      ;
; 2.504 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.061      ; 2.722      ;
; 2.505 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.177     ; 2.525      ;
; 2.508 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.057      ; 2.722      ;
; 2.535 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 2.748      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst23|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.178  ; 0.362        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.327  ; 0.327        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; Register_CLK~input|o                                                                                     ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                      ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                      ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                      ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+--------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+--------------+-------+-------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; 4.448 ; 4.807 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; 4.143 ; 4.535 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; 4.448 ; 4.807 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; 2.687 ; 3.164 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; 3.999 ; 4.405 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; 3.708 ; 4.230 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; 3.926 ; 4.405 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; 3.999 ; 4.355 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; 1.536 ; 1.941 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; 1.536 ; 1.941 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; 1.394 ; 1.828 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; 1.495 ; 1.922 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; 1.314 ; 1.754 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; 4.379 ; 4.788 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; 4.163 ; 4.620 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; 4.379 ; 4.788 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; 4.752 ; 5.112 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; 4.447 ; 4.839 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; 4.752 ; 5.112 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; 3.110 ; 3.607 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; 2.123 ; 2.574 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; 1.685 ; 2.107 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; 2.123 ; 2.574 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; 2.014 ; 2.495 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; 1.829 ; 2.235 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; 1.793 ; 2.227 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; 1.084 ; 1.502 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; 1.532 ; 1.926 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; 1.515 ; 1.924 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; 1.056 ; 1.481 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; 1.793 ; 2.227 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; 3.996 ; 4.399 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; 3.996 ; 4.399 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; 3.832 ; 4.266 ; Rise       ; Register_CLK    ;
+--------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+--------------------+--------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+--------------+--------+--------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; -1.748 ; -2.150 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; -1.748 ; -2.150 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; -2.054 ; -2.453 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; -1.911 ; -2.356 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; -1.679 ; -2.143 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; -1.679 ; -2.143 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; -1.886 ; -2.309 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; -1.855 ; -2.312 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; -0.925 ; -1.342 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; -1.148 ; -1.542 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; -1.012 ; -1.434 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; -1.097 ; -1.502 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; -0.925 ; -1.342 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; -1.695 ; -2.107 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; -1.695 ; -2.107 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; -1.854 ; -2.297 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; -1.412 ; -1.806 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; -1.412 ; -1.806 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; -1.718 ; -2.097 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; -1.570 ; -2.020 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; -1.317 ; -1.730 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; -1.317 ; -1.730 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; -1.742 ; -2.180 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; -1.632 ; -2.101 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; -1.454 ; -1.851 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; -0.685 ; -1.100 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; -0.712 ; -1.121 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; -1.142 ; -1.528 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; -1.126 ; -1.526 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; -0.685 ; -1.100 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; -1.392 ; -1.817 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; -1.920 ; -2.283 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; -2.032 ; -2.461 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; -1.920 ; -2.283 ; Rise       ; Register_CLK    ;
+--------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 8.070  ; 8.070  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.322  ; 7.286  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.814  ; 7.783  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 8.070  ; 8.070  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.536  ; 7.459  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.628  ; 6.582  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.409  ; 6.337  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.802  ; 5.777  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.628  ; 6.582  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.475  ; 6.434  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.618  ; 6.534  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.129  ; 6.085  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.219  ; 6.211  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.868  ; 5.866  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.950  ; 5.909  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.222  ; 6.214  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.471  ; 6.429  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.501  ; 6.492  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.444  ; 6.432  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.618  ; 6.534  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 6.030  ; 6.008  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.040  ; 5.980  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.570  ; 6.517  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.083  ; 6.037  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.552  ; 6.494  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.570  ; 6.517  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.307  ; 6.252  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.301  ; 6.229  ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 9.730  ; 9.752  ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 9.530  ; 9.611  ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 9.681  ; 9.663  ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 9.524  ; 9.482  ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 9.730  ; 9.752  ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 10.439 ; 10.714 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 7.144  ; 7.243  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 7.144  ; 7.243  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.539  ; 6.572  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.895  ; 5.865  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.884  ; 5.858  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 10.485 ; 10.564 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 9.623  ; 9.732  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 10.323 ; 10.274 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 10.475 ; 10.564 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 10.485 ; 10.450 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.140  ; 7.300  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.664  ; 5.653  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.082  ; 6.140  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.980  ; 5.946  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.615  ; 5.613  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.689  ; 5.683  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.728  ; 5.715  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.398  ; 6.418  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.810  ; 5.802  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.230  ; 6.278  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.570  ; 6.696  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.140  ; 7.300  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.979  ; 7.023  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.979  ; 7.023  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.798  ; 5.788  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.817  ; 5.812  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.133  ; 6.168  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.741  ; 6.756  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.983  ; 5.947  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.871  ; 5.843  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.047  ; 6.102  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.741  ; 6.756  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 6.361  ; 6.361  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.787  ; 5.764  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.816  ; 5.792  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.622  ; 5.600  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 6.222  ; 6.174  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.361  ; 6.361  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 6.124  ; 6.193  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.081  ; 6.105  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 6.124  ; 6.193  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.833  ; 5.828  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.682  ; 5.654  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.707  ; 5.667  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.688  ; 5.654  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.271  ; 5.263  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.707  ; 5.667  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.510  ; 5.481  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.559  ; 6.542  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.888  ; 5.929  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.559  ; 6.542  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.814  ; 5.788  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.776  ; 5.746  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.124 ; 7.097 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.124 ; 7.097 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.593 ; 7.561 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.843 ; 7.849 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.350 ; 7.271 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 5.690 ; 5.663 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.271 ; 6.199 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.690 ; 5.663 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.481 ; 6.434 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.336 ; 6.293 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.755 ; 5.750 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.004 ; 5.959 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.093 ; 6.083 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.755 ; 5.750 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.833 ; 5.790 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.101 ; 6.092 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.333 ; 6.289 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.367 ; 6.357 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.307 ; 6.292 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.474 ; 6.390 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.910 ; 5.886 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 5.917 ; 5.857 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.960 ; 5.914 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.960 ; 5.914 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.410 ; 6.352 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.427 ; 6.373 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.175 ; 6.119 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.169 ; 6.097 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 6.767 ; 6.874 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 7.392 ; 7.480 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 7.205 ; 7.231 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 7.145 ; 6.966 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 6.767 ; 6.874 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 6.595 ; 6.555 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 5.752 ; 5.725 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 7.014 ; 7.111 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.388 ; 6.419 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.763 ; 5.732 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.752 ; 5.725 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.253 ; 6.308 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 6.253 ; 6.308 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 7.535 ; 7.635 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.839 ; 6.967 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 7.484 ; 7.533 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 5.493 ; 5.490 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.543 ; 5.530 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.950 ; 6.004 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.846 ; 5.812 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.493 ; 5.490 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.567 ; 5.559 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.604 ; 5.590 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.252 ; 6.271 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.682 ; 5.673 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.092 ; 6.137 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.463 ; 6.587 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.014 ; 7.171 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.669 ; 5.658 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.810 ; 6.852 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.669 ; 5.658 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.688 ; 5.682 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.999 ; 6.032 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 5.742 ; 5.712 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.848 ; 5.812 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.742 ; 5.712 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.916 ; 5.968 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.582 ; 6.595 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.502 ; 5.478 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.659 ; 5.635 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.687 ; 5.662 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.502 ; 5.478 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 6.076 ; 6.028 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.210 ; 6.208 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.559 ; 5.530 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.950 ; 5.973 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.991 ; 6.057 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.710 ; 5.705 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.559 ; 5.530 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.165 ; 5.155 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.565 ; 5.531 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.165 ; 5.155 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.582 ; 5.542 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.394 ; 5.364 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.651 ; 5.622 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.762 ; 5.801 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.403 ; 6.385 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.685 ; 5.659 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.651 ; 5.622 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 7.625 ; 7.589 ; 8.075 ; 8.039 ;
; BUS_Selection[0] ; BUS[1]      ; 8.564 ; 8.602 ; 8.955 ; 9.025 ;
; BUS_Selection[0] ; BUS[2]      ; 7.880 ; 8.598 ; 9.019 ; 8.372 ;
; BUS_Selection[0] ; BUS[3]      ; 9.263 ; 9.226 ; 9.689 ; 9.618 ;
; BUS_Selection[1] ; BUS[0]      ; 8.598 ; 8.562 ; 9.105 ; 9.069 ;
; BUS_Selection[1] ; BUS[1]      ; 8.788 ; 8.828 ; 9.192 ; 9.223 ;
; BUS_Selection[1] ; BUS[2]      ; 9.298 ; 9.298 ; 9.760 ; 9.751 ;
; BUS_Selection[1] ; BUS[3]      ; 9.551 ; 9.531 ; 9.997 ; 9.890 ;
; BUS_Selection[2] ; BUS[0]      ; 7.487 ; 7.537 ; 8.060 ; 7.952 ;
; BUS_Selection[2] ; BUS[1]      ; 7.800 ; 7.764 ; 8.267 ; 8.261 ;
; BUS_Selection[2] ; BUS[2]      ; 7.768 ; 7.856 ; 8.340 ; 8.270 ;
; BUS_Selection[2] ; BUS[3]      ; 7.516 ; 7.414 ; 7.973 ; 7.901 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 7.143 ; 6.996 ; 7.433 ; 7.552 ;
; BUS_Selection[0] ; BUS[1]      ; 7.672 ; 7.632 ; 8.089 ; 8.040 ;
; BUS_Selection[0] ; BUS[2]      ; 7.393 ; 7.391 ; 7.803 ; 7.800 ;
; BUS_Selection[0] ; BUS[3]      ; 7.153 ; 7.057 ; 7.555 ; 7.450 ;
; BUS_Selection[1] ; BUS[0]      ; 7.471 ; 7.433 ; 7.843 ; 7.865 ;
; BUS_Selection[1] ; BUS[1]      ; 8.261 ; 8.283 ; 8.740 ; 8.634 ;
; BUS_Selection[1] ; BUS[2]      ; 8.122 ; 8.128 ; 8.532 ; 8.529 ;
; BUS_Selection[1] ; BUS[3]      ; 7.459 ; 7.434 ; 7.894 ; 7.741 ;
; BUS_Selection[2] ; BUS[0]      ; 7.296 ; 7.307 ; 7.820 ; 7.750 ;
; BUS_Selection[2] ; BUS[1]      ; 7.597 ; 7.559 ; 8.052 ; 8.046 ;
; BUS_Selection[2] ; BUS[2]      ; 7.567 ; 7.613 ; 8.090 ; 8.055 ;
; BUS_Selection[2] ; BUS[3]      ; 7.316 ; 7.214 ; 7.761 ; 7.691 ;
+------------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note                                                          ;
+------------+-----------------+--------------+---------------------------------------------------------------+
; 196.77 MHz ; 196.77 MHz      ; Register_CLK ;                                                               ;
; 376.22 MHz ; 250.0 MHz       ; Memory_CLK   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------+
; Slow 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -4.082 ; -66.621       ;
; Memory_CLK   ; -3.885 ; -36.203       ;
+--------------+--------+---------------+


+--------------------------------------+
; Slow 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; Memory_CLK   ; 0.606 ; 0.000         ;
; Register_CLK ; 0.744 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Memory_CLK   ; -3.000 ; -68.220                  ;
; Register_CLK ; -3.000 ; -43.000                  ;
+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -4.082 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 5.027      ;
; -4.070 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 5.004      ;
; -4.068 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 5.008      ;
; -4.061 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 4.997      ;
; -4.061 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 5.014      ;
; -4.019 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.967      ;
; -3.985 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.933      ;
; -3.968 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.920      ;
; -3.959 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.911      ;
; -3.953 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 4.898      ;
; -3.953 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.894      ;
; -3.946 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.898      ;
; -3.945 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 4.879      ;
; -3.939 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 4.884      ;
; -3.931 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.860      ;
; -3.928 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.876      ;
; -3.924 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 4.866      ;
; -3.909 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.838      ;
; -3.905 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.845      ;
; -3.904 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.053     ; 4.846      ;
; -3.897 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.838      ;
; -3.889 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.837      ;
; -3.858 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.810      ;
; -3.846 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.787      ;
; -3.839 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.046     ; 4.788      ;
; -3.833 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.774      ;
; -3.822 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.763      ;
; -3.819 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 4.755      ;
; -3.814 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 4.747      ;
; -3.813 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 4.741      ;
; -3.809 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.750      ;
; -3.800 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.741      ;
; -3.792 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.732      ;
; -3.787 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 4.740      ;
; -3.787 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.728      ;
; -3.785 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.714      ;
; -3.778 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.718      ;
; -3.776 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.728      ;
; -3.773 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.042     ; 4.726      ;
; -3.772 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.712      ;
; -3.771 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.711      ;
; -3.765 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.694      ;
; -3.761 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.713      ;
; -3.737 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.689      ;
; -3.737 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.677      ;
; -3.729 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.681      ;
; -3.721 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.662      ;
; -3.715 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.667      ;
; -3.705 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 4.638      ;
; -3.697 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 4.641      ;
; -3.694 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.059     ; 4.630      ;
; -3.683 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 4.627      ;
; -3.683 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.635      ;
; -3.680 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.620      ;
; -3.670 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.622      ;
; -3.669 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.621      ;
; -3.668 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.608      ;
; -3.665 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.605      ;
; -3.657 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.230      ; 4.882      ;
; -3.656 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.597      ;
; -3.656 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.608      ;
; -3.654 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.594      ;
; -3.653 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.582      ;
; -3.653 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.254      ; 4.902      ;
; -3.643 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.225      ; 4.863      ;
; -3.641 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.581      ;
; -3.636 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.577      ;
; -3.636 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.238      ; 4.869      ;
; -3.611 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.552      ;
; -3.610 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.558      ;
; -3.599 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.539      ;
; -3.596 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.051     ; 4.540      ;
; -3.591 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.532      ;
; -3.585 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.047     ; 4.533      ;
; -3.578 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 4.523      ;
; -3.577 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.518      ;
; -3.571 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 4.499      ;
; -3.567 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.496      ;
; -3.559 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.511      ;
; -3.545 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.237      ; 4.777      ;
; -3.545 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 4.479      ;
; -3.539 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.055     ; 4.479      ;
; -3.539 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.491      ;
; -3.534 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.237      ; 4.766      ;
; -3.532 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.484      ;
; -3.528 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.066     ; 4.457      ;
; -3.525 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.043     ; 4.477      ;
; -3.521 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.237      ; 4.753      ;
; -3.520 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.461      ;
; -3.514 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.063     ; 4.446      ;
; -3.506 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.050     ; 4.451      ;
; -3.505 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 4.439      ;
; -3.504 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.249      ; 4.748      ;
; -3.499 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.062     ; 4.432      ;
; -3.497 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.262      ; 4.754      ;
; -3.496 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.261      ; 4.752      ;
; -3.488 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.429      ;
; -3.485 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.067     ; 4.413      ;
; -3.484 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.061     ; 4.418      ;
; -3.481 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.054     ; 4.422      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.885 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 5.071      ;
; -3.863 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.181      ; 5.044      ;
; -3.856 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.194      ; 5.050      ;
; -3.765 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.958      ;
; -3.754 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.947      ;
; -3.741 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.934      ;
; -3.697 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.181      ; 4.878      ;
; -3.661 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.854      ;
; -3.640 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.185      ; 4.825      ;
; -3.625 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.181      ; 4.806      ;
; -3.568 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.761      ;
; -3.492 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.685      ;
; -3.383 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.181      ; 4.564      ;
; -3.375 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.561      ;
; -3.356 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.549      ;
; -3.334 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.181      ; 4.515      ;
; -3.331 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.517      ;
; -3.307 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 4.493      ;
; -3.136 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.194      ; 4.330      ;
; -3.078 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.193      ; 4.271      ;
; -2.988 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.194      ; 4.182      ;
; -2.852 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.194      ; 4.046      ;
; -2.804 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.186      ; 3.990      ;
; -2.691 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.194      ; 3.885      ;
; -1.658 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.651      ;
; -1.505 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.090     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.504 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.089     ; 2.353      ;
; -1.479 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.162     ; 2.317      ;
; -1.402 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.162     ; 2.240      ;
; -1.364 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.162     ; 2.202      ;
; -1.341 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.334      ;
; -1.189 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 2.056      ;
; -1.159 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.162     ; 1.997      ;
; -1.158 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.151      ;
; -1.130 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 1.997      ;
; -1.114 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.027     ; 2.107      ;
; -1.093 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 1.960      ;
; -1.025 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 1.892      ;
; -0.720 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.166     ; 1.554      ;
; -0.606 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.166     ; 1.440      ;
; -0.382 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.133     ; 1.249      ;
; -0.320 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.141     ; 1.179      ;
; -0.294 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.166     ; 1.128      ;
; -0.245 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.166     ; 1.079      ;
; -0.113 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.141     ; 0.972      ;
; -0.084 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.141     ; 0.943      ;
; -0.068 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.141     ; 0.927      ;
; -0.061 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.141     ; 0.920      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.606 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 0.839      ;
; 0.619 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 0.852      ;
; 0.629 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 0.862      ;
; 0.651 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 0.884      ;
; 0.820 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.002      ; 1.031      ;
; 0.858 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.002      ; 1.069      ;
; 0.859 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.024      ; 1.092      ;
; 0.902 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 1.144      ;
; 0.916 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.335      ; 1.460      ;
; 1.021 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 1.263      ;
; 1.031 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 1.273      ;
; 1.048 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 1.290      ;
; 1.110 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.033      ; 1.352      ;
; 1.132 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.002      ; 1.343      ;
; 1.270 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.002      ; 1.481      ;
; 1.299 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.335      ; 1.843      ;
; 1.421 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.335      ; 1.965      ;
; 1.624 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.006      ; 1.839      ;
; 1.649 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 2.197      ;
; 1.671 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.348      ; 2.228      ;
; 1.697 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.335      ; 2.241      ;
; 1.724 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 1.987      ;
; 1.781 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.044      ;
; 1.823 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.006      ; 2.038      ;
; 1.833 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 2.388      ;
; 1.861 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 2.416      ;
; 1.883 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.348      ; 2.440      ;
; 1.892 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.155      ;
; 1.899 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.006      ; 2.114      ;
; 1.958 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.006      ; 2.173      ;
; 1.991 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.347      ; 2.547      ;
; 2.044 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 2.592      ;
; 2.074 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 2.622      ;
; 2.087 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.031      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.088 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.030      ; 2.260      ;
; 2.158 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.348      ; 2.715      ;
; 2.217 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 2.765      ;
; 2.221 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 2.776      ;
; 2.225 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.094      ; 2.488      ;
; 2.239 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.348      ; 2.796      ;
; 2.284 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.346      ; 2.839      ;
; 2.398 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.347      ; 2.954      ;
; 2.416 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 2.964      ;
; 2.477 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.335      ; 3.021      ;
; 2.733 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.347      ; 3.289      ;
; 2.741 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.348      ; 3.298      ;
; 2.896 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.347      ; 3.452      ;
; 3.030 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.339      ; 3.578      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.744 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.162     ; 0.766      ;
; 0.764 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.162     ; 0.786      ;
; 0.879 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.346      ; 1.369      ;
; 1.036 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.235      ;
; 1.135 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]      ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.162     ; 1.157      ;
; 1.155 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.371      ; 1.670      ;
; 1.183 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 1.370      ;
; 1.261 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.152     ; 1.293      ;
; 1.282 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.306      ;
; 1.298 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.497      ;
; 1.367 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.391      ;
; 1.370 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.152     ; 1.402      ;
; 1.384 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.346      ; 1.874      ;
; 1.397 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.421      ;
; 1.405 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.429      ;
; 1.409 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.608      ;
; 1.445 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.644      ;
; 1.445 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.159     ; 1.470      ;
; 1.467 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.491      ;
; 1.472 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.159     ; 1.497      ;
; 1.505 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.375      ; 2.024      ;
; 1.527 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.143      ; 1.854      ;
; 1.541 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 1.740      ;
; 1.544 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.371      ; 2.059      ;
; 1.577 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 1.764      ;
; 1.577 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.143      ; 1.904      ;
; 1.595 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.017      ; 1.756      ;
; 1.612 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 1.812      ;
; 1.615 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.143      ; 1.942      ;
; 1.634 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.357      ; 2.135      ;
; 1.642 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.145      ;
; 1.670 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.042      ; 1.856      ;
; 1.687 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 1.545      ;
; 1.688 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 1.875      ;
; 1.700 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.017      ; 1.861      ;
; 1.744 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.148     ; 1.780      ;
; 1.753 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.256      ;
; 1.759 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.059      ; 1.962      ;
; 1.762 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.274     ; 1.632      ;
; 1.795 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.059      ; 1.998      ;
; 1.800 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.358      ; 2.302      ;
; 1.803 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.002      ;
; 1.805 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 2.017      ;
; 1.808 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.047      ; 1.999      ;
; 1.827 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.851      ;
; 1.828 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.017      ; 1.989      ;
; 1.832 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.357      ; 2.333      ;
; 1.844 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.043      ;
; 1.876 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.075      ;
; 1.878 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.902      ;
; 1.896 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 1.754      ;
; 1.909 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.412      ;
; 1.927 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.047      ; 2.118      ;
; 1.938 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.350      ; 2.432      ;
; 1.943 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 2.143      ;
; 1.949 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 1.973      ;
; 1.950 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 2.148      ;
; 1.953 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.274     ; 1.823      ;
; 1.954 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.168      ; 2.306      ;
; 1.956 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.148     ; 1.992      ;
; 1.973 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 2.171      ;
; 1.989 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 2.176      ;
; 1.989 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.274     ; 1.859      ;
; 1.991 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.494      ;
; 1.999 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.066      ; 2.209      ;
; 2.007 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.350      ; 2.501      ;
; 2.009 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.148     ; 2.045      ;
; 2.024 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.350      ; 2.518      ;
; 2.027 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.274     ; 1.897      ;
; 2.039 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 1.897      ;
; 2.053 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 2.253      ;
; 2.067 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 2.279      ;
; 2.079 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.160     ; 2.103      ;
; 2.091 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.357      ; 2.592      ;
; 2.097 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.600      ;
; 2.115 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 1.973      ;
; 2.125 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 2.323      ;
; 2.127 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.326      ;
; 2.128 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 1.986      ;
; 2.131 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.382      ; 2.657      ;
; 2.133 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.054      ; 2.331      ;
; 2.139 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.338      ;
; 2.164 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.059      ; 2.367      ;
; 2.176 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.384      ; 2.704      ;
; 2.180 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.683      ;
; 2.182 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.685      ;
; 2.191 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.286     ; 2.049      ;
; 2.202 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.359      ; 2.705      ;
; 2.205 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.068      ; 2.417      ;
; 2.206 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.043      ; 2.393      ;
; 2.217 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.350      ; 2.711      ;
; 2.238 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.047      ; 2.429      ;
; 2.243 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.148     ; 2.279      ;
; 2.248 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.056      ; 2.448      ;
; 2.264 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.274     ; 2.134      ;
; 2.264 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.066      ; 2.474      ;
; 2.268 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.358      ; 2.770      ;
; 2.270 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.047      ; 2.461      ;
; 2.279 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.148     ; 2.315      ;
; 2.291 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.055      ; 2.490      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst23|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.460  ; 0.690        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.464  ; 0.694        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; 0.175  ; 0.359        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; 0.176  ; 0.360        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.180  ; 0.364        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.335  ; 0.335        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.336  ; 0.336        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; Register_CLK~input|o                                                                                     ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                      ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                       ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst6|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+--------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+--------------+-------+-------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; 3.944 ; 4.258 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; 3.653 ; 3.977 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; 3.944 ; 4.258 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; 2.354 ; 2.756 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; 3.512 ; 3.848 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; 3.270 ; 3.689 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; 3.463 ; 3.848 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; 3.512 ; 3.807 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; 1.306 ; 1.619 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; 1.306 ; 1.619 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; 1.165 ; 1.515 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; 1.261 ; 1.597 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; 1.097 ; 1.448 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; 3.909 ; 4.184 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; 3.661 ; 4.094 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; 3.909 ; 4.184 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; 4.186 ; 4.528 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; 3.895 ; 4.243 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; 4.186 ; 4.528 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; 2.712 ; 3.110 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; 1.834 ; 2.192 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; 1.439 ; 1.776 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; 1.834 ; 2.192 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; 1.731 ; 2.131 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; 1.572 ; 1.894 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; 1.550 ; 1.888 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; 0.875 ; 1.230 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; 1.299 ; 1.617 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; 1.284 ; 1.603 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; 0.854 ; 1.210 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; 1.550 ; 1.888 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; 3.556 ; 3.846 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; 3.556 ; 3.846 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; 3.381 ; 3.776 ; Rise       ; Register_CLK    ;
+--------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+--------------------+--------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+--------------+--------+--------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; -1.510 ; -1.831 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; -1.510 ; -1.831 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; -1.797 ; -2.088 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; -1.652 ; -2.035 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; -1.460 ; -1.827 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; -1.460 ; -1.827 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; -1.660 ; -1.980 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; -1.622 ; -1.983 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; -0.752 ; -1.088 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; -0.963 ; -1.267 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; -0.827 ; -1.167 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; -0.908 ; -1.230 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; -0.752 ; -1.088 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; -1.450 ; -1.780 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; -1.450 ; -1.780 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; -1.585 ; -1.952 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; -1.185 ; -1.506 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; -1.185 ; -1.506 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; -1.467 ; -1.763 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; -1.327 ; -1.705 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; -1.114 ; -1.444 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; -1.114 ; -1.444 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; -1.498 ; -1.846 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; -1.396 ; -1.785 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; -1.242 ; -1.557 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; -0.528 ; -0.876 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; -0.548 ; -0.895 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; -0.955 ; -1.267 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; -0.942 ; -1.253 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; -0.528 ; -0.876 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; -1.196 ; -1.526 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; -1.659 ; -1.962 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; -1.757 ; -2.103 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; -1.659 ; -1.962 ; Rise       ; Register_CLK    ;
+--------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 7.588 ; 7.539 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 6.889 ; 6.829 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.382 ; 7.251 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.588 ; 7.539 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.087 ; 6.925 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.267 ; 6.185 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.050 ; 5.946 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.487 ; 5.453 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.267 ; 6.185 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.126 ; 6.050 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.252 ; 6.127 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 5.797 ; 5.713 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.888 ; 5.820 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.556 ; 5.535 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.636 ; 5.573 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 5.914 ; 5.862 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.118 ; 6.038 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.164 ; 6.112 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.093 ; 6.025 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.252 ; 6.127 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.708 ; 5.672 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 5.709 ; 5.637 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.207 ; 6.097 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.755 ; 5.669 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.191 ; 6.093 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.207 ; 6.097 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.966 ; 5.864 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.959 ; 5.858 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 9.075 ; 9.033 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 8.927 ; 8.888 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 9.036 ; 8.947 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 8.889 ; 8.767 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 9.075 ; 9.033 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 9.720 ; 9.810 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 6.840 ; 6.920 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.840 ; 6.920 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.211 ; 6.199 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.594 ; 5.536 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.578 ; 5.533 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 9.774 ; 9.747 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 8.984 ; 9.003 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 9.627 ; 9.474 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 9.774 ; 9.747 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 9.741 ; 9.633 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 6.848 ; 6.952 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.383 ; 5.341 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.787 ; 5.807 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.677 ; 5.618 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.326 ; 5.294 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.402 ; 5.346 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.448 ; 5.396 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.088 ; 6.050 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.515 ; 5.454 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.917 ; 5.904 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.307 ; 6.406 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.848 ; 6.952 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.617 ; 6.604 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.617 ; 6.604 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.512 ; 5.473 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.525 ; 5.469 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.844 ; 5.806 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.392 ; 6.339 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.678 ; 5.617 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.568 ; 5.511 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.741 ; 5.752 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.392 ; 6.339 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 6.024 ; 5.951 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.491 ; 5.435 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.512 ; 5.455 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.337 ; 5.288 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.888 ; 5.811 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.024 ; 5.951 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.819 ; 5.837 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.798 ; 5.744 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.819 ; 5.837 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.560 ; 5.514 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.399 ; 5.340 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.422 ; 5.353 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.408 ; 5.348 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.010 ; 4.992 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.422 ; 5.353 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.236 ; 5.180 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.232 ; 6.142 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.604 ; 5.599 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.232 ; 6.142 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.521 ; 5.455 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.498 ; 5.441 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 6.720 ; 6.657 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 6.720 ; 6.657 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.175 ; 7.047 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 7.362 ; 7.309 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 6.911 ; 6.755 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 5.380 ; 5.345 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 5.920 ; 5.818 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.380 ; 5.345 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.128 ; 6.047 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 5.994 ; 5.919 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 5.448 ; 5.426 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 5.678 ; 5.595 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 5.768 ; 5.701 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.448 ; 5.426 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.524 ; 5.462 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 5.798 ; 5.748 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 5.987 ; 5.908 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.037 ; 5.986 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 5.963 ; 5.895 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.115 ; 5.993 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 5.594 ; 5.557 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 5.592 ; 5.521 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 5.637 ; 5.553 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 5.637 ; 5.553 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.055 ; 5.960 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.070 ; 5.963 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 5.839 ; 5.739 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 5.832 ; 5.733 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 6.413 ; 6.436 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 7.019 ; 6.983 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 6.817 ; 6.782 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 6.722 ; 6.523 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 6.413 ; 6.436 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 6.229 ; 6.134 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 5.460 ; 5.414 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 6.723 ; 6.802 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.075 ; 6.063 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.475 ; 5.417 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.460 ; 5.414 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 5.936 ; 5.953 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 5.936 ; 5.953 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 7.110 ; 7.131 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.469 ; 6.526 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 7.044 ; 7.004 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 5.217 ; 5.184 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.273 ; 5.231 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 5.669 ; 5.688 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.555 ; 5.497 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.217 ; 5.184 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.293 ; 5.237 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.338 ; 5.285 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 5.957 ; 5.920 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.400 ; 5.339 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 5.791 ; 5.779 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.211 ; 6.308 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 6.734 ; 6.839 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 5.398 ; 5.355 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.463 ; 6.450 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.398 ; 5.358 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.410 ; 5.355 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 5.724 ; 5.687 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 5.452 ; 5.396 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.558 ; 5.497 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.452 ; 5.396 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 5.623 ; 5.634 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.249 ; 6.197 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 5.230 ; 5.181 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.377 ; 5.322 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.397 ; 5.341 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.230 ; 5.181 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 5.758 ; 5.682 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 5.889 ; 5.817 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 5.289 ; 5.230 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 5.680 ; 5.627 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 5.700 ; 5.717 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.449 ; 5.405 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.289 ; 5.230 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 4.915 ; 4.895 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.298 ; 5.239 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 4.915 ; 4.895 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.310 ; 5.242 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.132 ; 5.076 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 5.387 ; 5.330 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.491 ; 5.486 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.091 ; 6.003 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.406 ; 5.340 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.387 ; 5.330 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 7.074 ; 7.006 ; 7.453 ; 7.385 ;
; BUS_Selection[0] ; BUS[1]      ; 7.955 ; 7.907 ; 8.279 ; 8.261 ;
; BUS_Selection[0] ; BUS[2]      ; 7.303 ; 7.905 ; 8.332 ; 7.668 ;
; BUS_Selection[0] ; BUS[3]      ; 8.548 ; 8.449 ; 8.903 ; 8.773 ;
; BUS_Selection[1] ; BUS[0]      ; 7.988 ; 7.920 ; 8.366 ; 8.298 ;
; BUS_Selection[1] ; BUS[1]      ; 8.160 ; 8.114 ; 8.494 ; 8.440 ;
; BUS_Selection[1] ; BUS[2]      ; 8.650 ; 8.576 ; 8.993 ; 8.911 ;
; BUS_Selection[1] ; BUS[3]      ; 8.827 ; 8.740 ; 9.188 ; 9.027 ;
; BUS_Selection[2] ; BUS[0]      ; 6.965 ; 6.981 ; 7.425 ; 7.302 ;
; BUS_Selection[2] ; BUS[1]      ; 7.272 ; 7.188 ; 7.643 ; 7.586 ;
; BUS_Selection[2] ; BUS[2]      ; 7.228 ; 7.256 ; 7.687 ; 7.576 ;
; BUS_Selection[2] ; BUS[3]      ; 6.963 ; 6.817 ; 7.340 ; 7.221 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 6.643 ; 6.479 ; 6.892 ; 6.965 ;
; BUS_Selection[0] ; BUS[1]      ; 7.155 ; 7.043 ; 7.504 ; 7.386 ;
; BUS_Selection[0] ; BUS[2]      ; 6.878 ; 6.825 ; 7.223 ; 7.170 ;
; BUS_Selection[0] ; BUS[3]      ; 6.647 ; 6.503 ; 6.974 ; 6.824 ;
; BUS_Selection[1] ; BUS[0]      ; 6.956 ; 6.892 ; 7.248 ; 7.238 ;
; BUS_Selection[1] ; BUS[1]      ; 7.699 ; 7.645 ; 8.090 ; 7.924 ;
; BUS_Selection[1] ; BUS[2]      ; 7.567 ; 7.520 ; 7.870 ; 7.817 ;
; BUS_Selection[1] ; BUS[3]      ; 6.918 ; 6.839 ; 7.273 ; 7.081 ;
; BUS_Selection[2] ; BUS[0]      ; 6.798 ; 6.785 ; 7.218 ; 7.127 ;
; BUS_Selection[2] ; BUS[1]      ; 7.095 ; 7.011 ; 7.456 ; 7.401 ;
; BUS_Selection[2] ; BUS[2]      ; 7.052 ; 7.051 ; 7.470 ; 7.391 ;
; BUS_Selection[2] ; BUS[3]      ; 6.789 ; 6.645 ; 7.156 ; 7.041 ;
+------------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------+
; Fast 1200mV 0C Model Setup Summary    ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; Register_CLK ; -2.216 ; -33.064       ;
; Memory_CLK   ; -2.147 ; -9.444        ;
+--------------+--------+---------------+


+--------------------------------------+
; Fast 1200mV 0C Model Hold Summary    ;
+--------------+-------+---------------+
; Clock        ; Slack ; End Point TNS ;
+--------------+-------+---------------+
; Memory_CLK   ; 0.337 ; 0.000         ;
; Register_CLK ; 0.438 ; 0.000         ;
+--------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------------+--------+--------------------------+
; Clock        ; Slack  ; End Point TNS            ;
+--------------+--------+--------------------------+
; Register_CLK ; -3.000 ; -45.588                  ;
; Memory_CLK   ; -3.000 ; -36.628                  ;
+--------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Register_CLK'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                           ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.216 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 3.162      ;
; -2.189 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 3.149      ;
; -2.182 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 3.138      ;
; -2.182 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.133      ;
; -2.181 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 3.140      ;
; -2.164 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.039     ; 3.112      ;
; -2.162 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 3.116      ;
; -2.143 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 3.097      ;
; -2.138 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 3.092      ;
; -2.133 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.085      ;
; -2.126 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 3.069      ;
; -2.109 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 3.068      ;
; -2.106 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.057      ;
; -2.102 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.053      ;
; -2.099 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 3.059      ;
; -2.095 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.047      ;
; -2.092 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 3.049      ;
; -2.091 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 3.051      ;
; -2.090 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 3.047      ;
; -2.088 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 3.031      ;
; -2.087 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.038      ;
; -2.073 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.024      ;
; -2.072 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 3.018      ;
; -2.069 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 3.025      ;
; -2.068 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 3.014      ;
; -2.062 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 3.014      ;
; -2.060 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 3.020      ;
; -2.060 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.011      ;
; -2.055 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 3.015      ;
; -2.053 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.004      ;
; -2.053 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 3.004      ;
; -2.048 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.999      ;
; -2.047 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.990      ;
; -2.043 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.995      ;
; -2.033 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 2.990      ;
; -2.029 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.988      ;
; -2.026 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.039     ; 2.974      ;
; -2.024 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.983      ;
; -2.015 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.966      ;
; -2.005 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.957      ;
; -1.999 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.953      ;
; -1.997 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.949      ;
; -1.994 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.948      ;
; -1.989 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.949      ;
; -1.984 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.148      ; 3.119      ;
; -1.984 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.944      ;
; -1.984 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.943      ;
; -1.981 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.039     ; 2.929      ;
; -1.980 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.939      ;
; -1.979 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.922      ;
; -1.978 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.929      ;
; -1.975 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.934      ;
; -1.974 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.925      ;
; -1.970 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.930      ;
; -1.969 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.920      ;
; -1.965 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.925      ;
; -1.960 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.903      ;
; -1.958 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.909      ;
; -1.953 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.031     ; 2.909      ;
; -1.928 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.030     ; 2.885      ;
; -1.927 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.887      ;
; -1.925 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.139      ; 3.051      ;
; -1.925 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.879      ;
; -1.918 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.130      ; 3.035      ;
; -1.917 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.138      ; 3.042      ;
; -1.916 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.867      ;
; -1.908 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.862      ;
; -1.902 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.848      ;
; -1.901 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.154      ; 3.042      ;
; -1.898 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.133      ; 3.018      ;
; -1.894 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.145      ; 3.026      ;
; -1.890 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.841      ;
; -1.888 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.840      ;
; -1.887 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.838      ;
; -1.887 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.833      ;
; -1.886 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.838      ;
; -1.885 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.844      ;
; -1.883 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.834      ;
; -1.883 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.829      ;
; -1.882 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.828      ;
; -1.880 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.028     ; 2.839      ;
; -1.875 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.826      ;
; -1.870 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.153      ; 3.010      ;
; -1.869 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.812      ;
; -1.865 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.816      ;
; -1.858 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.801      ;
; -1.856 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.802      ;
; -1.848 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.800      ;
; -1.845 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.138      ; 2.970      ;
; -1.843 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.036     ; 2.794      ;
; -1.840 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.148      ; 2.975      ;
; -1.839 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.027     ; 2.799      ;
; -1.835 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.139      ; 2.961      ;
; -1.833 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.785      ;
; -1.831 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.041     ; 2.777      ;
; -1.830 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Register_CLK ; Register_CLK ; 1.000        ; 0.154      ; 2.971      ;
; -1.829 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.035     ; 2.781      ;
; -1.828 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.044     ; 2.771      ;
; -1.827 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Register_CLK ; Register_CLK ; 1.000        ; 0.139      ; 2.953      ;
; -1.825 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register_CLK ; Register_CLK ; 1.000        ; -0.033     ; 2.779      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.147 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 3.247      ;
; -2.078 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 3.184      ;
; -2.071 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.108      ; 3.168      ;
; -2.070 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.116      ; 3.175      ;
; -2.003 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 3.103      ;
; -1.998 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.116      ; 3.103      ;
; -1.993 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 3.099      ;
; -1.988 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 3.094      ;
; -1.978 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.108      ; 3.075      ;
; -1.889 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.116      ; 2.994      ;
; -1.884 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.108      ; 2.981      ;
; -1.818 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.918      ;
; -1.816 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.922      ;
; -1.814 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.914      ;
; -1.813 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.913      ;
; -1.789 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.116      ; 2.894      ;
; -1.750 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.108      ; 2.847      ;
; -1.728 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.834      ;
; -1.701 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.108      ; 2.798      ;
; -1.604 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.710      ;
; -1.511 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.111      ; 2.611      ;
; -1.509 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.615      ;
; -1.460 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.566      ;
; -1.328 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; 0.117      ; 2.434      ;
; -0.709 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 1.696      ;
; -0.595 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.095     ; 1.489      ;
; -0.546 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.095     ; 1.440      ;
; -0.507 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 1.494      ;
; -0.488 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.095     ; 1.382      ;
; -0.407 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 1.394      ;
; -0.394 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.078     ; 1.305      ;
; -0.355 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.022     ; 1.342      ;
; -0.349 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.078     ; 1.260      ;
; -0.338 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.095     ; 1.232      ;
; -0.338 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.061     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 1.000        ; -0.060     ; 1.232      ;
; -0.329 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.078     ; 1.240      ;
; -0.283 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.078     ; 1.194      ;
; -0.158 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.098     ; 1.049      ;
; -0.061 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.098     ; 0.952      ;
; 0.122  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.084     ; 0.783      ;
; 0.123  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.078     ; 0.788      ;
; 0.144  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.098     ; 0.747      ;
; 0.180  ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.098     ; 0.711      ;
; 0.272  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.084     ; 0.633      ;
; 0.289  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.084     ; 0.616      ;
; 0.301  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.084     ; 0.604      ;
; 0.305  ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 1.000        ; -0.084     ; 0.600      ;
+--------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Memory_CLK'                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.030      ; 0.511      ;
; 0.339 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.030      ; 0.513      ;
; 0.341 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.030      ; 0.515      ;
; 0.363 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.030      ; 0.537      ;
; 0.445 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.017      ; 0.606      ;
; 0.474 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.017      ; 0.635      ;
; 0.485 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.030      ; 0.659      ;
; 0.490 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.214      ; 0.848      ;
; 0.490 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.036      ; 0.670      ;
; 0.562 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.036      ; 0.742      ;
; 0.569 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.036      ; 0.749      ;
; 0.576 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.036      ; 0.756      ;
; 0.611 ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                   ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.036      ; 0.791      ;
; 0.631 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.017      ; 0.792      ;
; 0.730 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.017      ; 0.891      ;
; 0.745 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.214      ; 1.103      ;
; 0.779 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.214      ; 1.137      ;
; 0.908 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.071      ;
; 0.928 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.223      ; 1.295      ;
; 0.938 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 1.299      ;
; 0.981 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.214      ; 1.339      ;
; 1.014 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.062      ; 1.180      ;
; 1.035 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.026      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.025      ; 1.151      ;
; 1.038 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.201      ;
; 1.046 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.412      ;
; 1.049 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.415      ;
; 1.057 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.062      ; 1.223      ;
; 1.066 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.223      ; 1.433      ;
; 1.074 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.237      ;
; 1.109 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                  ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.019      ; 1.272      ;
; 1.119 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.485      ;
; 1.132 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.062      ; 1.298      ;
; 1.161 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 1.522      ;
; 1.176 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 1.537      ;
; 1.237 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.223      ; 1.604      ;
; 1.266 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.632      ;
; 1.268 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.223      ; 1.635      ;
; 1.269 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                   ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 1.630      ;
; 1.307 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.673      ;
; 1.323 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                          ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Memory_CLK   ; Memory_CLK  ; 0.000        ; 0.062      ; 1.489      ;
; 1.369 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.735      ;
; 1.384 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 1.745      ;
; 1.410 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                         ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.214      ; 1.768      ;
; 1.550 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 1.916      ;
; 1.602 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.223      ; 1.969      ;
; 1.659 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.222      ; 2.025      ;
; 1.747 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]              ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ; Register_CLK ; Memory_CLK  ; 0.000        ; 0.217      ; 2.108      ;
+-------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Register_CLK'                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                  ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.438 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.465      ;
; 0.448 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.475      ;
; 0.502 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.208      ; 0.794      ;
; 0.603 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.723      ;
; 0.675 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]      ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.702      ;
; 0.677 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.225      ; 0.986      ;
; 0.682 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.028      ; 0.794      ;
; 0.745 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.865      ;
; 0.754 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.782      ;
; 0.766 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.090     ; 0.800      ;
; 0.791 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.208      ; 1.083      ;
; 0.816 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.090     ; 0.850      ;
; 0.818 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.846      ;
; 0.828 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 0.855      ;
; 0.838 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.866      ;
; 0.846 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.966      ;
; 0.861 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.889      ;
; 0.863 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 0.983      ;
; 0.866 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.894      ;
; 0.870 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.228      ; 1.182      ;
; 0.872 ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 0.900      ;
; 0.892 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.012      ;
; 0.896 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.084      ; 1.104      ;
; 0.913 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.225      ; 1.222      ;
; 0.918 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.084      ; 1.126      ;
; 0.920 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.013      ; 1.017      ;
; 0.931 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.028      ; 1.043      ;
; 0.940 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.241      ;
; 0.943 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.084      ; 1.151      ;
; 0.945 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.065      ;
; 0.968 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.268      ;
; 0.970 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.030      ; 1.084      ;
; 0.971 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.028      ; 1.083      ;
; 0.988 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.168     ; 0.904      ;
; 0.993 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.013      ; 1.090      ;
; 1.013 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.314      ;
; 1.019 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 1.055      ;
; 1.021 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.159     ; 0.946      ;
; 1.034 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.154      ;
; 1.038 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.338      ;
; 1.039 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.039      ; 1.162      ;
; 1.041 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.045      ; 1.170      ;
; 1.055 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.030      ; 1.169      ;
; 1.056 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.039      ; 1.179      ;
; 1.056 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.013      ; 1.153      ;
; 1.058 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.358      ;
; 1.073 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 1.101      ;
; 1.082 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.202      ;
; 1.097 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.398      ;
; 1.098 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 1.126      ;
; 1.099 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.219      ;
; 1.100 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.167     ; 1.017      ;
; 1.120 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.037      ; 1.241      ;
; 1.123 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.211      ; 1.418      ;
; 1.124 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.031      ; 1.239      ;
; 1.139 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.159     ; 1.064      ;
; 1.141 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.096     ; 1.169      ;
; 1.145 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 1.264      ;
; 1.147 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Memory_CLK   ; Register_CLK ; 0.000        ; 0.101      ; 1.372      ;
; 1.153 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 1.189      ;
; 1.156 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.159     ; 1.081      ;
; 1.156 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.457      ;
; 1.159 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 1.287      ;
; 1.161 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 1.197      ;
; 1.163 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.159     ; 1.088      ;
; 1.166 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.286      ;
; 1.167 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.028      ; 1.279      ;
; 1.173 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.211      ; 1.468      ;
; 1.183 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.045      ; 1.312      ;
; 1.188 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.211      ; 1.483      ;
; 1.190 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.037      ; 1.311      ;
; 1.191 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.167     ; 1.108      ;
; 1.212 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.513      ;
; 1.213 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.513      ;
; 1.217 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.097     ; 1.244      ;
; 1.224 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.167     ; 1.141      ;
; 1.233 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.167     ; 1.150      ;
; 1.236 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.356      ;
; 1.238 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.036      ; 1.358      ;
; 1.239 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.233      ; 1.556      ;
; 1.242 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 1.361      ;
; 1.248 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 1.367      ;
; 1.267 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]     ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.168     ; 1.183      ;
; 1.270 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.045      ; 1.399      ;
; 1.271 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.572      ;
; 1.274 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.039      ; 1.397      ;
; 1.280 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.217      ; 1.581      ;
; 1.289 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.027      ; 1.400      ;
; 1.295 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.037      ; 1.416      ;
; 1.300 ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.031      ; 1.415      ;
; 1.301 ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.044      ; 1.429      ;
; 1.303 ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.211      ; 1.598      ;
; 1.312 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.035      ; 1.431      ;
; 1.313 ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]     ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Register_CLK ; Register_CLK ; 0.000        ; -0.159     ; 1.238      ;
; 1.316 ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.216      ; 1.616      ;
; 1.316 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 1.352      ;
; 1.333 ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]             ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Memory_CLK   ; Register_CLK ; 0.000        ; -0.088     ; 1.369      ;
; 1.335 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ; Register_CLK ; Register_CLK ; 0.000        ; 0.234      ; 1.653      ;
; 1.353 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.031      ; 1.468      ;
; 1.354 ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9] ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Register_CLK ; Register_CLK ; 0.000        ; 0.037      ; 1.475      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Register_CLK'                                                                                                                                        ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock        ; Clock Edge ; Target                                                                                                   ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Register_CLK ; Rise       ; Register_CLK                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; AddressRegister:inst10|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]      ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]       ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]       ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]       ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]       ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; ProgramCounter:inst12|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]       ;
; -0.077 ; 0.107        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]        ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]        ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]        ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; OutputRegister:inst9|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]        ;
; -0.058 ; 0.126        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.057 ; 0.127        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register3:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InputRegister:inst111|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register1:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; Register_CLK ; Rise       ; Register2:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                       ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                       ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                       ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst12|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                       ;
; 0.103  ; 0.103        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst9|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; Register_CLK~input|o                                                                                     ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                        ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst111|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                      ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width ; Register_CLK ; Rise       ; inst15|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                       ;
+--------+--------------+----------------+-----------------+--------------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Memory_CLK'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Memory_CLK ; Rise       ; Memory_CLK                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|o                                                                                                         ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                                                ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; inst23|altsyncram_component|auto_generated|ram_block1a0|clk0                                                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Memory_CLK ; Rise       ; Memory_CLK~input|i                                                                                                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[0]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[10]                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[1]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[2]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[3]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[4]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[5]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[6]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[7]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[8]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[0]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[1]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[2]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[3]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|q_a[4]                               ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; DataMemory_RAM:inst23|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; InstructionMemory_ROM:inst4|altsyncram:altsyncram_component|altsyncram_j1b1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; Memory_CLK ; Rise       ; StackMemory_RAM:inst11|altsyncram:altsyncram_component|altsyncram_lvf1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Memory_CLK ; Rise       ; Memory_CLK~inputclkctrl|inclk[0]                                                                                           ;
+--------+--------------+----------------+------------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+--------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+--------------+-------+-------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; 2.559 ; 3.142 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; 2.394 ; 2.978 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; 2.559 ; 3.142 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; 1.516 ; 2.144 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; 2.257 ; 2.874 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; 2.068 ; 2.767 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; 2.181 ; 2.874 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; 2.257 ; 2.801 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; 0.819 ; 1.428 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; 0.819 ; 1.407 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; 0.761 ; 1.351 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; 0.808 ; 1.428 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; 0.731 ; 1.328 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; 2.408 ; 3.110 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; 2.408 ; 2.885 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; 2.404 ; 3.110 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; 2.704 ; 3.287 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; 2.539 ; 3.123 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; 2.704 ; 3.287 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; 1.747 ; 2.410 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; 1.169 ; 1.793 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; 0.929 ; 1.514 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; 1.169 ; 1.793 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; 1.123 ; 1.760 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; 1.004 ; 1.586 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; 0.997 ; 1.597 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; 0.592 ; 1.159 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; 0.836 ; 1.436 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; 0.829 ; 1.426 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; 0.582 ; 1.146 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; 0.997 ; 1.597 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; 2.197 ; 2.876 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; 2.194 ; 2.876 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; 2.197 ; 2.725 ; Rise       ; Register_CLK    ;
+--------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+--------------------+--------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+--------------+--------+--------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; -0.941 ; -1.510 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; -0.941 ; -1.510 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; -1.086 ; -1.696 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; -1.035 ; -1.651 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; -0.915 ; -1.533 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; -0.915 ; -1.533 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; -1.023 ; -1.637 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; -0.998 ; -1.636 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; -0.511 ; -1.094 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; -0.599 ; -1.180 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; -0.543 ; -1.126 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; -0.583 ; -1.189 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; -0.511 ; -1.094 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; -0.936 ; -1.509 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; -0.936 ; -1.509 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; -1.029 ; -1.614 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; -0.766 ; -1.335 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; -0.766 ; -1.335 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; -0.911 ; -1.498 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; -0.859 ; -1.476 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; -0.721 ; -1.298 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; -0.721 ; -1.298 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; -0.951 ; -1.567 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; -0.908 ; -1.535 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; -0.792 ; -1.367 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; -0.375 ; -0.931 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; -0.383 ; -0.943 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; -0.619 ; -1.209 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; -0.611 ; -1.200 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; -0.375 ; -0.931 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; -0.772 ; -1.363 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; -1.031 ; -1.624 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; -1.095 ; -1.707 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; -1.031 ; -1.624 ; Rise       ; Register_CLK    ;
+--------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.830 ; 4.872 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.383 ; 4.402 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.605 ; 4.722 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.830 ; 4.872 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.341 ; 4.462 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.917 ; 4.022 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.777 ; 3.850 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.474 ; 3.529 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.917 ; 4.022 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.856 ; 3.959 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.910 ; 4.007 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.638 ; 3.700 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.700 ; 3.794 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.535 ; 3.593 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.552 ; 3.606 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.773 ; 3.823 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.845 ; 3.928 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.908 ; 3.986 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.839 ; 3.924 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.910 ; 4.007 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.606 ; 3.670 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.569 ; 3.635 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.884 ; 3.967 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.610 ; 3.657 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.878 ; 3.963 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.884 ; 3.967 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.729 ; 3.801 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.721 ; 3.795 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 5.688 ; 5.768 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 5.565 ; 5.727 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 5.685 ; 5.768 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 5.514 ; 5.639 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 5.688 ; 5.763 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 5.973 ; 6.329 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 4.390 ; 4.550 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 4.390 ; 4.550 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.927 ; 4.004 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.475 ; 3.529 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.471 ; 3.526 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 6.123 ; 6.276 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 5.600 ; 5.743 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 6.002 ; 6.083 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 6.123 ; 6.276 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 5.982 ; 6.099 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 4.400 ; 4.605 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.368 ; 3.450 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.692 ; 3.783 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.532 ; 3.627 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.327 ; 3.402 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.389 ; 3.448 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.411 ; 3.474 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.844 ; 3.940 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.435 ; 3.526 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.753 ; 3.853 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.078 ; 4.227 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.400 ; 4.605 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 4.189 ; 4.335 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 4.189 ; 4.335 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.445 ; 3.534 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.447 ; 3.547 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.702 ; 3.788 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.995 ; 4.099 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.532 ; 3.598 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.477 ; 3.534 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.652 ; 3.699 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.995 ; 4.099 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.727 ; 3.821 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.408 ; 3.448 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.422 ; 3.469 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.321 ; 3.356 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.637 ; 3.708 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.727 ; 3.821 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.715 ; 3.813 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.665 ; 3.731 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.715 ; 3.813 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.503 ; 3.552 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.363 ; 3.427 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.377 ; 3.441 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.377 ; 3.438 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.139 ; 3.190 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.368 ; 3.441 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.261 ; 3.323 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.844 ; 3.991 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.552 ; 3.617 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.844 ; 3.991 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.452 ; 3.523 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.421 ; 3.512 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.206 ; 4.233 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.206 ; 4.233 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.472 ; 4.584 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.614 ; 4.662 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.232 ; 4.346 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.400 ; 3.452 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.690 ; 3.759 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.400 ; 3.452 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.824 ; 3.924 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.767 ; 3.866 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.459 ; 3.515 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.557 ; 3.616 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.617 ; 3.709 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.459 ; 3.515 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.475 ; 3.526 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.694 ; 3.741 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.756 ; 3.835 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.823 ; 3.897 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.750 ; 3.831 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.819 ; 3.911 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.527 ; 3.588 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.489 ; 3.553 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.530 ; 3.575 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.530 ; 3.575 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.786 ; 3.868 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.792 ; 3.871 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.643 ; 3.712 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.635 ; 3.706 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 4.019 ; 4.159 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 4.381 ; 4.555 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 4.268 ; 4.391 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 4.156 ; 4.159 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 4.019 ; 4.160 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 3.858 ; 3.961 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.395 ; 3.447 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 4.315 ; 4.472 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.840 ; 3.913 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.399 ; 3.451 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.395 ; 3.447 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 3.736 ; 3.805 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 3.736 ; 3.805 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.443 ; 4.592 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.090 ; 4.206 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 4.295 ; 4.463 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.256 ; 3.328 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.298 ; 3.376 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.615 ; 3.702 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.454 ; 3.546 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.256 ; 3.328 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.317 ; 3.373 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.338 ; 3.399 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.759 ; 3.851 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.360 ; 3.448 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.672 ; 3.767 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.015 ; 4.161 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.326 ; 4.528 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.370 ; 3.455 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 4.090 ; 4.230 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.370 ; 3.455 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.373 ; 3.468 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.625 ; 3.706 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.403 ; 3.457 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.456 ; 3.518 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.403 ; 3.457 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.575 ; 3.619 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.906 ; 4.005 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.253 ; 3.286 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.336 ; 3.373 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.349 ; 3.393 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.253 ; 3.286 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.554 ; 3.623 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.641 ; 3.731 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.292 ; 3.353 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.589 ; 3.652 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.637 ; 3.731 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.432 ; 3.479 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.292 ; 3.353 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.078 ; 3.126 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.306 ; 3.365 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.078 ; 3.126 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.296 ; 3.366 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.195 ; 3.254 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.349 ; 3.438 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.479 ; 3.541 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.756 ; 3.897 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.378 ; 3.445 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.349 ; 3.438 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 4.489 ; 4.508 ; 5.106 ; 5.125 ;
; BUS_Selection[0] ; BUS[1]      ; 5.010 ; 5.119 ; 5.578 ; 5.706 ;
; BUS_Selection[0] ; BUS[2]      ; 4.665 ; 5.139 ; 5.639 ; 5.332 ;
; BUS_Selection[0] ; BUS[3]      ; 5.268 ; 5.455 ; 5.880 ; 6.039 ;
; BUS_Selection[1] ; BUS[0]      ; 5.046 ; 5.065 ; 5.739 ; 5.758 ;
; BUS_Selection[1] ; BUS[1]      ; 5.126 ; 5.238 ; 5.734 ; 5.839 ;
; BUS_Selection[1] ; BUS[2]      ; 5.443 ; 5.549 ; 6.106 ; 6.205 ;
; BUS_Selection[1] ; BUS[3]      ; 5.423 ; 5.620 ; 6.059 ; 6.203 ;
; BUS_Selection[2] ; BUS[0]      ; 4.426 ; 4.484 ; 5.147 ; 5.109 ;
; BUS_Selection[2] ; BUS[1]      ; 4.615 ; 4.654 ; 5.260 ; 5.317 ;
; BUS_Selection[2] ; BUS[2]      ; 4.604 ; 4.685 ; 5.324 ; 5.309 ;
; BUS_Selection[2] ; BUS[3]      ; 4.334 ; 4.383 ; 4.962 ; 5.029 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 4.230 ; 4.202 ; 4.727 ; 4.841 ;
; BUS_Selection[0] ; BUS[1]      ; 4.525 ; 4.605 ; 5.091 ; 5.164 ;
; BUS_Selection[0] ; BUS[2]      ; 4.380 ; 4.428 ; 4.946 ; 4.994 ;
; BUS_Selection[0] ; BUS[3]      ; 4.130 ; 4.192 ; 4.699 ; 4.754 ;
; BUS_Selection[1] ; BUS[0]      ; 4.396 ; 4.410 ; 4.984 ; 5.037 ;
; BUS_Selection[1] ; BUS[1]      ; 4.846 ; 4.948 ; 5.502 ; 5.535 ;
; BUS_Selection[1] ; BUS[2]      ; 4.758 ; 4.806 ; 5.383 ; 5.424 ;
; BUS_Selection[1] ; BUS[3]      ; 4.275 ; 4.368 ; 4.885 ; 4.908 ;
; BUS_Selection[2] ; BUS[0]      ; 4.320 ; 4.353 ; 5.006 ; 4.989 ;
; BUS_Selection[2] ; BUS[1]      ; 4.501 ; 4.537 ; 5.134 ; 5.190 ;
; BUS_Selection[2] ; BUS[2]      ; 4.491 ; 4.546 ; 5.177 ; 5.182 ;
; BUS_Selection[2] ; BUS[3]      ; 4.224 ; 4.269 ; 4.840 ; 4.905 ;
+------------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.669   ; 0.337 ; N/A      ; N/A     ; -3.000              ;
;  Memory_CLK      ; -4.435   ; 0.337 ; N/A      ; N/A     ; -3.000              ;
;  Register_CLK    ; -4.669   ; 0.438 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -120.136 ; 0.0   ; 0.0      ; 0.0     ; -111.22             ;
;  Memory_CLK      ; -42.740  ; 0.000 ; N/A      ; N/A     ; -68.220             ;
;  Register_CLK    ; -77.396  ; 0.000 ; N/A      ; N/A     ; -45.588             ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+--------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+--------------+-------+-------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; 4.448 ; 4.807 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; 4.143 ; 4.535 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; 4.448 ; 4.807 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; 2.687 ; 3.164 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; 3.999 ; 4.405 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; 3.708 ; 4.230 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; 3.926 ; 4.405 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; 3.999 ; 4.355 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; 1.536 ; 1.941 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; 1.536 ; 1.941 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; 1.394 ; 1.828 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; 1.495 ; 1.922 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; 1.314 ; 1.754 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; 4.379 ; 4.788 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; 4.163 ; 4.620 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; 4.379 ; 4.788 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; 4.752 ; 5.112 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; 4.447 ; 4.839 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; 4.752 ; 5.112 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; 3.110 ; 3.607 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; 2.123 ; 2.574 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; 1.685 ; 2.107 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; 2.123 ; 2.574 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; 2.014 ; 2.495 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; 1.829 ; 2.235 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; 1.793 ; 2.227 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; 1.084 ; 1.502 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; 1.532 ; 1.926 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; 1.515 ; 1.924 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; 1.056 ; 1.481 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; 1.793 ; 2.227 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; 3.996 ; 4.399 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; 3.996 ; 4.399 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; 3.832 ; 4.266 ; Rise       ; Register_CLK    ;
+--------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+--------------------+--------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+--------------+--------+--------+------------+-----------------+
; BUS_Selection[*]   ; Memory_CLK   ; -0.941 ; -1.510 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[0]  ; Memory_CLK   ; -0.941 ; -1.510 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[1]  ; Memory_CLK   ; -1.086 ; -1.696 ; Rise       ; Memory_CLK      ;
;  BUS_Selection[2]  ; Memory_CLK   ; -1.035 ; -1.651 ; Rise       ; Memory_CLK      ;
; Memory_EN[*]       ; Memory_CLK   ; -0.915 ; -1.533 ; Rise       ; Memory_CLK      ;
;  Memory_EN[0]      ; Memory_CLK   ; -0.915 ; -1.533 ; Rise       ; Memory_CLK      ;
;  Memory_EN[1]      ; Memory_CLK   ; -1.023 ; -1.637 ; Rise       ; Memory_CLK      ;
;  Memory_EN[2]      ; Memory_CLK   ; -0.998 ; -1.636 ; Rise       ; Memory_CLK      ;
; AR[*]              ; Register_CLK ; -0.511 ; -1.088 ; Rise       ; Register_CLK    ;
;  AR[0]             ; Register_CLK ; -0.599 ; -1.180 ; Rise       ; Register_CLK    ;
;  AR[1]             ; Register_CLK ; -0.543 ; -1.126 ; Rise       ; Register_CLK    ;
;  AR[2]             ; Register_CLK ; -0.583 ; -1.189 ; Rise       ; Register_CLK    ;
;  AR[3]             ; Register_CLK ; -0.511 ; -1.088 ; Rise       ; Register_CLK    ;
; AR_PC_SP_IR_EN[*]  ; Register_CLK ; -0.936 ; -1.509 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[0] ; Register_CLK ; -0.936 ; -1.509 ; Rise       ; Register_CLK    ;
;  AR_PC_SP_IR_EN[1] ; Register_CLK ; -1.029 ; -1.614 ; Rise       ; Register_CLK    ;
; BUS_Selection[*]   ; Register_CLK ; -0.766 ; -1.335 ; Rise       ; Register_CLK    ;
;  BUS_Selection[0]  ; Register_CLK ; -0.766 ; -1.335 ; Rise       ; Register_CLK    ;
;  BUS_Selection[1]  ; Register_CLK ; -0.911 ; -1.498 ; Rise       ; Register_CLK    ;
;  BUS_Selection[2]  ; Register_CLK ; -0.859 ; -1.476 ; Rise       ; Register_CLK    ;
; Input[*]           ; Register_CLK ; -0.721 ; -1.298 ; Rise       ; Register_CLK    ;
;  Input[0]          ; Register_CLK ; -0.721 ; -1.298 ; Rise       ; Register_CLK    ;
;  Input[1]          ; Register_CLK ; -0.951 ; -1.567 ; Rise       ; Register_CLK    ;
;  Input[2]          ; Register_CLK ; -0.908 ; -1.535 ; Rise       ; Register_CLK    ;
;  Input[3]          ; Register_CLK ; -0.792 ; -1.367 ; Rise       ; Register_CLK    ;
; PC[*]              ; Register_CLK ; -0.375 ; -0.876 ; Rise       ; Register_CLK    ;
;  PC[0]             ; Register_CLK ; -0.383 ; -0.895 ; Rise       ; Register_CLK    ;
;  PC[1]             ; Register_CLK ; -0.619 ; -1.209 ; Rise       ; Register_CLK    ;
;  PC[2]             ; Register_CLK ; -0.611 ; -1.200 ; Rise       ; Register_CLK    ;
;  PC[3]             ; Register_CLK ; -0.375 ; -0.876 ; Rise       ; Register_CLK    ;
;  PC[4]             ; Register_CLK ; -0.772 ; -1.363 ; Rise       ; Register_CLK    ;
; Register_EN[*]     ; Register_CLK ; -1.031 ; -1.624 ; Rise       ; Register_CLK    ;
;  Register_EN[0]    ; Register_CLK ; -1.095 ; -1.707 ; Rise       ; Register_CLK    ;
;  Register_EN[1]    ; Register_CLK ; -1.031 ; -1.624 ; Rise       ; Register_CLK    ;
+--------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                  ;
+------------------------+--------------+--------+--------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------------+--------------+--------+--------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 8.070  ; 8.070  ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 7.322  ; 7.286  ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 7.814  ; 7.783  ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 8.070  ; 8.070  ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 7.536  ; 7.459  ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 6.628  ; 6.582  ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 6.409  ; 6.337  ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 5.802  ; 5.777  ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 6.628  ; 6.582  ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 6.475  ; 6.434  ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 6.618  ; 6.534  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 6.129  ; 6.085  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 6.219  ; 6.211  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 5.868  ; 5.866  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 5.950  ; 5.909  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 6.222  ; 6.214  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 6.471  ; 6.429  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 6.501  ; 6.492  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 6.444  ; 6.432  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 6.618  ; 6.534  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 6.030  ; 6.008  ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 6.040  ; 5.980  ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 6.570  ; 6.517  ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 6.083  ; 6.037  ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 6.552  ; 6.494  ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 6.570  ; 6.517  ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 6.307  ; 6.252  ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 6.301  ; 6.229  ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 9.730  ; 9.752  ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 9.530  ; 9.611  ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 9.681  ; 9.663  ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 9.524  ; 9.482  ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 9.730  ; 9.752  ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 10.439 ; 10.714 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 7.144  ; 7.243  ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 7.144  ; 7.243  ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 6.539  ; 6.572  ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 5.895  ; 5.865  ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 5.884  ; 5.858  ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 10.485 ; 10.564 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 9.623  ; 9.732  ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 10.323 ; 10.274 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 10.475 ; 10.564 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 10.485 ; 10.450 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 7.140  ; 7.300  ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 5.664  ; 5.653  ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 6.082  ; 6.140  ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 5.980  ; 5.946  ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 5.615  ; 5.613  ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 5.689  ; 5.683  ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 5.728  ; 5.715  ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 6.398  ; 6.418  ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 5.810  ; 5.802  ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 6.230  ; 6.278  ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 6.570  ; 6.696  ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 7.140  ; 7.300  ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 6.979  ; 7.023  ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 6.979  ; 7.023  ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 5.798  ; 5.788  ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 5.817  ; 5.812  ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 6.133  ; 6.168  ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 6.741  ; 6.756  ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 5.983  ; 5.947  ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 5.871  ; 5.843  ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 6.047  ; 6.102  ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 6.741  ; 6.756  ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 6.361  ; 6.361  ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 5.787  ; 5.764  ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 5.816  ; 5.792  ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 5.622  ; 5.600  ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 6.222  ; 6.174  ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 6.361  ; 6.361  ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 6.124  ; 6.193  ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 6.081  ; 6.105  ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 6.124  ; 6.193  ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 5.833  ; 5.828  ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 5.682  ; 5.654  ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 5.707  ; 5.667  ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 5.688  ; 5.654  ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 5.271  ; 5.263  ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 5.707  ; 5.667  ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 5.510  ; 5.481  ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 6.559  ; 6.542  ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 5.888  ; 5.929  ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 6.559  ; 6.542  ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 5.814  ; 5.788  ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 5.776  ; 5.746  ; Rise       ; Register_CLK    ;
+------------------------+--------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+------------------------+--------------+-------+-------+------------+-----------------+
; Data Port              ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------------+--------------+-------+-------+------------+-----------------+
; BUS[*]                 ; Memory_CLK   ; 4.206 ; 4.233 ; Rise       ; Memory_CLK      ;
;  BUS[0]                ; Memory_CLK   ; 4.206 ; 4.233 ; Rise       ; Memory_CLK      ;
;  BUS[1]                ; Memory_CLK   ; 4.472 ; 4.584 ; Rise       ; Memory_CLK      ;
;  BUS[2]                ; Memory_CLK   ; 4.614 ; 4.662 ; Rise       ; Memory_CLK      ;
;  BUS[3]                ; Memory_CLK   ; 4.232 ; 4.346 ; Rise       ; Memory_CLK      ;
; DataMemory[*]          ; Memory_CLK   ; 3.400 ; 3.452 ; Rise       ; Memory_CLK      ;
;  DataMemory[0]         ; Memory_CLK   ; 3.690 ; 3.759 ; Rise       ; Memory_CLK      ;
;  DataMemory[1]         ; Memory_CLK   ; 3.400 ; 3.452 ; Rise       ; Memory_CLK      ;
;  DataMemory[2]         ; Memory_CLK   ; 3.824 ; 3.924 ; Rise       ; Memory_CLK      ;
;  DataMemory[3]         ; Memory_CLK   ; 3.767 ; 3.866 ; Rise       ; Memory_CLK      ;
; InstructionMemory[*]   ; Memory_CLK   ; 3.459 ; 3.515 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[0]  ; Memory_CLK   ; 3.557 ; 3.616 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[1]  ; Memory_CLK   ; 3.617 ; 3.709 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[2]  ; Memory_CLK   ; 3.459 ; 3.515 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[3]  ; Memory_CLK   ; 3.475 ; 3.526 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[4]  ; Memory_CLK   ; 3.694 ; 3.741 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[5]  ; Memory_CLK   ; 3.756 ; 3.835 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[6]  ; Memory_CLK   ; 3.823 ; 3.897 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[7]  ; Memory_CLK   ; 3.750 ; 3.831 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[8]  ; Memory_CLK   ; 3.819 ; 3.911 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[9]  ; Memory_CLK   ; 3.527 ; 3.588 ; Rise       ; Memory_CLK      ;
;  InstructionMemory[10] ; Memory_CLK   ; 3.489 ; 3.553 ; Rise       ; Memory_CLK      ;
; StackMemory[*]         ; Memory_CLK   ; 3.530 ; 3.575 ; Rise       ; Memory_CLK      ;
;  StackMemory[0]        ; Memory_CLK   ; 3.530 ; 3.575 ; Rise       ; Memory_CLK      ;
;  StackMemory[1]        ; Memory_CLK   ; 3.786 ; 3.868 ; Rise       ; Memory_CLK      ;
;  StackMemory[2]        ; Memory_CLK   ; 3.792 ; 3.871 ; Rise       ; Memory_CLK      ;
;  StackMemory[3]        ; Memory_CLK   ; 3.643 ; 3.712 ; Rise       ; Memory_CLK      ;
;  StackMemory[4]        ; Memory_CLK   ; 3.635 ; 3.706 ; Rise       ; Memory_CLK      ;
; ALU[*]                 ; Register_CLK ; 4.019 ; 4.159 ; Rise       ; Register_CLK    ;
;  ALU[0]                ; Register_CLK ; 4.381 ; 4.555 ; Rise       ; Register_CLK    ;
;  ALU[1]                ; Register_CLK ; 4.268 ; 4.391 ; Rise       ; Register_CLK    ;
;  ALU[2]                ; Register_CLK ; 4.156 ; 4.159 ; Rise       ; Register_CLK    ;
;  ALU[3]                ; Register_CLK ; 4.019 ; 4.160 ; Rise       ; Register_CLK    ;
; ALU_Overflow           ; Register_CLK ; 3.858 ; 3.961 ; Rise       ; Register_CLK    ;
; AR_Q[*]                ; Register_CLK ; 3.395 ; 3.447 ; Rise       ; Register_CLK    ;
;  AR_Q[0]               ; Register_CLK ; 4.315 ; 4.472 ; Rise       ; Register_CLK    ;
;  AR_Q[1]               ; Register_CLK ; 3.840 ; 3.913 ; Rise       ; Register_CLK    ;
;  AR_Q[2]               ; Register_CLK ; 3.399 ; 3.451 ; Rise       ; Register_CLK    ;
;  AR_Q[3]               ; Register_CLK ; 3.395 ; 3.447 ; Rise       ; Register_CLK    ;
; BUS[*]                 ; Register_CLK ; 3.736 ; 3.805 ; Rise       ; Register_CLK    ;
;  BUS[0]                ; Register_CLK ; 3.736 ; 3.805 ; Rise       ; Register_CLK    ;
;  BUS[1]                ; Register_CLK ; 4.443 ; 4.592 ; Rise       ; Register_CLK    ;
;  BUS[2]                ; Register_CLK ; 4.090 ; 4.206 ; Rise       ; Register_CLK    ;
;  BUS[3]                ; Register_CLK ; 4.295 ; 4.463 ; Rise       ; Register_CLK    ;
; IR_Q[*]                ; Register_CLK ; 3.256 ; 3.328 ; Rise       ; Register_CLK    ;
;  IR_Q[0]               ; Register_CLK ; 3.298 ; 3.376 ; Rise       ; Register_CLK    ;
;  IR_Q[1]               ; Register_CLK ; 3.615 ; 3.702 ; Rise       ; Register_CLK    ;
;  IR_Q[2]               ; Register_CLK ; 3.454 ; 3.546 ; Rise       ; Register_CLK    ;
;  IR_Q[3]               ; Register_CLK ; 3.256 ; 3.328 ; Rise       ; Register_CLK    ;
;  IR_Q[4]               ; Register_CLK ; 3.317 ; 3.373 ; Rise       ; Register_CLK    ;
;  IR_Q[5]               ; Register_CLK ; 3.338 ; 3.399 ; Rise       ; Register_CLK    ;
;  IR_Q[6]               ; Register_CLK ; 3.759 ; 3.851 ; Rise       ; Register_CLK    ;
;  IR_Q[7]               ; Register_CLK ; 3.360 ; 3.448 ; Rise       ; Register_CLK    ;
;  IR_Q[8]               ; Register_CLK ; 3.672 ; 3.767 ; Rise       ; Register_CLK    ;
;  IR_Q[9]               ; Register_CLK ; 4.015 ; 4.161 ; Rise       ; Register_CLK    ;
;  IR_Q[10]              ; Register_CLK ; 4.326 ; 4.528 ; Rise       ; Register_CLK    ;
; Input_Q[*]             ; Register_CLK ; 3.370 ; 3.455 ; Rise       ; Register_CLK    ;
;  Input_Q[0]            ; Register_CLK ; 4.090 ; 4.230 ; Rise       ; Register_CLK    ;
;  Input_Q[1]            ; Register_CLK ; 3.370 ; 3.455 ; Rise       ; Register_CLK    ;
;  Input_Q[2]            ; Register_CLK ; 3.373 ; 3.468 ; Rise       ; Register_CLK    ;
;  Input_Q[3]            ; Register_CLK ; 3.625 ; 3.706 ; Rise       ; Register_CLK    ;
; Output_Q[*]            ; Register_CLK ; 3.403 ; 3.457 ; Rise       ; Register_CLK    ;
;  Output_Q[0]           ; Register_CLK ; 3.456 ; 3.518 ; Rise       ; Register_CLK    ;
;  Output_Q[1]           ; Register_CLK ; 3.403 ; 3.457 ; Rise       ; Register_CLK    ;
;  Output_Q[2]           ; Register_CLK ; 3.575 ; 3.619 ; Rise       ; Register_CLK    ;
;  Output_Q[3]           ; Register_CLK ; 3.906 ; 4.005 ; Rise       ; Register_CLK    ;
; PC_Q[*]                ; Register_CLK ; 3.253 ; 3.286 ; Rise       ; Register_CLK    ;
;  PC_Q[0]               ; Register_CLK ; 3.336 ; 3.373 ; Rise       ; Register_CLK    ;
;  PC_Q[1]               ; Register_CLK ; 3.349 ; 3.393 ; Rise       ; Register_CLK    ;
;  PC_Q[2]               ; Register_CLK ; 3.253 ; 3.286 ; Rise       ; Register_CLK    ;
;  PC_Q[3]               ; Register_CLK ; 3.554 ; 3.623 ; Rise       ; Register_CLK    ;
;  PC_Q[4]               ; Register_CLK ; 3.641 ; 3.731 ; Rise       ; Register_CLK    ;
; R0_Q[*]                ; Register_CLK ; 3.292 ; 3.353 ; Rise       ; Register_CLK    ;
;  R0_Q[0]               ; Register_CLK ; 3.589 ; 3.652 ; Rise       ; Register_CLK    ;
;  R0_Q[1]               ; Register_CLK ; 3.637 ; 3.731 ; Rise       ; Register_CLK    ;
;  R0_Q[2]               ; Register_CLK ; 3.432 ; 3.479 ; Rise       ; Register_CLK    ;
;  R0_Q[3]               ; Register_CLK ; 3.292 ; 3.353 ; Rise       ; Register_CLK    ;
; R1_Q[*]                ; Register_CLK ; 3.078 ; 3.126 ; Rise       ; Register_CLK    ;
;  R1_Q[0]               ; Register_CLK ; 3.306 ; 3.365 ; Rise       ; Register_CLK    ;
;  R1_Q[1]               ; Register_CLK ; 3.078 ; 3.126 ; Rise       ; Register_CLK    ;
;  R1_Q[2]               ; Register_CLK ; 3.296 ; 3.366 ; Rise       ; Register_CLK    ;
;  R1_Q[3]               ; Register_CLK ; 3.195 ; 3.254 ; Rise       ; Register_CLK    ;
; R2_Q[*]                ; Register_CLK ; 3.349 ; 3.438 ; Rise       ; Register_CLK    ;
;  R2_Q[0]               ; Register_CLK ; 3.479 ; 3.541 ; Rise       ; Register_CLK    ;
;  R2_Q[1]               ; Register_CLK ; 3.756 ; 3.897 ; Rise       ; Register_CLK    ;
;  R2_Q[2]               ; Register_CLK ; 3.378 ; 3.445 ; Rise       ; Register_CLK    ;
;  R2_Q[3]               ; Register_CLK ; 3.349 ; 3.438 ; Rise       ; Register_CLK    ;
+------------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 7.625 ; 7.589 ; 8.075 ; 8.039 ;
; BUS_Selection[0] ; BUS[1]      ; 8.564 ; 8.602 ; 8.955 ; 9.025 ;
; BUS_Selection[0] ; BUS[2]      ; 7.880 ; 8.598 ; 9.019 ; 8.372 ;
; BUS_Selection[0] ; BUS[3]      ; 9.263 ; 9.226 ; 9.689 ; 9.618 ;
; BUS_Selection[1] ; BUS[0]      ; 8.598 ; 8.562 ; 9.105 ; 9.069 ;
; BUS_Selection[1] ; BUS[1]      ; 8.788 ; 8.828 ; 9.192 ; 9.223 ;
; BUS_Selection[1] ; BUS[2]      ; 9.298 ; 9.298 ; 9.760 ; 9.751 ;
; BUS_Selection[1] ; BUS[3]      ; 9.551 ; 9.531 ; 9.997 ; 9.890 ;
; BUS_Selection[2] ; BUS[0]      ; 7.487 ; 7.537 ; 8.060 ; 7.952 ;
; BUS_Selection[2] ; BUS[1]      ; 7.800 ; 7.764 ; 8.267 ; 8.261 ;
; BUS_Selection[2] ; BUS[2]      ; 7.768 ; 7.856 ; 8.340 ; 8.270 ;
; BUS_Selection[2] ; BUS[3]      ; 7.516 ; 7.414 ; 7.973 ; 7.901 ;
+------------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+------------------+-------------+-------+-------+-------+-------+
; Input Port       ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------------+-------------+-------+-------+-------+-------+
; BUS_Selection[0] ; BUS[0]      ; 4.230 ; 4.202 ; 4.727 ; 4.841 ;
; BUS_Selection[0] ; BUS[1]      ; 4.525 ; 4.605 ; 5.091 ; 5.164 ;
; BUS_Selection[0] ; BUS[2]      ; 4.380 ; 4.428 ; 4.946 ; 4.994 ;
; BUS_Selection[0] ; BUS[3]      ; 4.130 ; 4.192 ; 4.699 ; 4.754 ;
; BUS_Selection[1] ; BUS[0]      ; 4.396 ; 4.410 ; 4.984 ; 5.037 ;
; BUS_Selection[1] ; BUS[1]      ; 4.846 ; 4.948 ; 5.502 ; 5.535 ;
; BUS_Selection[1] ; BUS[2]      ; 4.758 ; 4.806 ; 5.383 ; 5.424 ;
; BUS_Selection[1] ; BUS[3]      ; 4.275 ; 4.368 ; 4.885 ; 4.908 ;
; BUS_Selection[2] ; BUS[0]      ; 4.320 ; 4.353 ; 5.006 ; 4.989 ;
; BUS_Selection[2] ; BUS[1]      ; 4.501 ; 4.537 ; 5.134 ; 5.190 ;
; BUS_Selection[2] ; BUS[2]      ; 4.491 ; 4.546 ; 5.177 ; 5.182 ;
; BUS_Selection[2] ; BUS[3]      ; 4.224 ; 4.269 ; 4.840 ; 4.905 ;
+------------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                   ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ALU_Overflow          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[10]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[9]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[8]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; InstructionMemory[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SP_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_Q[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DataMemory[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[3]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[2]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[1]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[0]                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Input_Q[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Output_Q[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; StackMemory[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BUS_Selection[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_Selection[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BUS_Selection[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Register_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Register_EN[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Register_EN[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR_PC_SP_IR_EN[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR_PC_SP_IR_EN[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_EN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_EN[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_EN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Memory_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AR[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                   ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ALU_Overflow          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[10]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; IR_Q[9]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IR_Q[8]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; InstructionMemory[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; InstructionMemory[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R0_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R0_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; BUS[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; R2_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; R2_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SP_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SP_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_Q[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; AR_Q[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_Q[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; DataMemory[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DataMemory[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU[2]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ALU[0]                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Input_Q[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Input_Q[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Input_Q[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Output_Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Output_Q[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; StackMemory[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+-----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 435      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 27       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 1644     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; Memory_CLK   ; Memory_CLK   ; 24       ; 0        ; 0        ; 0        ;
; Register_CLK ; Memory_CLK   ; 435      ; 0        ; 0        ; 0        ;
; Memory_CLK   ; Register_CLK ; 27       ; 0        ; 0        ; 0        ;
; Register_CLK ; Register_CLK ; 1644     ; 0        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 166   ; 166  ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 272   ; 272  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 15 19:26:03 2024
Info: Command: quartus_sta Kasra_2022510011_Group31_BUS -c Kasra_2022510011_Group31_BUS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Kasra_2022510011_Group31_BUS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Register_CLK Register_CLK
    Info (332105): create_clock -period 1.000 -name Memory_CLK Memory_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.669
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.669       -77.396 Register_CLK 
    Info (332119):    -4.435       -42.740 Memory_CLK 
Info (332146): Worst-case hold slack is 0.648
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.648         0.000 Memory_CLK 
    Info (332119):     0.845         0.000 Register_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -43.000 Register_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.082       -66.621 Register_CLK 
    Info (332119):    -3.885       -36.203 Memory_CLK 
Info (332146): Worst-case hold slack is 0.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.606         0.000 Memory_CLK 
    Info (332119):     0.744         0.000 Register_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 Memory_CLK 
    Info (332119):    -3.000       -43.000 Register_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.216
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.216       -33.064 Register_CLK 
    Info (332119):    -2.147        -9.444 Memory_CLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.337         0.000 Memory_CLK 
    Info (332119):     0.438         0.000 Register_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -45.588 Register_CLK 
    Info (332119):    -3.000       -36.628 Memory_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4587 megabytes
    Info: Processing ended: Wed May 15 19:26:06 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


