Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 28 22:20:17 2025
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_core_v0_wrapper_control_sets_placed.rpt
| Design       : micro_core_v0_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   128 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   356 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   128 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             247 |          116 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             336 |          125 |
| Yes          | No                    | No                     |             472 |          178 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2225 |         1143 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                                                                                  Enable Signal                                                                                                  |                                                                   Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
| ~micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                 |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                 |                                                                                                                                                     |                2 |              3 |         1.50 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                     |                1 |              4 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                       | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                3 |              4 |         1.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                     |                2 |              4 |         2.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                     |                2 |              4 |         2.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                              |                1 |              4 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                      |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/rst_sys_clock_12M/U0/EXT_LPF/lpf_int                                                                                                |                2 |              5 |         2.50 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/rst_sys_clock_12M/U0/SEQ/seq_cnt_en                                                                                                                                                             | micro_core_v0_i/rst_sys_clock_12M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |         6.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                |                                                                                                                                                     |                1 |              6 |         6.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                     |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                      |                3 |              6 |         2.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                1 |              6 |         6.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                     |                1 |              6 |         6.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                    | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                             |                2 |              7 |         3.50 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                     |                1 |              8 |         8.00 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                     |                1 |              8 |         8.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                     |                2 |              8 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                     |                7 |              8 |         1.14 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                     |                7 |              8 |         1.14 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                     |                1 |              8 |         8.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |              9 |         1.80 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                      |                4 |              9 |         2.25 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                3 |              9 |         3.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                     |                3 |             10 |         3.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][11]_i_1_n_0                                                                     |                4 |             10 |         2.50 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][11]_i_1_n_0                                                                     |                4 |             10 |         2.50 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][11]_i_1_n_0                                                                     |                5 |             10 |         2.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                   |                3 |             11 |         3.67 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_4[0]                                     |                4 |             11 |         2.75 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                      |                4 |             11 |         2.75 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                5 |             11 |         2.20 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                     | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |                7 |             12 |         1.71 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                5 |             13 |         2.60 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                     |                7 |             15 |         2.14 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                3 |             16 |         5.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                      | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                          |                5 |             16 |         3.20 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |                6 |             16 |         2.67 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               10 |             16 |         1.60 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                              |                4 |             17 |         4.25 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                          |                                                                                                                                                     |                5 |             18 |         3.60 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                          |                5 |             23 |         4.60 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                              |                8 |             23 |         2.88 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                             |                                                                                                                                                     |               11 |             26 |         2.36 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                8 |             27 |         3.38 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                8 |             27 |         3.38 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               12 |             28 |         2.33 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |               10 |             29 |         2.90 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                      | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               16 |             31 |         1.94 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                8 |             32 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                     |               11 |             32 |         2.91 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               11 |             32 |         2.91 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                6 |             32 |         5.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               18 |             32 |         1.78 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                     |                7 |             32 |         4.57 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             32 |         1.39 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               24 |             32 |         1.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               22 |             32 |         1.45 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               21 |             32 |         1.52 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             32 |         1.39 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               24 |             32 |         1.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                   |               11 |             32 |         2.91 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[0]                                     |                9 |             32 |         3.56 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |                9 |             32 |         3.56 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               22 |             32 |         1.45 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_3[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               20 |             32 |         1.60 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               20 |             32 |         1.60 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               13 |             32 |         2.46 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               27 |             32 |         1.19 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               19 |             32 |         1.68 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               21 |             32 |         1.52 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_4[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               17 |             32 |         1.88 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               22 |             32 |         1.45 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             32 |         1.39 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                             | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               19 |             32 |         1.68 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               24 |             32 |         1.33 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                             | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               21 |             32 |         1.52 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               21 |             32 |         1.52 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                     |               16 |             32 |         2.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             32 |         2.46 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                             | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             32 |         1.39 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             32 |         1.39 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               20 |             32 |         1.60 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               13 |             32 |         2.46 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             33 |         1.43 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             33 |         1.43 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               22 |             33 |         1.50 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               20 |             33 |         1.65 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               24 |             33 |         1.38 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                             |               20 |             33 |         1.65 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                             | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               17 |             33 |         1.94 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                     |               13 |             34 |         2.62 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                           | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               24 |             34 |         1.42 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                             | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                         |               23 |             34 |         1.48 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               14 |             36 |         2.57 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                     |               12 |             48 |         4.00 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               22 |             57 |         2.59 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                  |               28 |             63 |         2.25 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Mux_Select_LUT6/Serial_Dbg_Intf.if_debug_ready_i_reg                                      |                                                                                                                                                     |               10 |             75 |         7.50 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                 |                                                                                                                                                     |               29 |             82 |         2.83 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[28]_2                                                                                                       |                                                                                                                                                     |               16 |            128 |         8.00 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               60 |            151 |         2.52 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               63 |            166 |         2.63 |
|  sys_clock_IBUF_BUFG                                            |                                                                                                                                                                                                                 |                                                                                                                                                     |               89 |            180 |         2.02 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                               |                                                                                                                                                     |               97 |            209 |         2.15 |
|  sys_clock_IBUF_BUFG                                            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               96 |            238 |         2.48 |
+-----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


