
Robot_Car_Hardware_Side.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd04  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800bedc  0800bedc  0000cedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf1c  0800bf1c  0000d38c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf1c  0800bf1c  0000cf1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf24  0800bf24  0000d38c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf24  0800bf24  0000cf24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf28  0800bf28  0000cf28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000038c  20000000  0800bf2c  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000508  2000038c  0800c2b8  0000d38c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  0800c2b8  0000d894  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d38c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002592b  00000000  00000000  0000d3bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a0d  00000000  00000000  00032ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ce0  00000000  00000000  000376f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001643  00000000  00000000  000393d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c469  00000000  00000000  0003aa1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024d04  00000000  00000000  00066e84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011e368  00000000  00000000  0008bb88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a9ef0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b68  00000000  00000000  001a9f34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  001b1a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000038c 	.word	0x2000038c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bec4 	.word	0x0800bec4

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000390 	.word	0x20000390
 8000214:	0800bec4 	.word	0x0800bec4

08000218 <__aeabi_ldivmod>:
 8000218:	b97b      	cbnz	r3, 800023a <__aeabi_ldivmod+0x22>
 800021a:	b972      	cbnz	r2, 800023a <__aeabi_ldivmod+0x22>
 800021c:	2900      	cmp	r1, #0
 800021e:	bfbe      	ittt	lt
 8000220:	2000      	movlt	r0, #0
 8000222:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000226:	e006      	blt.n	8000236 <__aeabi_ldivmod+0x1e>
 8000228:	bf08      	it	eq
 800022a:	2800      	cmpeq	r0, #0
 800022c:	bf1c      	itt	ne
 800022e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000232:	f04f 30ff 	movne.w	r0, #4294967295
 8000236:	f000 b9b5 	b.w	80005a4 <__aeabi_idiv0>
 800023a:	f1ad 0c08 	sub.w	ip, sp, #8
 800023e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000242:	2900      	cmp	r1, #0
 8000244:	db09      	blt.n	800025a <__aeabi_ldivmod+0x42>
 8000246:	2b00      	cmp	r3, #0
 8000248:	db1a      	blt.n	8000280 <__aeabi_ldivmod+0x68>
 800024a:	f000 f84d 	bl	80002e8 <__udivmoddi4>
 800024e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000252:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000256:	b004      	add	sp, #16
 8000258:	4770      	bx	lr
 800025a:	4240      	negs	r0, r0
 800025c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000260:	2b00      	cmp	r3, #0
 8000262:	db1b      	blt.n	800029c <__aeabi_ldivmod+0x84>
 8000264:	f000 f840 	bl	80002e8 <__udivmoddi4>
 8000268:	f8dd e004 	ldr.w	lr, [sp, #4]
 800026c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000270:	b004      	add	sp, #16
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	4252      	negs	r2, r2
 800027a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800027e:	4770      	bx	lr
 8000280:	4252      	negs	r2, r2
 8000282:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000286:	f000 f82f 	bl	80002e8 <__udivmoddi4>
 800028a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000292:	b004      	add	sp, #16
 8000294:	4240      	negs	r0, r0
 8000296:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029a:	4770      	bx	lr
 800029c:	4252      	negs	r2, r2
 800029e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a2:	f000 f821 	bl	80002e8 <__udivmoddi4>
 80002a6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ae:	b004      	add	sp, #16
 80002b0:	4252      	negs	r2, r2
 80002b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_uldivmod>:
 80002b8:	b953      	cbnz	r3, 80002d0 <__aeabi_uldivmod+0x18>
 80002ba:	b94a      	cbnz	r2, 80002d0 <__aeabi_uldivmod+0x18>
 80002bc:	2900      	cmp	r1, #0
 80002be:	bf08      	it	eq
 80002c0:	2800      	cmpeq	r0, #0
 80002c2:	bf1c      	itt	ne
 80002c4:	f04f 31ff 	movne.w	r1, #4294967295
 80002c8:	f04f 30ff 	movne.w	r0, #4294967295
 80002cc:	f000 b96a 	b.w	80005a4 <__aeabi_idiv0>
 80002d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d8:	f000 f806 	bl	80002e8 <__udivmoddi4>
 80002dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e4:	b004      	add	sp, #16
 80002e6:	4770      	bx	lr

080002e8 <__udivmoddi4>:
 80002e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002ec:	9d08      	ldr	r5, [sp, #32]
 80002ee:	460c      	mov	r4, r1
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d14e      	bne.n	8000392 <__udivmoddi4+0xaa>
 80002f4:	4694      	mov	ip, r2
 80002f6:	458c      	cmp	ip, r1
 80002f8:	4686      	mov	lr, r0
 80002fa:	fab2 f282 	clz	r2, r2
 80002fe:	d962      	bls.n	80003c6 <__udivmoddi4+0xde>
 8000300:	b14a      	cbz	r2, 8000316 <__udivmoddi4+0x2e>
 8000302:	f1c2 0320 	rsb	r3, r2, #32
 8000306:	4091      	lsls	r1, r2
 8000308:	fa20 f303 	lsr.w	r3, r0, r3
 800030c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000310:	4319      	orrs	r1, r3
 8000312:	fa00 fe02 	lsl.w	lr, r0, r2
 8000316:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800031a:	fa1f f68c 	uxth.w	r6, ip
 800031e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb07 1114 	mls	r1, r7, r4, r1
 800032a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800032e:	fb04 f106 	mul.w	r1, r4, r6
 8000332:	4299      	cmp	r1, r3
 8000334:	d90a      	bls.n	800034c <__udivmoddi4+0x64>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f104 30ff 	add.w	r0, r4, #4294967295
 800033e:	f080 8112 	bcs.w	8000566 <__udivmoddi4+0x27e>
 8000342:	4299      	cmp	r1, r3
 8000344:	f240 810f 	bls.w	8000566 <__udivmoddi4+0x27e>
 8000348:	3c02      	subs	r4, #2
 800034a:	4463      	add	r3, ip
 800034c:	1a59      	subs	r1, r3, r1
 800034e:	fa1f f38e 	uxth.w	r3, lr
 8000352:	fbb1 f0f7 	udiv	r0, r1, r7
 8000356:	fb07 1110 	mls	r1, r7, r0, r1
 800035a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800035e:	fb00 f606 	mul.w	r6, r0, r6
 8000362:	429e      	cmp	r6, r3
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x94>
 8000366:	eb1c 0303 	adds.w	r3, ip, r3
 800036a:	f100 31ff 	add.w	r1, r0, #4294967295
 800036e:	f080 80fc 	bcs.w	800056a <__udivmoddi4+0x282>
 8000372:	429e      	cmp	r6, r3
 8000374:	f240 80f9 	bls.w	800056a <__udivmoddi4+0x282>
 8000378:	4463      	add	r3, ip
 800037a:	3802      	subs	r0, #2
 800037c:	1b9b      	subs	r3, r3, r6
 800037e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa6>
 8000386:	40d3      	lsrs	r3, r2
 8000388:	2200      	movs	r2, #0
 800038a:	e9c5 3200 	strd	r3, r2, [r5]
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xba>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb4>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa6>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d146      	bne.n	8000438 <__udivmoddi4+0x150>
 80003aa:	42a3      	cmp	r3, r4
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xcc>
 80003ae:	4290      	cmp	r0, r2
 80003b0:	f0c0 80f0 	bcc.w	8000594 <__udivmoddi4+0x2ac>
 80003b4:	1a86      	subs	r6, r0, r2
 80003b6:	eb64 0303 	sbc.w	r3, r4, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	2d00      	cmp	r5, #0
 80003be:	d0e6      	beq.n	800038e <__udivmoddi4+0xa6>
 80003c0:	e9c5 6300 	strd	r6, r3, [r5]
 80003c4:	e7e3      	b.n	800038e <__udivmoddi4+0xa6>
 80003c6:	2a00      	cmp	r2, #0
 80003c8:	f040 8090 	bne.w	80004ec <__udivmoddi4+0x204>
 80003cc:	eba1 040c 	sub.w	r4, r1, ip
 80003d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003d4:	fa1f f78c 	uxth.w	r7, ip
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb4 f6f8 	udiv	r6, r4, r8
 80003de:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003e2:	fb08 4416 	mls	r4, r8, r6, r4
 80003e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ea:	fb07 f006 	mul.w	r0, r7, r6
 80003ee:	4298      	cmp	r0, r3
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x11c>
 80003f2:	eb1c 0303 	adds.w	r3, ip, r3
 80003f6:	f106 34ff 	add.w	r4, r6, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x11a>
 80003fc:	4298      	cmp	r0, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2b4>
 8000402:	4626      	mov	r6, r4
 8000404:	1a1c      	subs	r4, r3, r0
 8000406:	fa1f f38e 	uxth.w	r3, lr
 800040a:	fbb4 f0f8 	udiv	r0, r4, r8
 800040e:	fb08 4410 	mls	r4, r8, r0, r4
 8000412:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000416:	fb00 f707 	mul.w	r7, r0, r7
 800041a:	429f      	cmp	r7, r3
 800041c:	d908      	bls.n	8000430 <__udivmoddi4+0x148>
 800041e:	eb1c 0303 	adds.w	r3, ip, r3
 8000422:	f100 34ff 	add.w	r4, r0, #4294967295
 8000426:	d202      	bcs.n	800042e <__udivmoddi4+0x146>
 8000428:	429f      	cmp	r7, r3
 800042a:	f200 80b0 	bhi.w	800058e <__udivmoddi4+0x2a6>
 800042e:	4620      	mov	r0, r4
 8000430:	1bdb      	subs	r3, r3, r7
 8000432:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000436:	e7a5      	b.n	8000384 <__udivmoddi4+0x9c>
 8000438:	f1c1 0620 	rsb	r6, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 f706 	lsr.w	r7, r2, r6
 8000442:	431f      	orrs	r7, r3
 8000444:	fa20 fc06 	lsr.w	ip, r0, r6
 8000448:	fa04 f301 	lsl.w	r3, r4, r1
 800044c:	ea43 030c 	orr.w	r3, r3, ip
 8000450:	40f4      	lsrs	r4, r6
 8000452:	fa00 f801 	lsl.w	r8, r0, r1
 8000456:	0c38      	lsrs	r0, r7, #16
 8000458:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800045c:	fbb4 fef0 	udiv	lr, r4, r0
 8000460:	fa1f fc87 	uxth.w	ip, r7
 8000464:	fb00 441e 	mls	r4, r0, lr, r4
 8000468:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046c:	fb0e f90c 	mul.w	r9, lr, ip
 8000470:	45a1      	cmp	r9, r4
 8000472:	fa02 f201 	lsl.w	r2, r2, r1
 8000476:	d90a      	bls.n	800048e <__udivmoddi4+0x1a6>
 8000478:	193c      	adds	r4, r7, r4
 800047a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800047e:	f080 8084 	bcs.w	800058a <__udivmoddi4+0x2a2>
 8000482:	45a1      	cmp	r9, r4
 8000484:	f240 8081 	bls.w	800058a <__udivmoddi4+0x2a2>
 8000488:	f1ae 0e02 	sub.w	lr, lr, #2
 800048c:	443c      	add	r4, r7
 800048e:	eba4 0409 	sub.w	r4, r4, r9
 8000492:	fa1f f983 	uxth.w	r9, r3
 8000496:	fbb4 f3f0 	udiv	r3, r4, r0
 800049a:	fb00 4413 	mls	r4, r0, r3, r4
 800049e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d907      	bls.n	80004ba <__udivmoddi4+0x1d2>
 80004aa:	193c      	adds	r4, r7, r4
 80004ac:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b0:	d267      	bcs.n	8000582 <__udivmoddi4+0x29a>
 80004b2:	45a4      	cmp	ip, r4
 80004b4:	d965      	bls.n	8000582 <__udivmoddi4+0x29a>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	443c      	add	r4, r7
 80004ba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004be:	fba0 9302 	umull	r9, r3, r0, r2
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	429c      	cmp	r4, r3
 80004c8:	46ce      	mov	lr, r9
 80004ca:	469c      	mov	ip, r3
 80004cc:	d351      	bcc.n	8000572 <__udivmoddi4+0x28a>
 80004ce:	d04e      	beq.n	800056e <__udivmoddi4+0x286>
 80004d0:	b155      	cbz	r5, 80004e8 <__udivmoddi4+0x200>
 80004d2:	ebb8 030e 	subs.w	r3, r8, lr
 80004d6:	eb64 040c 	sbc.w	r4, r4, ip
 80004da:	fa04 f606 	lsl.w	r6, r4, r6
 80004de:	40cb      	lsrs	r3, r1
 80004e0:	431e      	orrs	r6, r3
 80004e2:	40cc      	lsrs	r4, r1
 80004e4:	e9c5 6400 	strd	r6, r4, [r5]
 80004e8:	2100      	movs	r1, #0
 80004ea:	e750      	b.n	800038e <__udivmoddi4+0xa6>
 80004ec:	f1c2 0320 	rsb	r3, r2, #32
 80004f0:	fa20 f103 	lsr.w	r1, r0, r3
 80004f4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f8:	fa24 f303 	lsr.w	r3, r4, r3
 80004fc:	4094      	lsls	r4, r2
 80004fe:	430c      	orrs	r4, r1
 8000500:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000504:	fa00 fe02 	lsl.w	lr, r0, r2
 8000508:	fa1f f78c 	uxth.w	r7, ip
 800050c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000510:	fb08 3110 	mls	r1, r8, r0, r3
 8000514:	0c23      	lsrs	r3, r4, #16
 8000516:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800051a:	fb00 f107 	mul.w	r1, r0, r7
 800051e:	4299      	cmp	r1, r3
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x24c>
 8000522:	eb1c 0303 	adds.w	r3, ip, r3
 8000526:	f100 36ff 	add.w	r6, r0, #4294967295
 800052a:	d22c      	bcs.n	8000586 <__udivmoddi4+0x29e>
 800052c:	4299      	cmp	r1, r3
 800052e:	d92a      	bls.n	8000586 <__udivmoddi4+0x29e>
 8000530:	3802      	subs	r0, #2
 8000532:	4463      	add	r3, ip
 8000534:	1a5b      	subs	r3, r3, r1
 8000536:	b2a4      	uxth	r4, r4
 8000538:	fbb3 f1f8 	udiv	r1, r3, r8
 800053c:	fb08 3311 	mls	r3, r8, r1, r3
 8000540:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000544:	fb01 f307 	mul.w	r3, r1, r7
 8000548:	42a3      	cmp	r3, r4
 800054a:	d908      	bls.n	800055e <__udivmoddi4+0x276>
 800054c:	eb1c 0404 	adds.w	r4, ip, r4
 8000550:	f101 36ff 	add.w	r6, r1, #4294967295
 8000554:	d213      	bcs.n	800057e <__udivmoddi4+0x296>
 8000556:	42a3      	cmp	r3, r4
 8000558:	d911      	bls.n	800057e <__udivmoddi4+0x296>
 800055a:	3902      	subs	r1, #2
 800055c:	4464      	add	r4, ip
 800055e:	1ae4      	subs	r4, r4, r3
 8000560:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000564:	e739      	b.n	80003da <__udivmoddi4+0xf2>
 8000566:	4604      	mov	r4, r0
 8000568:	e6f0      	b.n	800034c <__udivmoddi4+0x64>
 800056a:	4608      	mov	r0, r1
 800056c:	e706      	b.n	800037c <__udivmoddi4+0x94>
 800056e:	45c8      	cmp	r8, r9
 8000570:	d2ae      	bcs.n	80004d0 <__udivmoddi4+0x1e8>
 8000572:	ebb9 0e02 	subs.w	lr, r9, r2
 8000576:	eb63 0c07 	sbc.w	ip, r3, r7
 800057a:	3801      	subs	r0, #1
 800057c:	e7a8      	b.n	80004d0 <__udivmoddi4+0x1e8>
 800057e:	4631      	mov	r1, r6
 8000580:	e7ed      	b.n	800055e <__udivmoddi4+0x276>
 8000582:	4603      	mov	r3, r0
 8000584:	e799      	b.n	80004ba <__udivmoddi4+0x1d2>
 8000586:	4630      	mov	r0, r6
 8000588:	e7d4      	b.n	8000534 <__udivmoddi4+0x24c>
 800058a:	46d6      	mov	lr, sl
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1a6>
 800058e:	4463      	add	r3, ip
 8000590:	3802      	subs	r0, #2
 8000592:	e74d      	b.n	8000430 <__udivmoddi4+0x148>
 8000594:	4606      	mov	r6, r0
 8000596:	4623      	mov	r3, r4
 8000598:	4608      	mov	r0, r1
 800059a:	e70f      	b.n	80003bc <__udivmoddi4+0xd4>
 800059c:	3e02      	subs	r6, #2
 800059e:	4463      	add	r3, ip
 80005a0:	e730      	b.n	8000404 <__udivmoddi4+0x11c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <Coms_IncIdx>:
#ifdef HAS_USB_COMMS
#include "usbd_cdc_if.h"
#endif
#include "usart.h"

static void Coms_IncIdx(uint8_t *idx) {
 80005a8:	b480      	push	{r7}
 80005aa:	b083      	sub	sp, #12
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	(*idx)++;
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	3301      	adds	r3, #1
 80005b6:	b2da      	uxtb	r2, r3
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	701a      	strb	r2, [r3, #0]
	if(*idx >= FIFO_SIZE) (*idx) = 0;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b07      	cmp	r3, #7
 80005c2:	d902      	bls.n	80005ca <Coms_IncIdx+0x22>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2200      	movs	r2, #0
 80005c8:	701a      	strb	r2, [r3, #0]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr

080005d6 <ComsHandler_PacketToBuf>:

static void ComsHandler_PacketToBuf(DecodedPacket_t *packet, StringBuffer_t *buffer) {
 80005d6:	b480      	push	{r7}
 80005d8:	b085      	sub	sp, #20
 80005da:	af00      	add	r7, sp, #0
 80005dc:	6078      	str	r0, [r7, #4]
 80005de:	6039      	str	r1, [r7, #0]

	if(packet->invalid) return;
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	7adb      	ldrb	r3, [r3, #11]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d14c      	bne.n	8000682 <ComsHandler_PacketToBuf+0xac>
	buffer->length = 5 + packet->length;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	7a9b      	ldrb	r3, [r3, #10]
 80005ec:	3305      	adds	r3, #5
 80005ee:	b2da      	uxtb	r2, r3
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	701a      	strb	r2, [r3, #0]

	buffer->data[0] = START_BYTE;
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	22aa      	movs	r2, #170	@ 0xaa
 80005f8:	705a      	strb	r2, [r3, #1]
	buffer->data[1] = packet->length;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	7a9a      	ldrb	r2, [r3, #10]
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	709a      	strb	r2, [r3, #2]
	buffer->data[2] = (packet->command & 0xFF00) >> 8;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	881b      	ldrh	r3, [r3, #0]
 8000606:	0a1b      	lsrs	r3, r3, #8
 8000608:	b29b      	uxth	r3, r3
 800060a:	b2da      	uxtb	r2, r3
 800060c:	683b      	ldr	r3, [r7, #0]
 800060e:	70da      	strb	r2, [r3, #3]
	buffer->data[3] = packet->command & 0x00FF;
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	881b      	ldrh	r3, [r3, #0]
 8000614:	b2da      	uxtb	r2, r3
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	711a      	strb	r2, [r3, #4]

	for(uint8_t i = 4; i < (buffer->length - 1); i++) {
 800061a:	2304      	movs	r3, #4
 800061c:	73fb      	strb	r3, [r7, #15]
 800061e:	e00c      	b.n	800063a <ComsHandler_PacketToBuf+0x64>
		buffer->data[i] = packet->data[i-4];
 8000620:	7bfb      	ldrb	r3, [r7, #15]
 8000622:	1f1a      	subs	r2, r3, #4
 8000624:	7bfb      	ldrb	r3, [r7, #15]
 8000626:	6879      	ldr	r1, [r7, #4]
 8000628:	440a      	add	r2, r1
 800062a:	7891      	ldrb	r1, [r2, #2]
 800062c:	683a      	ldr	r2, [r7, #0]
 800062e:	4413      	add	r3, r2
 8000630:	460a      	mov	r2, r1
 8000632:	705a      	strb	r2, [r3, #1]
	for(uint8_t i = 4; i < (buffer->length - 1); i++) {
 8000634:	7bfb      	ldrb	r3, [r7, #15]
 8000636:	3301      	adds	r3, #1
 8000638:	73fb      	strb	r3, [r7, #15]
 800063a:	7bfa      	ldrb	r2, [r7, #15]
 800063c:	683b      	ldr	r3, [r7, #0]
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	3b01      	subs	r3, #1
 8000642:	429a      	cmp	r2, r3
 8000644:	dbec      	blt.n	8000620 <ComsHandler_PacketToBuf+0x4a>
	}

	uint8_t checksum = buffer->data[0];
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	785b      	ldrb	r3, [r3, #1]
 800064a:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 1; i < (buffer->length - 1); i++) {
 800064c:	2301      	movs	r3, #1
 800064e:	737b      	strb	r3, [r7, #13]
 8000650:	e009      	b.n	8000666 <ComsHandler_PacketToBuf+0x90>
		checksum ^= buffer->data[i];
 8000652:	7b7b      	ldrb	r3, [r7, #13]
 8000654:	683a      	ldr	r2, [r7, #0]
 8000656:	4413      	add	r3, r2
 8000658:	785a      	ldrb	r2, [r3, #1]
 800065a:	7bbb      	ldrb	r3, [r7, #14]
 800065c:	4053      	eors	r3, r2
 800065e:	73bb      	strb	r3, [r7, #14]
	for(uint8_t i = 1; i < (buffer->length - 1); i++) {
 8000660:	7b7b      	ldrb	r3, [r7, #13]
 8000662:	3301      	adds	r3, #1
 8000664:	737b      	strb	r3, [r7, #13]
 8000666:	7b7a      	ldrb	r2, [r7, #13]
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	3b01      	subs	r3, #1
 800066e:	429a      	cmp	r2, r3
 8000670:	dbef      	blt.n	8000652 <ComsHandler_PacketToBuf+0x7c>
	}

	buffer->data[buffer->length - 1] = checksum;
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	3b01      	subs	r3, #1
 8000678:	683a      	ldr	r2, [r7, #0]
 800067a:	4413      	add	r3, r2
 800067c:	7bba      	ldrb	r2, [r7, #14]
 800067e:	705a      	strb	r2, [r3, #1]
 8000680:	e000      	b.n	8000684 <ComsHandler_PacketToBuf+0xae>
	if(packet->invalid) return;
 8000682:	bf00      	nop
}
 8000684:	3714      	adds	r7, #20
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr

0800068e <ComsHandler_BufToPacket>:

static void ComsHandler_BufToPacket(DecodedPacket_t *packet, void *buf) {
 800068e:	b580      	push	{r7, lr}
 8000690:	b086      	sub	sp, #24
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]
 8000696:	6039      	str	r1, [r7, #0]

	StringBuffer_t *buffer = (StringBuffer_t *)buf;
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	60fb      	str	r3, [r7, #12]

	uint8_t length = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	75fb      	strb	r3, [r7, #23]

	memset(packet->data, 0, MAX_DATA_SIZE);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	3302      	adds	r3, #2
 80006a4:	2208      	movs	r2, #8
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f00b fbd1 	bl	800be50 <memset>

	packet->invalid = false;
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2200      	movs	r2, #0
 80006b2:	72da      	strb	r2, [r3, #11]
	packet->isNew = true;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	2201      	movs	r2, #1
 80006b8:	731a      	strb	r2, [r3, #12]

    if (buffer->data[0] != START_BYTE) {
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	785b      	ldrb	r3, [r3, #1]
 80006be:	2baa      	cmp	r3, #170	@ 0xaa
 80006c0:	d002      	beq.n	80006c8 <ComsHandler_BufToPacket+0x3a>
    	packet->invalid = true; // Invalid start byte, discard packet
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2201      	movs	r2, #1
 80006c6:	72da      	strb	r2, [r3, #11]
    }

    packet->length = buffer->data[1];
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	789a      	ldrb	r2, [r3, #2]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	729a      	strb	r2, [r3, #10]
    if (buffer->data[1] > MAX_DATA_SIZE) {
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	789b      	ldrb	r3, [r3, #2]
 80006d4:	2b08      	cmp	r3, #8
 80006d6:	d905      	bls.n	80006e4 <ComsHandler_BufToPacket+0x56>
		packet->invalid = true;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	2201      	movs	r2, #1
 80006dc:	72da      	strb	r2, [r3, #11]
		packet->length = 0;
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	2200      	movs	r2, #0
 80006e2:	729a      	strb	r2, [r3, #10]
	}

    for(uint8_t i = (MAX_BUF_SIZE - 1); i > 1 ; i--) {
 80006e4:	230c      	movs	r3, #12
 80006e6:	75bb      	strb	r3, [r7, #22]
 80006e8:	e00b      	b.n	8000702 <ComsHandler_BufToPacket+0x74>
    	if(buffer->data[i] != 0) {
 80006ea:	7dbb      	ldrb	r3, [r7, #22]
 80006ec:	68fa      	ldr	r2, [r7, #12]
 80006ee:	4413      	add	r3, r2
 80006f0:	785b      	ldrb	r3, [r3, #1]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d002      	beq.n	80006fc <ComsHandler_BufToPacket+0x6e>
    		length = i;
 80006f6:	7dbb      	ldrb	r3, [r7, #22]
 80006f8:	75fb      	strb	r3, [r7, #23]
    		break;
 80006fa:	e005      	b.n	8000708 <ComsHandler_BufToPacket+0x7a>
    for(uint8_t i = (MAX_BUF_SIZE - 1); i > 1 ; i--) {
 80006fc:	7dbb      	ldrb	r3, [r7, #22]
 80006fe:	3b01      	subs	r3, #1
 8000700:	75bb      	strb	r3, [r7, #22]
 8000702:	7dbb      	ldrb	r3, [r7, #22]
 8000704:	2b01      	cmp	r3, #1
 8000706:	d8f0      	bhi.n	80006ea <ComsHandler_BufToPacket+0x5c>
    	}
    }

    uint8_t checksum = buffer->data[0];
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	785b      	ldrb	r3, [r3, #1]
 800070c:	757b      	strb	r3, [r7, #21]
    for(uint8_t i = 1; i < length; i++) {
 800070e:	2301      	movs	r3, #1
 8000710:	753b      	strb	r3, [r7, #20]
 8000712:	e009      	b.n	8000728 <ComsHandler_BufToPacket+0x9a>
		checksum ^= buffer->data[i];
 8000714:	7d3b      	ldrb	r3, [r7, #20]
 8000716:	68fa      	ldr	r2, [r7, #12]
 8000718:	4413      	add	r3, r2
 800071a:	785a      	ldrb	r2, [r3, #1]
 800071c:	7d7b      	ldrb	r3, [r7, #21]
 800071e:	4053      	eors	r3, r2
 8000720:	757b      	strb	r3, [r7, #21]
    for(uint8_t i = 1; i < length; i++) {
 8000722:	7d3b      	ldrb	r3, [r7, #20]
 8000724:	3301      	adds	r3, #1
 8000726:	753b      	strb	r3, [r7, #20]
 8000728:	7d3a      	ldrb	r2, [r7, #20]
 800072a:	7dfb      	ldrb	r3, [r7, #23]
 800072c:	429a      	cmp	r2, r3
 800072e:	d3f1      	bcc.n	8000714 <ComsHandler_BufToPacket+0x86>
	}

	if(checksum != buffer->data[length]) {
 8000730:	7dfb      	ldrb	r3, [r7, #23]
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	4413      	add	r3, r2
 8000736:	785b      	ldrb	r3, [r3, #1]
 8000738:	7d7a      	ldrb	r2, [r7, #21]
 800073a:	429a      	cmp	r2, r3
 800073c:	d002      	beq.n	8000744 <ComsHandler_BufToPacket+0xb6>
		packet->invalid = true;
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	2201      	movs	r2, #1
 8000742:	72da      	strb	r2, [r3, #11]
	}

    // Populate the command structure
    packet->command = (buffer->data[2] << 8) | buffer->data[3];
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	78db      	ldrb	r3, [r3, #3]
 8000748:	021b      	lsls	r3, r3, #8
 800074a:	b21a      	sxth	r2, r3
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	791b      	ldrb	r3, [r3, #4]
 8000750:	b21b      	sxth	r3, r3
 8000752:	4313      	orrs	r3, r2
 8000754:	b21b      	sxth	r3, r3
 8000756:	b29a      	uxth	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	801a      	strh	r2, [r3, #0]

    if(packet->length != 0) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	7a9b      	ldrb	r3, [r3, #10]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d014      	beq.n	800078e <ComsHandler_BufToPacket+0x100>
    	for(uint8_t i = 0; i < packet->length; i++) {
 8000764:	2300      	movs	r3, #0
 8000766:	74fb      	strb	r3, [r7, #19]
 8000768:	e00c      	b.n	8000784 <ComsHandler_BufToPacket+0xf6>
    		packet->data[i] = buffer->data[4+i];
 800076a:	7cfb      	ldrb	r3, [r7, #19]
 800076c:	1d1a      	adds	r2, r3, #4
 800076e:	7cfb      	ldrb	r3, [r7, #19]
 8000770:	68f9      	ldr	r1, [r7, #12]
 8000772:	440a      	add	r2, r1
 8000774:	7851      	ldrb	r1, [r2, #1]
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	4413      	add	r3, r2
 800077a:	460a      	mov	r2, r1
 800077c:	709a      	strb	r2, [r3, #2]
    	for(uint8_t i = 0; i < packet->length; i++) {
 800077e:	7cfb      	ldrb	r3, [r7, #19]
 8000780:	3301      	adds	r3, #1
 8000782:	74fb      	strb	r3, [r7, #19]
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	7a9b      	ldrb	r3, [r3, #10]
 8000788:	7cfa      	ldrb	r2, [r7, #19]
 800078a:	429a      	cmp	r2, r3
 800078c:	d3ed      	bcc.n	800076a <ComsHandler_BufToPacket+0xdc>
    	}
    }
}
 800078e:	bf00      	nop
 8000790:	3718      	adds	r7, #24
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}

08000796 <UART_Send>:

// UART Send Function
static HAL_StatusTypeDef UART_Send(void *config, DecodedPacket_t *packet)
{
 8000796:	b580      	push	{r7, lr}
 8000798:	b088      	sub	sp, #32
 800079a:	af00      	add	r7, sp, #0
 800079c:	6078      	str	r0, [r7, #4]
 800079e:	6039      	str	r1, [r7, #0]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)config;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	61fb      	str	r3, [r7, #28]

    StringBuffer_t buf;
    memset(buf.data, 0, MAX_BUF_SIZE);
 80007a4:	f107 030c 	add.w	r3, r7, #12
 80007a8:	3301      	adds	r3, #1
 80007aa:	220d      	movs	r2, #13
 80007ac:	2100      	movs	r1, #0
 80007ae:	4618      	mov	r0, r3
 80007b0:	f00b fb4e 	bl	800be50 <memset>
    ComsHandler_PacketToBuf(packet, &buf);
 80007b4:	f107 030c 	add.w	r3, r7, #12
 80007b8:	4619      	mov	r1, r3
 80007ba:	6838      	ldr	r0, [r7, #0]
 80007bc:	f7ff ff0b 	bl	80005d6 <ComsHandler_PacketToBuf>

    return HAL_UART_Transmit(huart, buf.data, buf.length, HAL_MAX_DELAY);
 80007c0:	7b3b      	ldrb	r3, [r7, #12]
 80007c2:	461a      	mov	r2, r3
 80007c4:	f107 030c 	add.w	r3, r7, #12
 80007c8:	1c59      	adds	r1, r3, #1
 80007ca:	f04f 33ff 	mov.w	r3, #4294967295
 80007ce:	69f8      	ldr	r0, [r7, #28]
 80007d0:	f009 fe9b 	bl	800a50a <HAL_UART_Transmit>
 80007d4:	4603      	mov	r3, r0
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3720      	adds	r7, #32
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
	...

080007e0 <UART_SetupReceive>:

// UART Receive Function
//All data will be recieved in interrupt callback. this function will place the data in the appropriate buffer

static HAL_StatusTypeDef UART_SetupReceive(void *inst)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
	ComsInterface_t *instance = (ComsInterface_t *)inst;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	60fb      	str	r3, [r7, #12]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *)instance->config;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007f2:	60bb      	str	r3, [r7, #8]

    memset(instance->rxBuf[instance->rxIdx].data, 0, MAX_BUF_SIZE);
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	4613      	mov	r3, r2
 80007fc:	00db      	lsls	r3, r3, #3
 80007fe:	1a9b      	subs	r3, r3, r2
 8000800:	005b      	lsls	r3, r3, #1
 8000802:	3370      	adds	r3, #112	@ 0x70
 8000804:	68fa      	ldr	r2, [r7, #12]
 8000806:	4413      	add	r3, r2
 8000808:	3305      	adds	r3, #5
 800080a:	220d      	movs	r2, #13
 800080c:	2100      	movs	r1, #0
 800080e:	4618      	mov	r0, r3
 8000810:	f00b fb1e 	bl	800be50 <memset>
    HAL_UARTEx_ReceiveToIdle_DMA(huart, instance->rxBuf[instance->rxIdx].data, MAX_BUF_SIZE);
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	461a      	mov	r2, r3
 800081a:	4613      	mov	r3, r2
 800081c:	00db      	lsls	r3, r3, #3
 800081e:	1a9b      	subs	r3, r3, r2
 8000820:	005b      	lsls	r3, r3, #1
 8000822:	3370      	adds	r3, #112	@ 0x70
 8000824:	68fa      	ldr	r2, [r7, #12]
 8000826:	4413      	add	r3, r2
 8000828:	3305      	adds	r3, #5
 800082a:	220d      	movs	r2, #13
 800082c:	4619      	mov	r1, r3
 800082e:	68b8      	ldr	r0, [r7, #8]
 8000830:	f00b fa6c 	bl	800bd0c <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(DMA_UART_HANDLE, DMA_IT_HT);
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <UART_SetupReceive+0x70>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <UART_SetupReceive+0x70>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f022 0204 	bic.w	r2, r2, #4
 8000842:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	3710      	adds	r7, #16
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000830 	.word	0x20000830

08000854 <UART_Receive>:

static HAL_StatusTypeDef UART_Receive(void *inst, uint8_t *data, uint16_t length)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b086      	sub	sp, #24
 8000858:	af00      	add	r7, sp, #0
 800085a:	60f8      	str	r0, [r7, #12]
 800085c:	60b9      	str	r1, [r7, #8]
 800085e:	4613      	mov	r3, r2
 8000860:	80fb      	strh	r3, [r7, #6]
	ComsInterface_t *instance = (ComsInterface_t *)inst;
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	617b      	str	r3, [r7, #20]
    //UART_HandleTypeDef *huart = (UART_HandleTypeDef *)instance->config;

    instance->rxBuf[instance->rxIdx].length = length;
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	4619      	mov	r1, r3
 800086c:	88fb      	ldrh	r3, [r7, #6]
 800086e:	b2d8      	uxtb	r0, r3
 8000870:	697a      	ldr	r2, [r7, #20]
 8000872:	460b      	mov	r3, r1
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	1a5b      	subs	r3, r3, r1
 8000878:	005b      	lsls	r3, r3, #1
 800087a:	4413      	add	r3, r2
 800087c:	3374      	adds	r3, #116	@ 0x74
 800087e:	4602      	mov	r2, r0
 8000880:	701a      	strb	r2, [r3, #0]

    Coms_IncIdx(&instance->rxIdx);
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff fe8f 	bl	80005a8 <Coms_IncIdx>

    UART_SetupReceive(inst);
 800088a:	68f8      	ldr	r0, [r7, #12]
 800088c:	f7ff ffa8 	bl	80007e0 <UART_SetupReceive>
    //__HAL_DMA_DISABLE_IT(hdma_usart1_rx, DMA_IT_HT);

    return HAL_OK;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <CAN_Send>:
}
#endif

// CAN Send Function
static HAL_StatusTypeDef CAN_Send(void *config, DecodedPacket_t *packet)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
 80008a2:	6039      	str	r1, [r7, #0]

    // Only include data bytes 5 to N-1
    return HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &txHeader, &data[4]);
#endif

	return HAL_OK;
 80008a4:	2300      	movs	r3, #0
}
 80008a6:	4618      	mov	r0, r3
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr

080008b2 <CAN_Receive>:

// CAN Receive Function
//going to be handled in an interrupt as with the all receive functions
static HAL_StatusTypeDef CAN_Receive(void *config, uint8_t *data, uint16_t length)
{
 80008b2:	b480      	push	{r7}
 80008b4:	b085      	sub	sp, #20
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	60f8      	str	r0, [r7, #12]
 80008ba:	60b9      	str	r1, [r7, #8]
 80008bc:	4613      	mov	r3, r2
 80008be:	80fb      	strh	r3, [r7, #6]
    data[3] = rxHeader.Identifier & 0xFF;       // Header byte 2
    for (uint8_t i = 0; i < dlc; i++) {
        data[4 + i] = canData[i];
    }
#endif
    return HAL_OK;
 80008c0:	2300      	movs	r3, #0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3714      	adds	r7, #20
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
	...

080008d0 <Comm_Init>:

// Initialize Communication Instance
void Comm_Init(ComsInterface_t *instance, CommType type, void *config)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b086      	sub	sp, #24
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	460b      	mov	r3, r1
 80008da:	607a      	str	r2, [r7, #4]
 80008dc:	72fb      	strb	r3, [r7, #11]
    instance->type = type;
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	7afa      	ldrb	r2, [r7, #11]
 80008e2:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    instance->config = config;
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	687a      	ldr	r2, [r7, #4]
 80008ea:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    instance->decodeIdx = 0;
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	2200      	movs	r2, #0
 80008f2:	705a      	strb	r2, [r3, #1]
    instance->rxIdx = 0;
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2200      	movs	r2, #0
 80008f8:	701a      	strb	r2, [r3, #0]
    instance->processIdx = 0;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	2200      	movs	r2, #0
 80008fe:	709a      	strb	r2, [r3, #2]

    for(uint8_t i = 0; i < FIFO_SIZE; i++) {
 8000900:	2300      	movs	r3, #0
 8000902:	75fb      	strb	r3, [r7, #23]
 8000904:	e016      	b.n	8000934 <Comm_Init+0x64>
    	instance->rxPacket[i].invalid = true;
 8000906:	7dfa      	ldrb	r2, [r7, #23]
 8000908:	68f9      	ldr	r1, [r7, #12]
 800090a:	4613      	mov	r3, r2
 800090c:	00db      	lsls	r3, r3, #3
 800090e:	1a9b      	subs	r3, r3, r2
 8000910:	005b      	lsls	r3, r3, #1
 8000912:	440b      	add	r3, r1
 8000914:	330f      	adds	r3, #15
 8000916:	2201      	movs	r2, #1
 8000918:	701a      	strb	r2, [r3, #0]
    	instance->rxPacket[i].isNew = false;
 800091a:	7dfa      	ldrb	r2, [r7, #23]
 800091c:	68f9      	ldr	r1, [r7, #12]
 800091e:	4613      	mov	r3, r2
 8000920:	00db      	lsls	r3, r3, #3
 8000922:	1a9b      	subs	r3, r3, r2
 8000924:	005b      	lsls	r3, r3, #1
 8000926:	440b      	add	r3, r1
 8000928:	3310      	adds	r3, #16
 800092a:	2200      	movs	r2, #0
 800092c:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 0; i < FIFO_SIZE; i++) {
 800092e:	7dfb      	ldrb	r3, [r7, #23]
 8000930:	3301      	adds	r3, #1
 8000932:	75fb      	strb	r3, [r7, #23]
 8000934:	7dfb      	ldrb	r3, [r7, #23]
 8000936:	2b07      	cmp	r3, #7
 8000938:	d9e5      	bls.n	8000906 <Comm_Init+0x36>
    }

    if (type == COMM_UART) {
 800093a:	7afb      	ldrb	r3, [r7, #11]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d10f      	bne.n	8000960 <Comm_Init+0x90>
        instance->interface.Send = UART_Send;
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	4a0f      	ldr	r2, [pc, #60]	@ (8000980 <Comm_Init+0xb0>)
 8000944:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
        instance->interface.Receive = UART_Receive;
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	4a0e      	ldr	r2, [pc, #56]	@ (8000984 <Comm_Init+0xb4>)
 800094c:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
        instance->interface.ConvertToPacket = ComsHandler_BufToPacket;
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	4a0d      	ldr	r2, [pc, #52]	@ (8000988 <Comm_Init+0xb8>)
 8000954:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
        UART_SetupReceive(instance);
 8000958:	68f8      	ldr	r0, [r7, #12]
 800095a:	f7ff ff41 	bl	80007e0 <UART_SetupReceive>
#endif
    else if (type == COMM_CAN) {
        instance->interface.Send = CAN_Send;
        instance->interface.Receive = CAN_Receive;
    }
}
 800095e:	e00a      	b.n	8000976 <Comm_Init+0xa6>
    else if (type == COMM_CAN) {
 8000960:	7afb      	ldrb	r3, [r7, #11]
 8000962:	2b01      	cmp	r3, #1
 8000964:	d107      	bne.n	8000976 <Comm_Init+0xa6>
        instance->interface.Send = CAN_Send;
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	4a08      	ldr	r2, [pc, #32]	@ (800098c <Comm_Init+0xbc>)
 800096a:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
        instance->interface.Receive = CAN_Receive;
 800096e:	68fb      	ldr	r3, [r7, #12]
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <Comm_Init+0xc0>)
 8000972:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
}
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	08000797 	.word	0x08000797
 8000984:	08000855 	.word	0x08000855
 8000988:	0800068f 	.word	0x0800068f
 800098c:	0800089b 	.word	0x0800089b
 8000990:	080008b3 	.word	0x080008b3

08000994 <Comm_Send>:

// Wrapper for Sending Data
HAL_StatusTypeDef Comm_Send(ComsInterface_t *instance, DecodedPacket_t *packet)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
 800099c:	6039      	str	r1, [r7, #0]
	if(packet->invalid) return HAL_ERROR;
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	7adb      	ldrb	r3, [r3, #11]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <Comm_Send+0x16>
 80009a6:	2301      	movs	r3, #1
 80009a8:	e009      	b.n	80009be <Comm_Send+0x2a>

    return instance->interface.Send(instance->config, packet);
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80009b0:	687a      	ldr	r2, [r7, #4]
 80009b2:	f8d2 20f4 	ldr.w	r2, [r2, #244]	@ 0xf4
 80009b6:	6839      	ldr	r1, [r7, #0]
 80009b8:	4610      	mov	r0, r2
 80009ba:	4798      	blx	r3
 80009bc:	4603      	mov	r3, r0
}
 80009be:	4618      	mov	r0, r3
 80009c0:	3708      	adds	r7, #8
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}

080009c6 <Comm_Receive>:

// Wrapper for Receiving Data
HAL_StatusTypeDef Comm_Receive(ComsInterface_t *instance, uint8_t *data, uint16_t length)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	b084      	sub	sp, #16
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	60f8      	str	r0, [r7, #12]
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	4613      	mov	r3, r2
 80009d2:	80fb      	strh	r3, [r7, #6]
    return instance->interface.Receive(instance, data, length);
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80009da:	88fa      	ldrh	r2, [r7, #6]
 80009dc:	68b9      	ldr	r1, [r7, #8]
 80009de:	68f8      	ldr	r0, [r7, #12]
 80009e0:	4798      	blx	r3
 80009e2:	4603      	mov	r3, r0
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3710      	adds	r7, #16
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}

080009ec <Comm_Process>:

void Comm_Process(ComsInterface_t *instance) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
	static uint32_t currentTime;
	static uint32_t lastTime;

	currentTime = HAL_GetTick();
 80009f4:	f003 f94c 	bl	8003c90 <HAL_GetTick>
 80009f8:	4603      	mov	r3, r0
 80009fa:	4a22      	ldr	r2, [pc, #136]	@ (8000a84 <Comm_Process+0x98>)
 80009fc:	6013      	str	r3, [r2, #0]

	if(instance->type == COMM_UART) {
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	f893 30e4 	ldrb.w	r3, [r3, #228]	@ 0xe4
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d132      	bne.n	8000a6e <Comm_Process+0x82>
		if(currentTime - lastTime > 1000) {
 8000a08:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <Comm_Process+0x98>)
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a88 <Comm_Process+0x9c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	1ad3      	subs	r3, r2, r3
 8000a12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000a16:	d92a      	bls.n	8000a6e <Comm_Process+0x82>
			UART_SetupReceive(instance);
 8000a18:	6878      	ldr	r0, [r7, #4]
 8000a1a:	f7ff fee1 	bl	80007e0 <UART_SetupReceive>
			lastTime = currentTime;
 8000a1e:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <Comm_Process+0x98>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4a19      	ldr	r2, [pc, #100]	@ (8000a88 <Comm_Process+0x9c>)
 8000a24:	6013      	str	r3, [r2, #0]
		}
	}

	while (instance->decodeIdx != instance->rxIdx) {
 8000a26:	e022      	b.n	8000a6e <Comm_Process+0x82>
		instance->interface.ConvertToPacket(&instance->rxPacket[instance->decodeIdx], &instance->rxBuf[instance->decodeIdx]);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	785b      	ldrb	r3, [r3, #1]
 8000a32:	4619      	mov	r1, r3
 8000a34:	460b      	mov	r3, r1
 8000a36:	00db      	lsls	r3, r3, #3
 8000a38:	1a5b      	subs	r3, r3, r1
 8000a3a:	005b      	lsls	r3, r3, #1
 8000a3c:	6879      	ldr	r1, [r7, #4]
 8000a3e:	440b      	add	r3, r1
 8000a40:	1d18      	adds	r0, r3, #4
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	785b      	ldrb	r3, [r3, #1]
 8000a46:	4619      	mov	r1, r3
 8000a48:	460b      	mov	r3, r1
 8000a4a:	00db      	lsls	r3, r3, #3
 8000a4c:	1a5b      	subs	r3, r3, r1
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	3370      	adds	r3, #112	@ 0x70
 8000a52:	6879      	ldr	r1, [r7, #4]
 8000a54:	440b      	add	r3, r1
 8000a56:	3304      	adds	r3, #4
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4790      	blx	r2
		Coms_IncIdx(&instance->decodeIdx);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fda1 	bl	80005a8 <Coms_IncIdx>
		lastTime = currentTime;
 8000a66:	4b07      	ldr	r3, [pc, #28]	@ (8000a84 <Comm_Process+0x98>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	4a07      	ldr	r2, [pc, #28]	@ (8000a88 <Comm_Process+0x9c>)
 8000a6c:	6013      	str	r3, [r2, #0]
	while (instance->decodeIdx != instance->rxIdx) {
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	785a      	ldrb	r2, [r3, #1]
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	429a      	cmp	r2, r3
 8000a78:	d1d6      	bne.n	8000a28 <Comm_Process+0x3c>
	}
}
 8000a7a:	bf00      	nop
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	200003a8 	.word	0x200003a8
 8000a88:	200003ac 	.word	0x200003ac

08000a8c <Comm_GetPacket>:

DecodedPacket_t Comm_GetPacket(ComsInterface_t *instance) {
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b087      	sub	sp, #28
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	DecodedPacket_t packet = {
 8000a96:	f107 0308 	add.w	r3, r7, #8
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	819a      	strh	r2, [r3, #12]
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	74fb      	strb	r3, [r7, #19]
			.invalid = true,
			.isNew = false
	};

	if(instance->decodeIdx == instance->processIdx) {
 8000aa8:	683b      	ldr	r3, [r7, #0]
 8000aaa:	785a      	ldrb	r2, [r3, #1]
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	789b      	ldrb	r3, [r3, #2]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d10a      	bne.n	8000aca <Comm_GetPacket+0x3e>
		return packet;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	461c      	mov	r4, r3
 8000ab8:	f107 0308 	add.w	r3, r7, #8
 8000abc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000abe:	6020      	str	r0, [r4, #0]
 8000ac0:	6061      	str	r1, [r4, #4]
 8000ac2:	60a2      	str	r2, [r4, #8]
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	81a3      	strh	r3, [r4, #12]
 8000ac8:	e029      	b.n	8000b1e <Comm_GetPacket+0x92>
	}

	uint8_t idx = instance->processIdx;
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	789b      	ldrb	r3, [r3, #2]
 8000ace:	75fb      	strb	r3, [r7, #23]

	Coms_IncIdx(&instance->processIdx);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	3302      	adds	r3, #2
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f7ff fd67 	bl	80005a8 <Coms_IncIdx>
	memcpy(&packet, &instance->rxPacket[idx], sizeof(instance->rxPacket[idx]));
 8000ada:	7dfa      	ldrb	r2, [r7, #23]
 8000adc:	4613      	mov	r3, r2
 8000ade:	00db      	lsls	r3, r3, #3
 8000ae0:	1a9b      	subs	r3, r3, r2
 8000ae2:	005b      	lsls	r3, r3, #1
 8000ae4:	683a      	ldr	r2, [r7, #0]
 8000ae6:	4413      	add	r3, r2
 8000ae8:	1d19      	adds	r1, r3, #4
 8000aea:	f107 0308 	add.w	r3, r7, #8
 8000aee:	220e      	movs	r2, #14
 8000af0:	4618      	mov	r0, r3
 8000af2:	f00b f9d9 	bl	800bea8 <memcpy>

	instance->rxPacket[idx].isNew = false;
 8000af6:	7dfa      	ldrb	r2, [r7, #23]
 8000af8:	6839      	ldr	r1, [r7, #0]
 8000afa:	4613      	mov	r3, r2
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	1a9b      	subs	r3, r3, r2
 8000b00:	005b      	lsls	r3, r3, #1
 8000b02:	440b      	add	r3, r1
 8000b04:	3310      	adds	r3, #16
 8000b06:	2200      	movs	r2, #0
 8000b08:	701a      	strb	r2, [r3, #0]

	return packet;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	461c      	mov	r4, r3
 8000b0e:	f107 0308 	add.w	r3, r7, #8
 8000b12:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b14:	6020      	str	r0, [r4, #0]
 8000b16:	6061      	str	r1, [r4, #4]
 8000b18:	60a2      	str	r2, [r4, #8]
 8000b1a:	881b      	ldrh	r3, [r3, #0]
 8000b1c:	81a3      	strh	r3, [r4, #12]
}
 8000b1e:	6878      	ldr	r0, [r7, #4]
 8000b20:	371c      	adds	r7, #28
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd90      	pop	{r4, r7, pc}

08000b26 <IMU_WriteRegister>:

#include "IMU.h"
#include <stdio.h> // For debugging with printf

// Internal helper function: Write a register
static HAL_StatusTypeDef IMU_WriteRegister(IMU_HandleTypeDef *imu, uint8_t reg, uint8_t value) {
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b084      	sub	sp, #16
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	6078      	str	r0, [r7, #4]
 8000b2e:	460b      	mov	r3, r1
 8000b30:	70fb      	strb	r3, [r7, #3]
 8000b32:	4613      	mov	r3, r2
 8000b34:	70bb      	strb	r3, [r7, #2]
    uint8_t data[2] = { reg, value };
 8000b36:	78fb      	ldrb	r3, [r7, #3]
 8000b38:	733b      	strb	r3, [r7, #12]
 8000b3a:	78bb      	ldrb	r3, [r7, #2]
 8000b3c:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6858      	ldr	r0, [r3, #4]
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	891b      	ldrh	r3, [r3, #8]
 8000b46:	2200      	movs	r2, #0
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f005 fd75 	bl	8006638 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(imu->hspi, data, 2, HAL_MAX_DELAY);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6818      	ldr	r0, [r3, #0]
 8000b52:	f107 010c 	add.w	r1, r7, #12
 8000b56:	f04f 33ff 	mov.w	r3, #4294967295
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	f006 fe73 	bl	8007846 <HAL_SPI_Transmit>
 8000b60:	4603      	mov	r3, r0
 8000b62:	73fb      	strb	r3, [r7, #15]
    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	6858      	ldr	r0, [r3, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	891b      	ldrh	r3, [r3, #8]
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	4619      	mov	r1, r3
 8000b70:	f005 fd62 	bl	8006638 <HAL_GPIO_WritePin>

    return status;
 8000b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3710      	adds	r7, #16
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}

08000b7e <IMU_BurstRead>:

// Internal helper function: Burst read
static HAL_StatusTypeDef IMU_BurstRead(IMU_HandleTypeDef *imu, uint8_t reg, uint8_t *buffer, uint8_t length) {
 8000b7e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b82:	b08f      	sub	sp, #60	@ 0x3c
 8000b84:	af02      	add	r7, sp, #8
 8000b86:	6178      	str	r0, [r7, #20]
 8000b88:	60fa      	str	r2, [r7, #12]
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	460b      	mov	r3, r1
 8000b8e:	74fb      	strb	r3, [r7, #19]
 8000b90:	4613      	mov	r3, r2
 8000b92:	74bb      	strb	r3, [r7, #18]
 8000b94:	466b      	mov	r3, sp
 8000b96:	461e      	mov	r6, r3

    uint8_t tx_data[length+1];
 8000b98:	7cbb      	ldrb	r3, [r7, #18]
 8000b9a:	1c59      	adds	r1, r3, #1
 8000b9c:	1e4b      	subs	r3, r1, #1
 8000b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ba0:	460a      	mov	r2, r1
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	603a      	str	r2, [r7, #0]
 8000ba6:	607b      	str	r3, [r7, #4]
 8000ba8:	f04f 0200 	mov.w	r2, #0
 8000bac:	f04f 0300 	mov.w	r3, #0
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	00c3      	lsls	r3, r0, #3
 8000bb4:	6838      	ldr	r0, [r7, #0]
 8000bb6:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000bba:	6838      	ldr	r0, [r7, #0]
 8000bbc:	00c2      	lsls	r2, r0, #3
 8000bbe:	460a      	mov	r2, r1
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	4692      	mov	sl, r2
 8000bc4:	469b      	mov	fp, r3
 8000bc6:	f04f 0200 	mov.w	r2, #0
 8000bca:	f04f 0300 	mov.w	r3, #0
 8000bce:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000bd2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000bd6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000bda:	460b      	mov	r3, r1
 8000bdc:	3307      	adds	r3, #7
 8000bde:	08db      	lsrs	r3, r3, #3
 8000be0:	00db      	lsls	r3, r3, #3
 8000be2:	ebad 0d03 	sub.w	sp, sp, r3
 8000be6:	ab02      	add	r3, sp, #8
 8000be8:	3300      	adds	r3, #0
 8000bea:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t rx_data[length+1];
 8000bec:	7cbb      	ldrb	r3, [r7, #18]
 8000bee:	1c59      	adds	r1, r3, #1
 8000bf0:	1e4b      	subs	r3, r1, #1
 8000bf2:	623b      	str	r3, [r7, #32]
 8000bf4:	460a      	mov	r2, r1
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	4690      	mov	r8, r2
 8000bfa:	4699      	mov	r9, r3
 8000bfc:	f04f 0200 	mov.w	r2, #0
 8000c00:	f04f 0300 	mov.w	r3, #0
 8000c04:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000c08:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000c0c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000c10:	460a      	mov	r2, r1
 8000c12:	2300      	movs	r3, #0
 8000c14:	4614      	mov	r4, r2
 8000c16:	461d      	mov	r5, r3
 8000c18:	f04f 0200 	mov.w	r2, #0
 8000c1c:	f04f 0300 	mov.w	r3, #0
 8000c20:	00eb      	lsls	r3, r5, #3
 8000c22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000c26:	00e2      	lsls	r2, r4, #3
 8000c28:	460b      	mov	r3, r1
 8000c2a:	3307      	adds	r3, #7
 8000c2c:	08db      	lsrs	r3, r3, #3
 8000c2e:	00db      	lsls	r3, r3, #3
 8000c30:	ebad 0d03 	sub.w	sp, sp, r3
 8000c34:	ab02      	add	r3, sp, #8
 8000c36:	3300      	adds	r3, #0
 8000c38:	61fb      	str	r3, [r7, #28]
    tx_data[0] = reg | IMU_READ_BIT;
 8000c3a:	7cfb      	ldrb	r3, [r7, #19]
 8000c3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c44:	701a      	strb	r2, [r3, #0]

    for(uint8_t i = 1; i <= length; i++) {
 8000c46:	2301      	movs	r3, #1
 8000c48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000c4c:	e00f      	b.n	8000c6e <IMU_BurstRead+0xf0>
    	tx_data[i] = (tx_data[i-1]+1);
 8000c4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c52:	3b01      	subs	r3, #1
 8000c54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c56:	5cd2      	ldrb	r2, [r2, r3]
 8000c58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c5c:	3201      	adds	r2, #1
 8000c5e:	b2d1      	uxtb	r1, r2
 8000c60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000c62:	54d1      	strb	r1, [r2, r3]
    for(uint8_t i = 1; i <= length; i++) {
 8000c64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c68:	3301      	adds	r3, #1
 8000c6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000c6e:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000c72:	7cbb      	ldrb	r3, [r7, #18]
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d9ea      	bls.n	8000c4e <IMU_BurstRead+0xd0>
    }

    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_RESET);
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	6858      	ldr	r0, [r3, #4]
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	891b      	ldrh	r3, [r3, #8]
 8000c80:	2200      	movs	r2, #0
 8000c82:	4619      	mov	r1, r3
 8000c84:	f005 fcd8 	bl	8006638 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(imu->hspi, tx_data, rx_data, length + 1, HAL_MAX_DELAY);
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	6818      	ldr	r0, [r3, #0]
 8000c8c:	7cbb      	ldrb	r3, [r7, #18]
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	3301      	adds	r3, #1
 8000c92:	b29b      	uxth	r3, r3
 8000c94:	f04f 32ff 	mov.w	r2, #4294967295
 8000c98:	9200      	str	r2, [sp, #0]
 8000c9a:	69fa      	ldr	r2, [r7, #28]
 8000c9c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000c9e:	f006 ff48 	bl	8007b32 <HAL_SPI_TransmitReceive>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	76fb      	strb	r3, [r7, #27]
    HAL_GPIO_WritePin(imu->cs_port, imu->cs_pin, GPIO_PIN_SET);
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	6858      	ldr	r0, [r3, #4]
 8000caa:	697b      	ldr	r3, [r7, #20]
 8000cac:	891b      	ldrh	r3, [r3, #8]
 8000cae:	2201      	movs	r2, #1
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	f005 fcc1 	bl	8006638 <HAL_GPIO_WritePin>

    for(uint8_t i = 1; i <= length; i++) {
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000cbc:	e00e      	b.n	8000cdc <IMU_BurstRead+0x15e>
    	*(buffer+(i-1)) = rx_data[i];
 8000cbe:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000cc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	68f9      	ldr	r1, [r7, #12]
 8000cca:	440b      	add	r3, r1
 8000ccc:	69f9      	ldr	r1, [r7, #28]
 8000cce:	5c8a      	ldrb	r2, [r1, r2]
 8000cd0:	701a      	strb	r2, [r3, #0]
    for(uint8_t i = 1; i <= length; i++) {
 8000cd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8000cdc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000ce0:	7cbb      	ldrb	r3, [r7, #18]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d9eb      	bls.n	8000cbe <IMU_BurstRead+0x140>
	}


    return status;
 8000ce6:	7efb      	ldrb	r3, [r7, #27]
 8000ce8:	46b5      	mov	sp, r6
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3734      	adds	r7, #52	@ 0x34
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000cf4 <IMU_Init>:

// Initialize the IMU
HAL_StatusTypeDef IMU_Init(IMU_HandleTypeDef *imu) {
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b084      	sub	sp, #16
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
    uint8_t who_am_i = 0;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	73fb      	strb	r3, [r7, #15]
//
//    for(uint8_t i = 0; i < 14; i++) {
//    	data_buffer[i] = 0;
//    }

    if (IMU_WriteRegister(imu, 0x76, 0x00) != HAL_OK) { //userbank 0 select
 8000d00:	2200      	movs	r2, #0
 8000d02:	2176      	movs	r1, #118	@ 0x76
 8000d04:	6878      	ldr	r0, [r7, #4]
 8000d06:	f7ff ff0e 	bl	8000b26 <IMU_WriteRegister>
	 //   return HAL_ERROR;
	}
	HAL_Delay(1);
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	f002 ffcc 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_DEVICE_CONFIG_REG, IMU_DEVICE_CONFIG_RESET) != HAL_OK) {
 8000d10:	2201      	movs	r2, #1
 8000d12:	2111      	movs	r1, #17
 8000d14:	6878      	ldr	r0, [r7, #4]
 8000d16:	f7ff ff06 	bl	8000b26 <IMU_WriteRegister>
    	//   return HAL_ERROR;
	}

    HAL_Delay(5);
 8000d1a:	2005      	movs	r0, #5
 8000d1c:	f002 ffc4 	bl	8003ca8 <HAL_Delay>

    if (IMU_BurstRead(imu, IMU_WHO_AM_I_REG, &who_am_i, 1) != HAL_OK || who_am_i != IMU_WHO_AM_I_EXPECTED) {
 8000d20:	f107 020f 	add.w	r2, r7, #15
 8000d24:	2301      	movs	r3, #1
 8000d26:	2175      	movs	r1, #117	@ 0x75
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff28 	bl	8000b7e <IMU_BurstRead>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
        //return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d32:	2001      	movs	r0, #1
 8000d34:	f002 ffb8 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_PWR_MGMT_0, IMU_ENABLE_ACCEL_GYRO) != HAL_OK) {
 8000d38:	220f      	movs	r2, #15
 8000d3a:	214e      	movs	r1, #78	@ 0x4e
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff fef2 	bl	8000b26 <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d42:	2001      	movs	r0, #1
 8000d44:	f002 ffb0 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_GYRO_CONFIG_REG, IMU_GYRO_CONFIG_DATA) != HAL_OK) {
 8000d48:	2248      	movs	r2, #72	@ 0x48
 8000d4a:	214f      	movs	r1, #79	@ 0x4f
 8000d4c:	6878      	ldr	r0, [r7, #4]
 8000d4e:	f7ff feea 	bl	8000b26 <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d52:	2001      	movs	r0, #1
 8000d54:	f002 ffa8 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_ACCEL_CONFIG_REG, IMU_ACCEL_CONFIG_DATA) != HAL_OK) {
 8000d58:	2248      	movs	r2, #72	@ 0x48
 8000d5a:	2150      	movs	r1, #80	@ 0x50
 8000d5c:	6878      	ldr	r0, [r7, #4]
 8000d5e:	f7ff fee2 	bl	8000b26 <IMU_WriteRegister>
     //   return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d62:	2001      	movs	r0, #1
 8000d64:	f002 ffa0 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_CONFIG0_REG, IMU_INT_CONFIG0_DATA) != HAL_OK) {
 8000d68:	2220      	movs	r2, #32
 8000d6a:	2163      	movs	r1, #99	@ 0x63
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	f7ff feda 	bl	8000b26 <IMU_WriteRegister>
	 //   return HAL_ERROR;
	}
    HAL_Delay(1);
 8000d72:	2001      	movs	r0, #1
 8000d74:	f002 ff98 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_SOURCE_REG, IMU_INT_ENABLE_DATA_RDY) != HAL_OK) {
 8000d78:	2208      	movs	r2, #8
 8000d7a:	2165      	movs	r1, #101	@ 0x65
 8000d7c:	6878      	ldr	r0, [r7, #4]
 8000d7e:	f7ff fed2 	bl	8000b26 <IMU_WriteRegister>
       // return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f002 ff90 	bl	8003ca8 <HAL_Delay>

    if (IMU_WriteRegister(imu, IMU_INT_CONFIG_REG, IMU_INT_ACTIVE_HIGH) != HAL_OK) {
 8000d88:	2207      	movs	r2, #7
 8000d8a:	2114      	movs	r1, #20
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff feca 	bl	8000b26 <IMU_WriteRegister>
        //return HAL_ERROR;
    }
    HAL_Delay(1);
 8000d92:	2001      	movs	r0, #1
 8000d94:	f002 ff88 	bl	8003ca8 <HAL_Delay>


    return HAL_OK;
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3710      	adds	r7, #16
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <IMU_ReadAll>:

    return HAL_OK;
}

// Read all data (accelerometer, gyroscope, and temperature)
HAL_StatusTypeDef IMU_ReadAll(IMU_HandleTypeDef *imu) {
 8000da2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000da6:	b087      	sub	sp, #28
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	466b      	mov	r3, sp
 8000dae:	461e      	mov	r6, r3
	uint8_t length = 14;
 8000db0:	230e      	movs	r3, #14
 8000db2:	75fb      	strb	r3, [r7, #23]
    uint8_t raw_data[length];
 8000db4:	7df9      	ldrb	r1, [r7, #23]
 8000db6:	460b      	mov	r3, r1
 8000db8:	3b01      	subs	r3, #1
 8000dba:	613b      	str	r3, [r7, #16]
 8000dbc:	b2cb      	uxtb	r3, r1
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	4691      	mov	r9, r2
 8000dc4:	f04f 0200 	mov.w	r2, #0
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000dd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000dd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000dd8:	b2cb      	uxtb	r3, r1
 8000dda:	2200      	movs	r2, #0
 8000ddc:	461c      	mov	r4, r3
 8000dde:	4615      	mov	r5, r2
 8000de0:	f04f 0200 	mov.w	r2, #0
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	00eb      	lsls	r3, r5, #3
 8000dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000dee:	00e2      	lsls	r2, r4, #3
 8000df0:	460b      	mov	r3, r1
 8000df2:	3307      	adds	r3, #7
 8000df4:	08db      	lsrs	r3, r3, #3
 8000df6:	00db      	lsls	r3, r3, #3
 8000df8:	ebad 0d03 	sub.w	sp, sp, r3
 8000dfc:	466b      	mov	r3, sp
 8000dfe:	3300      	adds	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
    uint8_t intStatus = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	72fb      	strb	r3, [r7, #11]
    if (IMU_BurstRead(imu, IMU_TEMP_OUT_H, raw_data, length) != HAL_OK) {
 8000e06:	7dfb      	ldrb	r3, [r7, #23]
 8000e08:	68fa      	ldr	r2, [r7, #12]
 8000e0a:	211d      	movs	r1, #29
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f7ff feb6 	bl	8000b7e <IMU_BurstRead>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <IMU_ReadAll+0x7a>
        return HAL_ERROR;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	e059      	b.n	8000ed0 <IMU_ReadAll+0x12e>
    }

    imu->accel[0] = (raw_data[2] << 8) | raw_data[3];
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	789b      	ldrb	r3, [r3, #2]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	b21a      	sxth	r2, r3
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	78db      	ldrb	r3, [r3, #3]
 8000e28:	b21b      	sxth	r3, r3
 8000e2a:	4313      	orrs	r3, r2
 8000e2c:	b21a      	sxth	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	825a      	strh	r2, [r3, #18]
    imu->accel[1] = (raw_data[4] << 8) | raw_data[5];
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	791b      	ldrb	r3, [r3, #4]
 8000e36:	021b      	lsls	r3, r3, #8
 8000e38:	b21a      	sxth	r2, r3
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	795b      	ldrb	r3, [r3, #5]
 8000e3e:	b21b      	sxth	r3, r3
 8000e40:	4313      	orrs	r3, r2
 8000e42:	b21a      	sxth	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	829a      	strh	r2, [r3, #20]
    imu->accel[2] = (raw_data[6] << 8) | raw_data[7];
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	799b      	ldrb	r3, [r3, #6]
 8000e4c:	021b      	lsls	r3, r3, #8
 8000e4e:	b21a      	sxth	r2, r3
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	79db      	ldrb	r3, [r3, #7]
 8000e54:	b21b      	sxth	r3, r3
 8000e56:	4313      	orrs	r3, r2
 8000e58:	b21a      	sxth	r2, r3
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	82da      	strh	r2, [r3, #22]

    imu->temperature = (raw_data[0] << 8) | raw_data[1];
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	021b      	lsls	r3, r3, #8
 8000e64:	b21a      	sxth	r2, r3
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	785b      	ldrb	r3, [r3, #1]
 8000e6a:	b21b      	sxth	r3, r3
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	b21a      	sxth	r2, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	83da      	strh	r2, [r3, #30]

    imu->gyro[0] = (raw_data[8] << 8) | raw_data[9];
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	7a1b      	ldrb	r3, [r3, #8]
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	b21a      	sxth	r2, r3
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	7a5b      	ldrb	r3, [r3, #9]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21a      	sxth	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	831a      	strh	r2, [r3, #24]
    imu->gyro[1] = (raw_data[10] << 8) | raw_data[11];
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	7a9b      	ldrb	r3, [r3, #10]
 8000e8e:	021b      	lsls	r3, r3, #8
 8000e90:	b21a      	sxth	r2, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	7adb      	ldrb	r3, [r3, #11]
 8000e96:	b21b      	sxth	r3, r3
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	b21a      	sxth	r2, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	835a      	strh	r2, [r3, #26]
    imu->gyro[2] = (raw_data[12] << 8) | raw_data[13];
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	7b1b      	ldrb	r3, [r3, #12]
 8000ea4:	021b      	lsls	r3, r3, #8
 8000ea6:	b21a      	sxth	r2, r3
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	7b5b      	ldrb	r3, [r3, #13]
 8000eac:	b21b      	sxth	r3, r3
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	b21a      	sxth	r2, r3
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	839a      	strh	r2, [r3, #28]

    if (IMU_BurstRead(imu, IMU_INT_STATUS_REG, &intStatus, 1) != HAL_OK) {
 8000eb6:	f107 020b 	add.w	r2, r7, #11
 8000eba:	2301      	movs	r3, #1
 8000ebc:	212d      	movs	r1, #45	@ 0x2d
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff fe5d 	bl	8000b7e <IMU_BurstRead>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <IMU_ReadAll+0x12c>
		return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e000      	b.n	8000ed0 <IMU_ReadAll+0x12e>
	}

    return HAL_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	46b5      	mov	sp, r6
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	371c      	adds	r7, #28
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000edc <IMU_InterruptHandler>:

// Interrupt handler
void IMU_InterruptHandler(IMU_HandleTypeDef *imu, uint16_t GPIO_pin) {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	807b      	strh	r3, [r7, #2]
    if (GPIO_pin != imu->int_pin) return;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	8a1b      	ldrh	r3, [r3, #16]
 8000eec:	887a      	ldrh	r2, [r7, #2]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d103      	bne.n	8000efa <IMU_InterruptHandler+0x1e>

    if (IMU_ReadAll(imu) == HAL_OK) {
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f7ff ff55 	bl	8000da2 <IMU_ReadAll>
 8000ef8:	e000      	b.n	8000efc <IMU_InterruptHandler+0x20>
    if (GPIO_pin != imu->int_pin) return;
 8000efa:	bf00      	nop
        // Data successfully read
    } else {
        // Handle read error
    }
}
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b08c      	sub	sp, #48	@ 0x30
 8000f08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	605a      	str	r2, [r3, #4]
 8000f14:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2220      	movs	r2, #32
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f00a ff97 	bl	800be50 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f22:	4b32      	ldr	r3, [pc, #200]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f24:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000f28:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f2a:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f2c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f30:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f32:	4b2e      	ldr	r3, [pc, #184]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f38:	4b2c      	ldr	r3, [pc, #176]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f44:	4b29      	ldr	r3, [pc, #164]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f4c:	2204      	movs	r2, #4
 8000f4e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f50:	4b26      	ldr	r3, [pc, #152]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f56:	4b25      	ldr	r3, [pc, #148]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000f5c:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f62:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f6a:	4b20      	ldr	r3, [pc, #128]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f70:	4b1e      	ldr	r3, [pc, #120]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000f84:	4b19      	ldr	r3, [pc, #100]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f8c:	4817      	ldr	r0, [pc, #92]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000f8e:	f003 f883 	bl	8004098 <HAL_ADC_Init>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f98:	f000 fe7d 	bl	8001c96 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4811      	ldr	r0, [pc, #68]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000fa8:	f003 fe98 	bl	8004cdc <HAL_ADCEx_MultiModeConfigChannel>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb2:	f000 fe70 	bl	8001c96 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fb6:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff0 <MX_ADC1_Init+0xec>)
 8000fb8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fba:	2306      	movs	r3, #6
 8000fbc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc2:	237f      	movs	r3, #127	@ 0x7f
 8000fc4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fc6:	2304      	movs	r3, #4
 8000fc8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fce:	1d3b      	adds	r3, r7, #4
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4806      	ldr	r0, [pc, #24]	@ (8000fec <MX_ADC1_Init+0xe8>)
 8000fd4:	f003 fa1c 	bl	8004410 <HAL_ADC_ConfigChannel>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000fde:	f000 fe5a 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fe2:	bf00      	nop
 8000fe4:	3730      	adds	r7, #48	@ 0x30
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	200003b0 	.word	0x200003b0
 8000ff0:	10c00010 	.word	0x10c00010

08000ff4 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08c      	sub	sp, #48	@ 0x30
 8000ff8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ffa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
 8001002:	605a      	str	r2, [r3, #4]
 8001004:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2220      	movs	r2, #32
 800100a:	2100      	movs	r1, #0
 800100c:	4618      	mov	r0, r3
 800100e:	f00a ff1f 	bl	800be50 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001012:	4b31      	ldr	r3, [pc, #196]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001014:	4a31      	ldr	r2, [pc, #196]	@ (80010dc <MX_ADC3_Init+0xe8>)
 8001016:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001018:	4b2f      	ldr	r3, [pc, #188]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800101a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800101e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001020:	4b2d      	ldr	r3, [pc, #180]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001022:	2200      	movs	r2, #0
 8001024:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001026:	4b2c      	ldr	r3, [pc, #176]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001028:	2200      	movs	r2, #0
 800102a:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 800102c:	4b2a      	ldr	r3, [pc, #168]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800102e:	2200      	movs	r2, #0
 8001030:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001032:	4b29      	ldr	r3, [pc, #164]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001034:	2200      	movs	r2, #0
 8001036:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001038:	4b27      	ldr	r3, [pc, #156]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800103a:	2204      	movs	r2, #4
 800103c:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800103e:	4b26      	ldr	r3, [pc, #152]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001040:	2200      	movs	r2, #0
 8001042:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001044:	4b24      	ldr	r3, [pc, #144]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001046:	2200      	movs	r2, #0
 8001048:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 1;
 800104a:	4b23      	ldr	r3, [pc, #140]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800104c:	2201      	movs	r2, #1
 800104e:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001050:	4b21      	ldr	r3, [pc, #132]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001052:	2200      	movs	r2, #0
 8001054:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001058:	4b1f      	ldr	r3, [pc, #124]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800105a:	2200      	movs	r2, #0
 800105c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800105e:	4b1e      	ldr	r3, [pc, #120]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001060:	2200      	movs	r2, #0
 8001062:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8001064:	4b1c      	ldr	r3, [pc, #112]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001066:	2200      	movs	r2, #0
 8001068:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800106c:	4b1a      	ldr	r3, [pc, #104]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800106e:	2200      	movs	r2, #0
 8001070:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001072:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001074:	2200      	movs	r2, #0
 8001076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800107a:	4817      	ldr	r0, [pc, #92]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 800107c:	f003 f80c 	bl	8004098 <HAL_ADC_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001086:	f000 fe06 	bl	8001c96 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800108a:	2300      	movs	r3, #0
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 800108e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001092:	4619      	mov	r1, r3
 8001094:	4810      	ldr	r0, [pc, #64]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 8001096:	f003 fe21 	bl	8004cdc <HAL_ADCEx_MultiModeConfigChannel>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC3_Init+0xb0>
  {
    Error_Handler();
 80010a0:	f000 fdf9 	bl	8001c96 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80010a4:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <MX_ADC3_Init+0xec>)
 80010a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010a8:	2306      	movs	r3, #6
 80010aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b0:	237f      	movs	r3, #127	@ 0x7f
 80010b2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010b4:	2304      	movs	r3, #4
 80010b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80010bc:	1d3b      	adds	r3, r7, #4
 80010be:	4619      	mov	r1, r3
 80010c0:	4805      	ldr	r0, [pc, #20]	@ (80010d8 <MX_ADC3_Init+0xe4>)
 80010c2:	f003 f9a5 	bl	8004410 <HAL_ADC_ConfigChannel>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <MX_ADC3_Init+0xdc>
  {
    Error_Handler();
 80010cc:	f000 fde3 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80010d0:	bf00      	nop
 80010d2:	3730      	adds	r7, #48	@ 0x30
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	2000041c 	.word	0x2000041c
 80010dc:	50000400 	.word	0x50000400
 80010e0:	1d500080 	.word	0x1d500080

080010e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0a2      	sub	sp, #136	@ 0x88
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ec:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010f0:	2200      	movs	r2, #0
 80010f2:	601a      	str	r2, [r3, #0]
 80010f4:	605a      	str	r2, [r3, #4]
 80010f6:	609a      	str	r2, [r3, #8]
 80010f8:	60da      	str	r2, [r3, #12]
 80010fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010fc:	f107 0320 	add.w	r3, r7, #32
 8001100:	2254      	movs	r2, #84	@ 0x54
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f00a fea3 	bl	800be50 <memset>
  if(adcHandle->Instance==ADC1)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001112:	d14e      	bne.n	80011b2 <HAL_ADC_MspInit+0xce>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001114:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001118:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800111a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800111e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001120:	f107 0320 	add.w	r3, r7, #32
 8001124:	4618      	mov	r0, r3
 8001126:	f006 f895 	bl	8007254 <HAL_RCCEx_PeriphCLKConfig>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001130:	f000 fdb1 	bl	8001c96 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001134:	4b4a      	ldr	r3, [pc, #296]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001138:	4a49      	ldr	r2, [pc, #292]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800113a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800113e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001140:	4b47      	ldr	r3, [pc, #284]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001142:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001144:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001148:	61fb      	str	r3, [r7, #28]
 800114a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	4b44      	ldr	r3, [pc, #272]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800114e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001150:	4a43      	ldr	r2, [pc, #268]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001158:	4b41      	ldr	r3, [pc, #260]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800115a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	61bb      	str	r3, [r7, #24]
 8001162:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	4b3e      	ldr	r3, [pc, #248]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001166:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001168:	4a3d      	ldr	r2, [pc, #244]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800116a:	f043 0302 	orr.w	r3, r3, #2
 800116e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001170:	4b3b      	ldr	r3, [pc, #236]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001174:	f003 0302 	and.w	r3, r3, #2
 8001178:	617b      	str	r3, [r7, #20]
 800117a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = BOARD_TEMP_Pin;
 800117c:	2308      	movs	r3, #8
 800117e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001180:	2303      	movs	r3, #3
 8001182:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001184:	2300      	movs	r3, #0
 8001186:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(BOARD_TEMP_GPIO_Port, &GPIO_InitStruct);
 8001188:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800118c:	4619      	mov	r1, r3
 800118e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001192:	f005 f8b7 	bl	8006304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMC_CURRSENSE_Pin;
 8001196:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800119a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(RMC_CURRSENSE_GPIO_Port, &GPIO_InitStruct);
 80011a4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80011a8:	4619      	mov	r1, r3
 80011aa:	482e      	ldr	r0, [pc, #184]	@ (8001264 <HAL_ADC_MspInit+0x180>)
 80011ac:	f005 f8aa 	bl	8006304 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80011b0:	e051      	b.n	8001256 <HAL_ADC_MspInit+0x172>
  else if(adcHandle->Instance==ADC3)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a2c      	ldr	r2, [pc, #176]	@ (8001268 <HAL_ADC_MspInit+0x184>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d14c      	bne.n	8001256 <HAL_ADC_MspInit+0x172>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 80011bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011c0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 80011c2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80011c6:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c8:	f107 0320 	add.w	r3, r7, #32
 80011cc:	4618      	mov	r0, r3
 80011ce:	f006 f841 	bl	8007254 <HAL_RCCEx_PeriphCLKConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <HAL_ADC_MspInit+0xf8>
      Error_Handler();
 80011d8:	f000 fd5d 	bl	8001c96 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80011dc:	4b20      	ldr	r3, [pc, #128]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 80011de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e0:	4a1f      	ldr	r2, [pc, #124]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 80011e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 80011ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011f0:	613b      	str	r3, [r7, #16]
 80011f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80011f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 80011f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f8:	4a19      	ldr	r2, [pc, #100]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 80011fa:	f043 0310 	orr.w	r3, r3, #16
 80011fe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001200:	4b17      	ldr	r3, [pc, #92]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001202:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001204:	f003 0310 	and.w	r3, r3, #16
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800120c:	4b14      	ldr	r3, [pc, #80]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800120e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001210:	4a13      	ldr	r2, [pc, #76]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 8001212:	f043 0308 	orr.w	r3, r3, #8
 8001216:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001218:	4b11      	ldr	r3, [pc, #68]	@ (8001260 <HAL_ADC_MspInit+0x17c>)
 800121a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121c:	f003 0308 	and.w	r3, r3, #8
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LMC_CURRSENSE_Pin;
 8001224:	2380      	movs	r3, #128	@ 0x80
 8001226:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001228:	2303      	movs	r3, #3
 800122a:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(LMC_CURRSENSE_GPIO_Port, &GPIO_InitStruct);
 8001230:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001234:	4619      	mov	r1, r3
 8001236:	480d      	ldr	r0, [pc, #52]	@ (800126c <HAL_ADC_MspInit+0x188>)
 8001238:	f005 f864 	bl	8006304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VBAT_SW_DIAG_Pin;
 800123c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001240:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001242:	2303      	movs	r3, #3
 8001244:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001246:	2300      	movs	r3, #0
 8001248:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VBAT_SW_DIAG_GPIO_Port, &GPIO_InitStruct);
 800124a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800124e:	4619      	mov	r1, r3
 8001250:	4807      	ldr	r0, [pc, #28]	@ (8001270 <HAL_ADC_MspInit+0x18c>)
 8001252:	f005 f857 	bl	8006304 <HAL_GPIO_Init>
}
 8001256:	bf00      	nop
 8001258:	3788      	adds	r7, #136	@ 0x88
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40021000 	.word	0x40021000
 8001264:	48000400 	.word	0x48000400
 8001268:	50000400 	.word	0x50000400
 800126c:	48001000 	.word	0x48001000
 8001270:	48000c00 	.word	0x48000c00

08001274 <SendResponse>:
		COMMAND_0x0181
};

// Function to initialize the Command Handler

static void SendResponse(ComsInterface_t *interface) {
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	Comm_Send(interface, &response);
 800127c:	4903      	ldr	r1, [pc, #12]	@ (800128c <SendResponse+0x18>)
 800127e:	6878      	ldr	r0, [r7, #4]
 8001280:	f7ff fb88 	bl	8000994 <Comm_Send>
}
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	20000488 	.word	0x20000488

08001290 <SetResponse>:

static void SetResponse(uint16_t command, uint8_t length, uint8_t *data) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	603a      	str	r2, [r7, #0]
 800129a:	80fb      	strh	r3, [r7, #6]
 800129c:	460b      	mov	r3, r1
 800129e:	717b      	strb	r3, [r7, #5]
	if(data == NULL) {
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d103      	bne.n	80012ae <SetResponse+0x1e>
		response.length = 0;
 80012a6:	4b0e      	ldr	r3, [pc, #56]	@ (80012e0 <SetResponse+0x50>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	729a      	strb	r2, [r3, #10]
 80012ac:	e00e      	b.n	80012cc <SetResponse+0x3c>
	} else {
		response.length = sizeof(data);
 80012ae:	4b0c      	ldr	r3, [pc, #48]	@ (80012e0 <SetResponse+0x50>)
 80012b0:	2204      	movs	r2, #4
 80012b2:	729a      	strb	r2, [r3, #10]
		memset(response.data, 0, MAX_DATA_SIZE);
 80012b4:	2208      	movs	r2, #8
 80012b6:	2100      	movs	r1, #0
 80012b8:	480a      	ldr	r0, [pc, #40]	@ (80012e4 <SetResponse+0x54>)
 80012ba:	f00a fdc9 	bl	800be50 <memset>
		memcpy(response.data, data, response.length);
 80012be:	4b08      	ldr	r3, [pc, #32]	@ (80012e0 <SetResponse+0x50>)
 80012c0:	7a9b      	ldrb	r3, [r3, #10]
 80012c2:	461a      	mov	r2, r3
 80012c4:	6839      	ldr	r1, [r7, #0]
 80012c6:	4807      	ldr	r0, [pc, #28]	@ (80012e4 <SetResponse+0x54>)
 80012c8:	f00a fdee 	bl	800bea8 <memcpy>
	}
	response.invalid = false;
 80012cc:	4b04      	ldr	r3, [pc, #16]	@ (80012e0 <SetResponse+0x50>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	72da      	strb	r2, [r3, #11]
	response.command = command;
 80012d2:	4a03      	ldr	r2, [pc, #12]	@ (80012e0 <SetResponse+0x50>)
 80012d4:	88fb      	ldrh	r3, [r7, #6]
 80012d6:	8013      	strh	r3, [r2, #0]
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	20000488 	.word	0x20000488
 80012e4:	2000048a 	.word	0x2000048a

080012e8 <Response_OK>:

static void Response_OK() {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
	SetResponse(COMMAND_OK, 0, NULL);
 80012ec:	2200      	movs	r2, #0
 80012ee:	2100      	movs	r1, #0
 80012f0:	20ff      	movs	r0, #255	@ 0xff
 80012f2:	f7ff ffcd 	bl	8001290 <SetResponse>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <Response_Invalid>:

static void Response_Invalid() {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0
	SetResponse(COMMAND_INVALID, 0, NULL);
 80012fe:	2200      	movs	r2, #0
 8001300:	2100      	movs	r1, #0
 8001302:	20fe      	movs	r0, #254	@ 0xfe
 8001304:	f7ff ffc4 	bl	8001290 <SetResponse>
}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}

0800130c <makeInt16_t>:

static int16_t makeInt16_t(uint8_t *val1, uint8_t *val2) {
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
 8001314:	6039      	str	r1, [r7, #0]
	return (*val1 << 8) | *val2;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b21a      	sxth	r2, r3
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	b21b      	sxth	r3, r3
 8001324:	4313      	orrs	r3, r2
 8001326:	b21b      	sxth	r3, r3
}
 8001328:	4618      	mov	r0, r3
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <int16_tToUint8_t>:

static void int16_tToUint8_t(int16_t *input, uint8_t *output) {
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
	if(sizeof(input) != sizeof(output)) return;
	
	uint8_t maxLoop = sizeof(input)/2;
 800133e:	2302      	movs	r3, #2
 8001340:	73bb      	strb	r3, [r7, #14]

	for(uint8_t i = 0; i < maxLoop; i++) {
 8001342:	2300      	movs	r3, #0
 8001344:	73fb      	strb	r3, [r7, #15]
 8001346:	e01d      	b.n	8001384 <int16_tToUint8_t+0x50>
		output[2*i] = (input[i] & 0xFF00) >> 8;
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	687a      	ldr	r2, [r7, #4]
 800134e:	4413      	add	r3, r2
 8001350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001354:	121a      	asrs	r2, r3, #8
 8001356:	7bfb      	ldrb	r3, [r7, #15]
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4619      	mov	r1, r3
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	440b      	add	r3, r1
 8001360:	b2d2      	uxtb	r2, r2
 8001362:	701a      	strb	r2, [r3, #0]
		output[2*i+1] = input[i] & 0xFF;
 8001364:	7bfb      	ldrb	r3, [r7, #15]
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	687a      	ldr	r2, [r7, #4]
 800136a:	4413      	add	r3, r2
 800136c:	f9b3 1000 	ldrsh.w	r1, [r3]
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	3301      	adds	r3, #1
 8001376:	683a      	ldr	r2, [r7, #0]
 8001378:	4413      	add	r3, r2
 800137a:	b2ca      	uxtb	r2, r1
 800137c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < maxLoop; i++) {
 800137e:	7bfb      	ldrb	r3, [r7, #15]
 8001380:	3301      	adds	r3, #1
 8001382:	73fb      	strb	r3, [r7, #15]
 8001384:	7bfa      	ldrb	r2, [r7, #15]
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	429a      	cmp	r2, r3
 800138a:	d3dd      	bcc.n	8001348 <int16_tToUint8_t+0x14>
	}

}
 800138c:	3714      	adds	r7, #20
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
	...

08001398 <CommandHandler_ProcessCommand>:
void CommandHandler_Init(void) {
    // Initialize any peripherals or variables related to command handling
    // Example: GPIO, Timers, etc.
}
// Function to process a received command
void CommandHandler_ProcessCommand(ComsInterface_t *interface, RobotSystem *robot) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
    // Check for NULL pointer
	DecodedPacket_t packet = Comm_GetPacket(interface);
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	6879      	ldr	r1, [r7, #4]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff fb6f 	bl	8000a8c <Comm_GetPacket>

	if(!packet.isNew) return;
 80013ae:	7e3b      	ldrb	r3, [r7, #24]
 80013b0:	f083 0301 	eor.w	r3, r3, #1
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d139      	bne.n	800142e <CommandHandler_ProcessCommand+0x96>

	if(packet.invalid) {
 80013ba:	7dfb      	ldrb	r3, [r7, #23]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d005      	beq.n	80013cc <CommandHandler_ProcessCommand+0x34>
		Response_Invalid();
 80013c0:	f7ff ff9b 	bl	80012fa <Response_Invalid>
		SendResponse(interface);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff55 	bl	8001274 <SendResponse>
		return;
 80013ca:	e031      	b.n	8001430 <CommandHandler_ProcessCommand+0x98>
	}

	for (int i = 0; i < sizeof(commandTable) / sizeof(CommandTableEntry_t); i++) {
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
 80013d0:	e029      	b.n	8001426 <CommandHandler_ProcessCommand+0x8e>
		if (commandTable[i].commandID == packet.command) {
 80013d2:	4a19      	ldr	r2, [pc, #100]	@ (8001438 <CommandHandler_ProcessCommand+0xa0>)
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
 80013da:	89bb      	ldrh	r3, [r7, #12]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d11f      	bne.n	8001420 <CommandHandler_ProcessCommand+0x88>
			if(commandTable[i].expLength == 0 || commandTable[i].expLength == packet.length) {
 80013e0:	4a15      	ldr	r2, [pc, #84]	@ (8001438 <CommandHandler_ProcessCommand+0xa0>)
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	00db      	lsls	r3, r3, #3
 80013e6:	4413      	add	r3, r2
 80013e8:	885b      	ldrh	r3, [r3, #2]
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d007      	beq.n	80013fe <CommandHandler_ProcessCommand+0x66>
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <CommandHandler_ProcessCommand+0xa0>)
 80013f0:	69fb      	ldr	r3, [r7, #28]
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	4413      	add	r3, r2
 80013f6:	885b      	ldrh	r3, [r3, #2]
 80013f8:	7dba      	ldrb	r2, [r7, #22]
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d10a      	bne.n	8001414 <CommandHandler_ProcessCommand+0x7c>
				commandTable[i].handler(&packet, robot);
 80013fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001438 <CommandHandler_ProcessCommand+0xa0>)
 8001400:	69fb      	ldr	r3, [r7, #28]
 8001402:	00db      	lsls	r3, r3, #3
 8001404:	4413      	add	r3, r2
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f107 020c 	add.w	r2, r7, #12
 800140c:	6839      	ldr	r1, [r7, #0]
 800140e:	4610      	mov	r0, r2
 8001410:	4798      	blx	r3
 8001412:	e001      	b.n	8001418 <CommandHandler_ProcessCommand+0x80>
			} else {
				Response_Invalid();
 8001414:	f7ff ff71 	bl	80012fa <Response_Invalid>
			}
			SendResponse(interface);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f7ff ff2b 	bl	8001274 <SendResponse>
			return;
 800141e:	e007      	b.n	8001430 <CommandHandler_ProcessCommand+0x98>
	for (int i = 0; i < sizeof(commandTable) / sizeof(CommandTableEntry_t); i++) {
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	3301      	adds	r3, #1
 8001424:	61fb      	str	r3, [r7, #28]
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	2b09      	cmp	r3, #9
 800142a:	d9d2      	bls.n	80013d2 <CommandHandler_ProcessCommand+0x3a>
 800142c:	e000      	b.n	8001430 <CommandHandler_ProcessCommand+0x98>
	if(!packet.isNew) return;
 800142e:	bf00      	nop
		}
	}
}
 8001430:	3720      	adds	r7, #32
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000000 	.word	0x20000000

0800143c <Handle_SetMotorEnable>:

void Handle_SetMotorEnable(DecodedPacket_t *packet, RobotSystem *robot) {
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
	uint8_t data = packet->data[0] > 0 ? 1 : 0;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	789b      	ldrb	r3, [r3, #2]
 800144a:	2b00      	cmp	r3, #0
 800144c:	bf14      	ite	ne
 800144e:	2301      	movne	r3, #1
 8001450:	2300      	moveq	r3, #0
 8001452:	b2db      	uxtb	r3, r3
 8001454:	73fb      	strb	r3, [r7, #15]
	RobotSystem_SetEnablePin(robot, data);
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2b00      	cmp	r3, #0
 800145a:	bf14      	ite	ne
 800145c:	2301      	movne	r3, #1
 800145e:	2300      	moveq	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	4619      	mov	r1, r3
 8001464:	6838      	ldr	r0, [r7, #0]
 8001466:	f001 fcff 	bl	8002e68 <RobotSystem_SetEnablePin>

	Response_OK();
 800146a:	f7ff ff3d 	bl	80012e8 <Response_OK>
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <Handle_SetMotorSpeed>:

void Handle_SetMotorSpeed(DecodedPacket_t *packet, RobotSystem *robot) {
 8001476:	b580      	push	{r7, lr}
 8001478:	b084      	sub	sp, #16
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
 800147e:	6039      	str	r1, [r7, #0]
	int16_t leftSpeed = makeInt16_t(&packet->data[0], &packet->data[1]);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	1c9a      	adds	r2, r3, #2
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3303      	adds	r3, #3
 8001488:	4619      	mov	r1, r3
 800148a:	4610      	mov	r0, r2
 800148c:	f7ff ff3e 	bl	800130c <makeInt16_t>
 8001490:	4603      	mov	r3, r0
 8001492:	81fb      	strh	r3, [r7, #14]
	int16_t rightSpeed = makeInt16_t(&packet->data[2], &packet->data[3]);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	1d1a      	adds	r2, r3, #4
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3305      	adds	r3, #5
 800149c:	4619      	mov	r1, r3
 800149e:	4610      	mov	r0, r2
 80014a0:	f7ff ff34 	bl	800130c <makeInt16_t>
 80014a4:	4603      	mov	r3, r0
 80014a6:	81bb      	strh	r3, [r7, #12]
	RobotSystem_SetSpeed(robot, leftSpeed, rightSpeed);
 80014a8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80014ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014b0:	4619      	mov	r1, r3
 80014b2:	6838      	ldr	r0, [r7, #0]
 80014b4:	f001 fc22 	bl	8002cfc <RobotSystem_SetSpeed>

	Response_OK();
 80014b8:	f7ff ff16 	bl	80012e8 <Response_OK>
}
 80014bc:	bf00      	nop
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <Handle_SetMotorStop>:

void Handle_SetMotorStop(DecodedPacket_t *packet, RobotSystem *robot) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
	RobotSystem_SetSpeed(robot, 0, 0);
 80014ce:	2200      	movs	r2, #0
 80014d0:	2100      	movs	r1, #0
 80014d2:	6838      	ldr	r0, [r7, #0]
 80014d4:	f001 fc12 	bl	8002cfc <RobotSystem_SetSpeed>

	Response_OK();
 80014d8:	f7ff ff06 	bl	80012e8 <Response_OK>
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}

080014e4 <Handle_SetOneMotorSpeed>:

void Handle_SetOneMotorSpeed(DecodedPacket_t *packet, RobotSystem *robot) {
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
	int16_t speed = makeInt16_t(&packet->data[0], &packet->data[1]);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	1c9a      	adds	r2, r3, #2
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3303      	adds	r3, #3
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f7ff ff07 	bl	800130c <makeInt16_t>
 80014fe:	4603      	mov	r3, r0
 8001500:	81fb      	strh	r3, [r7, #14]

	if(packet->command == COMMAND_SETLEFTSPEED) {
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	881b      	ldrh	r3, [r3, #0]
 8001506:	f240 1203 	movw	r2, #259	@ 0x103
 800150a:	4293      	cmp	r3, r2
 800150c:	d106      	bne.n	800151c <Handle_SetOneMotorSpeed+0x38>
		RobotSystem_SetLeftSpeed(robot, speed);
 800150e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001512:	4619      	mov	r1, r3
 8001514:	6838      	ldr	r0, [r7, #0]
 8001516:	f001 fc17 	bl	8002d48 <RobotSystem_SetLeftSpeed>
 800151a:	e00a      	b.n	8001532 <Handle_SetOneMotorSpeed+0x4e>
	} else if(packet->command == COMMAND_SETRIGHTSPEED) {
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001524:	d105      	bne.n	8001532 <Handle_SetOneMotorSpeed+0x4e>
		RobotSystem_SetRightSpeed(robot, speed);
 8001526:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800152a:	4619      	mov	r1, r3
 800152c:	6838      	ldr	r0, [r7, #0]
 800152e:	f001 fc20 	bl	8002d72 <RobotSystem_SetRightSpeed>
	}

	Response_OK();
 8001532:	f7ff fed9 	bl	80012e8 <Response_OK>
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <Handle_GetMotorPosition>:

void Handle_GetMotorPosition(DecodedPacket_t *packet, RobotSystem *robot) {
 800153e:	b580      	push	{r7, lr}
 8001540:	b084      	sub	sp, #16
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
 8001546:	6039      	str	r1, [r7, #0]
	int16_t wheelPos[2];
	uint8_t data[4];

	RobotSystem_GetMotorPosition(robot, &wheelPos[0], &wheelPos[1]);
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	1c9a      	adds	r2, r3, #2
 800154e:	f107 030c 	add.w	r3, r7, #12
 8001552:	4619      	mov	r1, r3
 8001554:	6838      	ldr	r0, [r7, #0]
 8001556:	f001 fc23 	bl	8002da0 <RobotSystem_GetMotorPosition>

	int16_tToUint8_t(wheelPos, data);
 800155a:	f107 0208 	add.w	r2, r7, #8
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	4611      	mov	r1, r2
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fee5 	bl	8001334 <int16_tToUint8_t>

	SetResponse(COMMAND_GETMOTORPOSITION, sizeof(data), data);
 800156a:	f107 0308 	add.w	r3, r7, #8
 800156e:	461a      	mov	r2, r3
 8001570:	2104      	movs	r1, #4
 8001572:	f240 1081 	movw	r0, #385	@ 0x181
 8001576:	f7ff fe8b 	bl	8001290 <SetResponse>
}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <Handle_GetMotorSpeed>:

void Handle_GetMotorSpeed(DecodedPacket_t *packet, RobotSystem *robot) {
 8001582:	b580      	push	{r7, lr}
 8001584:	b084      	sub	sp, #16
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
 800158a:	6039      	str	r1, [r7, #0]
	int16_t speed[2];
	uint8_t data[4];

	RobotSystem_GetMotorSpeed(robot, &speed[0], &speed[1]);
 800158c:	f107 030c 	add.w	r3, r7, #12
 8001590:	1c9a      	adds	r2, r3, #2
 8001592:	f107 030c 	add.w	r3, r7, #12
 8001596:	4619      	mov	r1, r3
 8001598:	6838      	ldr	r0, [r7, #0]
 800159a:	f001 fc16 	bl	8002dca <RobotSystem_GetMotorSpeed>

	int16_tToUint8_t(speed, data);
 800159e:	f107 0208 	add.w	r2, r7, #8
 80015a2:	f107 030c 	add.w	r3, r7, #12
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff fec3 	bl	8001334 <int16_tToUint8_t>

	SetResponse(COMMAND_GETMOTORSPEED, sizeof(data), data);
 80015ae:	f107 0308 	add.w	r3, r7, #8
 80015b2:	461a      	mov	r2, r3
 80015b4:	2104      	movs	r1, #4
 80015b6:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 80015ba:	f7ff fe69 	bl	8001290 <SetResponse>
}
 80015be:	bf00      	nop
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <Handle_WakeUp>:

void Handle_WakeUp(DecodedPacket_t *packet, RobotSystem *robot) {
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
 80015ce:	6039      	str	r1, [r7, #0]
	SetResponse(COMMAND_READY, 0, NULL);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2100      	movs	r1, #0
 80015d4:	2001      	movs	r0, #1
 80015d6:	f7ff fe5b 	bl	8001290 <SetResponse>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <Handle_Ready>:

void Handle_Ready(DecodedPacket_t *packet, RobotSystem *robot) {
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
	SetResponse(COMMAND_READY, 0, NULL);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2100      	movs	r1, #0
 80015f0:	2001      	movs	r0, #1
 80015f2:	f7ff fe4d 	bl	8001290 <SetResponse>
}
 80015f6:	bf00      	nop
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}

080015fe <Handle_Shutdown>:

void Handle_Shutdown(DecodedPacket_t *packet, RobotSystem *robot) {
 80015fe:	b580      	push	{r7, lr}
 8001600:	b082      	sub	sp, #8
 8001602:	af00      	add	r7, sp, #0
 8001604:	6078      	str	r0, [r7, #4]
 8001606:	6039      	str	r1, [r7, #0]
	Response_OK();
 8001608:	f7ff fe6e 	bl	80012e8 <Response_OK>
}
 800160c:	bf00      	nop
 800160e:	3708      	adds	r7, #8
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <MX_DAC2_Init>:

DAC_HandleTypeDef hdac2;

/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b08c      	sub	sp, #48	@ 0x30
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800161a:	463b      	mov	r3, r7
 800161c:	2230      	movs	r2, #48	@ 0x30
 800161e:	2100      	movs	r1, #0
 8001620:	4618      	mov	r0, r3
 8001622:	f00a fc15 	bl	800be50 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001626:	4b16      	ldr	r3, [pc, #88]	@ (8001680 <MX_DAC2_Init+0x6c>)
 8001628:	4a16      	ldr	r2, [pc, #88]	@ (8001684 <MX_DAC2_Init+0x70>)
 800162a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800162c:	4814      	ldr	r0, [pc, #80]	@ (8001680 <MX_DAC2_Init+0x6c>)
 800162e:	f003 fd6c 	bl	800510a <HAL_DAC_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8001638:	f000 fb2d 	bl	8001c96 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800163c:	2302      	movs	r3, #2
 800163e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001648:	2300      	movs	r3, #0
 800164a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800164c:	2300      	movs	r3, #0
 800164e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001650:	2300      	movs	r3, #0
 8001652:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001658:	2301      	movs	r3, #1
 800165a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800165c:	2300      	movs	r3, #0
 800165e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001660:	463b      	mov	r3, r7
 8001662:	2200      	movs	r2, #0
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	@ (8001680 <MX_DAC2_Init+0x6c>)
 8001668:	f003 fe0c 	bl	8005284 <HAL_DAC_ConfigChannel>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 8001672:	f000 fb10 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	3730      	adds	r7, #48	@ 0x30
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	20000498 	.word	0x20000498
 8001684:	50000c00 	.word	0x50000c00

08001688 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	@ 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC2)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a15      	ldr	r2, [pc, #84]	@ (80016fc <HAL_DAC_MspInit+0x74>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d124      	bne.n	80016f4 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC2_MspInit 0 */

  /* USER CODE END DAC2_MspInit 0 */
    /* DAC2 clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 80016aa:	4b15      	ldr	r3, [pc, #84]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	4a14      	ldr	r2, [pc, #80]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016b6:	4b12      	ldr	r3, [pc, #72]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <HAL_DAC_MspInit+0x78>)
 80016d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016d2:	f003 0301 	and.w	r3, r3, #1
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = WHEEL_MOTOR_CURRENT_LIMIT_Pin;
 80016da:	2340      	movs	r3, #64	@ 0x40
 80016dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016de:	2303      	movs	r3, #3
 80016e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(WHEEL_MOTOR_CURRENT_LIMIT_GPIO_Port, &GPIO_InitStruct);
 80016e6:	f107 0314 	add.w	r3, r7, #20
 80016ea:	4619      	mov	r1, r3
 80016ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016f0:	f004 fe08 	bl	8006304 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80016f4:	bf00      	nop
 80016f6:	3728      	adds	r7, #40	@ 0x28
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	50000c00 	.word	0x50000c00
 8001700:	40021000 	.word	0x40021000

08001704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <MX_DMA_Init+0x50>)
 800170c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170e:	4a11      	ldr	r2, [pc, #68]	@ (8001754 <MX_DMA_Init+0x50>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	6493      	str	r3, [r2, #72]	@ 0x48
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <MX_DMA_Init+0x50>)
 8001718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <MX_DMA_Init+0x50>)
 8001724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001726:	4a0b      	ldr	r2, [pc, #44]	@ (8001754 <MX_DMA_Init+0x50>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6493      	str	r3, [r2, #72]	@ 0x48
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <MX_DMA_Init+0x50>)
 8001730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	603b      	str	r3, [r7, #0]
 8001738:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	200b      	movs	r0, #11
 8001740:	f003 fcaf 	bl	80050a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001744:	200b      	movs	r0, #11
 8001746:	f003 fcc6 	bl	80050d6 <HAL_NVIC_EnableIRQ>

}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800175c:	4b1f      	ldr	r3, [pc, #124]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 800175e:	4a20      	ldr	r2, [pc, #128]	@ (80017e0 <MX_FDCAN1_Init+0x88>)
 8001760:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8001762:	4b1e      	ldr	r3, [pc, #120]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001764:	2200      	movs	r2, #0
 8001766:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001768:	4b1c      	ldr	r3, [pc, #112]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 800176a:	2200      	movs	r2, #0
 800176c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800176e:	4b1b      	ldr	r3, [pc, #108]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001770:	2200      	movs	r2, #0
 8001772:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001774:	4b19      	ldr	r3, [pc, #100]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001776:	2200      	movs	r2, #0
 8001778:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800177a:	4b18      	ldr	r3, [pc, #96]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 800177c:	2200      	movs	r2, #0
 800177e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001780:	4b16      	ldr	r3, [pc, #88]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001782:	2200      	movs	r2, #0
 8001784:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8001786:	4b15      	ldr	r3, [pc, #84]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001788:	2201      	movs	r2, #1
 800178a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 800178c:	4b13      	ldr	r3, [pc, #76]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 800178e:	2201      	movs	r2, #1
 8001790:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 8;
 8001792:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 8001794:	2208      	movs	r2, #8
 8001796:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8001798:	4b10      	ldr	r3, [pc, #64]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 800179a:	2208      	movs	r2, #8
 800179c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800179e:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017a0:	2201      	movs	r2, #1
 80017a2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80017a4:	4b0d      	ldr	r3, [pc, #52]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017a6:	2201      	movs	r2, #1
 80017a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80017aa:	4b0c      	ldr	r3, [pc, #48]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017ac:	2201      	movs	r2, #1
 80017ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80017b0:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80017bc:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017be:	2200      	movs	r2, #0
 80017c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80017c2:	4b06      	ldr	r3, [pc, #24]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80017c8:	4804      	ldr	r0, [pc, #16]	@ (80017dc <MX_FDCAN1_Init+0x84>)
 80017ca:	f004 fa47 	bl	8005c5c <HAL_FDCAN_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80017d4:	f000 fa5f 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80017d8:	bf00      	nop
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200004ac 	.word	0x200004ac
 80017e0:	40006400 	.word	0x40006400

080017e4 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b09e      	sub	sp, #120	@ 0x78
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017fc:	f107 0310 	add.w	r3, r7, #16
 8001800:	2254      	movs	r2, #84	@ 0x54
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f00a fb23 	bl	800be50 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a23      	ldr	r2, [pc, #140]	@ (800189c <HAL_FDCAN_MspInit+0xb8>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d13f      	bne.n	8001894 <HAL_FDCAN_MspInit+0xb0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001814:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001818:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800181a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800181e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001820:	f107 0310 	add.w	r3, r7, #16
 8001824:	4618      	mov	r0, r3
 8001826:	f005 fd15 	bl	8007254 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001830:	f000 fa31 	bl	8001c96 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001834:	4b1a      	ldr	r3, [pc, #104]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 8001836:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001838:	4a19      	ldr	r2, [pc, #100]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 800183a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800183e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001840:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 8001842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001844:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800184c:	4b14      	ldr	r3, [pc, #80]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	4a13      	ldr	r2, [pc, #76]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 8001852:	f043 0308 	orr.w	r3, r3, #8
 8001856:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001858:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <HAL_FDCAN_MspInit+0xbc>)
 800185a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185c:	f003 0308 	and.w	r3, r3, #8
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001864:	2303      	movs	r3, #3
 8001866:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001870:	2300      	movs	r3, #0
 8001872:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001874:	2309      	movs	r3, #9
 8001876:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001878:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800187c:	4619      	mov	r1, r3
 800187e:	4809      	ldr	r0, [pc, #36]	@ (80018a4 <HAL_FDCAN_MspInit+0xc0>)
 8001880:	f004 fd40 	bl	8006304 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001884:	2200      	movs	r2, #0
 8001886:	2100      	movs	r1, #0
 8001888:	2015      	movs	r0, #21
 800188a:	f003 fc0a 	bl	80050a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800188e:	2015      	movs	r0, #21
 8001890:	f003 fc21 	bl	80050d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8001894:	bf00      	nop
 8001896:	3778      	adds	r7, #120	@ 0x78
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40006400 	.word	0x40006400
 80018a0:	40021000 	.word	0x40021000
 80018a4:	48000c00 	.word	0x48000c00

080018a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08c      	sub	sp, #48	@ 0x30
 80018ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	605a      	str	r2, [r3, #4]
 80018b8:	609a      	str	r2, [r3, #8]
 80018ba:	60da      	str	r2, [r3, #12]
 80018bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018be:	4b7a      	ldr	r3, [pc, #488]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018c2:	4a79      	ldr	r2, [pc, #484]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018ca:	4b77      	ldr	r3, [pc, #476]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	61bb      	str	r3, [r7, #24]
 80018d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018d6:	4b74      	ldr	r3, [pc, #464]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018da:	4a73      	ldr	r2, [pc, #460]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018dc:	f043 0320 	orr.w	r3, r3, #32
 80018e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e2:	4b71      	ldr	r3, [pc, #452]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e6:	f003 0320 	and.w	r3, r3, #32
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ee:	4b6e      	ldr	r3, [pc, #440]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f2:	4a6d      	ldr	r2, [pc, #436]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018fa:	4b6b      	ldr	r3, [pc, #428]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 80018fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	613b      	str	r3, [r7, #16]
 8001904:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001906:	4b68      	ldr	r3, [pc, #416]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190a:	4a67      	ldr	r2, [pc, #412]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 800190c:	f043 0302 	orr.w	r3, r3, #2
 8001910:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001912:	4b65      	ldr	r3, [pc, #404]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	60fb      	str	r3, [r7, #12]
 800191c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800191e:	4b62      	ldr	r3, [pc, #392]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001922:	4a61      	ldr	r2, [pc, #388]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001924:	f043 0310 	orr.w	r3, r3, #16
 8001928:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192a:	4b5f      	ldr	r3, [pc, #380]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 800192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192e:	f003 0310 	and.w	r3, r3, #16
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001936:	4b5c      	ldr	r3, [pc, #368]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001938:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193a:	4a5b      	ldr	r2, [pc, #364]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 800193c:	f043 0308 	orr.w	r3, r3, #8
 8001940:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001942:	4b59      	ldr	r3, [pc, #356]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001946:	f003 0308 	and.w	r3, r3, #8
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800194e:	4b56      	ldr	r3, [pc, #344]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001952:	4a55      	ldr	r2, [pc, #340]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 8001954:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001958:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195a:	4b53      	ldr	r3, [pc, #332]	@ (8001aa8 <MX_GPIO_Init+0x200>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800195e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001962:	603b      	str	r3, [r7, #0]
 8001964:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, nAUX2_EN_Pin|LED_A_INT_Pin, GPIO_PIN_RESET);
 8001966:	2200      	movs	r2, #0
 8001968:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 800196c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001970:	f004 fe62 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, nDEBUG_LED2_Pin|nDEBUG_LED1_Pin, GPIO_PIN_RESET);
 8001974:	2200      	movs	r2, #0
 8001976:	f44f 4190 	mov.w	r1, #18432	@ 0x4800
 800197a:	484c      	ldr	r0, [pc, #304]	@ (8001aac <MX_GPIO_Init+0x204>)
 800197c:	f004 fe5c 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUX2_OUTPUT_GPIO_Port, AUX2_OUTPUT_Pin, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001986:	484a      	ldr	r0, [pc, #296]	@ (8001ab0 <MX_GPIO_Init+0x208>)
 8001988:	f004 fe56 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nCS_MCM_GYRO_SPI_GPIO_Port, nCS_MCM_GYRO_SPI_Pin, GPIO_PIN_SET);
 800198c:	2201      	movs	r2, #1
 800198e:	2102      	movs	r1, #2
 8001990:	4848      	ldr	r0, [pc, #288]	@ (8001ab4 <MX_GPIO_Init+0x20c>)
 8001992:	f004 fe51 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MCM_KILL_Pin|nCAN_STBY_Pin, GPIO_PIN_RESET);
 8001996:	2200      	movs	r2, #0
 8001998:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800199c:	4845      	ldr	r0, [pc, #276]	@ (8001ab4 <MX_GPIO_Init+0x20c>)
 800199e:	f004 fe4b 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nWHEEL_MOTOR_SHDN_GPIO_Port, nWHEEL_MOTOR_SHDN_Pin, GPIO_PIN_SET);
 80019a2:	2201      	movs	r2, #1
 80019a4:	2102      	movs	r1, #2
 80019a6:	4844      	ldr	r0, [pc, #272]	@ (8001ab8 <MX_GPIO_Init+0x210>)
 80019a8:	f004 fe46 	bl	8006638 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = nAUX2_EN_Pin|LED_A_INT_Pin;
 80019ac:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 80019b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b2:	2301      	movs	r3, #1
 80019b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	4619      	mov	r1, r3
 80019c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019c8:	f004 fc9c 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = nDEBUG_LED2_Pin|nDEBUG_LED1_Pin;
 80019cc:	f44f 4390 	mov.w	r3, #18432	@ 0x4800
 80019d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019da:	2300      	movs	r3, #0
 80019dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80019de:	f107 031c 	add.w	r3, r7, #28
 80019e2:	4619      	mov	r1, r3
 80019e4:	4831      	ldr	r0, [pc, #196]	@ (8001aac <MX_GPIO_Init+0x204>)
 80019e6:	f004 fc8d 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nRMC_CURRFAULT_Pin;
 80019ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f4:	2300      	movs	r3, #0
 80019f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(nRMC_CURRFAULT_GPIO_Port, &GPIO_InitStruct);
 80019f8:	f107 031c 	add.w	r3, r7, #28
 80019fc:	4619      	mov	r1, r3
 80019fe:	482f      	ldr	r0, [pc, #188]	@ (8001abc <MX_GPIO_Init+0x214>)
 8001a00:	f004 fc80 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = V_3V3_DIAG_Pin|V_5V_DIAG_Pin|nLMC_CURRFAULT_Pin;
 8001a04:	f44f 7341 	mov.w	r3, #772	@ 0x304
 8001a08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a12:	f107 031c 	add.w	r3, r7, #28
 8001a16:	4619      	mov	r1, r3
 8001a18:	4825      	ldr	r0, [pc, #148]	@ (8001ab0 <MX_GPIO_Init+0x208>)
 8001a1a:	f004 fc73 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AUX2_OUTPUT_Pin;
 8001a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a24:	2301      	movs	r3, #1
 8001a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUX2_OUTPUT_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f107 031c 	add.w	r3, r7, #28
 8001a34:	4619      	mov	r1, r3
 8001a36:	481e      	ldr	r0, [pc, #120]	@ (8001ab0 <MX_GPIO_Init+0x208>)
 8001a38:	f004 fc64 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_INT_Pin;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a40:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACC_INT_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4818      	ldr	r0, [pc, #96]	@ (8001ab4 <MX_GPIO_Init+0x20c>)
 8001a52:	f004 fc57 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = nCS_MCM_GYRO_SPI_Pin|MCM_KILL_Pin|nCAN_STBY_Pin;
 8001a56:	f240 2382 	movw	r3, #642	@ 0x282
 8001a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a64:	2300      	movs	r3, #0
 8001a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a68:	f107 031c 	add.w	r3, r7, #28
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4811      	ldr	r0, [pc, #68]	@ (8001ab4 <MX_GPIO_Init+0x20c>)
 8001a70:	f004 fc48 	bl	8006304 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = nWHEEL_MOTOR_SHDN_Pin;
 8001a74:	2302      	movs	r3, #2
 8001a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(nWHEEL_MOTOR_SHDN_GPIO_Port, &GPIO_InitStruct);
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	4619      	mov	r1, r3
 8001a8a:	480b      	ldr	r0, [pc, #44]	@ (8001ab8 <MX_GPIO_Init+0x210>)
 8001a8c:	f004 fc3a 	bl	8006304 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8001a90:	2200      	movs	r2, #0
 8001a92:	2101      	movs	r1, #1
 8001a94:	2006      	movs	r0, #6
 8001a96:	f003 fb04 	bl	80050a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001a9a:	2006      	movs	r0, #6
 8001a9c:	f003 fb1b 	bl	80050d6 <HAL_NVIC_EnableIRQ>

}
 8001aa0:	bf00      	nop
 8001aa2:	3730      	adds	r7, #48	@ 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	48001400 	.word	0x48001400
 8001ab0:	48000c00 	.word	0x48000c00
 8001ab4:	48001800 	.word	0x48001800
 8001ab8:	48001000 	.word	0x48001000
 8001abc:	48000400 	.word	0x48000400

08001ac0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac0:	b590      	push	{r4, r7, lr}
 8001ac2:	b0e3      	sub	sp, #396	@ 0x18c
 8001ac4:	af5e      	add	r7, sp, #376	@ 0x178
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ac6:	f002 f87e 	bl	8003bc6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aca:	f000 f85d 	bl	8001b88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ace:	f7ff feeb 	bl	80018a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ad2:	f7ff fe17 	bl	8001704 <MX_DMA_Init>
  MX_ADC3_Init();
 8001ad6:	f7ff fa8d 	bl	8000ff4 <MX_ADC3_Init>
  MX_DAC2_Init();
 8001ada:	f7ff fd9b 	bl	8001614 <MX_DAC2_Init>
  MX_USART2_UART_Init();
 8001ade:	f001 ff6d 	bl	80039bc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001ae2:	f001 fa1b 	bl	8002f1c <MX_SPI1_Init>
  MX_ADC1_Init();
 8001ae6:	f7ff fa0d 	bl	8000f04 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001aea:	f001 fb37 	bl	800315c <MX_TIM1_Init>
  MX_TIM8_Init();
 8001aee:	f001 fd0b 	bl	8003508 <MX_TIM8_Init>
  MX_TIM2_Init();
 8001af2:	f001 fbfb 	bl	80032ec <MX_TIM2_Init>
  MX_TIM5_Init();
 8001af6:	f001 fc7f 	bl	80033f8 <MX_TIM5_Init>
  MX_FDCAN1_Init();
 8001afa:	f7ff fe2d 	bl	8001758 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  IMU_Init(&imu);
 8001afe:	481c      	ldr	r0, [pc, #112]	@ (8001b70 <main+0xb0>)
 8001b00:	f7ff f8f8 	bl	8000cf4 <IMU_Init>
  RobotSystem_Init(&robot, leftWheel, rightWheel);
 8001b04:	4c1b      	ldr	r4, [pc, #108]	@ (8001b74 <main+0xb4>)
 8001b06:	4a1c      	ldr	r2, [pc, #112]	@ (8001b78 <main+0xb8>)
 8001b08:	ab2e      	add	r3, sp, #184	@ 0xb8
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	22c0      	movs	r2, #192	@ 0xc0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f00a f9ca 	bl	800bea8 <memcpy>
 8001b14:	4668      	mov	r0, sp
 8001b16:	f104 0308 	add.w	r3, r4, #8
 8001b1a:	22b8      	movs	r2, #184	@ 0xb8
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	f00a f9c3 	bl	800bea8 <memcpy>
 8001b22:	e894 000c 	ldmia.w	r4, {r2, r3}
 8001b26:	4815      	ldr	r0, [pc, #84]	@ (8001b7c <main+0xbc>)
 8001b28:	f001 f8ae 	bl	8002c88 <RobotSystem_Init>
  Comm_Init(&serial, COMM_UART, &huart2);
 8001b2c:	4a14      	ldr	r2, [pc, #80]	@ (8001b80 <main+0xc0>)
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4814      	ldr	r0, [pc, #80]	@ (8001b84 <main+0xc4>)
 8001b32:	f7fe fecd 	bl	80008d0 <Comm_Init>
  HAL_Delay(250);
 8001b36:	20fa      	movs	r0, #250	@ 0xfa
 8001b38:	f002 f8b6 	bl	8003ca8 <HAL_Delay>
  DecodedPacket_t readyPacket = {
 8001b3c:	463b      	mov	r3, r7
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	819a      	strh	r2, [r3, #12]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	803b      	strh	r3, [r7, #0]
		  .command = COMMAND_READY,
		  .length = 0,
		  .invalid = false
  };
  Comm_Send(&serial, &readyPacket);
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4619      	mov	r1, r3
 8001b50:	480c      	ldr	r0, [pc, #48]	@ (8001b84 <main+0xc4>)
 8001b52:	f7fe ff1f 	bl	8000994 <Comm_Send>


  while (1)
  {

	  Comm_Process(&serial);
 8001b56:	480b      	ldr	r0, [pc, #44]	@ (8001b84 <main+0xc4>)
 8001b58:	f7fe ff48 	bl	80009ec <Comm_Process>
	  RobotSystem_Calculate(&robot);
 8001b5c:	4807      	ldr	r0, [pc, #28]	@ (8001b7c <main+0xbc>)
 8001b5e:	f001 f949 	bl	8002df4 <RobotSystem_Calculate>

	  CommandHandler_ProcessCommand(&serial, &robot);
 8001b62:	4906      	ldr	r1, [pc, #24]	@ (8001b7c <main+0xbc>)
 8001b64:	4807      	ldr	r0, [pc, #28]	@ (8001b84 <main+0xc4>)
 8001b66:	f7ff fc17 	bl	8001398 <CommandHandler_ProcessCommand>
	  Comm_Process(&serial);
 8001b6a:	bf00      	nop
 8001b6c:	e7f3      	b.n	8001b56 <main+0x96>
 8001b6e:	bf00      	nop
 8001b70:	20000050 	.word	0x20000050
 8001b74:	200002c0 	.word	0x200002c0
 8001b78:	20000200 	.word	0x20000200
 8001b7c:	20000070 	.word	0x20000070
 8001b80:	2000079c 	.word	0x2000079c
 8001b84:	20000510 	.word	0x20000510

08001b88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b094      	sub	sp, #80	@ 0x50
 8001b8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b8e:	f107 0318 	add.w	r3, r7, #24
 8001b92:	2238      	movs	r2, #56	@ 0x38
 8001b94:	2100      	movs	r1, #0
 8001b96:	4618      	mov	r0, r3
 8001b98:	f00a f95a 	bl	800be50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	605a      	str	r2, [r3, #4]
 8001ba4:	609a      	str	r2, [r3, #8]
 8001ba6:	60da      	str	r2, [r3, #12]
 8001ba8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001baa:	2000      	movs	r0, #0
 8001bac:	f004 fd74 	bl	8006698 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bb0:	2302      	movs	r3, #2
 8001bb2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bba:	2340      	movs	r3, #64	@ 0x40
 8001bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001bc6:	2304      	movs	r3, #4
 8001bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001bca:	2355      	movs	r3, #85	@ 0x55
 8001bcc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bce:	2302      	movs	r3, #2
 8001bd0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bda:	f107 0318 	add.w	r3, r7, #24
 8001bde:	4618      	mov	r0, r3
 8001be0:	f004 fe0e 	bl	8006800 <HAL_RCC_OscConfig>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001bea:	f000 f854 	bl	8001c96 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bee:	230f      	movs	r3, #15
 8001bf0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c02:	1d3b      	adds	r3, r7, #4
 8001c04:	2104      	movs	r1, #4
 8001c06:	4618      	mov	r0, r3
 8001c08:	f005 f90c 	bl	8006e24 <HAL_RCC_ClockConfig>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d001      	beq.n	8001c16 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001c12:	f000 f840 	bl	8001c96 <Error_Handler>
  }
}
 8001c16:	bf00      	nop
 8001c18:	3750      	adds	r7, #80	@ 0x50
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	RobotSystem_InterruptHandler(&robot, htim);
 8001c28:	6879      	ldr	r1, [r7, #4]
 8001c2a:	4803      	ldr	r0, [pc, #12]	@ (8001c38 <HAL_TIM_IC_CaptureCallback+0x18>)
 8001c2c:	f001 f8f3 	bl	8002e16 <RobotSystem_InterruptHandler>
}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	20000070 	.word	0x20000070

08001c3c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4603      	mov	r3, r0
 8001c44:	80fb      	strh	r3, [r7, #6]
	IMU_InterruptHandler(&imu, GPIO_Pin);
 8001c46:	88fb      	ldrh	r3, [r7, #6]
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4803      	ldr	r0, [pc, #12]	@ (8001c58 <HAL_GPIO_EXTI_Callback+0x1c>)
 8001c4c:	f7ff f946 	bl	8000edc <IMU_InterruptHandler>

}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000050 	.word	0x20000050

08001c5c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	807b      	strh	r3, [r7, #2]
	Comm_Receive(&serial, 0, size);
 8001c68:	887b      	ldrh	r3, [r7, #2]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4803      	ldr	r0, [pc, #12]	@ (8001c7c <HAL_UARTEx_RxEventCallback+0x20>)
 8001c70:	f7fe fea9 	bl	80009c6 <Comm_Receive>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	20000510 	.word	0x20000510

08001c80 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b083      	sub	sp, #12
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
 8001c88:	6039      	str	r1, [r7, #0]
//    {
//      /* Notification Error */
//      Error_Handler();
//    }
//  }
}
 8001c8a:	bf00      	nop
 8001c8c:	370c      	adds	r7, #12
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr

08001c96 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c9a:	b672      	cpsid	i
}
 8001c9c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c9e:	bf00      	nop
 8001ca0:	e7fd      	b.n	8001c9e <Error_Handler+0x8>

08001ca2 <Motor_Init>:
 */

#include "motor_control.h"

// Initialize a motor
void Motor_Init(Motor *motor) {
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
    // Example: Initialize GPIOs or timers for the motor
	motor->pid.hallCount = 0;
 8001caa:	6879      	ldr	r1, [r7, #4]
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
	motor->pid.lastHallCount = 0;
 8001cb8:	6879      	ldr	r1, [r7, #4]
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	f04f 0300 	mov.w	r3, #0
 8001cc2:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68
	motor->pid.set_speed = 0;
 8001cc6:	6879      	ldr	r1, [r7, #4]
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	f04f 0300 	mov.w	r3, #0
 8001cd0:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
	motor->pid.integral = 0;
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	f04f 0200 	mov.w	r2, #0
 8001cda:	f04f 0300 	mov.w	r3, #0
 8001cde:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
	motor->pid.previousError = 0;
 8001ce2:	6879      	ldr	r1, [r7, #4]
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98
	motor->pid.previousFilter = 0;
 8001cf0:	6879      	ldr	r1, [r7, #4]
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	f04f 0300 	mov.w	r3, #0
 8001cfa:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
	motor->pid.lastUpdateTime = 0;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	2200      	movs	r2, #0
 8001d02:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	motor->pid.lastPwmVal = 0;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	motor->pid.lastHallTime = 0;
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	2200      	movs	r2, #0
 8001d12:	671a      	str	r2, [r3, #112]	@ 0x70
	motor->pid.totalHallTime = 0;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2200      	movs	r2, #0
 8001d18:	675a      	str	r2, [r3, #116]	@ 0x74
	motor->pid.pwmVal = 0;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	motor->pid.filterGain = DER_FILTER_GAIN;
 8001d22:	6879      	ldr	r1, [r7, #4]
 8001d24:	f04f 0250 	mov.w	r2, #80	@ 0x50
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	e9c1 232a 	strd	r2, r3, [r1, #168]	@ 0xa8
	motor->pid.maxIntegral = MAX_INTEGRAL_VAL;
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	e9c1 2324 	strd	r2, r3, [r1, #144]	@ 0x90


	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall1_Channel);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	881b      	ldrh	r3, [r3, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4610      	mov	r0, r2
 8001d4a:	f006 fd3d 	bl	80087c8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall2_Channel);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	885b      	ldrh	r3, [r3, #2]
 8001d56:	4619      	mov	r1, r3
 8001d58:	4610      	mov	r0, r2
 8001d5a:	f006 fd35 	bl	80087c8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(motor->HallTimer, motor->Hall3_Channel);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	889b      	ldrh	r3, [r3, #4]
 8001d66:	4619      	mov	r1, r3
 8001d68:	4610      	mov	r0, r2
 8001d6a:	f006 fd2d 	bl	80087c8 <HAL_TIM_IC_Start_IT>

	Motor_Stop(motor);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f961 	bl	8002036 <Motor_Stop>
	ReadHallSensors(motor);
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	f000 fea4 	bl	8002ac2 <ReadHallSensors>
}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <Motor_SetSpeed>:

// Set the speed of a motor
void Motor_SetSpeed(Motor *motor, int64_t target_speed) {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	e9c7 2300 	strd	r2, r3, [r7]

	if (target_speed == motor->target_speed) return;
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8001d96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d9a:	4299      	cmp	r1, r3
 8001d9c:	bf08      	it	eq
 8001d9e:	4290      	cmpeq	r0, r2
 8001da0:	d036      	beq.n	8001e10 <Motor_SetSpeed+0x8c>

	if (target_speed > MAX_MOTOR_SPEED) target_speed = MAX_MOTOR_SPEED;
 8001da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001da6:	f641 7141 	movw	r1, #8001	@ 0x1f41
 8001daa:	428a      	cmp	r2, r1
 8001dac:	f173 0300 	sbcs.w	r3, r3, #0
 8001db0:	db05      	blt.n	8001dbe <Motor_SetSpeed+0x3a>
 8001db2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e9c7 2300 	strd	r2, r3, [r7]
	if (target_speed < -MAX_MOTOR_SPEED) target_speed = -MAX_MOTOR_SPEED;
 8001dbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dc2:	f512 5ffa 	cmn.w	r2, #8000	@ 0x1f40
 8001dc6:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001dca:	da04      	bge.n	8001dd6 <Motor_SetSpeed+0x52>
 8001dcc:	4a12      	ldr	r2, [pc, #72]	@ (8001e18 <Motor_SetSpeed+0x94>)
 8001dce:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd2:	e9c7 2300 	strd	r2, r3, [r7]
	if (target_speed > -MIN_MOTOR_SPEED && target_speed < MIN_MOTOR_SPEED)
 8001dd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001dda:	4910      	ldr	r1, [pc, #64]	@ (8001e1c <Motor_SetSpeed+0x98>)
 8001ddc:	428a      	cmp	r2, r1
 8001dde:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8001de2:	db0c      	blt.n	8001dfe <Motor_SetSpeed+0x7a>
 8001de4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001de8:	f5b2 7f7a 	cmp.w	r2, #1000	@ 0x3e8
 8001dec:	f173 0300 	sbcs.w	r3, r3, #0
 8001df0:	da05      	bge.n	8001dfe <Motor_SetSpeed+0x7a>
			target_speed = 0;
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	f04f 0300 	mov.w	r3, #0
 8001dfa:	e9c7 2300 	strd	r2, r3, [r7]

	//motor->pid.integral = 0;
	//motor->pid.previousError = 0;

	motor->target_speed = target_speed;
 8001dfe:	68f9      	ldr	r1, [r7, #12]
 8001e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e04:	e9c1 2312 	strd	r2, r3, [r1, #72]	@ 0x48

	Motor_Calculate(motor);
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f000 f935 	bl	8002078 <Motor_Calculate>
 8001e0e:	e000      	b.n	8001e12 <Motor_SetSpeed+0x8e>
	if (target_speed == motor->target_speed) return;
 8001e10:	bf00      	nop
}
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	ffffe0c0 	.word	0xffffe0c0
 8001e1c:	fffffc19 	.word	0xfffffc19

08001e20 <Motor_SetPwm>:


void Motor_SetPwm(Motor *motor, int16_t duty_cycle) {
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	807b      	strh	r3, [r7, #2]

	if(duty_cycle > PWM_MAX_VAL) duty_cycle = PWM_MAX_VAL;
 8001e2c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e30:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e34:	dd03      	ble.n	8001e3e <Motor_SetPwm+0x1e>
 8001e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3a:	807b      	strh	r3, [r7, #2]
 8001e3c:	e005      	b.n	8001e4a <Motor_SetPwm+0x2a>
	else if(duty_cycle < 0) duty_cycle = 0;
 8001e3e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	da01      	bge.n	8001e4a <Motor_SetPwm+0x2a>
 8001e46:	2300      	movs	r3, #0
 8001e48:	807b      	strh	r3, [r7, #2]

	motor->pid.pwmVal = duty_cycle;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	887a      	ldrh	r2, [r7, #2]
 8001e4e:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80

	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_A_IDX], motor->pid.pwmVal);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d107      	bne.n	8001e6a <Motor_SetPwm+0x4a>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e68:	e03b      	b.n	8001ee2 <Motor_SetPwm+0xc2>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d108      	bne.n	8001e84 <Motor_SetPwm+0x64>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e82:	e02e      	b.n	8001ee2 <Motor_SetPwm+0xc2>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001e88:	2b08      	cmp	r3, #8
 8001e8a:	d108      	bne.n	8001e9e <Motor_SetPwm+0x7e>
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001e9c:	e021      	b.n	8001ee2 <Motor_SetPwm+0xc2>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001ea2:	2b0c      	cmp	r3, #12
 8001ea4:	d108      	bne.n	8001eb8 <Motor_SetPwm+0x98>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb0:	681a      	ldr	r2, [r3, #0]
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb6:	e014      	b.n	8001ee2 <Motor_SetPwm+0xc2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8001ebc:	2b10      	cmp	r3, #16
 8001ebe:	d108      	bne.n	8001ed2 <Motor_SetPwm+0xb2>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ed0:	e007      	b.n	8001ee2 <Motor_SetPwm+0xc2>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	460b      	mov	r3, r1
 8001ee0:	64d3      	str	r3, [r2, #76]	@ 0x4c
	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_B_IDX], motor->pid.pwmVal);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d107      	bne.n	8001efa <Motor_SetPwm+0xda>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ef8:	e03b      	b.n	8001f72 <Motor_SetPwm+0x152>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	d108      	bne.n	8001f14 <Motor_SetPwm+0xf4>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	460b      	mov	r3, r1
 8001f10:	6393      	str	r3, [r2, #56]	@ 0x38
 8001f12:	e02e      	b.n	8001f72 <Motor_SetPwm+0x152>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f18:	2b08      	cmp	r3, #8
 8001f1a:	d108      	bne.n	8001f2e <Motor_SetPwm+0x10e>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001f2c:	e021      	b.n	8001f72 <Motor_SetPwm+0x152>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f32:	2b0c      	cmp	r3, #12
 8001f34:	d108      	bne.n	8001f48 <Motor_SetPwm+0x128>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	460b      	mov	r3, r1
 8001f44:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f46:	e014      	b.n	8001f72 <Motor_SetPwm+0x152>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001f4c:	2b10      	cmp	r3, #16
 8001f4e:	d108      	bne.n	8001f62 <Motor_SetPwm+0x142>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f60:	e007      	b.n	8001f72 <Motor_SetPwm+0x152>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6c:	681a      	ldr	r2, [r3, #0]
 8001f6e:	460b      	mov	r3, r1
 8001f70:	64d3      	str	r3, [r2, #76]	@ 0x4c
	__HAL_TIM_SET_COMPARE(motor->Timer, motor->phaseChannel[PHASE_C_IDX], motor->pid.pwmVal);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d107      	bne.n	8001f8a <Motor_SetPwm+0x16a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f88:	e03b      	b.n	8002002 <Motor_SetPwm+0x1e2>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001f8e:	2b04      	cmp	r3, #4
 8001f90:	d108      	bne.n	8001fa4 <Motor_SetPwm+0x184>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	6393      	str	r3, [r2, #56]	@ 0x38
 8001fa2:	e02e      	b.n	8002002 <Motor_SetPwm+0x1e2>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001fa8:	2b08      	cmp	r3, #8
 8001faa:	d108      	bne.n	8001fbe <Motor_SetPwm+0x19e>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	460b      	mov	r3, r1
 8001fba:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001fbc:	e021      	b.n	8002002 <Motor_SetPwm+0x1e2>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001fc2:	2b0c      	cmp	r3, #12
 8001fc4:	d108      	bne.n	8001fd8 <Motor_SetPwm+0x1b8>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fd6:	e014      	b.n	8002002 <Motor_SetPwm+0x1e2>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001fdc:	2b10      	cmp	r3, #16
 8001fde:	d108      	bne.n	8001ff2 <Motor_SetPwm+0x1d2>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	460b      	mov	r3, r1
 8001fee:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ff0:	e007      	b.n	8002002 <Motor_SetPwm+0x1e2>
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	f9b3 1080 	ldrsh.w	r1, [r3, #128]	@ 0x80
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	460b      	mov	r3, r1
 8002000:	64d3      	str	r3, [r2, #76]	@ 0x4c

	if(motor->pid.lastPwmVal == 0 && motor->pid.lastPwmVal != motor->pid.pwmVal)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	@ 0x82
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10a      	bne.n	8002022 <Motor_SetPwm+0x202>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f9b3 2082 	ldrsh.w	r2, [r3, #130]	@ 0x82
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 8002018:	429a      	cmp	r2, r3
 800201a:	d002      	beq.n	8002022 <Motor_SetPwm+0x202>
		Motor_Update(motor);
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f000 fc35 	bl	800288c <Motor_Update>
	motor->pid.lastPwmVal = motor->pid.pwmVal;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f9b3 2080 	ldrsh.w	r2, [r3, #128]	@ 0x80
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82

}
 800202e:	bf00      	nop
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}

08002036 <Motor_Stop>:

// Stop a motor
void Motor_Stop(Motor *motor) {
 8002036:	b580      	push	{r7, lr}
 8002038:	b082      	sub	sp, #8
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
    // Set speed to zero to stop the motor
    Motor_SetSpeed(motor, 0);
 800203e:	f04f 0200 	mov.w	r2, #0
 8002042:	f04f 0300 	mov.w	r3, #0
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff fe9c 	bl	8001d84 <Motor_SetSpeed>
    SetPhase(motor, PHASE_A_IDX, false, false);
 800204c:	2300      	movs	r3, #0
 800204e:	2200      	movs	r2, #0
 8002050:	2100      	movs	r1, #0
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 fce0 	bl	8002a18 <SetPhase>
    SetPhase(motor, PHASE_B_IDX, false, false);
 8002058:	2300      	movs	r3, #0
 800205a:	2200      	movs	r2, #0
 800205c:	2101      	movs	r1, #1
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 fcda 	bl	8002a18 <SetPhase>
    SetPhase(motor, PHASE_C_IDX, false, false);
 8002064:	2300      	movs	r3, #0
 8002066:	2200      	movs	r2, #0
 8002068:	2102      	movs	r1, #2
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 fcd4 	bl	8002a18 <SetPhase>
}
 8002070:	bf00      	nop
 8002072:	3708      	adds	r7, #8
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <Motor_Calculate>:

void Motor_Calculate(Motor *motor) {
 8002078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800207c:	b0d7      	sub	sp, #348	@ 0x15c
 800207e:	af00      	add	r7, sp, #0
 8002080:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
	uint32_t currentTime = HAL_GetTick(); // Get the current time in milliseconds
 8002084:	f001 fe04 	bl	8003c90 <HAL_GetTick>
 8002088:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

	// Update PID every certain time cycle
	if ((currentTime - motor->pid.lastUpdateTime) >= PID_CALC_TIMING) {
 800208c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002090:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002094:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8002098:	1a9b      	subs	r3, r3, r2
 800209a:	2b13      	cmp	r3, #19
 800209c:	f240 83eb 	bls.w	8002876 <Motor_Calculate+0x7fe>

		CalculateDistance(motor);
 80020a0:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80020a4:	f000 fd9a 	bl	8002bdc <CalculateDistance>
		if(motor->pid.set_speed > motor->target_speed) {
 80020a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020ac:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 80020b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020b4:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80020b8:	4282      	cmp	r2, r0
 80020ba:	418b      	sbcs	r3, r1
 80020bc:	da78      	bge.n	80021b0 <Motor_Calculate+0x138>
			if(motor->pid.set_speed > 0 && motor->pid.set_speed - motor->acceleration < 0 && motor->target_speed < 0) {
 80020be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020c2:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80020c6:	2a01      	cmp	r2, #1
 80020c8:	f173 0300 	sbcs.w	r3, r3, #0
 80020cc:	db35      	blt.n	800213a <Motor_Calculate+0xc2>
 80020ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020d2:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 80020d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020da:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80020de:	1a84      	subs	r4, r0, r2
 80020e0:	f8c7 40f0 	str.w	r4, [r7, #240]	@ 0xf0
 80020e4:	eb61 0303 	sbc.w	r3, r1, r3
 80020e8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80020ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	da22      	bge.n	800213a <Motor_Calculate+0xc2>
 80020f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020f8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	da1c      	bge.n	800213a <Motor_Calculate+0xc2>
				if(motor->current_speed > motor->pid.set_speed + motor->acceleration) {
 8002100:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002104:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 8002108:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800210c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8002110:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002114:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002118:	eb10 0802 	adds.w	r8, r0, r2
 800211c:	eb41 0903 	adc.w	r9, r1, r3
 8002120:	45a0      	cmp	r8, r4
 8002122:	eb79 0305 	sbcs.w	r3, r9, r5
 8002126:	db3a      	blt.n	800219e <Motor_Calculate+0x126>
					//waiting for the system to slow down enough to change directions
				}
				else {
					motor->pid.set_speed = 0;
 8002128:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
				if(motor->current_speed > motor->pid.set_speed + motor->acceleration) {
 8002138:	e031      	b.n	800219e <Motor_Calculate+0x126>
				}
			}
			else if(motor->pid.set_speed - motor->acceleration <= motor->target_speed) {
 800213a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800213e:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8002142:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002146:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800214a:	ebb0 0a02 	subs.w	sl, r0, r2
 800214e:	eb61 0b03 	sbc.w	fp, r1, r3
 8002152:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002156:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 800215a:	4552      	cmp	r2, sl
 800215c:	eb73 030b 	sbcs.w	r3, r3, fp
 8002160:	db08      	blt.n	8002174 <Motor_Calculate+0xfc>
				motor->pid.set_speed = motor->target_speed;
 8002162:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002166:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 800216a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800216e:	e9c3 011e 	strd	r0, r1, [r3, #120]	@ 0x78
 8002172:	e014      	b.n	800219e <Motor_Calculate+0x126>
			}
			else {
				motor->pid.set_speed -= motor->acceleration;
 8002174:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002178:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 800217c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002180:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002184:	1a84      	subs	r4, r0, r2
 8002186:	f8c7 40e8 	str.w	r4, [r7, #232]	@ 0xe8
 800218a:	eb61 0303 	sbc.w	r3, r1, r3
 800218e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002192:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002196:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800219a:	e9c3 121e 	strd	r1, r2, [r3, #120]	@ 0x78
			}
			motor->pid.integral = 0;
 800219e:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80021a2:	f04f 0200 	mov.w	r2, #0
 80021a6:	f04f 0300 	mov.w	r3, #0
 80021aa:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
 80021ae:	e08d      	b.n	80022cc <Motor_Calculate+0x254>
		} else if(motor->pid.set_speed < motor->target_speed) {
 80021b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021b4:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 80021b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021bc:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80021c0:	4290      	cmp	r0, r2
 80021c2:	eb71 0303 	sbcs.w	r3, r1, r3
 80021c6:	f280 8081 	bge.w	80022cc <Motor_Calculate+0x254>
			if(motor->pid.set_speed < 0 && motor->pid.set_speed + motor->acceleration > 0 && motor->target_speed > 0) {
 80021ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021ce:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	da3a      	bge.n	800224c <Motor_Calculate+0x1d4>
 80021d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021da:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 80021de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021e2:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80021e6:	1884      	adds	r4, r0, r2
 80021e8:	eb41 0503 	adc.w	r5, r1, r3
 80021ec:	2c01      	cmp	r4, #1
 80021ee:	f175 0300 	sbcs.w	r3, r5, #0
 80021f2:	db2b      	blt.n	800224c <Motor_Calculate+0x1d4>
 80021f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80021f8:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 80021fc:	2a01      	cmp	r2, #1
 80021fe:	f173 0300 	sbcs.w	r3, r3, #0
 8002202:	db23      	blt.n	800224c <Motor_Calculate+0x1d4>
				if(motor->current_speed < motor->pid.set_speed - motor->acceleration) {
 8002204:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002208:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	@ 0x50
 800220c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002210:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8002214:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002218:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800221c:	1a86      	subs	r6, r0, r2
 800221e:	f8c7 60e0 	str.w	r6, [r7, #224]	@ 0xe0
 8002222:	eb61 0303 	sbc.w	r3, r1, r3
 8002226:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800222a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800222e:	460b      	mov	r3, r1
 8002230:	429c      	cmp	r4, r3
 8002232:	4613      	mov	r3, r2
 8002234:	eb75 0303 	sbcs.w	r3, r5, r3
 8002238:	db40      	blt.n	80022bc <Motor_Calculate+0x244>
					//waiting for the system to slow down enough to change directions
				}
				else {
					motor->pid.set_speed = 0;
 800223a:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 800223e:	f04f 0200 	mov.w	r2, #0
 8002242:	f04f 0300 	mov.w	r3, #0
 8002246:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
				if(motor->current_speed < motor->pid.set_speed - motor->acceleration) {
 800224a:	e037      	b.n	80022bc <Motor_Calculate+0x244>
				}
			}
			else if(motor->pid.set_speed + motor->acceleration >= motor->target_speed) {
 800224c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002250:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 8002254:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002258:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 800225c:	1884      	adds	r4, r0, r2
 800225e:	f8c7 40d8 	str.w	r4, [r7, #216]	@ 0xd8
 8002262:	eb41 0303 	adc.w	r3, r1, r3
 8002266:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800226a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800226e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8002272:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8002276:	4621      	mov	r1, r4
 8002278:	4291      	cmp	r1, r2
 800227a:	4629      	mov	r1, r5
 800227c:	4199      	sbcs	r1, r3
 800227e:	db08      	blt.n	8002292 <Motor_Calculate+0x21a>
				motor->pid.set_speed = motor->target_speed;
 8002280:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002284:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	@ 0x48
 8002288:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800228c:	e9c3 011e 	strd	r0, r1, [r3, #120]	@ 0x78
 8002290:	e014      	b.n	80022bc <Motor_Calculate+0x244>
			}
			else {
				motor->pid.set_speed += motor->acceleration;
 8002292:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002296:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 800229a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800229e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 80022a2:	1884      	adds	r4, r0, r2
 80022a4:	f8c7 40d0 	str.w	r4, [r7, #208]	@ 0xd0
 80022a8:	eb41 0303 	adc.w	r3, r1, r3
 80022ac:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80022b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80022b4:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80022b8:	e9c3 121e 	strd	r1, r2, [r3, #120]	@ 0x78
			}
			motor->pid.integral = 0;
 80022bc:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80022c0:	f04f 0200 	mov.w	r2, #0
 80022c4:	f04f 0300 	mov.w	r3, #0
 80022c8:	e9c1 2322 	strd	r2, r3, [r1, #136]	@ 0x88
		}

		//set motor direction based the sign of the set_speed variable
		if(motor->pid.set_speed < 0) {
 80022cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80022d0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	da05      	bge.n	80022e4 <Motor_Calculate+0x26c>
			motor->direction = false;
 80022d8:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80022dc:	2300      	movs	r3, #0
 80022de:	f882 3041 	strb.w	r3, [r2, #65]	@ 0x41
 80022e2:	e004      	b.n	80022ee <Motor_Calculate+0x276>
		}
		else
		{
			motor->direction = true;
 80022e4:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 80022e8:	2301      	movs	r3, #1
 80022ea:	f882 3041 	strb.w	r3, [r2, #65]	@ 0x41
		}

		// Calculate current speed
		motor->current_speed = (motor->pid.hallCount - motor->pid.lastHallCount)
 80022ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80022f2:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 80022f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80022fa:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	@ 0x68
 80022fe:	1a84      	subs	r4, r0, r2
 8002300:	f8c7 40c8 	str.w	r4, [r7, #200]	@ 0xc8
 8002304:	eb61 0303 	sbc.w	r3, r1, r3
 8002308:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
				* ( 1000 * 1000 * 60 / ((int64_t)motor->pid.totalHallTime))/SPEED_CALC_HALL_TO_REV; // speed in counts per minute
 800230c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002310:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002312:	2200      	movs	r2, #0
 8002314:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002318:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800231c:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8002320:	4822      	ldr	r0, [pc, #136]	@ (80023ac <Motor_Calculate+0x334>)
 8002322:	f04f 0100 	mov.w	r1, #0
 8002326:	f7fd ff77 	bl	8000218 <__aeabi_ldivmod>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8002332:	4629      	mov	r1, r5
 8002334:	fb02 f001 	mul.w	r0, r2, r1
 8002338:	4621      	mov	r1, r4
 800233a:	fb01 f103 	mul.w	r1, r1, r3
 800233e:	4401      	add	r1, r0
 8002340:	4620      	mov	r0, r4
 8002342:	fba0 2302 	umull	r2, r3, r0, r2
 8002346:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800234a:	4613      	mov	r3, r2
 800234c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002350:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002354:	18cb      	adds	r3, r1, r3
 8002356:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800235a:	f04f 0207 	mov.w	r2, #7
 800235e:	f04f 0300 	mov.w	r3, #0
 8002362:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	@ 0x120
 8002366:	f7fd ff57 	bl	8000218 <__aeabi_ldivmod>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	4610      	mov	r0, r2
 8002370:	4619      	mov	r1, r3
		motor->current_speed = (motor->pid.hallCount - motor->pid.lastHallCount)
 8002372:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002376:	e9c3 0114 	strd	r0, r1, [r3, #80]	@ 0x50

		motor->pid.totalHallTime = 0;
 800237a:	f8d7 212c 	ldr.w	r2, [r7, #300]	@ 0x12c
 800237e:	2300      	movs	r3, #0
 8002380:	6753      	str	r3, [r2, #116]	@ 0x74
		motor->pid.lastHallCount = motor->pid.hallCount;
 8002382:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002386:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	@ 0x60
 800238a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800238e:	e9c3 011a 	strd	r0, r1, [r3, #104]	@ 0x68

		//do no calculations if speed is set to 0
		if(motor->pid.set_speed == 0) {
 8002392:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002396:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 800239a:	4313      	orrs	r3, r2
 800239c:	d108      	bne.n	80023b0 <Motor_Calculate+0x338>
			Motor_SetPwm(motor,0);
 800239e:	2100      	movs	r1, #0
 80023a0:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 80023a4:	f7ff fd3c 	bl	8001e20 <Motor_SetPwm>
			return;
 80023a8:	e265      	b.n	8002876 <Motor_Calculate+0x7fe>
 80023aa:	bf00      	nop
 80023ac:	03938700 	.word	0x03938700
		}

		// Calculate error
		int64_t error = (motor->pid.set_speed - motor->current_speed);
 80023b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023b4:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	@ 0x78
 80023b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023bc:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 80023c0:	1a84      	subs	r4, r0, r2
 80023c2:	653c      	str	r4, [r7, #80]	@ 0x50
 80023c4:	eb61 0303 	sbc.w	r3, r1, r3
 80023c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80023ca:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	@ 0x50
 80023ce:	e9c7 3450 	strd	r3, r4, [r7, #320]	@ 0x140
		// PID calculations
		motor->pid.integral += error * PID_CALC_TIMING/1000; // Integral term, scaled for 50ms
 80023d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80023d6:	e9d3 4522 	ldrd	r4, r5, [r3, #136]	@ 0x88
 80023da:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 80023de:	f04f 0232 	mov.w	r2, #50	@ 0x32
 80023e2:	f04f 0300 	mov.w	r3, #0
 80023e6:	f7fd ff17 	bl	8000218 <__aeabi_ldivmod>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	18a1      	adds	r1, r4, r2
 80023f0:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 80023f4:	eb45 0303 	adc.w	r3, r5, r3
 80023f8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80023fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002400:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8002404:	e9c3 1222 	strd	r1, r2, [r3, #136]	@ 0x88

		//clamp integral term to avoid integral windup
		if(motor->pid.integral > motor->pid.maxIntegral) motor->pid.integral = motor->pid.maxIntegral;
 8002408:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800240c:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	@ 0x88
 8002410:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002414:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002418:	4282      	cmp	r2, r0
 800241a:	418b      	sbcs	r3, r1
 800241c:	da07      	bge.n	800242e <Motor_Calculate+0x3b6>
 800241e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002422:	e9d3 0124 	ldrd	r0, r1, [r3, #144]	@ 0x90
 8002426:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800242a:	e9c3 0122 	strd	r0, r1, [r3, #136]	@ 0x88
		if(motor->pid.integral < -1*motor->pid.maxIntegral) motor->pid.integral = -1*motor->pid.maxIntegral;
 800242e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002432:	e9d3 0122 	ldrd	r0, r1, [r3, #136]	@ 0x88
 8002436:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800243a:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 800243e:	2400      	movs	r4, #0
 8002440:	4255      	negs	r5, r2
 8002442:	f8c7 50b0 	str.w	r5, [r7, #176]	@ 0xb0
 8002446:	eb64 0303 	sbc.w	r3, r4, r3
 800244a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800244e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8002452:	4623      	mov	r3, r4
 8002454:	4298      	cmp	r0, r3
 8002456:	462b      	mov	r3, r5
 8002458:	eb71 0303 	sbcs.w	r3, r1, r3
 800245c:	da11      	bge.n	8002482 <Motor_Calculate+0x40a>
 800245e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002462:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002466:	2100      	movs	r1, #0
 8002468:	4250      	negs	r0, r2
 800246a:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
 800246e:	eb61 0303 	sbc.w	r3, r1, r3
 8002472:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002476:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800247a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800247e:	e9c3 1222 	strd	r1, r2, [r3, #136]	@ 0x88

		//use derivitave filter to calculate derivative term
		int64_t currentFilter = motor->pid.filterGain * motor->pid.previousFilter/100
 8002482:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002486:	e9d3 012a 	ldrd	r0, r1, [r3, #168]	@ 0xa8
 800248a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800248e:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8002492:	fb02 f501 	mul.w	r5, r2, r1
 8002496:	fb00 f403 	mul.w	r4, r0, r3
 800249a:	442c      	add	r4, r5
 800249c:	fba0 2302 	umull	r2, r3, r0, r2
 80024a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80024a4:	4613      	mov	r3, r2
 80024a6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80024aa:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80024ae:	18e3      	adds	r3, r4, r3
 80024b0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80024b4:	f04f 0264 	mov.w	r2, #100	@ 0x64
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	e9d7 0146 	ldrd	r0, r1, [r7, #280]	@ 0x118
 80024c0:	f7fd feaa 	bl	8000218 <__aeabi_ldivmod>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	4614      	mov	r4, r2
 80024ca:	461d      	mov	r5, r3
								+ (100-motor->pid.filterGain)*(error - motor->pid.previousError)/100;
 80024cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80024d0:	e9d3 232a 	ldrd	r2, r3, [r3, #168]	@ 0xa8
 80024d4:	2100      	movs	r1, #0
 80024d6:	f1d2 0064 	rsbs	r0, r2, #100	@ 0x64
 80024da:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
 80024de:	eb61 0303 	sbc.w	r3, r1, r3
 80024e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80024e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80024ea:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	@ 0x98
 80024ee:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80024f2:	1a16      	subs	r6, r2, r0
 80024f4:	f8c7 6098 	str.w	r6, [r7, #152]	@ 0x98
 80024f8:	eb63 0301 	sbc.w	r3, r3, r1
 80024fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002500:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002504:	464b      	mov	r3, r9
 8002506:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 800250a:	4652      	mov	r2, sl
 800250c:	fb02 f203 	mul.w	r2, r2, r3
 8002510:	465b      	mov	r3, fp
 8002512:	4641      	mov	r1, r8
 8002514:	fb01 f303 	mul.w	r3, r1, r3
 8002518:	4413      	add	r3, r2
 800251a:	4642      	mov	r2, r8
 800251c:	4651      	mov	r1, sl
 800251e:	fba2 1201 	umull	r1, r2, r2, r1
 8002522:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8002526:	460a      	mov	r2, r1
 8002528:	f8c7 2110 	str.w	r2, [r7, #272]	@ 0x110
 800252c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002530:	4413      	add	r3, r2
 8002532:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002536:	f04f 0264 	mov.w	r2, #100	@ 0x64
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8002542:	f7fd fe69 	bl	8000218 <__aeabi_ldivmod>
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
		int64_t currentFilter = motor->pid.filterGain * motor->pid.previousFilter/100
 800254a:	18a1      	adds	r1, r4, r2
 800254c:	64b9      	str	r1, [r7, #72]	@ 0x48
 800254e:	eb45 0303 	adc.w	r3, r5, r3
 8002552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002554:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	@ 0x48
 8002558:	e9c7 344e 	strd	r3, r4, [r7, #312]	@ 0x138

		int64_t derivative = (currentFilter) * 1000/PID_CALC_TIMING; // Derivative term
 800255c:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	1894      	adds	r4, r2, r2
 8002566:	643c      	str	r4, [r7, #64]	@ 0x40
 8002568:	415b      	adcs	r3, r3
 800256a:	647b      	str	r3, [r7, #68]	@ 0x44
 800256c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002570:	1814      	adds	r4, r2, r0
 8002572:	63bc      	str	r4, [r7, #56]	@ 0x38
 8002574:	414b      	adcs	r3, r1
 8002576:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002578:	f04f 0200 	mov.w	r2, #0
 800257c:	f04f 0300 	mov.w	r3, #0
 8002580:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	@ 0x38
 8002584:	4634      	mov	r4, r6
 8002586:	00e3      	lsls	r3, r4, #3
 8002588:	462c      	mov	r4, r5
 800258a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800258e:	462c      	mov	r4, r5
 8002590:	00e2      	lsls	r2, r4, #3
 8002592:	4614      	mov	r4, r2
 8002594:	461d      	mov	r5, r3
 8002596:	4623      	mov	r3, r4
 8002598:	181b      	adds	r3, r3, r0
 800259a:	633b      	str	r3, [r7, #48]	@ 0x30
 800259c:	462b      	mov	r3, r5
 800259e:	eb41 0303 	adc.w	r3, r1, r3
 80025a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80025a4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80025a8:	460b      	mov	r3, r1
 80025aa:	18db      	adds	r3, r3, r3
 80025ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025ae:	4613      	mov	r3, r2
 80025b0:	eb42 0303 	adc.w	r3, r2, r3
 80025b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025b6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 80025ba:	e9c7 344c 	strd	r3, r4, [r7, #304]	@ 0x130
		motor->pid.previousFilter = currentFilter;
 80025be:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80025c2:	e9d7 234e 	ldrd	r2, r3, [r7, #312]	@ 0x138
 80025c6:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
		motor->pid.previousError = error;
 80025ca:	f8d7 112c 	ldr.w	r1, [r7, #300]	@ 0x12c
 80025ce:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	@ 0x140
 80025d2:	e9c1 2326 	strd	r2, r3, [r1, #152]	@ 0x98

		// Compute the new PWM value using the PID formula
		int64_t output = motor->pid.Kp * error + motor->pid.Ki * motor->pid.integral + motor->pid.Kd * derivative;
 80025d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025da:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80025de:	17da      	asrs	r2, r3, #31
 80025e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80025e4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80025e8:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80025ec:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80025f0:	462a      	mov	r2, r5
 80025f2:	fb02 f203 	mul.w	r2, r2, r3
 80025f6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80025fa:	4621      	mov	r1, r4
 80025fc:	fb01 f303 	mul.w	r3, r1, r3
 8002600:	441a      	add	r2, r3
 8002602:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8002606:	4621      	mov	r1, r4
 8002608:	fba3 1301 	umull	r1, r3, r3, r1
 800260c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002610:	460b      	mov	r3, r1
 8002612:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002616:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800261a:	18d3      	adds	r3, r2, r3
 800261c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002620:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002624:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8002628:	17da      	asrs	r2, r3, #31
 800262a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800262e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002632:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002636:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 800263a:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 800263e:	4629      	mov	r1, r5
 8002640:	fb02 f001 	mul.w	r0, r2, r1
 8002644:	4621      	mov	r1, r4
 8002646:	fb01 f103 	mul.w	r1, r1, r3
 800264a:	4401      	add	r1, r0
 800264c:	4620      	mov	r0, r4
 800264e:	fba0 2302 	umull	r2, r3, r0, r2
 8002652:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002656:	4613      	mov	r3, r2
 8002658:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800265c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002660:	18cb      	adds	r3, r1, r3
 8002662:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002666:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 800266a:	4623      	mov	r3, r4
 800266c:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 8002670:	4602      	mov	r2, r0
 8002672:	189b      	adds	r3, r3, r2
 8002674:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002678:	460b      	mov	r3, r1
 800267a:	462a      	mov	r2, r5
 800267c:	eb42 0303 	adc.w	r3, r2, r3
 8002680:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002684:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002688:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800268c:	17da      	asrs	r2, r3, #31
 800268e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002690:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002692:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002696:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800269a:	462a      	mov	r2, r5
 800269c:	fb02 f203 	mul.w	r2, r2, r3
 80026a0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80026a4:	4621      	mov	r1, r4
 80026a6:	fb01 f303 	mul.w	r3, r1, r3
 80026aa:	441a      	add	r2, r3
 80026ac:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80026b0:	4621      	mov	r1, r4
 80026b2:	fba3 1301 	umull	r1, r3, r3, r1
 80026b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80026ba:	460b      	mov	r3, r1
 80026bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80026c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026c4:	18d3      	adds	r3, r2, r3
 80026c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80026ca:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80026ce:	4623      	mov	r3, r4
 80026d0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80026d4:	4602      	mov	r2, r0
 80026d6:	189b      	adds	r3, r3, r2
 80026d8:	623b      	str	r3, [r7, #32]
 80026da:	460b      	mov	r3, r1
 80026dc:	462a      	mov	r2, r5
 80026de:	eb42 0303 	adc.w	r3, r2, r3
 80026e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80026e4:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80026e8:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150

		// Clamp the output to the valid PWM range
		if(motor->pid.set_speed > 0) {
 80026ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80026f0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 80026f4:	2a01      	cmp	r2, #1
 80026f6:	f173 0300 	sbcs.w	r3, r3, #0
 80026fa:	db16      	blt.n	800272a <Motor_Calculate+0x6b2>
			if (output > OUTPUT_MAX_VAL) output = OUTPUT_MAX_VAL;
 80026fc:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002700:	495f      	ldr	r1, [pc, #380]	@ (8002880 <Motor_Calculate+0x808>)
 8002702:	428a      	cmp	r2, r1
 8002704:	f173 0300 	sbcs.w	r3, r3, #0
 8002708:	db04      	blt.n	8002714 <Motor_Calculate+0x69c>
 800270a:	4a5e      	ldr	r2, [pc, #376]	@ (8002884 <Motor_Calculate+0x80c>)
 800270c:	f04f 0300 	mov.w	r3, #0
 8002710:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			if (output < 0) output = 0;
 8002714:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002718:	2b00      	cmp	r3, #0
 800271a:	da37      	bge.n	800278c <Motor_Calculate+0x714>
 800271c:	f04f 0200 	mov.w	r2, #0
 8002720:	f04f 0300 	mov.w	r3, #0
 8002724:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
 8002728:	e030      	b.n	800278c <Motor_Calculate+0x714>
		}
		else if(motor->pid.set_speed < 0) {
 800272a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800272e:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	@ 0x78
 8002732:	2b00      	cmp	r3, #0
 8002734:	da24      	bge.n	8002780 <Motor_Calculate+0x708>
			if (output < -OUTPUT_MAX_VAL) output = -OUTPUT_MAX_VAL;
 8002736:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 800273a:	4953      	ldr	r1, [pc, #332]	@ (8002888 <Motor_Calculate+0x810>)
 800273c:	428a      	cmp	r2, r1
 800273e:	f173 33ff 	sbcs.w	r3, r3, #4294967295
 8002742:	da04      	bge.n	800274e <Motor_Calculate+0x6d6>
 8002744:	4a50      	ldr	r2, [pc, #320]	@ (8002888 <Motor_Calculate+0x810>)
 8002746:	f04f 33ff 	mov.w	r3, #4294967295
 800274a:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			if (output > 0) output = 0;
 800274e:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 8002752:	2a01      	cmp	r2, #1
 8002754:	f173 0300 	sbcs.w	r3, r3, #0
 8002758:	db05      	blt.n	8002766 <Motor_Calculate+0x6ee>
 800275a:	f04f 0200 	mov.w	r2, #0
 800275e:	f04f 0300 	mov.w	r3, #0
 8002762:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
			output*=-1;
 8002766:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 800276a:	2100      	movs	r1, #0
 800276c:	4250      	negs	r0, r2
 800276e:	61b8      	str	r0, [r7, #24]
 8002770:	eb61 0303 	sbc.w	r3, r1, r3
 8002774:	61fb      	str	r3, [r7, #28]
 8002776:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 800277a:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
 800277e:	e005      	b.n	800278c <Motor_Calculate+0x714>
		}
		else {
			output = 0;
 8002780:	f04f 0200 	mov.w	r2, #0
 8002784:	f04f 0300 	mov.w	r3, #0
 8002788:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
		}

		//shift the output itself to avoid the deadband range of the motor.
		//output is also divided by a factor to allow for more granular kp, ki, and kd values
		output = output/OUTPUT_TO_PWM_MULT + PWM_MIN_VAL;
 800278c:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 8002790:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002794:	f04f 0300 	mov.w	r3, #0
 8002798:	f7fd fd3e 	bl	8000218 <__aeabi_ldivmod>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	f112 01af 	adds.w	r1, r2, #175	@ 0xaf
 80027a4:	6139      	str	r1, [r7, #16]
 80027a6:	f143 0300 	adc.w	r3, r3, #0
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80027b0:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		if(output - motor->pid.pwmVal > PWM_MAX_CHANGE) output = motor->pid.pwmVal + PWM_MAX_CHANGE;
 80027b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80027b8:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 80027bc:	b21b      	sxth	r3, r3
 80027be:	17da      	asrs	r2, r3, #31
 80027c0:	673b      	str	r3, [r7, #112]	@ 0x70
 80027c2:	677a      	str	r2, [r7, #116]	@ 0x74
 80027c4:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 80027c8:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 80027cc:	4621      	mov	r1, r4
 80027ce:	1a51      	subs	r1, r2, r1
 80027d0:	66b9      	str	r1, [r7, #104]	@ 0x68
 80027d2:	4629      	mov	r1, r5
 80027d4:	eb63 0301 	sbc.w	r3, r3, r1
 80027d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80027da:	f240 3321 	movw	r3, #801	@ 0x321
 80027de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80027e2:	4602      	mov	r2, r0
 80027e4:	429a      	cmp	r2, r3
 80027e6:	460b      	mov	r3, r1
 80027e8:	f173 0300 	sbcs.w	r3, r3, #0
 80027ec:	db0c      	blt.n	8002808 <Motor_Calculate+0x790>
 80027ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80027f2:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 80027f6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80027fa:	17da      	asrs	r2, r3, #31
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	60fa      	str	r2, [r7, #12]
 8002800:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002804:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		if(motor->pid.pwmVal - output > PWM_MAX_CHANGE) output = motor->pid.pwmVal - PWM_MAX_CHANGE;
 8002808:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800280c:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 8002810:	b21b      	sxth	r3, r3
 8002812:	17da      	asrs	r2, r3, #31
 8002814:	663b      	str	r3, [r7, #96]	@ 0x60
 8002816:	667a      	str	r2, [r7, #100]	@ 0x64
 8002818:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	@ 0x150
 800281c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002820:	4621      	mov	r1, r4
 8002822:	1a89      	subs	r1, r1, r2
 8002824:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002826:	4629      	mov	r1, r5
 8002828:	eb61 0303 	sbc.w	r3, r1, r3
 800282c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800282e:	f240 3321 	movw	r3, #801	@ 0x321
 8002832:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8002836:	4602      	mov	r2, r0
 8002838:	429a      	cmp	r2, r3
 800283a:	460b      	mov	r3, r1
 800283c:	f173 0300 	sbcs.w	r3, r3, #0
 8002840:	db0c      	blt.n	800285c <Motor_Calculate+0x7e4>
 8002842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002846:	f9b3 3080 	ldrsh.w	r3, [r3, #128]	@ 0x80
 800284a:	f5a3 7348 	sub.w	r3, r3, #800	@ 0x320
 800284e:	17da      	asrs	r2, r3, #31
 8002850:	603b      	str	r3, [r7, #0]
 8002852:	607a      	str	r2, [r7, #4]
 8002854:	e9d7 3400 	ldrd	r3, r4, [r7]
 8002858:	e9c7 3454 	strd	r3, r4, [r7, #336]	@ 0x150
		// Apply the PWM value
		Motor_SetPwm(motor, (int16_t)output);
 800285c:	f9b7 3150 	ldrsh.w	r3, [r7, #336]	@ 0x150
 8002860:	4619      	mov	r1, r3
 8002862:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 8002866:	f7ff fadb 	bl	8001e20 <Motor_SetPwm>

		// Update the last update time
		motor->pid.lastUpdateTime = currentTime;
 800286a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800286e:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002872:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	}
}
 8002876:	f507 77ae 	add.w	r7, r7, #348	@ 0x15c
 800287a:	46bd      	mov	sp, r7
 800287c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002880:	000c96a9 	.word	0x000c96a9
 8002884:	000c96a8 	.word	0x000c96a8
 8002888:	fff36958 	.word	0xfff36958

0800288c <Motor_Update>:

// Update the motor state (optional, e.g., for monitoring or control logic)
void Motor_Update(Motor *motor) {
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]

	CalculateHallTiming(motor);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f000 f944 	bl	8002b22 <CalculateHallTiming>

	ReadHallSensors(motor);
 800289a:	6878      	ldr	r0, [r7, #4]
 800289c:	f000 f911 	bl	8002ac2 <ReadHallSensors>

	bool direction = motor->isDirInverted ? !motor->direction : motor->direction;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d00e      	beq.n	80028c8 <Motor_Update+0x3c>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	bf14      	ite	ne
 80028b4:	2301      	movne	r3, #1
 80028b6:	2300      	moveq	r3, #0
 80028b8:	b2db      	uxtb	r3, r3
 80028ba:	f083 0301 	eor.w	r3, r3, #1
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	e007      	b.n	80028d8 <Motor_Update+0x4c>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	bf14      	ite	ne
 80028d2:	2301      	movne	r3, #1
 80028d4:	2300      	moveq	r3, #0
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	73fb      	strb	r3, [r7, #15]

	if(motor->hallState == motor->commutationOrder[0]) {
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d106      	bne.n	80028f8 <Motor_Update+0x6c>
		SetPhases(motor, PHASE_A_IDX, PHASE_C_IDX, direction);
 80028ea:	7bfb      	ldrb	r3, [r7, #15]
 80028ec:	2202      	movs	r2, #2
 80028ee:	2100      	movs	r1, #0
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f000 f84f 	bl	8002994 <SetPhases>
		SetPhases(motor, PHASE_B_IDX, PHASE_A_IDX, direction);
	}
	else if(motor->hallState == motor->commutationOrder[5]) {
		SetPhases(motor, PHASE_B_IDX, PHASE_C_IDX, direction);
	}
}
 80028f6:	e049      	b.n	800298c <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[1]) {
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 3037 	ldrb.w	r3, [r3, #55]	@ 0x37
 8002904:	429a      	cmp	r2, r3
 8002906:	d106      	bne.n	8002916 <Motor_Update+0x8a>
		SetPhases(motor, PHASE_A_IDX, PHASE_B_IDX, direction);
 8002908:	7bfb      	ldrb	r3, [r7, #15]
 800290a:	2201      	movs	r2, #1
 800290c:	2100      	movs	r1, #0
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f840 	bl	8002994 <SetPhases>
}
 8002914:	e03a      	b.n	800298c <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[2]) {
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002922:	429a      	cmp	r2, r3
 8002924:	d106      	bne.n	8002934 <Motor_Update+0xa8>
		SetPhases(motor, PHASE_C_IDX, PHASE_B_IDX, direction);
 8002926:	7bfb      	ldrb	r3, [r7, #15]
 8002928:	2201      	movs	r2, #1
 800292a:	2102      	movs	r1, #2
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f000 f831 	bl	8002994 <SetPhases>
}
 8002932:	e02b      	b.n	800298c <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[3]) {
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8002940:	429a      	cmp	r2, r3
 8002942:	d106      	bne.n	8002952 <Motor_Update+0xc6>
		SetPhases(motor, PHASE_C_IDX, PHASE_A_IDX, direction);
 8002944:	7bfb      	ldrb	r3, [r7, #15]
 8002946:	2200      	movs	r2, #0
 8002948:	2102      	movs	r1, #2
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f822 	bl	8002994 <SetPhases>
}
 8002950:	e01c      	b.n	800298c <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[4]) {
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800295e:	429a      	cmp	r2, r3
 8002960:	d106      	bne.n	8002970 <Motor_Update+0xe4>
		SetPhases(motor, PHASE_B_IDX, PHASE_A_IDX, direction);
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	2200      	movs	r2, #0
 8002966:	2101      	movs	r1, #1
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f000 f813 	bl	8002994 <SetPhases>
}
 800296e:	e00d      	b.n	800298c <Motor_Update+0x100>
	else if(motor->hallState == motor->commutationOrder[5]) {
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 203c 	ldrb.w	r2, [r3, #60]	@ 0x3c
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800297c:	429a      	cmp	r2, r3
 800297e:	d105      	bne.n	800298c <Motor_Update+0x100>
		SetPhases(motor, PHASE_B_IDX, PHASE_C_IDX, direction);
 8002980:	7bfb      	ldrb	r3, [r7, #15]
 8002982:	2202      	movs	r2, #2
 8002984:	2101      	movs	r1, #1
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 f804 	bl	8002994 <SetPhases>
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <SetPhases>:

void SetPhases(Motor *motor, uint8_t highPhase, uint8_t lowPhase, bool direction) {
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	4608      	mov	r0, r1
 800299e:	4611      	mov	r1, r2
 80029a0:	461a      	mov	r2, r3
 80029a2:	4603      	mov	r3, r0
 80029a4:	70fb      	strb	r3, [r7, #3]
 80029a6:	460b      	mov	r3, r1
 80029a8:	70bb      	strb	r3, [r7, #2]
 80029aa:	4613      	mov	r3, r2
 80029ac:	707b      	strb	r3, [r7, #1]
	if(highPhase > PHASE_C_IDX || lowPhase > PHASE_C_IDX) return;
 80029ae:	78fb      	ldrb	r3, [r7, #3]
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d82b      	bhi.n	8002a0c <SetPhases+0x78>
 80029b4:	78bb      	ldrb	r3, [r7, #2]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d828      	bhi.n	8002a0c <SetPhases+0x78>
	if(highPhase == lowPhase) return;
 80029ba:	78fa      	ldrb	r2, [r7, #3]
 80029bc:	78bb      	ldrb	r3, [r7, #2]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d026      	beq.n	8002a10 <SetPhases+0x7c>

	uint8_t extraPhase = PHASE_A_IDX + PHASE_B_IDX + PHASE_C_IDX - highPhase - lowPhase;
 80029c2:	78fa      	ldrb	r2, [r7, #3]
 80029c4:	78bb      	ldrb	r3, [r7, #2]
 80029c6:	4413      	add	r3, r2
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	f1c3 0303 	rsb	r3, r3, #3
 80029ce:	73fb      	strb	r3, [r7, #15]

	SetPhase(motor, extraPhase, false, false);
 80029d0:	7bf9      	ldrb	r1, [r7, #15]
 80029d2:	2300      	movs	r3, #0
 80029d4:	2200      	movs	r2, #0
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f81e 	bl	8002a18 <SetPhase>

	SetPhase(motor, highPhase, true, direction);
 80029dc:	787b      	ldrb	r3, [r7, #1]
 80029de:	78f9      	ldrb	r1, [r7, #3]
 80029e0:	2201      	movs	r2, #1
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f818 	bl	8002a18 <SetPhase>
	SetPhase(motor, lowPhase, true, !direction);
 80029e8:	787b      	ldrb	r3, [r7, #1]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	bf14      	ite	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	2300      	moveq	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	f083 0301 	eor.w	r3, r3, #1
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	78b9      	ldrb	r1, [r7, #2]
 8002a02:	2201      	movs	r2, #1
 8002a04:	6878      	ldr	r0, [r7, #4]
 8002a06:	f000 f807 	bl	8002a18 <SetPhase>
 8002a0a:	e002      	b.n	8002a12 <SetPhases+0x7e>
	if(highPhase > PHASE_C_IDX || lowPhase > PHASE_C_IDX) return;
 8002a0c:	bf00      	nop
 8002a0e:	e000      	b.n	8002a12 <SetPhases+0x7e>
	if(highPhase == lowPhase) return;
 8002a10:	bf00      	nop

}
 8002a12:	3710      	adds	r7, #16
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <SetPhase>:

void SetPhase(Motor *motor, uint8_t phase,  bool OnorOff, bool HighOrLow) {
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b082      	sub	sp, #8
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	4608      	mov	r0, r1
 8002a22:	4611      	mov	r1, r2
 8002a24:	461a      	mov	r2, r3
 8002a26:	4603      	mov	r3, r0
 8002a28:	70fb      	strb	r3, [r7, #3]
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	70bb      	strb	r3, [r7, #2]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	707b      	strb	r3, [r7, #1]
	if(OnorOff) {
 8002a32:	78bb      	ldrb	r3, [r7, #2]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d02c      	beq.n	8002a92 <SetPhase+0x7a>
		if(HighOrLow) {
 8002a38:	787b      	ldrb	r3, [r7, #1]
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d014      	beq.n	8002a68 <SetPhase+0x50>
			HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	3218      	adds	r2, #24
 8002a48:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	f007 fb19 	bl	800a084 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Start(motor->Timer, motor->phaseChannel[phase]);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002a56:	78fa      	ldrb	r2, [r7, #3]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	3218      	adds	r2, #24
 8002a5c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a60:	4619      	mov	r1, r3
 8002a62:	f005 fca1 	bl	80083a8 <HAL_TIM_PWM_Start>
		}
	} else {
		HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
		HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
	}
}
 8002a66:	e028      	b.n	8002aba <SetPhase+0xa2>
			HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002a6c:	78fa      	ldrb	r2, [r7, #3]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3218      	adds	r2, #24
 8002a72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a76:	4619      	mov	r1, r3
 8002a78:	f005 fda8 	bl	80085cc <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Start(motor->Timer, motor->phaseChannel[phase]);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002a80:	78fa      	ldrb	r2, [r7, #3]
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	3218      	adds	r2, #24
 8002a86:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f007 fa38 	bl	8009f00 <HAL_TIMEx_PWMN_Start>
}
 8002a90:	e013      	b.n	8002aba <SetPhase+0xa2>
		HAL_TIM_PWM_Stop(motor->Timer, motor->phaseChannel[phase]);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002a96:	78fa      	ldrb	r2, [r7, #3]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3218      	adds	r2, #24
 8002a9c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f005 fd93 	bl	80085cc <HAL_TIM_PWM_Stop>
		HAL_TIMEx_PWMN_Stop(motor->Timer, motor->phaseChannel[phase]);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002aaa:	78fa      	ldrb	r2, [r7, #3]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3218      	adds	r2, #24
 8002ab0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002ab4:	4619      	mov	r1, r3
 8002ab6:	f007 fae5 	bl	800a084 <HAL_TIMEx_PWMN_Stop>
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <ReadHallSensors>:

void ReadHallSensors(Motor *motor) {
 8002ac2:	b590      	push	{r4, r7, lr}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
	motor->hallState = (HAL_GPIO_ReadPin(motor->Hall1_Port, motor->Hall1_Pin))
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	691a      	ldr	r2, [r3, #16]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	8a9b      	ldrh	r3, [r3, #20]
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	f003 fd97 	bl	8006608 <HAL_GPIO_ReadPin>
 8002ada:	4603      	mov	r3, r0
 8002adc:	b25c      	sxtb	r4, r3
					| (HAL_GPIO_ReadPin(motor->Hall2_Port, motor->Hall2_Pin)) << 1
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	699a      	ldr	r2, [r3, #24]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	8b9b      	ldrh	r3, [r3, #28]
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	4610      	mov	r0, r2
 8002aea:	f003 fd8d 	bl	8006608 <HAL_GPIO_ReadPin>
 8002aee:	4603      	mov	r3, r0
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	b25b      	sxtb	r3, r3
 8002af4:	4323      	orrs	r3, r4
 8002af6:	b25c      	sxtb	r4, r3
					| (HAL_GPIO_ReadPin(motor->Hall3_Port, motor->Hall3_Pin) << 2);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a1a      	ldr	r2, [r3, #32]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002b00:	4619      	mov	r1, r3
 8002b02:	4610      	mov	r0, r2
 8002b04:	f003 fd80 	bl	8006608 <HAL_GPIO_ReadPin>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	b25b      	sxtb	r3, r3
 8002b0e:	4323      	orrs	r3, r4
 8002b10:	b25b      	sxtb	r3, r3
 8002b12:	b2da      	uxtb	r2, r3
	motor->hallState = (HAL_GPIO_ReadPin(motor->Hall1_Port, motor->Hall1_Pin))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}

08002b22 <CalculateHallTiming>:


void CalculateHallTiming(Motor *motor) {
 8002b22:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
	uint32_t currentMicroTime = 0;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	60fb      	str	r3, [r7, #12]

	if(motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b34:	7f1b      	ldrb	r3, [r3, #28]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d109      	bne.n	8002b4e <CalculateHallTiming+0x2c>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall1_Channel);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	4619      	mov	r1, r3
 8002b44:	4610      	mov	r0, r2
 8002b46:	f006 fba5 	bl	8009294 <HAL_TIM_ReadCapturedValue>
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	e01c      	b.n	8002b88 <CalculateHallTiming+0x66>
	} else if(motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_2) {
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b52:	7f1b      	ldrb	r3, [r3, #28]
 8002b54:	2b02      	cmp	r3, #2
 8002b56:	d109      	bne.n	8002b6c <CalculateHallTiming+0x4a>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall2_Channel);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	885b      	ldrh	r3, [r3, #2]
 8002b60:	4619      	mov	r1, r3
 8002b62:	4610      	mov	r0, r2
 8002b64:	f006 fb96 	bl	8009294 <HAL_TIM_ReadCapturedValue>
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	e00d      	b.n	8002b88 <CalculateHallTiming+0x66>
	} else if (motor->HallTimer->Channel == HAL_TIM_ACTIVE_CHANNEL_3) {
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b70:	7f1b      	ldrb	r3, [r3, #28]
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d108      	bne.n	8002b88 <CalculateHallTiming+0x66>
		currentMicroTime = HAL_TIM_ReadCapturedValue(motor->HallTimer, motor->Hall3_Channel);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	889b      	ldrh	r3, [r3, #4]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4610      	mov	r0, r2
 8002b82:	f006 fb87 	bl	8009294 <HAL_TIM_ReadCapturedValue>
 8002b86:	60f8      	str	r0, [r7, #12]
	}

	motor->pid.totalHallTime += currentMicroTime - motor->pid.lastHallTime;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b90:	68f9      	ldr	r1, [r7, #12]
 8002b92:	1acb      	subs	r3, r1, r3
 8002b94:	441a      	add	r2, r3
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	675a      	str	r2, [r3, #116]	@ 0x74

	motor->pid.lastHallTime = currentMicroTime;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68fa      	ldr	r2, [r7, #12]
 8002b9e:	671a      	str	r2, [r3, #112]	@ 0x70

	if(motor->direction) motor->pid.hallCount++;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d00a      	beq.n	8002bc0 <CalculateHallTiming+0x9e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002bb0:	f112 0801 	adds.w	r8, r2, #1
 8002bb4:	f143 0900 	adc.w	r9, r3, #0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	e9c3 8918 	strd	r8, r9, [r3, #96]	@ 0x60
	else motor->pid.hallCount--;
}
 8002bbe:	e008      	b.n	8002bd2 <CalculateHallTiming+0xb0>
	else motor->pid.hallCount--;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002bc6:	1e54      	subs	r4, r2, #1
 8002bc8:	f143 35ff 	adc.w	r5, r3, #4294967295
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	e9c3 4518 	strd	r4, r5, [r3, #96]	@ 0x60
}
 8002bd2:	bf00      	nop
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002bdc <CalculateDistance>:

void CalculateDistance(Motor *motor) {
 8002bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002be0:	b085      	sub	sp, #20
 8002be2:	af00      	add	r7, sp, #0
 8002be4:	60f8      	str	r0, [r7, #12]
	motor->distance = (int16_t)(motor->pid.hallCount * RPM_INPUT_DIVISOR / HALL_TICKS_PER_REV);
 8002be6:	68f9      	ldr	r1, [r7, #12]
 8002be8:	e9d1 4518 	ldrd	r4, r5, [r1, #96]	@ 0x60
 8002bec:	4620      	mov	r0, r4
 8002bee:	4629      	mov	r1, r5
 8002bf0:	1806      	adds	r6, r0, r0
 8002bf2:	603e      	str	r6, [r7, #0]
 8002bf4:	4149      	adcs	r1, r1
 8002bf6:	6079      	str	r1, [r7, #4]
 8002bf8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002bfc:	1902      	adds	r2, r0, r4
 8002bfe:	eb41 0305 	adc.w	r3, r1, r5
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	0159      	lsls	r1, r3, #5
 8002c0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c10:	0150      	lsls	r0, r2, #5
 8002c12:	eb12 0800 	adds.w	r8, r2, r0
 8002c16:	eb43 0901 	adc.w	r9, r3, r1
 8002c1a:	eb18 0a04 	adds.w	sl, r8, r4
 8002c1e:	eb49 0b05 	adc.w	fp, r9, r5
 8002c22:	f44f 7246 	mov.w	r2, #792	@ 0x318
 8002c26:	f04f 0300 	mov.w	r3, #0
 8002c2a:	4650      	mov	r0, sl
 8002c2c:	4659      	mov	r1, fp
 8002c2e:	f7fd faf3 	bl	8000218 <__aeabi_ldivmod>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	b212      	sxth	r2, r2
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002c46 <Motor_GetDistance>:

void Motor_GetDistance(Motor *motor, int16_t *distance) {
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
 8002c4e:	6039      	str	r1, [r7, #0]
	*distance = motor->distance;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	f9b3 203e 	ldrsh.w	r2, [r3, #62]	@ 0x3e
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	801a      	strh	r2, [r3, #0]
}
 8002c5a:	bf00      	nop
 8002c5c:	370c      	adds	r7, #12
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr

08002c66 <Motor_GetSpeed>:

void Motor_GetSpeed(Motor *motor, int16_t *speed) {
 8002c66:	b480      	push	{r7}
 8002c68:	b083      	sub	sp, #12
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
 8002c6e:	6039      	str	r1, [r7, #0]
	*speed = motor->current_speed;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8002c76:	b212      	sxth	r2, r2
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	801a      	strh	r2, [r3, #0]
}
 8002c7c:	bf00      	nop
 8002c7e:	370c      	adds	r7, #12
 8002c80:	46bd      	mov	sp, r7
 8002c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c86:	4770      	bx	lr

08002c88 <RobotSystem_Init>:
 */

#include "robot_system.h"

// Initialize the robot system with configurations for the left and right motors
void RobotSystem_Init(RobotSystem *robotSystem, Motor leftMotorConfig, Motor rightMotorConfig) {
 8002c88:	b082      	sub	sp, #8
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
 8002c92:	f107 0110 	add.w	r1, r7, #16
 8002c96:	e881 000c 	stmia.w	r1, {r2, r3}
    // Copy configurations into the robot system
    robotSystem->leftWheel = leftMotorConfig;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f107 0310 	add.w	r3, r7, #16
 8002ca2:	22c0      	movs	r2, #192	@ 0xc0
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f009 f8ff 	bl	800bea8 <memcpy>
    robotSystem->rightWheel = rightMotorConfig;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	33c0      	adds	r3, #192	@ 0xc0
 8002cae:	f107 01d0 	add.w	r1, r7, #208	@ 0xd0
 8002cb2:	22c0      	movs	r2, #192	@ 0xc0
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	f009 f8f7 	bl	800bea8 <memcpy>

    HAL_DAC_Start(robotSystem->currentLimitDAC, robotSystem->currentLimitDACChannel);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f8d3 2188 	ldr.w	r2, [r3, #392]	@ 0x188
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f8b3 318c 	ldrh.w	r3, [r3, #396]	@ 0x18c
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4610      	mov	r0, r2
 8002cca:	f002 fa41 	bl	8005150 <HAL_DAC_Start>

    RobotSystem_SetCurrentLimit(robotSystem, MAX_CURRENT_LIMIT);
 8002cce:	210a      	movs	r1, #10
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 f8e7 	bl	8002ea4 <RobotSystem_SetCurrentLimit>

    // Initialize the left and right motors
    Motor_Init(&robotSystem->leftWheel);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fe ffe2 	bl	8001ca2 <Motor_Init>
    Motor_Init(&robotSystem->rightWheel);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	33c0      	adds	r3, #192	@ 0xc0
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7fe ffdd 	bl	8001ca2 <Motor_Init>

    RobotSystem_Enable(robotSystem);
 8002ce8:	6878      	ldr	r0, [r7, #4]
 8002cea:	f000 f8b1 	bl	8002e50 <RobotSystem_Enable>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002cf8:	b002      	add	sp, #8
 8002cfa:	4770      	bx	lr

08002cfc <RobotSystem_SetSpeed>:

// Set the speeds of the left and right motors
void RobotSystem_SetSpeed(RobotSystem *robotSystem, int16_t leftSpeed, int16_t rightSpeed) {
 8002cfc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	6078      	str	r0, [r7, #4]
 8002d06:	460b      	mov	r3, r1
 8002d08:	807b      	strh	r3, [r7, #2]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	803b      	strh	r3, [r7, #0]
    Motor_SetSpeed(&robotSystem->leftWheel, leftSpeed);
 8002d0e:	6879      	ldr	r1, [r7, #4]
 8002d10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002d14:	17da      	asrs	r2, r3, #31
 8002d16:	4698      	mov	r8, r3
 8002d18:	4691      	mov	r9, r2
 8002d1a:	4642      	mov	r2, r8
 8002d1c:	464b      	mov	r3, r9
 8002d1e:	4608      	mov	r0, r1
 8002d20:	f7ff f830 	bl	8001d84 <Motor_SetSpeed>
    Motor_SetSpeed(&robotSystem->rightWheel, rightSpeed);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8002d2a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002d2e:	17da      	asrs	r2, r3, #31
 8002d30:	461c      	mov	r4, r3
 8002d32:	4615      	mov	r5, r2
 8002d34:	4622      	mov	r2, r4
 8002d36:	462b      	mov	r3, r5
 8002d38:	4608      	mov	r0, r1
 8002d3a:	f7ff f823 	bl	8001d84 <Motor_SetSpeed>
}
 8002d3e:	bf00      	nop
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08002d48 <RobotSystem_SetLeftSpeed>:

void RobotSystem_SetLeftSpeed(RobotSystem *robotSystem, int16_t leftSpeed) {
 8002d48:	b5b0      	push	{r4, r5, r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	460b      	mov	r3, r1
 8002d52:	807b      	strh	r3, [r7, #2]
	Motor_SetSpeed(&robotSystem->leftWheel, leftSpeed);
 8002d54:	6879      	ldr	r1, [r7, #4]
 8002d56:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002d5a:	17da      	asrs	r2, r3, #31
 8002d5c:	461c      	mov	r4, r3
 8002d5e:	4615      	mov	r5, r2
 8002d60:	4622      	mov	r2, r4
 8002d62:	462b      	mov	r3, r5
 8002d64:	4608      	mov	r0, r1
 8002d66:	f7ff f80d 	bl	8001d84 <Motor_SetSpeed>
}
 8002d6a:	bf00      	nop
 8002d6c:	3708      	adds	r7, #8
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bdb0      	pop	{r4, r5, r7, pc}

08002d72 <RobotSystem_SetRightSpeed>:

void RobotSystem_SetRightSpeed(RobotSystem *robotSystem, int16_t rightSpeed) {
 8002d72:	b5b0      	push	{r4, r5, r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	460b      	mov	r3, r1
 8002d7c:	807b      	strh	r3, [r7, #2]
	Motor_SetSpeed(&robotSystem->rightWheel, rightSpeed);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8002d84:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002d88:	17da      	asrs	r2, r3, #31
 8002d8a:	461c      	mov	r4, r3
 8002d8c:	4615      	mov	r5, r2
 8002d8e:	4622      	mov	r2, r4
 8002d90:	462b      	mov	r3, r5
 8002d92:	4608      	mov	r0, r1
 8002d94:	f7fe fff6 	bl	8001d84 <Motor_SetSpeed>
}
 8002d98:	bf00      	nop
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bdb0      	pop	{r4, r5, r7, pc}

08002da0 <RobotSystem_GetMotorPosition>:
void RobotSystem_Stop(RobotSystem *robotSystem) {
    Motor_Stop(&robotSystem->leftWheel);
    Motor_Stop(&robotSystem->rightWheel);
}

void RobotSystem_GetMotorPosition(RobotSystem *robotSystem, int16_t *leftPos, int16_t *rightPos) {
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
	Motor_GetDistance(&robotSystem->leftWheel, leftPos);
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	68b9      	ldr	r1, [r7, #8]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff48 	bl	8002c46 <Motor_GetDistance>
	Motor_GetDistance(&robotSystem->rightWheel, rightPos);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	33c0      	adds	r3, #192	@ 0xc0
 8002dba:	6879      	ldr	r1, [r7, #4]
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f7ff ff42 	bl	8002c46 <Motor_GetDistance>
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <RobotSystem_GetMotorSpeed>:

void RobotSystem_GetMotorSpeed(RobotSystem *robotSystem, int16_t *leftSpeed, int16_t *rightSpeed) {
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b084      	sub	sp, #16
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	60f8      	str	r0, [r7, #12]
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
	Motor_GetSpeed(&robotSystem->leftWheel, leftSpeed);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	68b9      	ldr	r1, [r7, #8]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff ff43 	bl	8002c66 <Motor_GetSpeed>
	Motor_GetSpeed(&robotSystem->rightWheel, rightSpeed);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	33c0      	adds	r3, #192	@ 0xc0
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7ff ff3d 	bl	8002c66 <Motor_GetSpeed>
}
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <RobotSystem_Calculate>:

void RobotSystem_Calculate(RobotSystem *robotSystem) {
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
	Motor_Calculate(&robotSystem->leftWheel);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff f93a 	bl	8002078 <Motor_Calculate>
	Motor_Calculate(&robotSystem->rightWheel);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	33c0      	adds	r3, #192	@ 0xc0
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f7ff f935 	bl	8002078 <Motor_Calculate>
}
 8002e0e:	bf00      	nop
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <RobotSystem_InterruptHandler>:

void RobotSystem_InterruptHandler(RobotSystem *robotSystem, TIM_HandleTypeDef *htim) {
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	6039      	str	r1, [r7, #0]
	if (htim == robotSystem->leftWheel.HallTimer) {
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d103      	bne.n	8002e32 <RobotSystem_InterruptHandler+0x1c>
		Motor_Update(&robotSystem->leftWheel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff fd2d 	bl	800288c <Motor_Update>
	}

	if (htim == robotSystem->rightWheel.HallTimer) {
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002e38:	683a      	ldr	r2, [r7, #0]
 8002e3a:	429a      	cmp	r2, r3
 8002e3c:	d104      	bne.n	8002e48 <RobotSystem_InterruptHandler+0x32>
		Motor_Update(&robotSystem->rightWheel);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	33c0      	adds	r3, #192	@ 0xc0
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7ff fd22 	bl	800288c <Motor_Update>
	}
}
 8002e48:	bf00      	nop
 8002e4a:	3708      	adds	r7, #8
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <RobotSystem_Enable>:

void RobotSystem_Enable (RobotSystem *robotSystem) {
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
	RobotSystem_SetEnablePin(robotSystem, true);
 8002e58:	2101      	movs	r1, #1
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f804 	bl	8002e68 <RobotSystem_SetEnablePin>
}
 8002e60:	bf00      	nop
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <RobotSystem_SetEnablePin>:

void RobotSystem_Disable (RobotSystem *robotSystem) {
	RobotSystem_SetEnablePin(robotSystem, false);
}

void RobotSystem_SetEnablePin(RobotSystem *robotSystem, bool onOrOff) {
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	70fb      	strb	r3, [r7, #3]
	bool setValue = true;
 8002e74:	2301      	movs	r3, #1
 8002e76:	73fb      	strb	r3, [r7, #15]
	if(onOrOff) setValue = true;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d002      	beq.n	8002e84 <RobotSystem_SetEnablePin+0x1c>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	73fb      	strb	r3, [r7, #15]
 8002e82:	e001      	b.n	8002e88 <RobotSystem_SetEnablePin+0x20>
	else setValue = false;
 8002e84:	2300      	movs	r3, #0
 8002e86:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(robotSystem->Enable_Port, robotSystem->Enable_Pin, setValue);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f8d3 0180 	ldr.w	r0, [r3, #384]	@ 0x180
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f8b3 3184 	ldrh.w	r3, [r3, #388]	@ 0x184
 8002e94:	7bfa      	ldrb	r2, [r7, #15]
 8002e96:	4619      	mov	r1, r3
 8002e98:	f003 fbce 	bl	8006638 <HAL_GPIO_WritePin>
}
 8002e9c:	bf00      	nop
 8002e9e:	3710      	adds	r7, #16
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}

08002ea4 <RobotSystem_SetCurrentLimit>:

void RobotSystem_SetCurrentLimit(RobotSystem *robotSystem, uint16_t currentLimit) {
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b084      	sub	sp, #16
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
 8002eac:	460b      	mov	r3, r1
 8002eae:	807b      	strh	r3, [r7, #2]
	if(currentLimit > MAX_CURRENT_LIMIT) {
 8002eb0:	887b      	ldrh	r3, [r7, #2]
 8002eb2:	2b0a      	cmp	r3, #10
 8002eb4:	d901      	bls.n	8002eba <RobotSystem_SetCurrentLimit+0x16>
		currentLimit = MAX_CURRENT_LIMIT;
 8002eb6:	230a      	movs	r3, #10
 8002eb8:	807b      	strh	r3, [r7, #2]
	}
	robotSystem->currentLimit = currentLimit;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	887a      	ldrh	r2, [r7, #2]
 8002ebe:	f8a3 218e 	strh.w	r2, [r3, #398]	@ 0x18e

	uint32_t voltage = currentLimit * SHUNT_RESISTOR * RESISTORS / RESISTOR2;
 8002ec2:	887b      	ldrh	r3, [r7, #2]
 8002ec4:	f245 32fc 	movw	r2, #21500	@ 0x53fc
 8002ec8:	fb02 f303 	mul.w	r3, r2, r3
 8002ecc:	4a11      	ldr	r2, [pc, #68]	@ (8002f14 <RobotSystem_SetCurrentLimit+0x70>)
 8002ece:	fb82 1203 	smull	r1, r2, r2, r3
 8002ed2:	10d2      	asrs	r2, r2, #3
 8002ed4:	17db      	asrs	r3, r3, #31
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	60fb      	str	r3, [r7, #12]
	uint32_t dac_value = 4095 * voltage / 3300; // Convert voltage to digital value
 8002eda:	68fa      	ldr	r2, [r7, #12]
 8002edc:	4613      	mov	r3, r2
 8002ede:	031b      	lsls	r3, r3, #12
 8002ee0:	1a9b      	subs	r3, r3, r2
 8002ee2:	089b      	lsrs	r3, r3, #2
 8002ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8002f18 <RobotSystem_SetCurrentLimit+0x74>)
 8002ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8002eea:	095b      	lsrs	r3, r3, #5
 8002eec:	60bb      	str	r3, [r7, #8]
	HAL_DAC_SetValue(robotSystem->currentLimitDAC, robotSystem->currentLimitDACChannel, DAC_ALIGN_12B_R, dac_value);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	f8d3 0188 	ldr.w	r0, [r3, #392]	@ 0x188
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	f8b3 318c 	ldrh.w	r3, [r3, #396]	@ 0x18c
 8002efa:	4619      	mov	r1, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f002 f992 	bl	8005228 <HAL_DAC_SetValue>
	HAL_Delay(25);
 8002f04:	2019      	movs	r0, #25
 8002f06:	f000 fecf 	bl	8003ca8 <HAL_Delay>
}
 8002f0a:	bf00      	nop
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
 8002f12:	bf00      	nop
 8002f14:	1b4e81b5 	.word	0x1b4e81b5
 8002f18:	09ee009f 	.word	0x09ee009f

08002f1c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002f20:	4b1b      	ldr	r3, [pc, #108]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f22:	4a1c      	ldr	r2, [pc, #112]	@ (8002f94 <MX_SPI1_Init+0x78>)
 8002f24:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002f26:	4b1a      	ldr	r3, [pc, #104]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f28:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f2c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002f2e:	4b18      	ldr	r3, [pc, #96]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f34:	4b16      	ldr	r3, [pc, #88]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f36:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f3a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f3c:	4b14      	ldr	r3, [pc, #80]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f42:	4b13      	ldr	r3, [pc, #76]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f48:	4b11      	ldr	r3, [pc, #68]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f4e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002f50:	4b0f      	ldr	r3, [pc, #60]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f52:	2218      	movs	r2, #24
 8002f54:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f56:	4b0e      	ldr	r3, [pc, #56]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f62:	4b0b      	ldr	r3, [pc, #44]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f64:	2200      	movs	r2, #0
 8002f66:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f68:	4b09      	ldr	r3, [pc, #36]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f6a:	2207      	movs	r2, #7
 8002f6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f6e:	4b08      	ldr	r3, [pc, #32]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f74:	4b06      	ldr	r3, [pc, #24]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f76:	2208      	movs	r2, #8
 8002f78:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f7a:	4805      	ldr	r0, [pc, #20]	@ (8002f90 <MX_SPI1_Init+0x74>)
 8002f7c:	f004 fbb8 	bl	80076f0 <HAL_SPI_Init>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002f86:	f7fe fe86 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f8a:	bf00      	nop
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	20000608 	.word	0x20000608
 8002f94:	40013000 	.word	0x40013000

08002f98 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b08a      	sub	sp, #40	@ 0x28
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fa0:	f107 0314 	add.w	r3, r7, #20
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]
 8002fa8:	605a      	str	r2, [r3, #4]
 8002faa:	609a      	str	r2, [r3, #8]
 8002fac:	60da      	str	r2, [r3, #12]
 8002fae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a17      	ldr	r2, [pc, #92]	@ (8003014 <HAL_SPI_MspInit+0x7c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d127      	bne.n	800300a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002fba:	4b17      	ldr	r3, [pc, #92]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbe:	4a16      	ldr	r2, [pc, #88]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fc0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002fc4:	6613      	str	r3, [r2, #96]	@ 0x60
 8002fc6:	4b14      	ldr	r3, [pc, #80]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002fce:	613b      	str	r3, [r7, #16]
 8002fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002fd2:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fd6:	4a10      	ldr	r2, [pc, #64]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fdc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fde:	4b0e      	ldr	r3, [pc, #56]	@ (8003018 <HAL_SPI_MspInit+0x80>)
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PG2     ------> SPI1_SCK
    PG3     ------> SPI1_MISO
    PG4     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8002fea:	231c      	movs	r3, #28
 8002fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ffa:	2305      	movs	r3, #5
 8002ffc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002ffe:	f107 0314 	add.w	r3, r7, #20
 8003002:	4619      	mov	r1, r3
 8003004:	4805      	ldr	r0, [pc, #20]	@ (800301c <HAL_SPI_MspInit+0x84>)
 8003006:	f003 f97d 	bl	8006304 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800300a:	bf00      	nop
 800300c:	3728      	adds	r7, #40	@ 0x28
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	40013000 	.word	0x40013000
 8003018:	40021000 	.word	0x40021000
 800301c:	48001800 	.word	0x48001800

08003020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b082      	sub	sp, #8
 8003024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003026:	4b0f      	ldr	r3, [pc, #60]	@ (8003064 <HAL_MspInit+0x44>)
 8003028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800302a:	4a0e      	ldr	r2, [pc, #56]	@ (8003064 <HAL_MspInit+0x44>)
 800302c:	f043 0301 	orr.w	r3, r3, #1
 8003030:	6613      	str	r3, [r2, #96]	@ 0x60
 8003032:	4b0c      	ldr	r3, [pc, #48]	@ (8003064 <HAL_MspInit+0x44>)
 8003034:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003036:	f003 0301 	and.w	r3, r3, #1
 800303a:	607b      	str	r3, [r7, #4]
 800303c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800303e:	4b09      	ldr	r3, [pc, #36]	@ (8003064 <HAL_MspInit+0x44>)
 8003040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003042:	4a08      	ldr	r2, [pc, #32]	@ (8003064 <HAL_MspInit+0x44>)
 8003044:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003048:	6593      	str	r3, [r2, #88]	@ 0x58
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_MspInit+0x44>)
 800304c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003052:	603b      	str	r3, [r7, #0]
 8003054:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003056:	f003 fbc3 	bl	80067e0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800305a:	bf00      	nop
 800305c:	3708      	adds	r7, #8
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	40021000 	.word	0x40021000

08003068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800306c:	bf00      	nop
 800306e:	e7fd      	b.n	800306c <NMI_Handler+0x4>

08003070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003074:	bf00      	nop
 8003076:	e7fd      	b.n	8003074 <HardFault_Handler+0x4>

08003078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800307c:	bf00      	nop
 800307e:	e7fd      	b.n	800307c <MemManage_Handler+0x4>

08003080 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003084:	bf00      	nop
 8003086:	e7fd      	b.n	8003084 <BusFault_Handler+0x4>

08003088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <UsageFault_Handler+0x4>

08003090 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr

0800309e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800309e:	b480      	push	{r7}
 80030a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030b0:	bf00      	nop
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030be:	f000 fdd5 	bl	8003c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	bd80      	pop	{r7, pc}

080030c6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80030c6:	b580      	push	{r7, lr}
 80030c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACC_INT_Pin);
 80030ca:	2001      	movs	r0, #1
 80030cc:	f003 facc 	bl	8006668 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	bd80      	pop	{r7, pc}

080030d4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80030d8:	4802      	ldr	r0, [pc, #8]	@ (80030e4 <DMA1_Channel1_IRQHandler+0x10>)
 80030da:	f002 fc70 	bl	80059be <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000830 	.word	0x20000830

080030e8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <FDCAN1_IT0_IRQHandler+0x10>)
 80030ee:	f002 ff0f 	bl	8005f10 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200004ac 	.word	0x200004ac

080030fc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003100:	4802      	ldr	r0, [pc, #8]	@ (800310c <TIM2_IRQHandler+0x10>)
 8003102:	f005 fcb1 	bl	8008a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	200006b8 	.word	0x200006b8

08003110 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003114:	4802      	ldr	r0, [pc, #8]	@ (8003120 <USART2_IRQHandler+0x10>)
 8003116:	f007 fa87 	bl	800a628 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	2000079c 	.word	0x2000079c

08003124 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003128:	4802      	ldr	r0, [pc, #8]	@ (8003134 <TIM5_IRQHandler+0x10>)
 800312a:	f005 fc9d 	bl	8008a68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000704 	.word	0x20000704

08003138 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003138:	b480      	push	{r7}
 800313a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800313c:	4b06      	ldr	r3, [pc, #24]	@ (8003158 <SystemInit+0x20>)
 800313e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <SystemInit+0x20>)
 8003144:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003148:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	e000ed00 	.word	0xe000ed00

0800315c <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b09c      	sub	sp, #112	@ 0x70
 8003160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003162:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003166:	2200      	movs	r2, #0
 8003168:	601a      	str	r2, [r3, #0]
 800316a:	605a      	str	r2, [r3, #4]
 800316c:	609a      	str	r2, [r3, #8]
 800316e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003170:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
 8003178:	605a      	str	r2, [r3, #4]
 800317a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800317c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]
 8003184:	605a      	str	r2, [r3, #4]
 8003186:	609a      	str	r2, [r3, #8]
 8003188:	60da      	str	r2, [r3, #12]
 800318a:	611a      	str	r2, [r3, #16]
 800318c:	615a      	str	r2, [r3, #20]
 800318e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003190:	1d3b      	adds	r3, r7, #4
 8003192:	2234      	movs	r2, #52	@ 0x34
 8003194:	2100      	movs	r1, #0
 8003196:	4618      	mov	r0, r3
 8003198:	f008 fe5a 	bl	800be50 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800319c:	4b51      	ldr	r3, [pc, #324]	@ (80032e4 <MX_TIM1_Init+0x188>)
 800319e:	4a52      	ldr	r2, [pc, #328]	@ (80032e8 <MX_TIM1_Init+0x18c>)
 80031a0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16;
 80031a2:	4b50      	ldr	r3, [pc, #320]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031a4:	2210      	movs	r2, #16
 80031a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031a8:	4b4e      	ldr	r3, [pc, #312]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 80031ae:	4b4d      	ldr	r3, [pc, #308]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031b0:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 80031b4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031b6:	4b4b      	ldr	r3, [pc, #300]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80031bc:	4b49      	ldr	r3, [pc, #292]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031be:	2200      	movs	r2, #0
 80031c0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031c2:	4b48      	ldr	r3, [pc, #288]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80031c8:	4846      	ldr	r0, [pc, #280]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031ca:	f005 f835 	bl	8008238 <HAL_TIM_Base_Init>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80031d4:	f7fe fd5f 	bl	8001c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031dc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80031de:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80031e2:	4619      	mov	r1, r3
 80031e4:	483f      	ldr	r0, [pc, #252]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031e6:	f005 ff3f 	bl	8009068 <HAL_TIM_ConfigClockSource>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80031f0:	f7fe fd51 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80031f4:	483b      	ldr	r0, [pc, #236]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80031f6:	f005 f876 	bl	80082e6 <HAL_TIM_PWM_Init>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8003200:	f7fe fd49 	bl	8001c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003204:	2300      	movs	r3, #0
 8003206:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003208:	2300      	movs	r3, #0
 800320a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800320c:	2300      	movs	r3, #0
 800320e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003210:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003214:	4619      	mov	r1, r3
 8003216:	4833      	ldr	r0, [pc, #204]	@ (80032e4 <MX_TIM1_Init+0x188>)
 8003218:	f006 ff92 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8003222:	f7fe fd38 	bl	8001c96 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003226:	2360      	movs	r3, #96	@ 0x60
 8003228:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800322a:	2300      	movs	r3, #0
 800322c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800322e:	2300      	movs	r3, #0
 8003230:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003232:	2300      	movs	r3, #0
 8003234:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003236:	2300      	movs	r3, #0
 8003238:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800323a:	2300      	movs	r3, #0
 800323c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800323e:	2300      	movs	r3, #0
 8003240:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003242:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003246:	2200      	movs	r2, #0
 8003248:	4619      	mov	r1, r3
 800324a:	4826      	ldr	r0, [pc, #152]	@ (80032e4 <MX_TIM1_Init+0x188>)
 800324c:	f005 fdf8 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8003256:	f7fe fd1e 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800325a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800325e:	2204      	movs	r2, #4
 8003260:	4619      	mov	r1, r3
 8003262:	4820      	ldr	r0, [pc, #128]	@ (80032e4 <MX_TIM1_Init+0x188>)
 8003264:	f005 fdec 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 800326e:	f7fe fd12 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003272:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003276:	2208      	movs	r2, #8
 8003278:	4619      	mov	r1, r3
 800327a:	481a      	ldr	r0, [pc, #104]	@ (80032e4 <MX_TIM1_Init+0x188>)
 800327c:	f005 fde0 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8003286:	f7fe fd06 	bl	8001c96 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800328a:	2300      	movs	r3, #0
 800328c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800328e:	2300      	movs	r3, #0
 8003290:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003296:	2300      	movs	r3, #0
 8003298:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800329a:	2300      	movs	r3, #0
 800329c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800329e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80032a2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80032a4:	2300      	movs	r3, #0
 80032a6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80032a8:	2300      	movs	r3, #0
 80032aa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80032ac:	2300      	movs	r3, #0
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80032b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80032ba:	2300      	movs	r3, #0
 80032bc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80032be:	2300      	movs	r3, #0
 80032c0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80032c2:	1d3b      	adds	r3, r7, #4
 80032c4:	4619      	mov	r1, r3
 80032c6:	4807      	ldr	r0, [pc, #28]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80032c8:	f006 ffd0 	bl	800a26c <HAL_TIMEx_ConfigBreakDeadTime>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d001      	beq.n	80032d6 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 80032d2:	f7fe fce0 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80032d6:	4803      	ldr	r0, [pc, #12]	@ (80032e4 <MX_TIM1_Init+0x188>)
 80032d8:	f000 fa8a 	bl	80037f0 <HAL_TIM_MspPostInit>

}
 80032dc:	bf00      	nop
 80032de:	3770      	adds	r7, #112	@ 0x70
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	2000066c 	.word	0x2000066c
 80032e8:	40012c00 	.word	0x40012c00

080032ec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b08c      	sub	sp, #48	@ 0x30
 80032f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032f2:	f107 0320 	add.w	r3, r7, #32
 80032f6:	2200      	movs	r2, #0
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	605a      	str	r2, [r3, #4]
 80032fc:	609a      	str	r2, [r3, #8]
 80032fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003300:	f107 0314 	add.w	r3, r7, #20
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800330c:	1d3b      	adds	r3, r7, #4
 800330e:	2200      	movs	r2, #0
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	605a      	str	r2, [r3, #4]
 8003314:	609a      	str	r2, [r3, #8]
 8003316:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003318:	4b36      	ldr	r3, [pc, #216]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800331a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800331e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 170-1;
 8003320:	4b34      	ldr	r3, [pc, #208]	@ (80033f4 <MX_TIM2_Init+0x108>)
 8003322:	22a9      	movs	r2, #169	@ 0xa9
 8003324:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003326:	4b33      	ldr	r3, [pc, #204]	@ (80033f4 <MX_TIM2_Init+0x108>)
 8003328:	2200      	movs	r2, #0
 800332a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800332c:	4b31      	ldr	r3, [pc, #196]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800332e:	f04f 32ff 	mov.w	r2, #4294967295
 8003332:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003334:	4b2f      	ldr	r3, [pc, #188]	@ (80033f4 <MX_TIM2_Init+0x108>)
 8003336:	2200      	movs	r2, #0
 8003338:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800333a:	4b2e      	ldr	r3, [pc, #184]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800333c:	2200      	movs	r2, #0
 800333e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003340:	482c      	ldr	r0, [pc, #176]	@ (80033f4 <MX_TIM2_Init+0x108>)
 8003342:	f004 ff79 	bl	8008238 <HAL_TIM_Base_Init>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 800334c:	f7fe fca3 	bl	8001c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003350:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003354:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003356:	f107 0320 	add.w	r3, r7, #32
 800335a:	4619      	mov	r1, r3
 800335c:	4825      	ldr	r0, [pc, #148]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800335e:	f005 fe83 	bl	8009068 <HAL_TIM_ConfigClockSource>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8003368:	f7fe fc95 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 800336c:	4821      	ldr	r0, [pc, #132]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800336e:	f005 f9c9 	bl	8008704 <HAL_TIM_IC_Init>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8003378:	f7fe fc8d 	bl	8001c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003380:	2300      	movs	r3, #0
 8003382:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	4619      	mov	r1, r3
 800338a:	481a      	ldr	r0, [pc, #104]	@ (80033f4 <MX_TIM2_Init+0x108>)
 800338c:	f006 fed8 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 8003396:	f7fe fc7e 	bl	8001c96 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 800339a:	230a      	movs	r3, #10
 800339c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800339e:	2301      	movs	r3, #1
 80033a0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033aa:	1d3b      	adds	r3, r7, #4
 80033ac:	2200      	movs	r2, #0
 80033ae:	4619      	mov	r1, r3
 80033b0:	4810      	ldr	r0, [pc, #64]	@ (80033f4 <MX_TIM2_Init+0x108>)
 80033b2:	f005 fca8 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80033bc:	f7fe fc6b 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80033c0:	1d3b      	adds	r3, r7, #4
 80033c2:	2204      	movs	r2, #4
 80033c4:	4619      	mov	r1, r3
 80033c6:	480b      	ldr	r0, [pc, #44]	@ (80033f4 <MX_TIM2_Init+0x108>)
 80033c8:	f005 fc9d 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80033cc:	4603      	mov	r3, r0
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d001      	beq.n	80033d6 <MX_TIM2_Init+0xea>
  {
    Error_Handler();
 80033d2:	f7fe fc60 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80033d6:	1d3b      	adds	r3, r7, #4
 80033d8:	2208      	movs	r2, #8
 80033da:	4619      	mov	r1, r3
 80033dc:	4805      	ldr	r0, [pc, #20]	@ (80033f4 <MX_TIM2_Init+0x108>)
 80033de:	f005 fc92 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <MX_TIM2_Init+0x100>
  {
    Error_Handler();
 80033e8:	f7fe fc55 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80033ec:	bf00      	nop
 80033ee:	3730      	adds	r7, #48	@ 0x30
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	200006b8 	.word	0x200006b8

080033f8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08c      	sub	sp, #48	@ 0x30
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033fe:	f107 0320 	add.w	r3, r7, #32
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800340c:	f107 0314 	add.w	r3, r7, #20
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	605a      	str	r2, [r3, #4]
 8003416:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003424:	4b36      	ldr	r3, [pc, #216]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003426:	4a37      	ldr	r2, [pc, #220]	@ (8003504 <MX_TIM5_Init+0x10c>)
 8003428:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 170-1;
 800342a:	4b35      	ldr	r3, [pc, #212]	@ (8003500 <MX_TIM5_Init+0x108>)
 800342c:	22a9      	movs	r2, #169	@ 0xa9
 800342e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003430:	4b33      	ldr	r3, [pc, #204]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003432:	2200      	movs	r2, #0
 8003434:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003436:	4b32      	ldr	r3, [pc, #200]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003438:	f04f 32ff 	mov.w	r2, #4294967295
 800343c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800343e:	4b30      	ldr	r3, [pc, #192]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003440:	2200      	movs	r2, #0
 8003442:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003444:	4b2e      	ldr	r3, [pc, #184]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003446:	2200      	movs	r2, #0
 8003448:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800344a:	482d      	ldr	r0, [pc, #180]	@ (8003500 <MX_TIM5_Init+0x108>)
 800344c:	f004 fef4 	bl	8008238 <HAL_TIM_Base_Init>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8003456:	f7fe fc1e 	bl	8001c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800345a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800345e:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003460:	f107 0320 	add.w	r3, r7, #32
 8003464:	4619      	mov	r1, r3
 8003466:	4826      	ldr	r0, [pc, #152]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003468:	f005 fdfe 	bl	8009068 <HAL_TIM_ConfigClockSource>
 800346c:	4603      	mov	r3, r0
 800346e:	2b00      	cmp	r3, #0
 8003470:	d001      	beq.n	8003476 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 8003472:	f7fe fc10 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003476:	4822      	ldr	r0, [pc, #136]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003478:	f005 f944 	bl	8008704 <HAL_TIM_IC_Init>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d001      	beq.n	8003486 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 8003482:	f7fe fc08 	bl	8001c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800348e:	f107 0314 	add.w	r3, r7, #20
 8003492:	4619      	mov	r1, r3
 8003494:	481a      	ldr	r0, [pc, #104]	@ (8003500 <MX_TIM5_Init+0x108>)
 8003496:	f006 fe53 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80034a0:	f7fe fbf9 	bl	8001c96 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80034a4:	230a      	movs	r3, #10
 80034a6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034a8:	2301      	movs	r3, #1
 80034aa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034b4:	1d3b      	adds	r3, r7, #4
 80034b6:	2200      	movs	r2, #0
 80034b8:	4619      	mov	r1, r3
 80034ba:	4811      	ldr	r0, [pc, #68]	@ (8003500 <MX_TIM5_Init+0x108>)
 80034bc:	f005 fc23 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80034c0:	4603      	mov	r3, r0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d001      	beq.n	80034ca <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 80034c6:	f7fe fbe6 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80034ca:	1d3b      	adds	r3, r7, #4
 80034cc:	2204      	movs	r2, #4
 80034ce:	4619      	mov	r1, r3
 80034d0:	480b      	ldr	r0, [pc, #44]	@ (8003500 <MX_TIM5_Init+0x108>)
 80034d2:	f005 fc18 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <MX_TIM5_Init+0xe8>
  {
    Error_Handler();
 80034dc:	f7fe fbdb 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80034e0:	1d3b      	adds	r3, r7, #4
 80034e2:	2208      	movs	r2, #8
 80034e4:	4619      	mov	r1, r3
 80034e6:	4806      	ldr	r0, [pc, #24]	@ (8003500 <MX_TIM5_Init+0x108>)
 80034e8:	f005 fc0d 	bl	8008d06 <HAL_TIM_IC_ConfigChannel>
 80034ec:	4603      	mov	r3, r0
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d001      	beq.n	80034f6 <MX_TIM5_Init+0xfe>
  {
    Error_Handler();
 80034f2:	f7fe fbd0 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80034f6:	bf00      	nop
 80034f8:	3730      	adds	r7, #48	@ 0x30
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
 80034fe:	bf00      	nop
 8003500:	20000704 	.word	0x20000704
 8003504:	40000c00 	.word	0x40000c00

08003508 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b09c      	sub	sp, #112	@ 0x70
 800350c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800350e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8003512:	2200      	movs	r2, #0
 8003514:	601a      	str	r2, [r3, #0]
 8003516:	605a      	str	r2, [r3, #4]
 8003518:	609a      	str	r2, [r3, #8]
 800351a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800351c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003520:	2200      	movs	r2, #0
 8003522:	601a      	str	r2, [r3, #0]
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003528:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800352c:	2200      	movs	r2, #0
 800352e:	601a      	str	r2, [r3, #0]
 8003530:	605a      	str	r2, [r3, #4]
 8003532:	609a      	str	r2, [r3, #8]
 8003534:	60da      	str	r2, [r3, #12]
 8003536:	611a      	str	r2, [r3, #16]
 8003538:	615a      	str	r2, [r3, #20]
 800353a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800353c:	1d3b      	adds	r3, r7, #4
 800353e:	2234      	movs	r2, #52	@ 0x34
 8003540:	2100      	movs	r1, #0
 8003542:	4618      	mov	r0, r3
 8003544:	f008 fc84 	bl	800be50 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003548:	4b51      	ldr	r3, [pc, #324]	@ (8003690 <MX_TIM8_Init+0x188>)
 800354a:	4a52      	ldr	r2, [pc, #328]	@ (8003694 <MX_TIM8_Init+0x18c>)
 800354c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16;
 800354e:	4b50      	ldr	r3, [pc, #320]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003550:	2210      	movs	r2, #16
 8003552:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003554:	4b4e      	ldr	r3, [pc, #312]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003556:	2200      	movs	r2, #0
 8003558:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1023;
 800355a:	4b4d      	ldr	r3, [pc, #308]	@ (8003690 <MX_TIM8_Init+0x188>)
 800355c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8003560:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003562:	4b4b      	ldr	r3, [pc, #300]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003564:	2200      	movs	r2, #0
 8003566:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003568:	4b49      	ldr	r3, [pc, #292]	@ (8003690 <MX_TIM8_Init+0x188>)
 800356a:	2200      	movs	r2, #0
 800356c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800356e:	4b48      	ldr	r3, [pc, #288]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003570:	2200      	movs	r2, #0
 8003572:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003574:	4846      	ldr	r0, [pc, #280]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003576:	f004 fe5f 	bl	8008238 <HAL_TIM_Base_Init>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	d001      	beq.n	8003584 <MX_TIM8_Init+0x7c>
  {
    Error_Handler();
 8003580:	f7fe fb89 	bl	8001c96 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003584:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003588:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800358a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800358e:	4619      	mov	r1, r3
 8003590:	483f      	ldr	r0, [pc, #252]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003592:	f005 fd69 	bl	8009068 <HAL_TIM_ConfigClockSource>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <MX_TIM8_Init+0x98>
  {
    Error_Handler();
 800359c:	f7fe fb7b 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80035a0:	483b      	ldr	r0, [pc, #236]	@ (8003690 <MX_TIM8_Init+0x188>)
 80035a2:	f004 fea0 	bl	80082e6 <HAL_TIM_PWM_Init>
 80035a6:	4603      	mov	r3, r0
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d001      	beq.n	80035b0 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 80035ac:	f7fe fb73 	bl	8001c96 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035b0:	2300      	movs	r3, #0
 80035b2:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80035b4:	2300      	movs	r3, #0
 80035b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035b8:	2300      	movs	r3, #0
 80035ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80035bc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80035c0:	4619      	mov	r1, r3
 80035c2:	4833      	ldr	r0, [pc, #204]	@ (8003690 <MX_TIM8_Init+0x188>)
 80035c4:	f006 fdbc 	bl	800a140 <HAL_TIMEx_MasterConfigSynchronization>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <MX_TIM8_Init+0xca>
  {
    Error_Handler();
 80035ce:	f7fe fb62 	bl	8001c96 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80035d2:	2360      	movs	r3, #96	@ 0x60
 80035d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80035d6:	2300      	movs	r3, #0
 80035d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80035da:	2300      	movs	r3, #0
 80035dc:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80035de:	2300      	movs	r3, #0
 80035e0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80035e2:	2300      	movs	r3, #0
 80035e4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80035e6:	2300      	movs	r3, #0
 80035e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80035ea:	2300      	movs	r3, #0
 80035ec:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80035ee:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80035f2:	2200      	movs	r2, #0
 80035f4:	4619      	mov	r1, r3
 80035f6:	4826      	ldr	r0, [pc, #152]	@ (8003690 <MX_TIM8_Init+0x188>)
 80035f8:	f005 fc22 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 80035fc:	4603      	mov	r3, r0
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <MX_TIM8_Init+0xfe>
  {
    Error_Handler();
 8003602:	f7fe fb48 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003606:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800360a:	2204      	movs	r2, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4820      	ldr	r0, [pc, #128]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003610:	f005 fc16 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <MX_TIM8_Init+0x116>
  {
    Error_Handler();
 800361a:	f7fe fb3c 	bl	8001c96 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800361e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003622:	2208      	movs	r2, #8
 8003624:	4619      	mov	r1, r3
 8003626:	481a      	ldr	r0, [pc, #104]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003628:	f005 fc0a 	bl	8008e40 <HAL_TIM_PWM_ConfigChannel>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d001      	beq.n	8003636 <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8003632:	f7fe fb30 	bl	8001c96 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003636:	2300      	movs	r3, #0
 8003638:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800363a:	2300      	movs	r3, #0
 800363c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800363e:	2300      	movs	r3, #0
 8003640:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003646:	2300      	movs	r3, #0
 8003648:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800364a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800364e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003650:	2300      	movs	r3, #0
 8003652:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8003654:	2300      	movs	r3, #0
 8003656:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003658:	2300      	movs	r3, #0
 800365a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800365c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003660:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8003666:	2300      	movs	r3, #0
 8003668:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800366a:	2300      	movs	r3, #0
 800366c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800366e:	1d3b      	adds	r3, r7, #4
 8003670:	4619      	mov	r1, r3
 8003672:	4807      	ldr	r0, [pc, #28]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003674:	f006 fdfa 	bl	800a26c <HAL_TIMEx_ConfigBreakDeadTime>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d001      	beq.n	8003682 <MX_TIM8_Init+0x17a>
  {
    Error_Handler();
 800367e:	f7fe fb0a 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8003682:	4803      	ldr	r0, [pc, #12]	@ (8003690 <MX_TIM8_Init+0x188>)
 8003684:	f000 f8b4 	bl	80037f0 <HAL_TIM_MspPostInit>

}
 8003688:	bf00      	nop
 800368a:	3770      	adds	r7, #112	@ 0x70
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	20000750 	.word	0x20000750
 8003694:	40013400 	.word	0x40013400

08003698 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b08e      	sub	sp, #56	@ 0x38
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80036a4:	2200      	movs	r2, #0
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	609a      	str	r2, [r3, #8]
 80036ac:	60da      	str	r2, [r3, #12]
 80036ae:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a48      	ldr	r2, [pc, #288]	@ (80037d8 <HAL_TIM_Base_MspInit+0x140>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d10c      	bne.n	80036d4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036ba:	4b48      	ldr	r3, [pc, #288]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036be:	4a47      	ldr	r2, [pc, #284]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80036c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80036c6:	4b45      	ldr	r3, [pc, #276]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ce:	623b      	str	r3, [r7, #32]
 80036d0:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80036d2:	e07d      	b.n	80037d0 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM2)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036dc:	d130      	bne.n	8003740 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80036de:	4b3f      	ldr	r3, [pc, #252]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e2:	4a3e      	ldr	r2, [pc, #248]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036e4:	f043 0301 	orr.w	r3, r3, #1
 80036e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80036ea:	4b3c      	ldr	r3, [pc, #240]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ee:	f003 0301 	and.w	r3, r3, #1
 80036f2:	61fb      	str	r3, [r7, #28]
 80036f4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036f6:	4b39      	ldr	r3, [pc, #228]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80036fa:	4a38      	ldr	r2, [pc, #224]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80036fc:	f043 0308 	orr.w	r3, r3, #8
 8003700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003702:	4b36      	ldr	r3, [pc, #216]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003706:	f003 0308 	and.w	r3, r3, #8
 800370a:	61bb      	str	r3, [r7, #24]
 800370c:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = LMC_HALL1_Pin|LMC_HALL2_Pin|LMC_HALL3_Pin;
 800370e:	2398      	movs	r3, #152	@ 0x98
 8003710:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003712:	2302      	movs	r3, #2
 8003714:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003716:	2300      	movs	r3, #0
 8003718:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800371a:	2300      	movs	r3, #0
 800371c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800371e:	2302      	movs	r3, #2
 8003720:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003726:	4619      	mov	r1, r3
 8003728:	482d      	ldr	r0, [pc, #180]	@ (80037e0 <HAL_TIM_Base_MspInit+0x148>)
 800372a:	f002 fdeb 	bl	8006304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800372e:	2200      	movs	r2, #0
 8003730:	2102      	movs	r1, #2
 8003732:	201c      	movs	r0, #28
 8003734:	f001 fcb5 	bl	80050a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003738:	201c      	movs	r0, #28
 800373a:	f001 fccc 	bl	80050d6 <HAL_NVIC_EnableIRQ>
}
 800373e:	e047      	b.n	80037d0 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM5)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a27      	ldr	r2, [pc, #156]	@ (80037e4 <HAL_TIM_Base_MspInit+0x14c>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d131      	bne.n	80037ae <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800374a:	4b24      	ldr	r3, [pc, #144]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374e:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003750:	f043 0308 	orr.w	r3, r3, #8
 8003754:	6593      	str	r3, [r2, #88]	@ 0x58
 8003756:	4b21      	ldr	r3, [pc, #132]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375a:	f003 0308 	and.w	r3, r3, #8
 800375e:	617b      	str	r3, [r7, #20]
 8003760:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003762:	4b1e      	ldr	r3, [pc, #120]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003764:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003766:	4a1d      	ldr	r2, [pc, #116]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003768:	f043 0320 	orr.w	r3, r3, #32
 800376c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800376e:	4b1b      	ldr	r3, [pc, #108]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 8003770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	613b      	str	r3, [r7, #16]
 8003778:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = RMC_HALL2_Pin|RMC_HALL3_Pin|RMC_HALL1_Pin;
 800377a:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 800377e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003780:	2302      	movs	r3, #2
 8003782:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003784:	2300      	movs	r3, #0
 8003786:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003788:	2300      	movs	r3, #0
 800378a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 800378c:	2306      	movs	r3, #6
 800378e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003790:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003794:	4619      	mov	r1, r3
 8003796:	4814      	ldr	r0, [pc, #80]	@ (80037e8 <HAL_TIM_Base_MspInit+0x150>)
 8003798:	f002 fdb4 	bl	8006304 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 800379c:	2200      	movs	r2, #0
 800379e:	2102      	movs	r1, #2
 80037a0:	2032      	movs	r0, #50	@ 0x32
 80037a2:	f001 fc7e 	bl	80050a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80037a6:	2032      	movs	r0, #50	@ 0x32
 80037a8:	f001 fc95 	bl	80050d6 <HAL_NVIC_EnableIRQ>
}
 80037ac:	e010      	b.n	80037d0 <HAL_TIM_Base_MspInit+0x138>
  else if(tim_baseHandle->Instance==TIM8)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a0e      	ldr	r2, [pc, #56]	@ (80037ec <HAL_TIM_Base_MspInit+0x154>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d10b      	bne.n	80037d0 <HAL_TIM_Base_MspInit+0x138>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80037b8:	4b08      	ldr	r3, [pc, #32]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80037ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037bc:	4a07      	ldr	r2, [pc, #28]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80037be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80037c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80037c4:	4b05      	ldr	r3, [pc, #20]	@ (80037dc <HAL_TIM_Base_MspInit+0x144>)
 80037c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	68fb      	ldr	r3, [r7, #12]
}
 80037d0:	bf00      	nop
 80037d2:	3738      	adds	r7, #56	@ 0x38
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40012c00 	.word	0x40012c00
 80037dc:	40021000 	.word	0x40021000
 80037e0:	48000c00 	.word	0x48000c00
 80037e4:	40000c00 	.word	0x40000c00
 80037e8:	48001400 	.word	0x48001400
 80037ec:	40013400 	.word	0x40013400

080037f0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08c      	sub	sp, #48	@ 0x30
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	f107 031c 	add.w	r3, r7, #28
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a64      	ldr	r2, [pc, #400]	@ (80039a0 <HAL_TIM_MspPostInit+0x1b0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d166      	bne.n	80038e0 <HAL_TIM_MspPostInit+0xf0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003812:	4b64      	ldr	r3, [pc, #400]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003816:	4a63      	ldr	r2, [pc, #396]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003818:	f043 0304 	orr.w	r3, r3, #4
 800381c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800381e:	4b61      	ldr	r3, [pc, #388]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003822:	f003 0304 	and.w	r3, r3, #4
 8003826:	61bb      	str	r3, [r7, #24]
 8003828:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800382a:	4b5e      	ldr	r3, [pc, #376]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 800382c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800382e:	4a5d      	ldr	r2, [pc, #372]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003830:	f043 0302 	orr.w	r3, r3, #2
 8003834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003836:	4b5b      	ldr	r3, [pc, #364]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800383a:	f003 0302 	and.w	r3, r3, #2
 800383e:	617b      	str	r3, [r7, #20]
 8003840:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003842:	4b58      	ldr	r3, [pc, #352]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003846:	4a57      	ldr	r2, [pc, #348]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003848:	f043 0310 	orr.w	r3, r3, #16
 800384c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800384e:	4b55      	ldr	r3, [pc, #340]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	613b      	str	r3, [r7, #16]
 8003858:	693b      	ldr	r3, [r7, #16]
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PB0     ------> TIM1_CH2N
    PE12     ------> TIM1_CH3N
    */
    GPIO_InitStruct.Pin = PWM_AL_RMC_Pin;
 800385a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800385e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003860:	2302      	movs	r3, #2
 8003862:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003864:	2300      	movs	r3, #0
 8003866:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003868:	2300      	movs	r3, #0
 800386a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 800386c:	2304      	movs	r3, #4
 800386e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_AL_RMC_GPIO_Port, &GPIO_InitStruct);
 8003870:	f107 031c 	add.w	r3, r7, #28
 8003874:	4619      	mov	r1, r3
 8003876:	484c      	ldr	r0, [pc, #304]	@ (80039a8 <HAL_TIM_MspPostInit+0x1b8>)
 8003878:	f002 fd44 	bl	8006304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_AH_RMC_Pin|PWM_BH_RMC_Pin|PWM_CH_RMC_Pin;
 800387c:	2307      	movs	r3, #7
 800387e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003880:	2302      	movs	r3, #2
 8003882:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003884:	2300      	movs	r3, #0
 8003886:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003888:	2300      	movs	r3, #0
 800388a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800388c:	2302      	movs	r3, #2
 800388e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003890:	f107 031c 	add.w	r3, r7, #28
 8003894:	4619      	mov	r1, r3
 8003896:	4844      	ldr	r0, [pc, #272]	@ (80039a8 <HAL_TIM_MspPostInit+0x1b8>)
 8003898:	f002 fd34 	bl	8006304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_BL_RMC_Pin;
 800389c:	2301      	movs	r3, #1
 800389e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a0:	2302      	movs	r3, #2
 80038a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a4:	2300      	movs	r3, #0
 80038a6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038a8:	2300      	movs	r3, #0
 80038aa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80038ac:	2306      	movs	r3, #6
 80038ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_BL_RMC_GPIO_Port, &GPIO_InitStruct);
 80038b0:	f107 031c 	add.w	r3, r7, #28
 80038b4:	4619      	mov	r1, r3
 80038b6:	483d      	ldr	r0, [pc, #244]	@ (80039ac <HAL_TIM_MspPostInit+0x1bc>)
 80038b8:	f002 fd24 	bl	8006304 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_CL_RMC_Pin;
 80038bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80038c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c2:	2302      	movs	r3, #2
 80038c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c6:	2300      	movs	r3, #0
 80038c8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038ca:	2300      	movs	r3, #0
 80038cc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80038ce:	2302      	movs	r3, #2
 80038d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_CL_RMC_GPIO_Port, &GPIO_InitStruct);
 80038d2:	f107 031c 	add.w	r3, r7, #28
 80038d6:	4619      	mov	r1, r3
 80038d8:	4835      	ldr	r0, [pc, #212]	@ (80039b0 <HAL_TIM_MspPostInit+0x1c0>)
 80038da:	f002 fd13 	bl	8006304 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80038de:	e05a      	b.n	8003996 <HAL_TIM_MspPostInit+0x1a6>
  else if(timHandle->Instance==TIM8)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a33      	ldr	r2, [pc, #204]	@ (80039b4 <HAL_TIM_MspPostInit+0x1c4>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d155      	bne.n	8003996 <HAL_TIM_MspPostInit+0x1a6>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038ea:	4b2e      	ldr	r3, [pc, #184]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 80038ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038ee:	4a2d      	ldr	r2, [pc, #180]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 80038f0:	f043 0304 	orr.w	r3, r3, #4
 80038f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80038f6:	4b2b      	ldr	r3, [pc, #172]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 80038f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038fa:	f003 0304 	and.w	r3, r3, #4
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003902:	4b28      	ldr	r3, [pc, #160]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003906:	4a27      	ldr	r2, [pc, #156]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003908:	f043 0302 	orr.w	r3, r3, #2
 800390c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800390e:	4b25      	ldr	r3, [pc, #148]	@ (80039a4 <HAL_TIM_MspPostInit+0x1b4>)
 8003910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	60bb      	str	r3, [r7, #8]
 8003918:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_BH_LMC_Pin|PWM_AL_LMC_Pin|PWM_BL_LMC_Pin|PWM_CL_LMC_Pin;
 800391a:	f44f 53e4 	mov.w	r3, #7296	@ 0x1c80
 800391e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003920:	2302      	movs	r3, #2
 8003922:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003924:	2300      	movs	r3, #0
 8003926:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003928:	2300      	movs	r3, #0
 800392a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800392c:	2304      	movs	r3, #4
 800392e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003930:	f107 031c 	add.w	r3, r7, #28
 8003934:	4619      	mov	r1, r3
 8003936:	481c      	ldr	r0, [pc, #112]	@ (80039a8 <HAL_TIM_MspPostInit+0x1b8>)
 8003938:	f002 fce4 	bl	8006304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_AH_LMC_Pin;
 800393c:	2340      	movs	r3, #64	@ 0x40
 800393e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003940:	2302      	movs	r3, #2
 8003942:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003944:	2300      	movs	r3, #0
 8003946:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003948:	2300      	movs	r3, #0
 800394a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM8;
 800394c:	2305      	movs	r3, #5
 800394e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_AH_LMC_GPIO_Port, &GPIO_InitStruct);
 8003950:	f107 031c 	add.w	r3, r7, #28
 8003954:	4619      	mov	r1, r3
 8003956:	4815      	ldr	r0, [pc, #84]	@ (80039ac <HAL_TIM_MspPostInit+0x1bc>)
 8003958:	f002 fcd4 	bl	8006304 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWM_CH_LMC_Pin;
 800395c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003960:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003962:	2302      	movs	r3, #2
 8003964:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003966:	2300      	movs	r3, #0
 8003968:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800396a:	2300      	movs	r3, #0
 800396c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 800396e:	230a      	movs	r3, #10
 8003970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(PWM_CH_LMC_GPIO_Port, &GPIO_InitStruct);
 8003972:	f107 031c 	add.w	r3, r7, #28
 8003976:	4619      	mov	r1, r3
 8003978:	480c      	ldr	r0, [pc, #48]	@ (80039ac <HAL_TIM_MspPostInit+0x1bc>)
 800397a:	f002 fcc3 	bl	8006304 <HAL_GPIO_Init>
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 800397e:	4b0e      	ldr	r3, [pc, #56]	@ (80039b8 <HAL_TIM_MspPostInit+0x1c8>)
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	4a0d      	ldr	r2, [pc, #52]	@ (80039b8 <HAL_TIM_MspPostInit+0x1c8>)
 8003984:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003988:	6053      	str	r3, [r2, #4]
    __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB9);
 800398a:	4b0b      	ldr	r3, [pc, #44]	@ (80039b8 <HAL_TIM_MspPostInit+0x1c8>)
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	4a0a      	ldr	r2, [pc, #40]	@ (80039b8 <HAL_TIM_MspPostInit+0x1c8>)
 8003990:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003994:	6053      	str	r3, [r2, #4]
}
 8003996:	bf00      	nop
 8003998:	3730      	adds	r7, #48	@ 0x30
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40012c00 	.word	0x40012c00
 80039a4:	40021000 	.word	0x40021000
 80039a8:	48000800 	.word	0x48000800
 80039ac:	48000400 	.word	0x48000400
 80039b0:	48001000 	.word	0x48001000
 80039b4:	40013400 	.word	0x40013400
 80039b8:	40010000 	.word	0x40010000

080039bc <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80039c0:	4b22      	ldr	r3, [pc, #136]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039c2:	4a23      	ldr	r2, [pc, #140]	@ (8003a50 <MX_USART2_UART_Init+0x94>)
 80039c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 80039c6:	4b21      	ldr	r3, [pc, #132]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039c8:	f44f 3261 	mov.w	r2, #230400	@ 0x38400
 80039cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80039ce:	4b1f      	ldr	r3, [pc, #124]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039d0:	2200      	movs	r2, #0
 80039d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80039d4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80039da:	4b1c      	ldr	r3, [pc, #112]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039dc:	2200      	movs	r2, #0
 80039de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80039e0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039e2:	220c      	movs	r2, #12
 80039e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80039e6:	4b19      	ldr	r3, [pc, #100]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039e8:	2200      	movs	r2, #0
 80039ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80039ec:	4b17      	ldr	r3, [pc, #92]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80039f2:	4b16      	ldr	r3, [pc, #88]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80039f8:	4b14      	ldr	r3, [pc, #80]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80039fe:	4b13      	ldr	r3, [pc, #76]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 8003a00:	2200      	movs	r2, #0
 8003a02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003a04:	4811      	ldr	r0, [pc, #68]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 8003a06:	f006 fd30 	bl	800a46a <HAL_UART_Init>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d001      	beq.n	8003a14 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8003a10:	f7fe f941 	bl	8001c96 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a14:	2100      	movs	r1, #0
 8003a16:	480d      	ldr	r0, [pc, #52]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 8003a18:	f008 f8fc 	bl	800bc14 <HAL_UARTEx_SetTxFifoThreshold>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8003a22:	f7fe f938 	bl	8001c96 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003a26:	2100      	movs	r1, #0
 8003a28:	4808      	ldr	r0, [pc, #32]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 8003a2a:	f008 f931 	bl	800bc90 <HAL_UARTEx_SetRxFifoThreshold>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d001      	beq.n	8003a38 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8003a34:	f7fe f92f 	bl	8001c96 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8003a38:	4804      	ldr	r0, [pc, #16]	@ (8003a4c <MX_USART2_UART_Init+0x90>)
 8003a3a:	f008 f8b2 	bl	800bba2 <HAL_UARTEx_DisableFifoMode>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d001      	beq.n	8003a48 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8003a44:	f7fe f927 	bl	8001c96 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003a48:	bf00      	nop
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	2000079c 	.word	0x2000079c
 8003a50:	40004400 	.word	0x40004400

08003a54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b09e      	sub	sp, #120	@ 0x78
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003a6c:	f107 0310 	add.w	r3, r7, #16
 8003a70:	2254      	movs	r2, #84	@ 0x54
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f008 f9eb 	bl	800be50 <memset>
  if(uartHandle->Instance==USART2)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a38      	ldr	r2, [pc, #224]	@ (8003b60 <HAL_UART_MspInit+0x10c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d168      	bne.n	8003b56 <HAL_UART_MspInit+0x102>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003a84:	2302      	movs	r3, #2
 8003a86:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003a8c:	f107 0310 	add.w	r3, r7, #16
 8003a90:	4618      	mov	r0, r3
 8003a92:	f003 fbdf 	bl	8007254 <HAL_RCCEx_PeriphCLKConfig>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003a9c:	f7fe f8fb 	bl	8001c96 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003aa0:	4b30      	ldr	r3, [pc, #192]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa4:	4a2f      	ldr	r2, [pc, #188]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003aa6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003aaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8003aac:	4b2d      	ldr	r3, [pc, #180]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003aae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab4:	60fb      	str	r3, [r7, #12]
 8003ab6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003abc:	4a29      	ldr	r2, [pc, #164]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003abe:	f043 0308 	orr.w	r3, r3, #8
 8003ac2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003ac4:	4b27      	ldr	r3, [pc, #156]	@ (8003b64 <HAL_UART_MspInit+0x110>)
 8003ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac8:	f003 0308 	and.w	r3, r3, #8
 8003acc:	60bb      	str	r3, [r7, #8]
 8003ace:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = AUX2_TX_Pin|AUX2_RX_Pin;
 8003ad0:	2360      	movs	r3, #96	@ 0x60
 8003ad2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003adc:	2300      	movs	r3, #0
 8003ade:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003ae0:	2307      	movs	r3, #7
 8003ae2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ae4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003ae8:	4619      	mov	r1, r3
 8003aea:	481f      	ldr	r0, [pc, #124]	@ (8003b68 <HAL_UART_MspInit+0x114>)
 8003aec:	f002 fc0a 	bl	8006304 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8003af0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003af2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b70 <HAL_UART_MspInit+0x11c>)
 8003af4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003af6:	4b1d      	ldr	r3, [pc, #116]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003af8:	221a      	movs	r2, #26
 8003afa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003afc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b02:	4b1a      	ldr	r3, [pc, #104]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b04:	2200      	movs	r2, #0
 8003b06:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b08:	4b18      	ldr	r3, [pc, #96]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b0a:	2280      	movs	r2, #128	@ 0x80
 8003b0c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b0e:	4b17      	ldr	r3, [pc, #92]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b14:	4b15      	ldr	r3, [pc, #84]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003b1a:	4b14      	ldr	r3, [pc, #80]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003b20:	4b12      	ldr	r3, [pc, #72]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b22:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003b26:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003b28:	4810      	ldr	r0, [pc, #64]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b2a:	f001 fd65 	bl	80055f8 <HAL_DMA_Init>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d001      	beq.n	8003b38 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8003b34:	f7fe f8af 	bl	8001c96 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b3c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8003b40:	4a0a      	ldr	r2, [pc, #40]	@ (8003b6c <HAL_UART_MspInit+0x118>)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	2026      	movs	r0, #38	@ 0x26
 8003b4c:	f001 faa9 	bl	80050a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003b50:	2026      	movs	r0, #38	@ 0x26
 8003b52:	f001 fac0 	bl	80050d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003b56:	bf00      	nop
 8003b58:	3778      	adds	r7, #120	@ 0x78
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40004400 	.word	0x40004400
 8003b64:	40021000 	.word	0x40021000
 8003b68:	48000c00 	.word	0x48000c00
 8003b6c:	20000830 	.word	0x20000830
 8003b70:	40020008 	.word	0x40020008

08003b74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b74:	480d      	ldr	r0, [pc, #52]	@ (8003bac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b76:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003b78:	f7ff fade 	bl	8003138 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b7c:	480c      	ldr	r0, [pc, #48]	@ (8003bb0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b7e:	490d      	ldr	r1, [pc, #52]	@ (8003bb4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b80:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb8 <LoopForever+0xe>)
  movs r3, #0
 8003b82:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003b84:	e002      	b.n	8003b8c <LoopCopyDataInit>

08003b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b8a:	3304      	adds	r3, #4

08003b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b90:	d3f9      	bcc.n	8003b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b92:	4a0a      	ldr	r2, [pc, #40]	@ (8003bbc <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b94:	4c0a      	ldr	r4, [pc, #40]	@ (8003bc0 <LoopForever+0x16>)
  movs r3, #0
 8003b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b98:	e001      	b.n	8003b9e <LoopFillZerobss>

08003b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b9c:	3204      	adds	r2, #4

08003b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ba0:	d3fb      	bcc.n	8003b9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ba2:	f008 f95d 	bl	800be60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003ba6:	f7fd ff8b 	bl	8001ac0 <main>

08003baa <LoopForever>:

LoopForever:
    b LoopForever
 8003baa:	e7fe      	b.n	8003baa <LoopForever>
  ldr   r0, =_estack
 8003bac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb4:	2000038c 	.word	0x2000038c
  ldr r2, =_sidata
 8003bb8:	0800bf2c 	.word	0x0800bf2c
  ldr r2, =_sbss
 8003bbc:	2000038c 	.word	0x2000038c
  ldr r4, =_ebss
 8003bc0:	20000894 	.word	0x20000894

08003bc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003bc4:	e7fe      	b.n	8003bc4 <ADC1_2_IRQHandler>

08003bc6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b082      	sub	sp, #8
 8003bca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003bd0:	2003      	movs	r0, #3
 8003bd2:	f001 fa5b 	bl	800508c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bd6:	200f      	movs	r0, #15
 8003bd8:	f000 f80e 	bl	8003bf8 <HAL_InitTick>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d002      	beq.n	8003be8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	71fb      	strb	r3, [r7, #7]
 8003be6:	e001      	b.n	8003bec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003be8:	f7ff fa1a 	bl	8003020 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003bec:	79fb      	ldrb	r3, [r7, #7]

}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3708      	adds	r7, #8
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
	...

08003bf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003c00:	2300      	movs	r3, #0
 8003c02:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003c04:	4b16      	ldr	r3, [pc, #88]	@ (8003c60 <HAL_InitTick+0x68>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d022      	beq.n	8003c52 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003c0c:	4b15      	ldr	r3, [pc, #84]	@ (8003c64 <HAL_InitTick+0x6c>)
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	4b13      	ldr	r3, [pc, #76]	@ (8003c60 <HAL_InitTick+0x68>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003c18:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c20:	4618      	mov	r0, r3
 8003c22:	f001 fa66 	bl	80050f2 <HAL_SYSTICK_Config>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d10f      	bne.n	8003c4c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b0f      	cmp	r3, #15
 8003c30:	d809      	bhi.n	8003c46 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c32:	2200      	movs	r2, #0
 8003c34:	6879      	ldr	r1, [r7, #4]
 8003c36:	f04f 30ff 	mov.w	r0, #4294967295
 8003c3a:	f001 fa32 	bl	80050a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c68 <HAL_InitTick+0x70>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6013      	str	r3, [r2, #0]
 8003c44:	e007      	b.n	8003c56 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	73fb      	strb	r3, [r7, #15]
 8003c4a:	e004      	b.n	8003c56 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	73fb      	strb	r3, [r7, #15]
 8003c50:	e001      	b.n	8003c56 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	20000388 	.word	0x20000388
 8003c64:	20000380 	.word	0x20000380
 8003c68:	20000384 	.word	0x20000384

08003c6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c70:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <HAL_IncTick+0x1c>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <HAL_IncTick+0x20>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4413      	add	r3, r2
 8003c7a:	4a03      	ldr	r2, [pc, #12]	@ (8003c88 <HAL_IncTick+0x1c>)
 8003c7c:	6013      	str	r3, [r2, #0]
}
 8003c7e:	bf00      	nop
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr
 8003c88:	20000890 	.word	0x20000890
 8003c8c:	20000388 	.word	0x20000388

08003c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
  return uwTick;
 8003c94:	4b03      	ldr	r3, [pc, #12]	@ (8003ca4 <HAL_GetTick+0x14>)
 8003c96:	681b      	ldr	r3, [r3, #0]
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000890 	.word	0x20000890

08003ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cb0:	f7ff ffee 	bl	8003c90 <HAL_GetTick>
 8003cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cc0:	d004      	beq.n	8003ccc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cc2:	4b09      	ldr	r3, [pc, #36]	@ (8003ce8 <HAL_Delay+0x40>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68fa      	ldr	r2, [r7, #12]
 8003cc8:	4413      	add	r3, r2
 8003cca:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ccc:	bf00      	nop
 8003cce:	f7ff ffdf 	bl	8003c90 <HAL_GetTick>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d8f7      	bhi.n	8003cce <HAL_Delay+0x26>
  {
  }
}
 8003cde:	bf00      	nop
 8003ce0:	bf00      	nop
 8003ce2:	3710      	adds	r7, #16
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	20000388 	.word	0x20000388

08003cec <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	431a      	orrs	r2, r3
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	609a      	str	r2, [r3, #8]
}
 8003d06:	bf00      	nop
 8003d08:	370c      	adds	r7, #12
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]
 8003d1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	609a      	str	r2, [r3, #8]
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b087      	sub	sp, #28
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	3360      	adds	r3, #96	@ 0x60
 8003d66:	461a      	mov	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	4b08      	ldr	r3, [pc, #32]	@ (8003d98 <LL_ADC_SetOffset+0x44>)
 8003d76:	4013      	ands	r3, r2
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003d7e:	683a      	ldr	r2, [r7, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	4313      	orrs	r3, r2
 8003d84:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d8c:	bf00      	nop
 8003d8e:	371c      	adds	r7, #28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr
 8003d98:	03fff000 	.word	0x03fff000

08003d9c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	3360      	adds	r3, #96	@ 0x60
 8003daa:	461a      	mov	r2, r3
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	4413      	add	r3, r2
 8003db2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc6:	4770      	bx	lr

08003dc8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b087      	sub	sp, #28
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	60f8      	str	r0, [r7, #12]
 8003dd0:	60b9      	str	r1, [r7, #8]
 8003dd2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3360      	adds	r3, #96	@ 0x60
 8003dd8:	461a      	mov	r2, r3
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	4413      	add	r3, r2
 8003de0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	431a      	orrs	r2, r3
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003df2:	bf00      	nop
 8003df4:	371c      	adds	r7, #28
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b087      	sub	sp, #28
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	3360      	adds	r3, #96	@ 0x60
 8003e0e:	461a      	mov	r2, r3
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	4413      	add	r3, r2
 8003e16:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	431a      	orrs	r2, r3
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003e28:	bf00      	nop
 8003e2a:	371c      	adds	r7, #28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e32:	4770      	bx	lr

08003e34 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b087      	sub	sp, #28
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	3360      	adds	r3, #96	@ 0x60
 8003e44:	461a      	mov	r2, r3
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	009b      	lsls	r3, r3, #2
 8003e4a:	4413      	add	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	431a      	orrs	r2, r3
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003e5e:	bf00      	nop
 8003e60:	371c      	adds	r7, #28
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	615a      	str	r2, [r3, #20]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr

08003e90 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b087      	sub	sp, #28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	3330      	adds	r3, #48	@ 0x30
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	0a1b      	lsrs	r3, r3, #8
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	f003 030c 	and.w	r3, r3, #12
 8003eac:	4413      	add	r3, r2
 8003eae:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f003 031f 	and.w	r3, r3, #31
 8003eba:	211f      	movs	r1, #31
 8003ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	0e9b      	lsrs	r3, r3, #26
 8003ec8:	f003 011f 	and.w	r1, r3, #31
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	f003 031f 	and.w	r3, r3, #31
 8003ed2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed6:	431a      	orrs	r2, r3
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003edc:	bf00      	nop
 8003ede:	371c      	adds	r7, #28
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b087      	sub	sp, #28
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3314      	adds	r3, #20
 8003ef8:	461a      	mov	r2, r3
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	0e5b      	lsrs	r3, r3, #25
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	4413      	add	r3, r2
 8003f06:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	0d1b      	lsrs	r3, r3, #20
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	2107      	movs	r1, #7
 8003f16:	fa01 f303 	lsl.w	r3, r1, r3
 8003f1a:	43db      	mvns	r3, r3
 8003f1c:	401a      	ands	r2, r3
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	0d1b      	lsrs	r3, r3, #20
 8003f22:	f003 031f 	and.w	r3, r3, #31
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	fa01 f303 	lsl.w	r3, r1, r3
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	697b      	ldr	r3, [r7, #20]
 8003f30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003f32:	bf00      	nop
 8003f34:	371c      	adds	r7, #28
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
	...

08003f40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f58:	43db      	mvns	r3, r3
 8003f5a:	401a      	ands	r2, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f003 0318 	and.w	r3, r3, #24
 8003f62:	4908      	ldr	r1, [pc, #32]	@ (8003f84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003f64:	40d9      	lsrs	r1, r3
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	400b      	ands	r3, r1
 8003f6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003f76:	bf00      	nop
 8003f78:	3714      	adds	r7, #20
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	0007ffff 	.word	0x0007ffff

08003f88 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003f98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	6093      	str	r3, [r2, #8]
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003fbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003fc0:	d101      	bne.n	8003fc6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003fe4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003fe8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800400c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004010:	d101      	bne.n	8004016 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004012:	2301      	movs	r3, #1
 8004014:	e000      	b.n	8004018 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004016:	2300      	movs	r3, #0
}
 8004018:	4618      	mov	r0, r3
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	689b      	ldr	r3, [r3, #8]
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <LL_ADC_IsEnabled+0x18>
 8004038:	2301      	movs	r3, #1
 800403a:	e000      	b.n	800403e <LL_ADC_IsEnabled+0x1a>
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	370c      	adds	r7, #12
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800404a:	b480      	push	{r7}
 800404c:	b083      	sub	sp, #12
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b04      	cmp	r3, #4
 800405c:	d101      	bne.n	8004062 <LL_ADC_REG_IsConversionOngoing+0x18>
 800405e:	2301      	movs	r3, #1
 8004060:	e000      	b.n	8004064 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004062:	2300      	movs	r3, #0
}
 8004064:	4618      	mov	r0, r3
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	f003 0308 	and.w	r3, r3, #8
 8004080:	2b08      	cmp	r3, #8
 8004082:	d101      	bne.n	8004088 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	370c      	adds	r7, #12
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr
	...

08004098 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004098:	b590      	push	{r4, r7, lr}
 800409a:	b089      	sub	sp, #36	@ 0x24
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80040a4:	2300      	movs	r3, #0
 80040a6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e1a9      	b.n	8004406 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d109      	bne.n	80040d4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7fd f80f 	bl	80010e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4618      	mov	r0, r3
 80040da:	f7ff ff67 	bl	8003fac <LL_ADC_IsDeepPowerDownEnabled>
 80040de:	4603      	mov	r3, r0
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d004      	beq.n	80040ee <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff ff4d 	bl	8003f88 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff ff82 	bl	8003ffc <LL_ADC_IsInternalRegulatorEnabled>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d115      	bne.n	800412a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff ff66 	bl	8003fd4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004108:	4b9c      	ldr	r3, [pc, #624]	@ (800437c <HAL_ADC_Init+0x2e4>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	099b      	lsrs	r3, r3, #6
 800410e:	4a9c      	ldr	r2, [pc, #624]	@ (8004380 <HAL_ADC_Init+0x2e8>)
 8004110:	fba2 2303 	umull	r2, r3, r2, r3
 8004114:	099b      	lsrs	r3, r3, #6
 8004116:	3301      	adds	r3, #1
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800411c:	e002      	b.n	8004124 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	3b01      	subs	r3, #1
 8004122:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1f9      	bne.n	800411e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4618      	mov	r0, r3
 8004130:	f7ff ff64 	bl	8003ffc <LL_ADC_IsInternalRegulatorEnabled>
 8004134:	4603      	mov	r3, r0
 8004136:	2b00      	cmp	r3, #0
 8004138:	d10d      	bne.n	8004156 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800413e:	f043 0210 	orr.w	r2, r3, #16
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800414a:	f043 0201 	orr.w	r2, r3, #1
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	4618      	mov	r0, r3
 800415c:	f7ff ff75 	bl	800404a <LL_ADC_REG_IsConversionOngoing>
 8004160:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004166:	f003 0310 	and.w	r3, r3, #16
 800416a:	2b00      	cmp	r3, #0
 800416c:	f040 8142 	bne.w	80043f4 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	2b00      	cmp	r3, #0
 8004174:	f040 813e 	bne.w	80043f4 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800417c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004180:	f043 0202 	orr.w	r2, r3, #2
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4618      	mov	r0, r3
 800418e:	f7ff ff49 	bl	8004024 <LL_ADC_IsEnabled>
 8004192:	4603      	mov	r3, r0
 8004194:	2b00      	cmp	r3, #0
 8004196:	d141      	bne.n	800421c <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041a0:	d004      	beq.n	80041ac <HAL_ADC_Init+0x114>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a77      	ldr	r2, [pc, #476]	@ (8004384 <HAL_ADC_Init+0x2ec>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d10f      	bne.n	80041cc <HAL_ADC_Init+0x134>
 80041ac:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80041b0:	f7ff ff38 	bl	8004024 <LL_ADC_IsEnabled>
 80041b4:	4604      	mov	r4, r0
 80041b6:	4873      	ldr	r0, [pc, #460]	@ (8004384 <HAL_ADC_Init+0x2ec>)
 80041b8:	f7ff ff34 	bl	8004024 <LL_ADC_IsEnabled>
 80041bc:	4603      	mov	r3, r0
 80041be:	4323      	orrs	r3, r4
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	bf0c      	ite	eq
 80041c4:	2301      	moveq	r3, #1
 80041c6:	2300      	movne	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	e012      	b.n	80041f2 <HAL_ADC_Init+0x15a>
 80041cc:	486e      	ldr	r0, [pc, #440]	@ (8004388 <HAL_ADC_Init+0x2f0>)
 80041ce:	f7ff ff29 	bl	8004024 <LL_ADC_IsEnabled>
 80041d2:	4604      	mov	r4, r0
 80041d4:	486d      	ldr	r0, [pc, #436]	@ (800438c <HAL_ADC_Init+0x2f4>)
 80041d6:	f7ff ff25 	bl	8004024 <LL_ADC_IsEnabled>
 80041da:	4603      	mov	r3, r0
 80041dc:	431c      	orrs	r4, r3
 80041de:	486c      	ldr	r0, [pc, #432]	@ (8004390 <HAL_ADC_Init+0x2f8>)
 80041e0:	f7ff ff20 	bl	8004024 <LL_ADC_IsEnabled>
 80041e4:	4603      	mov	r3, r0
 80041e6:	4323      	orrs	r3, r4
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	bf0c      	ite	eq
 80041ec:	2301      	moveq	r3, #1
 80041ee:	2300      	movne	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d012      	beq.n	800421c <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041fe:	d004      	beq.n	800420a <HAL_ADC_Init+0x172>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a5f      	ldr	r2, [pc, #380]	@ (8004384 <HAL_ADC_Init+0x2ec>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d101      	bne.n	800420e <HAL_ADC_Init+0x176>
 800420a:	4a62      	ldr	r2, [pc, #392]	@ (8004394 <HAL_ADC_Init+0x2fc>)
 800420c:	e000      	b.n	8004210 <HAL_ADC_Init+0x178>
 800420e:	4a62      	ldr	r2, [pc, #392]	@ (8004398 <HAL_ADC_Init+0x300>)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	4619      	mov	r1, r3
 8004216:	4610      	mov	r0, r2
 8004218:	f7ff fd68 	bl	8003cec <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	7f5b      	ldrb	r3, [r3, #29]
 8004220:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004226:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800422c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004232:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800423a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800423c:	4313      	orrs	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004246:	2b01      	cmp	r3, #1
 8004248:	d106      	bne.n	8004258 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800424e:	3b01      	subs	r3, #1
 8004250:	045b      	lsls	r3, r3, #17
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	4313      	orrs	r3, r2
 8004256:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800425c:	2b00      	cmp	r3, #0
 800425e:	d009      	beq.n	8004274 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004264:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800426c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	4313      	orrs	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	4b48      	ldr	r3, [pc, #288]	@ (800439c <HAL_ADC_Init+0x304>)
 800427c:	4013      	ands	r3, r2
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	6812      	ldr	r2, [r2, #0]
 8004282:	69b9      	ldr	r1, [r7, #24]
 8004284:	430b      	orrs	r3, r1
 8004286:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	430a      	orrs	r2, r1
 800429c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7ff fee4 	bl	8004070 <LL_ADC_INJ_IsConversionOngoing>
 80042a8:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d17f      	bne.n	80043b0 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d17c      	bne.n	80043b0 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042ba:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80042c2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80042c4:	4313      	orrs	r3, r2
 80042c6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80042d2:	f023 0302 	bic.w	r3, r3, #2
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6812      	ldr	r2, [r2, #0]
 80042da:	69b9      	ldr	r1, [r7, #24]
 80042dc:	430b      	orrs	r3, r1
 80042de:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d017      	beq.n	8004318 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691a      	ldr	r2, [r3, #16]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80042f6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004300:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004304:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6911      	ldr	r1, [r2, #16]
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	430b      	orrs	r3, r1
 8004312:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004316:	e013      	b.n	8004340 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	691a      	ldr	r2, [r3, #16]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004326:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	6812      	ldr	r2, [r2, #0]
 8004334:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004338:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800433c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004346:	2b01      	cmp	r3, #1
 8004348:	d12a      	bne.n	80043a0 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004354:	f023 0304 	bic.w	r3, r3, #4
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004360:	4311      	orrs	r1, r2
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004366:	4311      	orrs	r1, r2
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800436c:	430a      	orrs	r2, r1
 800436e:	431a      	orrs	r2, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f042 0201 	orr.w	r2, r2, #1
 8004378:	611a      	str	r2, [r3, #16]
 800437a:	e019      	b.n	80043b0 <HAL_ADC_Init+0x318>
 800437c:	20000380 	.word	0x20000380
 8004380:	053e2d63 	.word	0x053e2d63
 8004384:	50000100 	.word	0x50000100
 8004388:	50000400 	.word	0x50000400
 800438c:	50000500 	.word	0x50000500
 8004390:	50000600 	.word	0x50000600
 8004394:	50000300 	.word	0x50000300
 8004398:	50000700 	.word	0x50000700
 800439c:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	691a      	ldr	r2, [r3, #16]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0201 	bic.w	r2, r2, #1
 80043ae:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d10c      	bne.n	80043d2 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043be:	f023 010f 	bic.w	r1, r3, #15
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
 80043c6:	1e5a      	subs	r2, r3, #1
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80043d0:	e007      	b.n	80043e2 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 020f 	bic.w	r2, r2, #15
 80043e0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e6:	f023 0303 	bic.w	r3, r3, #3
 80043ea:	f043 0201 	orr.w	r2, r3, #1
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80043f2:	e007      	b.n	8004404 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f8:	f043 0210 	orr.w	r2, r3, #16
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004404:	7ffb      	ldrb	r3, [r7, #31]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3724      	adds	r7, #36	@ 0x24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd90      	pop	{r4, r7, pc}
 800440e:	bf00      	nop

08004410 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b0b6      	sub	sp, #216	@ 0xd8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800441a:	2300      	movs	r3, #0
 800441c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004420:	2300      	movs	r3, #0
 8004422:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800442a:	2b01      	cmp	r3, #1
 800442c:	d102      	bne.n	8004434 <HAL_ADC_ConfigChannel+0x24>
 800442e:	2302      	movs	r3, #2
 8004430:	f000 bc13 	b.w	8004c5a <HAL_ADC_ConfigChannel+0x84a>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff fe02 	bl	800404a <LL_ADC_REG_IsConversionOngoing>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	f040 83f3 	bne.w	8004c34 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6818      	ldr	r0, [r3, #0]
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	6859      	ldr	r1, [r3, #4]
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	461a      	mov	r2, r3
 800445c:	f7ff fd18 	bl	8003e90 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4618      	mov	r0, r3
 8004466:	f7ff fdf0 	bl	800404a <LL_ADC_REG_IsConversionOngoing>
 800446a:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4618      	mov	r0, r3
 8004474:	f7ff fdfc 	bl	8004070 <LL_ADC_INJ_IsConversionOngoing>
 8004478:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800447c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004480:	2b00      	cmp	r3, #0
 8004482:	f040 81d9 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004486:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800448a:	2b00      	cmp	r3, #0
 800448c:	f040 81d4 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004498:	d10f      	bne.n	80044ba <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6818      	ldr	r0, [r3, #0]
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2200      	movs	r2, #0
 80044a4:	4619      	mov	r1, r3
 80044a6:	f7ff fd1f 	bl	8003ee8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff fcd9 	bl	8003e6a <LL_ADC_SetSamplingTimeCommonConfig>
 80044b8:	e00e      	b.n	80044d8 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6818      	ldr	r0, [r3, #0]
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	6819      	ldr	r1, [r3, #0]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	461a      	mov	r2, r3
 80044c8:	f7ff fd0e 	bl	8003ee8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	2100      	movs	r1, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff fcc9 	bl	8003e6a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	695a      	ldr	r2, [r3, #20]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	08db      	lsrs	r3, r3, #3
 80044e4:	f003 0303 	and.w	r3, r3, #3
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	fa02 f303 	lsl.w	r3, r2, r3
 80044ee:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	2b04      	cmp	r3, #4
 80044f8:	d022      	beq.n	8004540 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6919      	ldr	r1, [r3, #16]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800450a:	f7ff fc23 	bl	8003d54 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6818      	ldr	r0, [r3, #0]
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	6919      	ldr	r1, [r3, #16]
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	461a      	mov	r2, r3
 800451c:	f7ff fc6f 	bl	8003dfe <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6818      	ldr	r0, [r3, #0]
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800452c:	2b01      	cmp	r3, #1
 800452e:	d102      	bne.n	8004536 <HAL_ADC_ConfigChannel+0x126>
 8004530:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004534:	e000      	b.n	8004538 <HAL_ADC_ConfigChannel+0x128>
 8004536:	2300      	movs	r3, #0
 8004538:	461a      	mov	r2, r3
 800453a:	f7ff fc7b 	bl	8003e34 <LL_ADC_SetOffsetSaturation>
 800453e:	e17b      	b.n	8004838 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2100      	movs	r1, #0
 8004546:	4618      	mov	r0, r3
 8004548:	f7ff fc28 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 800454c:	4603      	mov	r3, r0
 800454e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10a      	bne.n	800456c <HAL_ADC_ConfigChannel+0x15c>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2100      	movs	r1, #0
 800455c:	4618      	mov	r0, r3
 800455e:	f7ff fc1d 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 8004562:	4603      	mov	r3, r0
 8004564:	0e9b      	lsrs	r3, r3, #26
 8004566:	f003 021f 	and.w	r2, r3, #31
 800456a:	e01e      	b.n	80045aa <HAL_ADC_ConfigChannel+0x19a>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	2100      	movs	r1, #0
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fc12 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 8004578:	4603      	mov	r3, r0
 800457a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800457e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004582:	fa93 f3a3 	rbit	r3, r3
 8004586:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800458a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800458e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004592:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d101      	bne.n	800459e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800459a:	2320      	movs	r3, #32
 800459c:	e004      	b.n	80045a8 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800459e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80045a2:	fab3 f383 	clz	r3, r3
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d105      	bne.n	80045c2 <HAL_ADC_ConfigChannel+0x1b2>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	0e9b      	lsrs	r3, r3, #26
 80045bc:	f003 031f 	and.w	r3, r3, #31
 80045c0:	e018      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x1e4>
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80045ce:	fa93 f3a3 	rbit	r3, r3
 80045d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80045d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80045da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80045de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 80045e6:	2320      	movs	r3, #32
 80045e8:	e004      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 80045ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80045ee:	fab3 f383 	clz	r3, r3
 80045f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d106      	bne.n	8004606 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2200      	movs	r2, #0
 80045fe:	2100      	movs	r1, #0
 8004600:	4618      	mov	r0, r3
 8004602:	f7ff fbe1 	bl	8003dc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2101      	movs	r1, #1
 800460c:	4618      	mov	r0, r3
 800460e:	f7ff fbc5 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 8004612:	4603      	mov	r3, r0
 8004614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004618:	2b00      	cmp	r3, #0
 800461a:	d10a      	bne.n	8004632 <HAL_ADC_ConfigChannel+0x222>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	2101      	movs	r1, #1
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff fbba 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 8004628:	4603      	mov	r3, r0
 800462a:	0e9b      	lsrs	r3, r3, #26
 800462c:	f003 021f 	and.w	r2, r3, #31
 8004630:	e01e      	b.n	8004670 <HAL_ADC_ConfigChannel+0x260>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	2101      	movs	r1, #1
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff fbaf 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 800463e:	4603      	mov	r3, r0
 8004640:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004644:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004648:	fa93 f3a3 	rbit	r3, r3
 800464c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004650:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004654:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004658:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004660:	2320      	movs	r3, #32
 8004662:	e004      	b.n	800466e <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004664:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004668:	fab3 f383 	clz	r3, r3
 800466c:	b2db      	uxtb	r3, r3
 800466e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004678:	2b00      	cmp	r3, #0
 800467a:	d105      	bne.n	8004688 <HAL_ADC_ConfigChannel+0x278>
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	0e9b      	lsrs	r3, r3, #26
 8004682:	f003 031f 	and.w	r3, r3, #31
 8004686:	e018      	b.n	80046ba <HAL_ADC_ConfigChannel+0x2aa>
 8004688:	683b      	ldr	r3, [r7, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004694:	fa93 f3a3 	rbit	r3, r3
 8004698:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800469c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80046a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80046a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80046ac:	2320      	movs	r3, #32
 80046ae:	e004      	b.n	80046ba <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80046b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80046b4:	fab3 f383 	clz	r3, r3
 80046b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80046ba:	429a      	cmp	r2, r3
 80046bc:	d106      	bne.n	80046cc <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2200      	movs	r2, #0
 80046c4:	2101      	movs	r1, #1
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7ff fb7e 	bl	8003dc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	2102      	movs	r1, #2
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff fb62 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 80046d8:	4603      	mov	r3, r0
 80046da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d10a      	bne.n	80046f8 <HAL_ADC_ConfigChannel+0x2e8>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2102      	movs	r1, #2
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7ff fb57 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 80046ee:	4603      	mov	r3, r0
 80046f0:	0e9b      	lsrs	r3, r3, #26
 80046f2:	f003 021f 	and.w	r2, r3, #31
 80046f6:	e01e      	b.n	8004736 <HAL_ADC_ConfigChannel+0x326>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2102      	movs	r1, #2
 80046fe:	4618      	mov	r0, r3
 8004700:	f7ff fb4c 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 8004704:	4603      	mov	r3, r0
 8004706:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800470a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800470e:	fa93 f3a3 	rbit	r3, r3
 8004712:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004716:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800471a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800471e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004722:	2b00      	cmp	r3, #0
 8004724:	d101      	bne.n	800472a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004726:	2320      	movs	r3, #32
 8004728:	e004      	b.n	8004734 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800472a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800472e:	fab3 f383 	clz	r3, r3
 8004732:	b2db      	uxtb	r3, r3
 8004734:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800473e:	2b00      	cmp	r3, #0
 8004740:	d105      	bne.n	800474e <HAL_ADC_ConfigChannel+0x33e>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	0e9b      	lsrs	r3, r3, #26
 8004748:	f003 031f 	and.w	r3, r3, #31
 800474c:	e016      	b.n	800477c <HAL_ADC_ConfigChannel+0x36c>
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004756:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004760:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004762:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004766:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800476a:	2b00      	cmp	r3, #0
 800476c:	d101      	bne.n	8004772 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800476e:	2320      	movs	r3, #32
 8004770:	e004      	b.n	800477c <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004772:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004776:	fab3 f383 	clz	r3, r3
 800477a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800477c:	429a      	cmp	r2, r3
 800477e:	d106      	bne.n	800478e <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2200      	movs	r2, #0
 8004786:	2102      	movs	r1, #2
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff fb1d 	bl	8003dc8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2103      	movs	r1, #3
 8004794:	4618      	mov	r0, r3
 8004796:	f7ff fb01 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 800479a:	4603      	mov	r3, r0
 800479c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d10a      	bne.n	80047ba <HAL_ADC_ConfigChannel+0x3aa>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2103      	movs	r1, #3
 80047aa:	4618      	mov	r0, r3
 80047ac:	f7ff faf6 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 80047b0:	4603      	mov	r3, r0
 80047b2:	0e9b      	lsrs	r3, r3, #26
 80047b4:	f003 021f 	and.w	r2, r3, #31
 80047b8:	e017      	b.n	80047ea <HAL_ADC_ConfigChannel+0x3da>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2103      	movs	r1, #3
 80047c0:	4618      	mov	r0, r3
 80047c2:	f7ff faeb 	bl	8003d9c <LL_ADC_GetOffsetChannel>
 80047c6:	4603      	mov	r3, r0
 80047c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80047cc:	fa93 f3a3 	rbit	r3, r3
 80047d0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80047d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80047d4:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80047d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 80047dc:	2320      	movs	r3, #32
 80047de:	e003      	b.n	80047e8 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 80047e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80047e2:	fab3 f383 	clz	r3, r3
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d105      	bne.n	8004802 <HAL_ADC_ConfigChannel+0x3f2>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	0e9b      	lsrs	r3, r3, #26
 80047fc:	f003 031f 	and.w	r3, r3, #31
 8004800:	e011      	b.n	8004826 <HAL_ADC_ConfigChannel+0x416>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004808:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800480a:	fa93 f3a3 	rbit	r3, r3
 800480e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004810:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004812:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004814:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004816:	2b00      	cmp	r3, #0
 8004818:	d101      	bne.n	800481e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800481a:	2320      	movs	r3, #32
 800481c:	e003      	b.n	8004826 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800481e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004820:	fab3 f383 	clz	r3, r3
 8004824:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004826:	429a      	cmp	r2, r3
 8004828:	d106      	bne.n	8004838 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2200      	movs	r2, #0
 8004830:	2103      	movs	r1, #3
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff fac8 	bl	8003dc8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff fbf1 	bl	8004024 <LL_ADC_IsEnabled>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	f040 813d 	bne.w	8004ac4 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	461a      	mov	r2, r3
 8004858:	f7ff fb72 	bl	8003f40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	4aa2      	ldr	r2, [pc, #648]	@ (8004aec <HAL_ADC_ConfigChannel+0x6dc>)
 8004862:	4293      	cmp	r3, r2
 8004864:	f040 812e 	bne.w	8004ac4 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10b      	bne.n	8004890 <HAL_ADC_ConfigChannel+0x480>
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	0e9b      	lsrs	r3, r3, #26
 800487e:	3301      	adds	r3, #1
 8004880:	f003 031f 	and.w	r3, r3, #31
 8004884:	2b09      	cmp	r3, #9
 8004886:	bf94      	ite	ls
 8004888:	2301      	movls	r3, #1
 800488a:	2300      	movhi	r3, #0
 800488c:	b2db      	uxtb	r3, r3
 800488e:	e019      	b.n	80048c4 <HAL_ADC_ConfigChannel+0x4b4>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004896:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004898:	fa93 f3a3 	rbit	r3, r3
 800489c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800489e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048a0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80048a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d101      	bne.n	80048ac <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80048a8:	2320      	movs	r3, #32
 80048aa:	e003      	b.n	80048b4 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80048ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80048ae:	fab3 f383 	clz	r3, r3
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	3301      	adds	r3, #1
 80048b6:	f003 031f 	and.w	r3, r3, #31
 80048ba:	2b09      	cmp	r3, #9
 80048bc:	bf94      	ite	ls
 80048be:	2301      	movls	r3, #1
 80048c0:	2300      	movhi	r3, #0
 80048c2:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d079      	beq.n	80049bc <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d107      	bne.n	80048e4 <HAL_ADC_ConfigChannel+0x4d4>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	0e9b      	lsrs	r3, r3, #26
 80048da:	3301      	adds	r3, #1
 80048dc:	069b      	lsls	r3, r3, #26
 80048de:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80048e2:	e015      	b.n	8004910 <HAL_ADC_ConfigChannel+0x500>
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048ec:	fa93 f3a3 	rbit	r3, r3
 80048f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80048f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80048f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 80048fc:	2320      	movs	r3, #32
 80048fe:	e003      	b.n	8004908 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004902:	fab3 f383 	clz	r3, r3
 8004906:	b2db      	uxtb	r3, r3
 8004908:	3301      	adds	r3, #1
 800490a:	069b      	lsls	r3, r3, #26
 800490c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004918:	2b00      	cmp	r3, #0
 800491a:	d109      	bne.n	8004930 <HAL_ADC_ConfigChannel+0x520>
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	0e9b      	lsrs	r3, r3, #26
 8004922:	3301      	adds	r3, #1
 8004924:	f003 031f 	and.w	r3, r3, #31
 8004928:	2101      	movs	r1, #1
 800492a:	fa01 f303 	lsl.w	r3, r1, r3
 800492e:	e017      	b.n	8004960 <HAL_ADC_ConfigChannel+0x550>
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004936:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004938:	fa93 f3a3 	rbit	r3, r3
 800493c:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800493e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004940:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004944:	2b00      	cmp	r3, #0
 8004946:	d101      	bne.n	800494c <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004948:	2320      	movs	r3, #32
 800494a:	e003      	b.n	8004954 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800494c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800494e:	fab3 f383 	clz	r3, r3
 8004952:	b2db      	uxtb	r3, r3
 8004954:	3301      	adds	r3, #1
 8004956:	f003 031f 	and.w	r3, r3, #31
 800495a:	2101      	movs	r1, #1
 800495c:	fa01 f303 	lsl.w	r3, r1, r3
 8004960:	ea42 0103 	orr.w	r1, r2, r3
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800496c:	2b00      	cmp	r3, #0
 800496e:	d10a      	bne.n	8004986 <HAL_ADC_ConfigChannel+0x576>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	0e9b      	lsrs	r3, r3, #26
 8004976:	3301      	adds	r3, #1
 8004978:	f003 021f 	and.w	r2, r3, #31
 800497c:	4613      	mov	r3, r2
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	4413      	add	r3, r2
 8004982:	051b      	lsls	r3, r3, #20
 8004984:	e018      	b.n	80049b8 <HAL_ADC_ConfigChannel+0x5a8>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800498c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498e:	fa93 f3a3 	rbit	r3, r3
 8004992:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800499a:	2b00      	cmp	r3, #0
 800499c:	d101      	bne.n	80049a2 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800499e:	2320      	movs	r3, #32
 80049a0:	e003      	b.n	80049aa <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80049a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049a4:	fab3 f383 	clz	r3, r3
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	3301      	adds	r3, #1
 80049ac:	f003 021f 	and.w	r2, r3, #31
 80049b0:	4613      	mov	r3, r2
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	4413      	add	r3, r2
 80049b6:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049b8:	430b      	orrs	r3, r1
 80049ba:	e07e      	b.n	8004aba <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d107      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x5c8>
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	0e9b      	lsrs	r3, r3, #26
 80049ce:	3301      	adds	r3, #1
 80049d0:	069b      	lsls	r3, r3, #26
 80049d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80049d6:	e015      	b.n	8004a04 <HAL_ADC_ConfigChannel+0x5f4>
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e0:	fa93 f3a3 	rbit	r3, r3
 80049e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80049e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049e8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80049ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d101      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 80049f0:	2320      	movs	r3, #32
 80049f2:	e003      	b.n	80049fc <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 80049f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f6:	fab3 f383 	clz	r3, r3
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	3301      	adds	r3, #1
 80049fe:	069b      	lsls	r3, r3, #26
 8004a00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d109      	bne.n	8004a24 <HAL_ADC_ConfigChannel+0x614>
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	0e9b      	lsrs	r3, r3, #26
 8004a16:	3301      	adds	r3, #1
 8004a18:	f003 031f 	and.w	r3, r3, #31
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a22:	e017      	b.n	8004a54 <HAL_ADC_ConfigChannel+0x644>
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a2a:	6a3b      	ldr	r3, [r7, #32]
 8004a2c:	fa93 f3a3 	rbit	r3, r3
 8004a30:	61fb      	str	r3, [r7, #28]
  return result;
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d101      	bne.n	8004a40 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004a3c:	2320      	movs	r3, #32
 8004a3e:	e003      	b.n	8004a48 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a42:	fab3 f383 	clz	r3, r3
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	3301      	adds	r3, #1
 8004a4a:	f003 031f 	and.w	r3, r3, #31
 8004a4e:	2101      	movs	r1, #1
 8004a50:	fa01 f303 	lsl.w	r3, r1, r3
 8004a54:	ea42 0103 	orr.w	r1, r2, r3
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d10d      	bne.n	8004a80 <HAL_ADC_ConfigChannel+0x670>
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	0e9b      	lsrs	r3, r3, #26
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	f003 021f 	and.w	r2, r3, #31
 8004a70:	4613      	mov	r3, r2
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	4413      	add	r3, r2
 8004a76:	3b1e      	subs	r3, #30
 8004a78:	051b      	lsls	r3, r3, #20
 8004a7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a7e:	e01b      	b.n	8004ab8 <HAL_ADC_ConfigChannel+0x6a8>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	fa93 f3a3 	rbit	r3, r3
 8004a8c:	613b      	str	r3, [r7, #16]
  return result;
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d101      	bne.n	8004a9c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004a98:	2320      	movs	r3, #32
 8004a9a:	e003      	b.n	8004aa4 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	fab3 f383 	clz	r3, r3
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	3301      	adds	r3, #1
 8004aa6:	f003 021f 	and.w	r2, r3, #31
 8004aaa:	4613      	mov	r3, r2
 8004aac:	005b      	lsls	r3, r3, #1
 8004aae:	4413      	add	r3, r2
 8004ab0:	3b1e      	subs	r3, #30
 8004ab2:	051b      	lsls	r3, r3, #20
 8004ab4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004ab8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004abe:	4619      	mov	r1, r3
 8004ac0:	f7ff fa12 	bl	8003ee8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	4b09      	ldr	r3, [pc, #36]	@ (8004af0 <HAL_ADC_ConfigChannel+0x6e0>)
 8004aca:	4013      	ands	r3, r2
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 80be 	beq.w	8004c4e <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004ada:	d004      	beq.n	8004ae6 <HAL_ADC_ConfigChannel+0x6d6>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a04      	ldr	r2, [pc, #16]	@ (8004af4 <HAL_ADC_ConfigChannel+0x6e4>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d10a      	bne.n	8004afc <HAL_ADC_ConfigChannel+0x6ec>
 8004ae6:	4b04      	ldr	r3, [pc, #16]	@ (8004af8 <HAL_ADC_ConfigChannel+0x6e8>)
 8004ae8:	e009      	b.n	8004afe <HAL_ADC_ConfigChannel+0x6ee>
 8004aea:	bf00      	nop
 8004aec:	407f0000 	.word	0x407f0000
 8004af0:	80080000 	.word	0x80080000
 8004af4:	50000100 	.word	0x50000100
 8004af8:	50000300 	.word	0x50000300
 8004afc:	4b59      	ldr	r3, [pc, #356]	@ (8004c64 <HAL_ADC_ConfigChannel+0x854>)
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff f91a 	bl	8003d38 <LL_ADC_GetCommonPathInternalCh>
 8004b04:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a56      	ldr	r2, [pc, #344]	@ (8004c68 <HAL_ADC_ConfigChannel+0x858>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d004      	beq.n	8004b1c <HAL_ADC_ConfigChannel+0x70c>
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a55      	ldr	r2, [pc, #340]	@ (8004c6c <HAL_ADC_ConfigChannel+0x85c>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d13a      	bne.n	8004b92 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004b1c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d134      	bne.n	8004b92 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b30:	d005      	beq.n	8004b3e <HAL_ADC_ConfigChannel+0x72e>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a4e      	ldr	r2, [pc, #312]	@ (8004c70 <HAL_ADC_ConfigChannel+0x860>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	f040 8085 	bne.w	8004c48 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004b46:	d004      	beq.n	8004b52 <HAL_ADC_ConfigChannel+0x742>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a49      	ldr	r2, [pc, #292]	@ (8004c74 <HAL_ADC_ConfigChannel+0x864>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d101      	bne.n	8004b56 <HAL_ADC_ConfigChannel+0x746>
 8004b52:	4a49      	ldr	r2, [pc, #292]	@ (8004c78 <HAL_ADC_ConfigChannel+0x868>)
 8004b54:	e000      	b.n	8004b58 <HAL_ADC_ConfigChannel+0x748>
 8004b56:	4a43      	ldr	r2, [pc, #268]	@ (8004c64 <HAL_ADC_ConfigChannel+0x854>)
 8004b58:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004b5c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004b60:	4619      	mov	r1, r3
 8004b62:	4610      	mov	r0, r2
 8004b64:	f7ff f8d5 	bl	8003d12 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004b68:	4b44      	ldr	r3, [pc, #272]	@ (8004c7c <HAL_ADC_ConfigChannel+0x86c>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	099b      	lsrs	r3, r3, #6
 8004b6e:	4a44      	ldr	r2, [pc, #272]	@ (8004c80 <HAL_ADC_ConfigChannel+0x870>)
 8004b70:	fba2 2303 	umull	r2, r3, r2, r3
 8004b74:	099b      	lsrs	r3, r3, #6
 8004b76:	1c5a      	adds	r2, r3, #1
 8004b78:	4613      	mov	r3, r2
 8004b7a:	005b      	lsls	r3, r3, #1
 8004b7c:	4413      	add	r3, r2
 8004b7e:	009b      	lsls	r3, r3, #2
 8004b80:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b82:	e002      	b.n	8004b8a <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	3b01      	subs	r3, #1
 8004b88:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1f9      	bne.n	8004b84 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004b90:	e05a      	b.n	8004c48 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a3b      	ldr	r2, [pc, #236]	@ (8004c84 <HAL_ADC_ConfigChannel+0x874>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d125      	bne.n	8004be8 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004ba0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d11f      	bne.n	8004be8 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a31      	ldr	r2, [pc, #196]	@ (8004c74 <HAL_ADC_ConfigChannel+0x864>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d104      	bne.n	8004bbc <HAL_ADC_ConfigChannel+0x7ac>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a34      	ldr	r2, [pc, #208]	@ (8004c88 <HAL_ADC_ConfigChannel+0x878>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d047      	beq.n	8004c4c <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004bc4:	d004      	beq.n	8004bd0 <HAL_ADC_ConfigChannel+0x7c0>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a2a      	ldr	r2, [pc, #168]	@ (8004c74 <HAL_ADC_ConfigChannel+0x864>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d101      	bne.n	8004bd4 <HAL_ADC_ConfigChannel+0x7c4>
 8004bd0:	4a29      	ldr	r2, [pc, #164]	@ (8004c78 <HAL_ADC_ConfigChannel+0x868>)
 8004bd2:	e000      	b.n	8004bd6 <HAL_ADC_ConfigChannel+0x7c6>
 8004bd4:	4a23      	ldr	r2, [pc, #140]	@ (8004c64 <HAL_ADC_ConfigChannel+0x854>)
 8004bd6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004bda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bde:	4619      	mov	r1, r3
 8004be0:	4610      	mov	r0, r2
 8004be2:	f7ff f896 	bl	8003d12 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004be6:	e031      	b.n	8004c4c <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a27      	ldr	r2, [pc, #156]	@ (8004c8c <HAL_ADC_ConfigChannel+0x87c>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d12d      	bne.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004bf2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004bf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d127      	bne.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a1c      	ldr	r2, [pc, #112]	@ (8004c74 <HAL_ADC_ConfigChannel+0x864>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d022      	beq.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004c10:	d004      	beq.n	8004c1c <HAL_ADC_ConfigChannel+0x80c>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a17      	ldr	r2, [pc, #92]	@ (8004c74 <HAL_ADC_ConfigChannel+0x864>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d101      	bne.n	8004c20 <HAL_ADC_ConfigChannel+0x810>
 8004c1c:	4a16      	ldr	r2, [pc, #88]	@ (8004c78 <HAL_ADC_ConfigChannel+0x868>)
 8004c1e:	e000      	b.n	8004c22 <HAL_ADC_ConfigChannel+0x812>
 8004c20:	4a10      	ldr	r2, [pc, #64]	@ (8004c64 <HAL_ADC_ConfigChannel+0x854>)
 8004c22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004c26:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4610      	mov	r0, r2
 8004c2e:	f7ff f870 	bl	8003d12 <LL_ADC_SetCommonPathInternalCh>
 8004c32:	e00c      	b.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c38:	f043 0220 	orr.w	r2, r3, #32
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8004c46:	e002      	b.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004c48:	bf00      	nop
 8004c4a:	e000      	b.n	8004c4e <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004c4c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004c56:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	37d8      	adds	r7, #216	@ 0xd8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	50000700 	.word	0x50000700
 8004c68:	c3210000 	.word	0xc3210000
 8004c6c:	90c00010 	.word	0x90c00010
 8004c70:	50000600 	.word	0x50000600
 8004c74:	50000100 	.word	0x50000100
 8004c78:	50000300 	.word	0x50000300
 8004c7c:	20000380 	.word	0x20000380
 8004c80:	053e2d63 	.word	0x053e2d63
 8004c84:	c7520000 	.word	0xc7520000
 8004c88:	50000500 	.word	0x50000500
 8004c8c:	cb840000 	.word	0xcb840000

08004c90 <LL_ADC_IsEnabled>:
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 0301 	and.w	r3, r3, #1
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <LL_ADC_IsEnabled+0x18>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e000      	b.n	8004caa <LL_ADC_IsEnabled+0x1a>
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	370c      	adds	r7, #12
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr

08004cb6 <LL_ADC_REG_IsConversionOngoing>:
{
 8004cb6:	b480      	push	{r7}
 8004cb8:	b083      	sub	sp, #12
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 0304 	and.w	r3, r3, #4
 8004cc6:	2b04      	cmp	r3, #4
 8004cc8:	d101      	bne.n	8004cce <LL_ADC_REG_IsConversionOngoing+0x18>
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e000      	b.n	8004cd0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004cce:	2300      	movs	r3, #0
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	370c      	adds	r7, #12
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cda:	4770      	bx	lr

08004cdc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004cdc:	b590      	push	{r4, r7, lr}
 8004cde:	b0a1      	sub	sp, #132	@ 0x84
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d101      	bne.n	8004cfa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	e0e7      	b.n	8004eca <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2201      	movs	r2, #1
 8004cfe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8004d02:	2300      	movs	r3, #0
 8004d04:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8004d06:	2300      	movs	r3, #0
 8004d08:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d12:	d102      	bne.n	8004d1a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8004d14:	4b6f      	ldr	r3, [pc, #444]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d16:	60bb      	str	r3, [r7, #8]
 8004d18:	e009      	b.n	8004d2e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	4a6e      	ldr	r2, [pc, #440]	@ (8004ed8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004d20:	4293      	cmp	r3, r2
 8004d22:	d102      	bne.n	8004d2a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8004d24:	4b6d      	ldr	r3, [pc, #436]	@ (8004edc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004d26:	60bb      	str	r3, [r7, #8]
 8004d28:	e001      	b.n	8004d2e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10b      	bne.n	8004d4c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d38:	f043 0220 	orr.w	r2, r3, #32
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2200      	movs	r2, #0
 8004d44:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e0be      	b.n	8004eca <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8004d4c:	68bb      	ldr	r3, [r7, #8]
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7ff ffb1 	bl	8004cb6 <LL_ADC_REG_IsConversionOngoing>
 8004d54:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f7ff ffab 	bl	8004cb6 <LL_ADC_REG_IsConversionOngoing>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	f040 80a0 	bne.w	8004ea8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8004d68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	f040 809c 	bne.w	8004ea8 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d78:	d004      	beq.n	8004d84 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a55      	ldr	r2, [pc, #340]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d101      	bne.n	8004d88 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004d84:	4b56      	ldr	r3, [pc, #344]	@ (8004ee0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8004d86:	e000      	b.n	8004d8a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004d88:	4b56      	ldr	r3, [pc, #344]	@ (8004ee4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8004d8a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d04b      	beq.n	8004e2c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004d94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	6859      	ldr	r1, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004da6:	035b      	lsls	r3, r3, #13
 8004da8:	430b      	orrs	r3, r1
 8004daa:	431a      	orrs	r2, r3
 8004dac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004dae:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004db8:	d004      	beq.n	8004dc4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a45      	ldr	r2, [pc, #276]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d10f      	bne.n	8004de4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8004dc4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004dc8:	f7ff ff62 	bl	8004c90 <LL_ADC_IsEnabled>
 8004dcc:	4604      	mov	r4, r0
 8004dce:	4841      	ldr	r0, [pc, #260]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004dd0:	f7ff ff5e 	bl	8004c90 <LL_ADC_IsEnabled>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	4323      	orrs	r3, r4
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	bf0c      	ite	eq
 8004ddc:	2301      	moveq	r3, #1
 8004dde:	2300      	movne	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	e012      	b.n	8004e0a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8004de4:	483c      	ldr	r0, [pc, #240]	@ (8004ed8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004de6:	f7ff ff53 	bl	8004c90 <LL_ADC_IsEnabled>
 8004dea:	4604      	mov	r4, r0
 8004dec:	483b      	ldr	r0, [pc, #236]	@ (8004edc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004dee:	f7ff ff4f 	bl	8004c90 <LL_ADC_IsEnabled>
 8004df2:	4603      	mov	r3, r0
 8004df4:	431c      	orrs	r4, r3
 8004df6:	483c      	ldr	r0, [pc, #240]	@ (8004ee8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004df8:	f7ff ff4a 	bl	8004c90 <LL_ADC_IsEnabled>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	4323      	orrs	r3, r4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	bf0c      	ite	eq
 8004e04:	2301      	moveq	r3, #1
 8004e06:	2300      	movne	r3, #0
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d056      	beq.n	8004ebc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e16:	f023 030f 	bic.w	r3, r3, #15
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	6811      	ldr	r1, [r2, #0]
 8004e1e:	683a      	ldr	r2, [r7, #0]
 8004e20:	6892      	ldr	r2, [r2, #8]
 8004e22:	430a      	orrs	r2, r1
 8004e24:	431a      	orrs	r2, r3
 8004e26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e28:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004e2a:	e047      	b.n	8004ebc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004e2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004e34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e36:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e40:	d004      	beq.n	8004e4c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a23      	ldr	r2, [pc, #140]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d10f      	bne.n	8004e6c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8004e4c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e50:	f7ff ff1e 	bl	8004c90 <LL_ADC_IsEnabled>
 8004e54:	4604      	mov	r4, r0
 8004e56:	481f      	ldr	r0, [pc, #124]	@ (8004ed4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8004e58:	f7ff ff1a 	bl	8004c90 <LL_ADC_IsEnabled>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	4323      	orrs	r3, r4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	bf0c      	ite	eq
 8004e64:	2301      	moveq	r3, #1
 8004e66:	2300      	movne	r3, #0
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	e012      	b.n	8004e92 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8004e6c:	481a      	ldr	r0, [pc, #104]	@ (8004ed8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8004e6e:	f7ff ff0f 	bl	8004c90 <LL_ADC_IsEnabled>
 8004e72:	4604      	mov	r4, r0
 8004e74:	4819      	ldr	r0, [pc, #100]	@ (8004edc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8004e76:	f7ff ff0b 	bl	8004c90 <LL_ADC_IsEnabled>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	431c      	orrs	r4, r3
 8004e7e:	481a      	ldr	r0, [pc, #104]	@ (8004ee8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8004e80:	f7ff ff06 	bl	8004c90 <LL_ADC_IsEnabled>
 8004e84:	4603      	mov	r3, r0
 8004e86:	4323      	orrs	r3, r4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	bf0c      	ite	eq
 8004e8c:	2301      	moveq	r3, #1
 8004e8e:	2300      	movne	r3, #0
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d012      	beq.n	8004ebc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004e96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e98:	689b      	ldr	r3, [r3, #8]
 8004e9a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8004e9e:	f023 030f 	bic.w	r3, r3, #15
 8004ea2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004ea4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ea6:	e009      	b.n	8004ebc <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eac:	f043 0220 	orr.w	r2, r3, #32
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004eba:	e000      	b.n	8004ebe <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004ebc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004ec6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3784      	adds	r7, #132	@ 0x84
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd90      	pop	{r4, r7, pc}
 8004ed2:	bf00      	nop
 8004ed4:	50000100 	.word	0x50000100
 8004ed8:	50000400 	.word	0x50000400
 8004edc:	50000500 	.word	0x50000500
 8004ee0:	50000300 	.word	0x50000300
 8004ee4:	50000700 	.word	0x50000700
 8004ee8:	50000600 	.word	0x50000600

08004eec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004efc:	4b0c      	ldr	r3, [pc, #48]	@ (8004f30 <__NVIC_SetPriorityGrouping+0x44>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f02:	68ba      	ldr	r2, [r7, #8]
 8004f04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f08:	4013      	ands	r3, r2
 8004f0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f1e:	4a04      	ldr	r2, [pc, #16]	@ (8004f30 <__NVIC_SetPriorityGrouping+0x44>)
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	60d3      	str	r3, [r2, #12]
}
 8004f24:	bf00      	nop
 8004f26:	3714      	adds	r7, #20
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	e000ed00 	.word	0xe000ed00

08004f34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f38:	4b04      	ldr	r3, [pc, #16]	@ (8004f4c <__NVIC_GetPriorityGrouping+0x18>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	0a1b      	lsrs	r3, r3, #8
 8004f3e:	f003 0307 	and.w	r3, r3, #7
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr
 8004f4c:	e000ed00 	.word	0xe000ed00

08004f50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	4603      	mov	r3, r0
 8004f58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	db0b      	blt.n	8004f7a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f62:	79fb      	ldrb	r3, [r7, #7]
 8004f64:	f003 021f 	and.w	r2, r3, #31
 8004f68:	4907      	ldr	r1, [pc, #28]	@ (8004f88 <__NVIC_EnableIRQ+0x38>)
 8004f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f6e:	095b      	lsrs	r3, r3, #5
 8004f70:	2001      	movs	r0, #1
 8004f72:	fa00 f202 	lsl.w	r2, r0, r2
 8004f76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004f7a:	bf00      	nop
 8004f7c:	370c      	adds	r7, #12
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f84:	4770      	bx	lr
 8004f86:	bf00      	nop
 8004f88:	e000e100 	.word	0xe000e100

08004f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	4603      	mov	r3, r0
 8004f94:	6039      	str	r1, [r7, #0]
 8004f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	db0a      	blt.n	8004fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	490c      	ldr	r1, [pc, #48]	@ (8004fd8 <__NVIC_SetPriority+0x4c>)
 8004fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004faa:	0112      	lsls	r2, r2, #4
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	440b      	add	r3, r1
 8004fb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fb4:	e00a      	b.n	8004fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	4908      	ldr	r1, [pc, #32]	@ (8004fdc <__NVIC_SetPriority+0x50>)
 8004fbc:	79fb      	ldrb	r3, [r7, #7]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	3b04      	subs	r3, #4
 8004fc4:	0112      	lsls	r2, r2, #4
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	440b      	add	r3, r1
 8004fca:	761a      	strb	r2, [r3, #24]
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr
 8004fd8:	e000e100 	.word	0xe000e100
 8004fdc:	e000ed00 	.word	0xe000ed00

08004fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b089      	sub	sp, #36	@ 0x24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f1c3 0307 	rsb	r3, r3, #7
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	bf28      	it	cs
 8004ffe:	2304      	movcs	r3, #4
 8005000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	3304      	adds	r3, #4
 8005006:	2b06      	cmp	r3, #6
 8005008:	d902      	bls.n	8005010 <NVIC_EncodePriority+0x30>
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	3b03      	subs	r3, #3
 800500e:	e000      	b.n	8005012 <NVIC_EncodePriority+0x32>
 8005010:	2300      	movs	r3, #0
 8005012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005014:	f04f 32ff 	mov.w	r2, #4294967295
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	43da      	mvns	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	401a      	ands	r2, r3
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005028:	f04f 31ff 	mov.w	r1, #4294967295
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	fa01 f303 	lsl.w	r3, r1, r3
 8005032:	43d9      	mvns	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005038:	4313      	orrs	r3, r2
         );
}
 800503a:	4618      	mov	r0, r3
 800503c:	3724      	adds	r7, #36	@ 0x24
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
	...

08005048 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	3b01      	subs	r3, #1
 8005054:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005058:	d301      	bcc.n	800505e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800505a:	2301      	movs	r3, #1
 800505c:	e00f      	b.n	800507e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800505e:	4a0a      	ldr	r2, [pc, #40]	@ (8005088 <SysTick_Config+0x40>)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	3b01      	subs	r3, #1
 8005064:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005066:	210f      	movs	r1, #15
 8005068:	f04f 30ff 	mov.w	r0, #4294967295
 800506c:	f7ff ff8e 	bl	8004f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005070:	4b05      	ldr	r3, [pc, #20]	@ (8005088 <SysTick_Config+0x40>)
 8005072:	2200      	movs	r2, #0
 8005074:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005076:	4b04      	ldr	r3, [pc, #16]	@ (8005088 <SysTick_Config+0x40>)
 8005078:	2207      	movs	r2, #7
 800507a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800507c:	2300      	movs	r3, #0
}
 800507e:	4618      	mov	r0, r3
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop
 8005088:	e000e010 	.word	0xe000e010

0800508c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f7ff ff29 	bl	8004eec <__NVIC_SetPriorityGrouping>
}
 800509a:	bf00      	nop
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b086      	sub	sp, #24
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	4603      	mov	r3, r0
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
 80050ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80050b0:	f7ff ff40 	bl	8004f34 <__NVIC_GetPriorityGrouping>
 80050b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	68b9      	ldr	r1, [r7, #8]
 80050ba:	6978      	ldr	r0, [r7, #20]
 80050bc:	f7ff ff90 	bl	8004fe0 <NVIC_EncodePriority>
 80050c0:	4602      	mov	r2, r0
 80050c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c6:	4611      	mov	r1, r2
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7ff ff5f 	bl	8004f8c <__NVIC_SetPriority>
}
 80050ce:	bf00      	nop
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	4603      	mov	r3, r0
 80050de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7ff ff33 	bl	8004f50 <__NVIC_EnableIRQ>
}
 80050ea:	bf00      	nop
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b082      	sub	sp, #8
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff ffa4 	bl	8005048 <SysTick_Config>
 8005100:	4603      	mov	r3, r0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b082      	sub	sp, #8
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e014      	b.n	8005146 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	791b      	ldrb	r3, [r3, #4]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	2b00      	cmp	r3, #0
 8005124:	d105      	bne.n	8005132 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2200      	movs	r2, #0
 800512a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f7fc faab 	bl	8001688 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2202      	movs	r2, #2
 8005136:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2201      	movs	r2, #1
 8005142:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3708      	adds	r7, #8
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
	...

08005150 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
 8005158:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e056      	b.n	8005212 <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	795b      	ldrb	r3, [r3, #5]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_DAC_Start+0x20>
 800516c:	2302      	movs	r3, #2
 800516e:	e050      	b.n	8005212 <HAL_DAC_Start+0xc2>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2202      	movs	r2, #2
 800517a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	6819      	ldr	r1, [r3, #0]
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	f003 0310 	and.w	r3, r3, #16
 8005188:	2201      	movs	r2, #1
 800518a:	409a      	lsls	r2, r3
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005194:	4b22      	ldr	r3, [pc, #136]	@ (8005220 <HAL_DAC_Start+0xd0>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	099b      	lsrs	r3, r3, #6
 800519a:	4a22      	ldr	r2, [pc, #136]	@ (8005224 <HAL_DAC_Start+0xd4>)
 800519c:	fba2 2303 	umull	r2, r3, r2, r3
 80051a0:	099b      	lsrs	r3, r3, #6
 80051a2:	3301      	adds	r3, #1
 80051a4:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80051a6:	e002      	b.n	80051ae <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	3b01      	subs	r3, #1
 80051ac:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1f9      	bne.n	80051a8 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d10f      	bne.n	80051da <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d11d      	bne.n	8005204 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	685a      	ldr	r2, [r3, #4]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f042 0201 	orr.w	r2, r2, #1
 80051d6:	605a      	str	r2, [r3, #4]
 80051d8:	e014      	b.n	8005204 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	f003 0310 	and.w	r3, r3, #16
 80051ea:	2102      	movs	r1, #2
 80051ec:	fa01 f303 	lsl.w	r3, r1, r3
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d107      	bne.n	8005204 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f042 0202 	orr.w	r2, r2, #2
 8005202:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3714      	adds	r7, #20
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr
 800521e:	bf00      	nop
 8005220:	20000380 	.word	0x20000380
 8005224:	053e2d63 	.word	0x053e2d63

08005228 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005228:	b480      	push	{r7}
 800522a:	b087      	sub	sp, #28
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d101      	bne.n	8005244 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8005240:	2301      	movs	r3, #1
 8005242:	e018      	b.n	8005276 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	2b00      	cmp	r3, #0
 8005254:	d105      	bne.n	8005262 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005256:	697a      	ldr	r2, [r7, #20]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4413      	add	r3, r2
 800525c:	3308      	adds	r3, #8
 800525e:	617b      	str	r3, [r7, #20]
 8005260:	e004      	b.n	800526c <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005262:	697a      	ldr	r2, [r7, #20]
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4413      	add	r3, r2
 8005268:	3314      	adds	r3, #20
 800526a:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	461a      	mov	r2, r3
 8005270:	683b      	ldr	r3, [r7, #0]
 8005272:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005274:	2300      	movs	r3, #0
}
 8005276:	4618      	mov	r0, r3
 8005278:	371c      	adds	r7, #28
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
	...

08005284 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b08a      	sub	sp, #40	@ 0x28
 8005288:	af00      	add	r7, sp, #0
 800528a:	60f8      	str	r0, [r7, #12]
 800528c:	60b9      	str	r1, [r7, #8]
 800528e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d002      	beq.n	80052a0 <HAL_DAC_ConfigChannel+0x1c>
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e1a1      	b.n	80055e8 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	795b      	ldrb	r3, [r3, #5]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d101      	bne.n	80052b6 <HAL_DAC_ConfigChannel+0x32>
 80052b2:	2302      	movs	r3, #2
 80052b4:	e198      	b.n	80055e8 <HAL_DAC_ConfigChannel+0x364>
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2201      	movs	r2, #1
 80052ba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2202      	movs	r2, #2
 80052c0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	2b04      	cmp	r3, #4
 80052c8:	d17a      	bne.n	80053c0 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80052ca:	f7fe fce1 	bl	8003c90 <HAL_GetTick>
 80052ce:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d13d      	bne.n	8005352 <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80052d6:	e018      	b.n	800530a <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80052d8:	f7fe fcda 	bl	8003c90 <HAL_GetTick>
 80052dc:	4602      	mov	r2, r0
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	1ad3      	subs	r3, r2, r3
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d911      	bls.n	800530a <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00a      	beq.n	800530a <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	691b      	ldr	r3, [r3, #16]
 80052f8:	f043 0208 	orr.w	r2, r3, #8
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	2203      	movs	r2, #3
 8005304:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e16e      	b.n	80055e8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005310:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005314:	2b00      	cmp	r3, #0
 8005316:	d1df      	bne.n	80052d8 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68ba      	ldr	r2, [r7, #8]
 800531e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005320:	641a      	str	r2, [r3, #64]	@ 0x40
 8005322:	e020      	b.n	8005366 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005324:	f7fe fcb4 	bl	8003c90 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	69bb      	ldr	r3, [r7, #24]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b01      	cmp	r3, #1
 8005330:	d90f      	bls.n	8005352 <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005338:	2b00      	cmp	r3, #0
 800533a:	da0a      	bge.n	8005352 <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	f043 0208 	orr.w	r2, r3, #8
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2203      	movs	r2, #3
 800534c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e14a      	b.n	80055e8 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005358:	2b00      	cmp	r3, #0
 800535a:	dbe3      	blt.n	8005324 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	68ba      	ldr	r2, [r7, #8]
 8005362:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005364:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f003 0310 	and.w	r3, r3, #16
 8005372:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005376:	fa01 f303 	lsl.w	r3, r1, r3
 800537a:	43db      	mvns	r3, r3
 800537c:	ea02 0103 	and.w	r1, r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f003 0310 	and.w	r3, r3, #16
 800538a:	409a      	lsls	r2, r3
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f003 0310 	and.w	r3, r3, #16
 80053a0:	21ff      	movs	r1, #255	@ 0xff
 80053a2:	fa01 f303 	lsl.w	r3, r1, r3
 80053a6:	43db      	mvns	r3, r3
 80053a8:	ea02 0103 	and.w	r1, r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f003 0310 	and.w	r3, r3, #16
 80053b6:	409a      	lsls	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	430a      	orrs	r2, r1
 80053be:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d11d      	bne.n	8005404 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ce:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	221f      	movs	r2, #31
 80053d8:	fa02 f303 	lsl.w	r3, r2, r3
 80053dc:	43db      	mvns	r3, r3
 80053de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e0:	4013      	ands	r3, r2
 80053e2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	6a1b      	ldr	r3, [r3, #32]
 80053e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f003 0310 	and.w	r3, r3, #16
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	fa02 f303 	lsl.w	r3, r2, r3
 80053f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053f8:	4313      	orrs	r3, r2
 80053fa:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005402:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800540a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f003 0310 	and.w	r3, r3, #16
 8005412:	2207      	movs	r2, #7
 8005414:	fa02 f303 	lsl.w	r3, r2, r3
 8005418:	43db      	mvns	r3, r3
 800541a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800541c:	4013      	ands	r3, r2
 800541e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	699b      	ldr	r3, [r3, #24]
 8005424:	2b01      	cmp	r3, #1
 8005426:	d102      	bne.n	800542e <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8005428:	2300      	movs	r3, #0
 800542a:	623b      	str	r3, [r7, #32]
 800542c:	e00f      	b.n	800544e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	2b02      	cmp	r3, #2
 8005434:	d102      	bne.n	800543c <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005436:	2301      	movs	r3, #1
 8005438:	623b      	str	r3, [r7, #32]
 800543a:	e008      	b.n	800544e <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d102      	bne.n	800544a <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005444:	2301      	movs	r3, #1
 8005446:	623b      	str	r3, [r7, #32]
 8005448:	e001      	b.n	800544e <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800544a:	2300      	movs	r3, #0
 800544c:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	689a      	ldr	r2, [r3, #8]
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	6a3a      	ldr	r2, [r7, #32]
 800545a:	4313      	orrs	r3, r2
 800545c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f003 0310 	and.w	r3, r3, #16
 8005464:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005468:	fa02 f303 	lsl.w	r3, r2, r3
 800546c:	43db      	mvns	r3, r3
 800546e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005470:	4013      	ands	r3, r2
 8005472:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	791b      	ldrb	r3, [r3, #4]
 8005478:	2b01      	cmp	r3, #1
 800547a:	d102      	bne.n	8005482 <HAL_DAC_ConfigChannel+0x1fe>
 800547c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005480:	e000      	b.n	8005484 <HAL_DAC_ConfigChannel+0x200>
 8005482:	2300      	movs	r3, #0
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	4313      	orrs	r3, r2
 8005488:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f003 0310 	and.w	r3, r3, #16
 8005490:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005494:	fa02 f303 	lsl.w	r3, r2, r3
 8005498:	43db      	mvns	r3, r3
 800549a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800549c:	4013      	ands	r3, r2
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	795b      	ldrb	r3, [r3, #5]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d102      	bne.n	80054ae <HAL_DAC_ConfigChannel+0x22a>
 80054a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054ac:	e000      	b.n	80054b0 <HAL_DAC_ConfigChannel+0x22c>
 80054ae:	2300      	movs	r3, #0
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b02      	cmp	r3, #2
 80054c4:	d114      	bne.n	80054f0 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80054c6:	f001 fe49 	bl	800715c <HAL_RCC_GetHCLKFreq>
 80054ca:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	4a48      	ldr	r2, [pc, #288]	@ (80055f0 <HAL_DAC_ConfigChannel+0x36c>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d904      	bls.n	80054de <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80054d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054da:	627b      	str	r3, [r7, #36]	@ 0x24
 80054dc:	e00f      	b.n	80054fe <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	4a44      	ldr	r2, [pc, #272]	@ (80055f4 <HAL_DAC_ConfigChannel+0x370>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d90a      	bls.n	80054fc <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80054e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80054ee:	e006      	b.n	80054fe <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f6:	4313      	orrs	r3, r2
 80054f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054fa:	e000      	b.n	80054fe <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80054fc:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	697a      	ldr	r2, [r7, #20]
 8005506:	fa02 f303 	lsl.w	r3, r2, r3
 800550a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800550c:	4313      	orrs	r3, r2
 800550e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005516:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	6819      	ldr	r1, [r3, #0]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f003 0310 	and.w	r3, r3, #16
 8005524:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	43da      	mvns	r2, r3
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	400a      	ands	r2, r1
 8005534:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f003 0310 	and.w	r3, r3, #16
 8005544:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43db      	mvns	r3, r3
 800554e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005550:	4013      	ands	r3, r2
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	68db      	ldr	r3, [r3, #12]
 8005558:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f003 0310 	and.w	r3, r3, #16
 8005560:	697a      	ldr	r2, [r7, #20]
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005568:	4313      	orrs	r3, r2
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005572:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6819      	ldr	r1, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	22c0      	movs	r2, #192	@ 0xc0
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	43da      	mvns	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	400a      	ands	r2, r1
 800558e:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	089b      	lsrs	r3, r3, #2
 8005596:	f003 030f 	and.w	r3, r3, #15
 800559a:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	089b      	lsrs	r3, r3, #2
 80055a2:	021b      	lsls	r3, r3, #8
 80055a4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	4313      	orrs	r3, r2
 80055ac:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f003 0310 	and.w	r3, r3, #16
 80055ba:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80055be:	fa01 f303 	lsl.w	r3, r1, r3
 80055c2:	43db      	mvns	r3, r3
 80055c4:	ea02 0103 	and.w	r1, r2, r3
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f003 0310 	and.w	r3, r3, #16
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	409a      	lsls	r2, r3
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2201      	movs	r2, #1
 80055de:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	2200      	movs	r2, #0
 80055e4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80055e6:	7ffb      	ldrb	r3, [r7, #31]
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	3728      	adds	r7, #40	@ 0x28
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bd80      	pop	{r7, pc}
 80055f0:	09896800 	.word	0x09896800
 80055f4:	04c4b400 	.word	0x04c4b400

080055f8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e08d      	b.n	8005726 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	461a      	mov	r2, r3
 8005610:	4b47      	ldr	r3, [pc, #284]	@ (8005730 <HAL_DMA_Init+0x138>)
 8005612:	429a      	cmp	r2, r3
 8005614:	d80f      	bhi.n	8005636 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	461a      	mov	r2, r3
 800561c:	4b45      	ldr	r3, [pc, #276]	@ (8005734 <HAL_DMA_Init+0x13c>)
 800561e:	4413      	add	r3, r2
 8005620:	4a45      	ldr	r2, [pc, #276]	@ (8005738 <HAL_DMA_Init+0x140>)
 8005622:	fba2 2303 	umull	r2, r3, r2, r3
 8005626:	091b      	lsrs	r3, r3, #4
 8005628:	009a      	lsls	r2, r3, #2
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a42      	ldr	r2, [pc, #264]	@ (800573c <HAL_DMA_Init+0x144>)
 8005632:	641a      	str	r2, [r3, #64]	@ 0x40
 8005634:	e00e      	b.n	8005654 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	461a      	mov	r2, r3
 800563c:	4b40      	ldr	r3, [pc, #256]	@ (8005740 <HAL_DMA_Init+0x148>)
 800563e:	4413      	add	r3, r2
 8005640:	4a3d      	ldr	r2, [pc, #244]	@ (8005738 <HAL_DMA_Init+0x140>)
 8005642:	fba2 2303 	umull	r2, r3, r2, r3
 8005646:	091b      	lsrs	r3, r3, #4
 8005648:	009a      	lsls	r2, r3, #2
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a3c      	ldr	r2, [pc, #240]	@ (8005744 <HAL_DMA_Init+0x14c>)
 8005652:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800566a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005678:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	691b      	ldr	r3, [r3, #16]
 800567e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005684:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005690:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	4313      	orrs	r3, r2
 800569c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 fa76 	bl	8005b98 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056b4:	d102      	bne.n	80056bc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685a      	ldr	r2, [r3, #4]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80056c4:	b2d2      	uxtb	r2, r2
 80056c6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056d0:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d010      	beq.n	80056fc <HAL_DMA_Init+0x104>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	2b04      	cmp	r3, #4
 80056e0:	d80c      	bhi.n	80056fc <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 fa96 	bl	8005c14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056ec:	2200      	movs	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80056f8:	605a      	str	r2, [r3, #4]
 80056fa:	e008      	b.n	800570e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2200      	movs	r2, #0
 8005700:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2200      	movs	r2, #0
 8005706:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2200      	movs	r2, #0
 800570c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005724:	2300      	movs	r3, #0
}
 8005726:	4618      	mov	r0, r3
 8005728:	3710      	adds	r7, #16
 800572a:	46bd      	mov	sp, r7
 800572c:	bd80      	pop	{r7, pc}
 800572e:	bf00      	nop
 8005730:	40020407 	.word	0x40020407
 8005734:	bffdfff8 	.word	0xbffdfff8
 8005738:	cccccccd 	.word	0xcccccccd
 800573c:	40020000 	.word	0x40020000
 8005740:	bffdfbf8 	.word	0xbffdfbf8
 8005744:	40020400 	.word	0x40020400

08005748 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b086      	sub	sp, #24
 800574c:	af00      	add	r7, sp, #0
 800574e:	60f8      	str	r0, [r7, #12]
 8005750:	60b9      	str	r1, [r7, #8]
 8005752:	607a      	str	r2, [r7, #4]
 8005754:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005756:	2300      	movs	r3, #0
 8005758:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_DMA_Start_IT+0x20>
 8005764:	2302      	movs	r3, #2
 8005766:	e066      	b.n	8005836 <HAL_DMA_Start_IT+0xee>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005776:	b2db      	uxtb	r3, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d155      	bne.n	8005828 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2202      	movs	r2, #2
 8005780:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0201 	bic.w	r2, r2, #1
 8005798:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	68b9      	ldr	r1, [r7, #8]
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 f9bb 	bl	8005b1c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d008      	beq.n	80057c0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f042 020e 	orr.w	r2, r2, #14
 80057bc:	601a      	str	r2, [r3, #0]
 80057be:	e00f      	b.n	80057e0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0204 	bic.w	r2, r2, #4
 80057ce:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f042 020a 	orr.w	r2, r2, #10
 80057de:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d007      	beq.n	80057fe <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057fc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005802:	2b00      	cmp	r3, #0
 8005804:	d007      	beq.n	8005816 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005810:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005814:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	681a      	ldr	r2, [r3, #0]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f042 0201 	orr.w	r2, r2, #1
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e005      	b.n	8005834 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005830:	2302      	movs	r3, #2
 8005832:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005834:	7dfb      	ldrb	r3, [r7, #23]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3718      	adds	r7, #24
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}

0800583e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800583e:	b480      	push	{r7}
 8005840:	b085      	sub	sp, #20
 8005842:	af00      	add	r7, sp, #0
 8005844:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005846:	2300      	movs	r3, #0
 8005848:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005850:	b2db      	uxtb	r3, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d005      	beq.n	8005862 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2204      	movs	r2, #4
 800585a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	73fb      	strb	r3, [r7, #15]
 8005860:	e037      	b.n	80058d2 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f022 020e 	bic.w	r2, r2, #14
 8005870:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800587c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005880:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	681a      	ldr	r2, [r3, #0]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f022 0201 	bic.w	r2, r2, #1
 8005890:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005896:	f003 021f 	and.w	r2, r3, #31
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589e:	2101      	movs	r1, #1
 80058a0:	fa01 f202 	lsl.w	r2, r1, r2
 80058a4:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058ae:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00c      	beq.n	80058d2 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058c6:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058cc:	687a      	ldr	r2, [r7, #4]
 80058ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058d0:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3714      	adds	r7, #20
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058f8:	2300      	movs	r3, #0
 80058fa:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b02      	cmp	r3, #2
 8005906:	d00d      	beq.n	8005924 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2204      	movs	r2, #4
 800590c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	73fb      	strb	r3, [r7, #15]
 8005922:	e047      	b.n	80059b4 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 020e 	bic.w	r2, r2, #14
 8005932:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0201 	bic.w	r2, r2, #1
 8005942:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800594e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005952:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005958:	f003 021f 	and.w	r2, r3, #31
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005960:	2101      	movs	r1, #1
 8005962:	fa01 f202 	lsl.w	r2, r1, r2
 8005966:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005970:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00c      	beq.n	8005994 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005984:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005988:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005992:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d003      	beq.n	80059b4 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	4798      	blx	r3
    }
  }
  return status;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b084      	sub	sp, #16
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	f003 031f 	and.w	r3, r3, #31
 80059de:	2204      	movs	r2, #4
 80059e0:	409a      	lsls	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	4013      	ands	r3, r2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d026      	beq.n	8005a38 <HAL_DMA_IRQHandler+0x7a>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d021      	beq.n	8005a38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f003 0320 	and.w	r3, r3, #32
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d107      	bne.n	8005a12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0204 	bic.w	r2, r2, #4
 8005a10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a16:	f003 021f 	and.w	r2, r3, #31
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	2104      	movs	r1, #4
 8005a20:	fa01 f202 	lsl.w	r2, r1, r2
 8005a24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d071      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005a36:	e06c      	b.n	8005b12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a3c:	f003 031f 	and.w	r3, r3, #31
 8005a40:	2202      	movs	r2, #2
 8005a42:	409a      	lsls	r2, r3
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4013      	ands	r3, r2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d02e      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	f003 0302 	and.w	r3, r3, #2
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d029      	beq.n	8005aaa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d10b      	bne.n	8005a7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 020a 	bic.w	r2, r2, #10
 8005a72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2201      	movs	r2, #1
 8005a78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a80:	f003 021f 	and.w	r2, r3, #31
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	2102      	movs	r1, #2
 8005a8a:	fa01 f202 	lsl.w	r2, r1, r2
 8005a8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d038      	beq.n	8005b12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005aa8:	e033      	b.n	8005b12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005aae:	f003 031f 	and.w	r3, r3, #31
 8005ab2:	2208      	movs	r2, #8
 8005ab4:	409a      	lsls	r2, r3
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d02a      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f003 0308 	and.w	r3, r3, #8
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d025      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f022 020e 	bic.w	r2, r2, #14
 8005ad6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005adc:	f003 021f 	and.w	r2, r3, #31
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae4:	2101      	movs	r1, #1
 8005ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8005aea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d004      	beq.n	8005b14 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005b12:	bf00      	nop
 8005b14:	bf00      	nop
}
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}

08005b1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
 8005b28:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005b32:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d004      	beq.n	8005b46 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b40:	68fa      	ldr	r2, [r7, #12]
 8005b42:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b44:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4a:	f003 021f 	and.w	r2, r3, #31
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b52:	2101      	movs	r1, #1
 8005b54:	fa01 f202 	lsl.w	r2, r1, r2
 8005b58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	683a      	ldr	r2, [r7, #0]
 8005b60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	2b10      	cmp	r3, #16
 8005b68:	d108      	bne.n	8005b7c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	687a      	ldr	r2, [r7, #4]
 8005b70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005b7a:	e007      	b.n	8005b8c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	60da      	str	r2, [r3, #12]
}
 8005b8c:	bf00      	nop
 8005b8e:	3714      	adds	r7, #20
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	461a      	mov	r2, r3
 8005ba6:	4b16      	ldr	r3, [pc, #88]	@ (8005c00 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d802      	bhi.n	8005bb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005bac:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	e001      	b.n	8005bb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005bb2:	4b15      	ldr	r3, [pc, #84]	@ (8005c08 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005bb4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	b2db      	uxtb	r3, r3
 8005bc0:	3b08      	subs	r3, #8
 8005bc2:	4a12      	ldr	r2, [pc, #72]	@ (8005c0c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005bc8:	091b      	lsrs	r3, r3, #4
 8005bca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bd0:	089b      	lsrs	r3, r3, #2
 8005bd2:	009a      	lsls	r2, r3, #2
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	461a      	mov	r2, r3
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4a0b      	ldr	r2, [pc, #44]	@ (8005c10 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005be2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	f003 031f 	and.w	r3, r3, #31
 8005bea:	2201      	movs	r2, #1
 8005bec:	409a      	lsls	r2, r3
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005bf2:	bf00      	nop
 8005bf4:	371c      	adds	r7, #28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	40020407 	.word	0x40020407
 8005c04:	40020800 	.word	0x40020800
 8005c08:	40020820 	.word	0x40020820
 8005c0c:	cccccccd 	.word	0xcccccccd
 8005c10:	40020880 	.word	0x40020880

08005c14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	4b0b      	ldr	r3, [pc, #44]	@ (8005c54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005c28:	4413      	add	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	4a08      	ldr	r2, [pc, #32]	@ (8005c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005c36:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	f003 031f 	and.w	r3, r3, #31
 8005c40:	2201      	movs	r2, #1
 8005c42:	409a      	lsls	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005c48:	bf00      	nop
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr
 8005c54:	1000823f 	.word	0x1000823f
 8005c58:	40020940 	.word	0x40020940

08005c5c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b084      	sub	sp, #16
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e147      	b.n	8005efe <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d106      	bne.n	8005c88 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7fb fdae 	bl	80017e4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	699a      	ldr	r2, [r3, #24]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f022 0210 	bic.w	r2, r2, #16
 8005c96:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c98:	f7fd fffa 	bl	8003c90 <HAL_GetTick>
 8005c9c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005c9e:	e012      	b.n	8005cc6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005ca0:	f7fd fff6 	bl	8003c90 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b0a      	cmp	r3, #10
 8005cac:	d90b      	bls.n	8005cc6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb2:	f043 0201 	orr.w	r2, r3, #1
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2203      	movs	r2, #3
 8005cbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e11b      	b.n	8005efe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	699b      	ldr	r3, [r3, #24]
 8005ccc:	f003 0308 	and.w	r3, r3, #8
 8005cd0:	2b08      	cmp	r3, #8
 8005cd2:	d0e5      	beq.n	8005ca0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	699a      	ldr	r2, [r3, #24]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f042 0201 	orr.w	r2, r2, #1
 8005ce2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ce4:	f7fd ffd4 	bl	8003c90 <HAL_GetTick>
 8005ce8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005cea:	e012      	b.n	8005d12 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005cec:	f7fd ffd0 	bl	8003c90 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b0a      	cmp	r3, #10
 8005cf8:	d90b      	bls.n	8005d12 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cfe:	f043 0201 	orr.w	r2, r3, #1
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2203      	movs	r2, #3
 8005d0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e0f5      	b.n	8005efe <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	f003 0301 	and.w	r3, r3, #1
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d0e5      	beq.n	8005cec <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	699a      	ldr	r2, [r3, #24]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f042 0202 	orr.w	r2, r2, #2
 8005d2e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a74      	ldr	r2, [pc, #464]	@ (8005f08 <HAL_FDCAN_Init+0x2ac>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d103      	bne.n	8005d42 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005d3a:	4a74      	ldr	r2, [pc, #464]	@ (8005f0c <HAL_FDCAN_Init+0x2b0>)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	7c1b      	ldrb	r3, [r3, #16]
 8005d46:	2b01      	cmp	r3, #1
 8005d48:	d108      	bne.n	8005d5c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	699a      	ldr	r2, [r3, #24]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005d58:	619a      	str	r2, [r3, #24]
 8005d5a:	e007      	b.n	8005d6c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	699a      	ldr	r2, [r3, #24]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005d6a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	7c5b      	ldrb	r3, [r3, #17]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d108      	bne.n	8005d86 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	699a      	ldr	r2, [r3, #24]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d82:	619a      	str	r2, [r3, #24]
 8005d84:	e007      	b.n	8005d96 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	699a      	ldr	r2, [r3, #24]
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005d94:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	7c9b      	ldrb	r3, [r3, #18]
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d108      	bne.n	8005db0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	699a      	ldr	r2, [r3, #24]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005dac:	619a      	str	r2, [r3, #24]
 8005dae:	e007      	b.n	8005dc0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	699a      	ldr	r2, [r3, #24]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005dbe:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	699b      	ldr	r3, [r3, #24]
 8005dc6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	689a      	ldr	r2, [r3, #8]
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	430a      	orrs	r2, r1
 8005dd4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	699a      	ldr	r2, [r3, #24]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005de4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f022 0210 	bic.w	r2, r2, #16
 8005df4:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d108      	bne.n	8005e10 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	699a      	ldr	r2, [r3, #24]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0204 	orr.w	r2, r2, #4
 8005e0c:	619a      	str	r2, [r3, #24]
 8005e0e:	e02c      	b.n	8005e6a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	68db      	ldr	r3, [r3, #12]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d028      	beq.n	8005e6a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d01c      	beq.n	8005e5a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	699a      	ldr	r2, [r3, #24]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005e2e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	691a      	ldr	r2, [r3, #16]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f042 0210 	orr.w	r2, r2, #16
 8005e3e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d110      	bne.n	8005e6a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	699a      	ldr	r2, [r3, #24]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0220 	orr.w	r2, r2, #32
 8005e56:	619a      	str	r2, [r3, #24]
 8005e58:	e007      	b.n	8005e6a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	699a      	ldr	r2, [r3, #24]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f042 0220 	orr.w	r2, r2, #32
 8005e68:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	699b      	ldr	r3, [r3, #24]
 8005e6e:	3b01      	subs	r3, #1
 8005e70:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e7a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005e82:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005e92:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005e94:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e9e:	d115      	bne.n	8005ecc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005eae:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005eb8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005ec8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005eca:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	430a      	orrs	r2, r1
 8005ede:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f9a2 	bl	800622c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop
 8005f08:	40006400 	.word	0x40006400
 8005f0c:	40006500 	.word	0x40006500

08005f10 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08c      	sub	sp, #48	@ 0x30
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f1e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8005f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f36:	f003 0307 	and.w	r3, r3, #7
 8005f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f44:	4013      	ands	r3, r2
 8005f46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f52:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f66:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8005f6a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f72:	6a3a      	ldr	r2, [r7, #32]
 8005f74:	4013      	ands	r3, r2
 8005f76:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f7e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005f82:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8a:	69fa      	ldr	r2, [r7, #28]
 8005f8c:	4013      	ands	r3, r2
 8005f8e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f96:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f9e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00b      	beq.n	8005fc2 <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d006      	beq.n	8005fc2 <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	2240      	movs	r2, #64	@ 0x40
 8005fba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 f916 	bl	80061ee <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d019      	beq.n	8006000 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d014      	beq.n	8006000 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005fde:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4013      	ands	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ff6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8005ff8:	6939      	ldr	r1, [r7, #16]
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f000 f8d8 	bl	80061b0 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8006000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006002:	2b00      	cmp	r3, #0
 8006004:	d007      	beq.n	8006016 <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800600c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800600e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 f8a2 	bl	800615a <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8006016:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006022:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8006024:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f7fb fe2a 	bl	8001c80 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800602c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800602e:	2b00      	cmp	r3, #0
 8006030:	d007      	beq.n	8006042 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006038:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800603a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 f897 	bl	8006170 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00c      	beq.n	8006066 <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800604c:	69bb      	ldr	r3, [r7, #24]
 800604e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800605e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f890 	bl	8006186 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800606c:	2b00      	cmp	r3, #0
 800606e:	d018      	beq.n	80060a2 <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8006070:	69bb      	ldr	r3, [r7, #24]
 8006072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006076:	2b00      	cmp	r3, #0
 8006078:	d013      	beq.n	80060a2 <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8006082:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	4013      	ands	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2280      	movs	r2, #128	@ 0x80
 8006098:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800609a:	68f9      	ldr	r1, [r7, #12]
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 f87c 	bl	800619a <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00c      	beq.n	80060c6 <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80060ac:	69bb      	ldr	r3, [r7, #24]
 80060ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d007      	beq.n	80060c6 <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80060be:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 f880 	bl	80061c6 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d00c      	beq.n	80060ea <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80060d0:	69bb      	ldr	r3, [r7, #24]
 80060d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d007      	beq.n	80060ea <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80060e2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f000 f878 	bl	80061da <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00f      	beq.n	8006114 <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80060f4:	69bb      	ldr	r3, [r7, #24]
 80060f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006106:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800610c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d007      	beq.n	800612a <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	69fa      	ldr	r2, [r7, #28]
 8006120:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8006122:	69f9      	ldr	r1, [r7, #28]
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 f876 	bl	8006216 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d009      	beq.n	8006144 <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	6a3a      	ldr	r2, [r7, #32]
 8006136:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800613c:	6a3b      	ldr	r3, [r7, #32]
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006148:	2b00      	cmp	r3, #0
 800614a:	d002      	beq.n	8006152 <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f858 	bl	8006202 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8006152:	bf00      	nop
 8006154:	3730      	adds	r7, #48	@ 0x30
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}

0800615a <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800615a:	b480      	push	{r7}
 800615c:	b083      	sub	sp, #12
 800615e:	af00      	add	r7, sp, #0
 8006160:	6078      	str	r0, [r7, #4]
 8006162:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
 8006178:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006186:	b480      	push	{r7}
 8006188:	b083      	sub	sp, #12
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800618e:	bf00      	nop
 8006190:	370c      	adds	r7, #12
 8006192:	46bd      	mov	sp, r7
 8006194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006198:	4770      	bx	lr

0800619a <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
 80061a2:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80061a4:	bf00      	nop
 80061a6:	370c      	adds	r7, #12
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b083      	sub	sp, #12
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
 80061b8:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80061ba:	bf00      	nop
 80061bc:	370c      	adds	r7, #12
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80061e2:	bf00      	nop
 80061e4:	370c      	adds	r7, #12
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr

080061ee <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80061ee:	b480      	push	{r7}
 80061f0:	b083      	sub	sp, #12
 80061f2:	af00      	add	r7, sp, #0
 80061f4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80061f6:	bf00      	nop
 80061f8:	370c      	adds	r7, #12
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr

08006202 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8006202:	b480      	push	{r7}
 8006204:	b083      	sub	sp, #12
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800620a:	bf00      	nop
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr

08006216 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8006216:	b480      	push	{r7}
 8006218:	b083      	sub	sp, #12
 800621a:	af00      	add	r7, sp, #0
 800621c:	6078      	str	r0, [r7, #4]
 800621e:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8006234:	4b30      	ldr	r3, [pc, #192]	@ (80062f8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8006236:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a2f      	ldr	r2, [pc, #188]	@ (80062fc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d103      	bne.n	800624a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8006248:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a2c      	ldr	r2, [pc, #176]	@ (8006300 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d103      	bne.n	800625c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800625a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	68ba      	ldr	r2, [r7, #8]
 8006260:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800626a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006272:	041a      	lsls	r2, r3, #16
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	430a      	orrs	r2, r1
 800627a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800627e:	68bb      	ldr	r3, [r7, #8]
 8006280:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006290:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006298:	061a      	lsls	r2, r3, #24
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	430a      	orrs	r2, r1
 80062a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	e005      	b.n	80062de <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	3304      	adds	r3, #4
 80062dc:	60fb      	str	r3, [r7, #12]
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80062e4:	68fa      	ldr	r2, [r7, #12]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d3f3      	bcc.n	80062d2 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 80062ea:	bf00      	nop
 80062ec:	bf00      	nop
 80062ee:	3714      	adds	r7, #20
 80062f0:	46bd      	mov	sp, r7
 80062f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f6:	4770      	bx	lr
 80062f8:	4000a400 	.word	0x4000a400
 80062fc:	40006800 	.word	0x40006800
 8006300:	40006c00 	.word	0x40006c00

08006304 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006304:	b480      	push	{r7}
 8006306:	b087      	sub	sp, #28
 8006308:	af00      	add	r7, sp, #0
 800630a:	6078      	str	r0, [r7, #4]
 800630c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800630e:	2300      	movs	r3, #0
 8006310:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8006312:	e15a      	b.n	80065ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	2101      	movs	r1, #1
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	fa01 f303 	lsl.w	r3, r1, r3
 8006320:	4013      	ands	r3, r2
 8006322:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 814c 	beq.w	80065c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f003 0303 	and.w	r3, r3, #3
 8006334:	2b01      	cmp	r3, #1
 8006336:	d005      	beq.n	8006344 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006340:	2b02      	cmp	r3, #2
 8006342:	d130      	bne.n	80063a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	689b      	ldr	r3, [r3, #8]
 8006348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	005b      	lsls	r3, r3, #1
 800634e:	2203      	movs	r2, #3
 8006350:	fa02 f303 	lsl.w	r3, r2, r3
 8006354:	43db      	mvns	r3, r3
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4013      	ands	r3, r2
 800635a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	68da      	ldr	r2, [r3, #12]
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	005b      	lsls	r3, r3, #1
 8006364:	fa02 f303 	lsl.w	r3, r2, r3
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800637a:	2201      	movs	r2, #1
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	fa02 f303 	lsl.w	r3, r2, r3
 8006382:	43db      	mvns	r3, r3
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	4013      	ands	r3, r2
 8006388:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	091b      	lsrs	r3, r3, #4
 8006390:	f003 0201 	and.w	r2, r3, #1
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	693a      	ldr	r2, [r7, #16]
 80063a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	2b03      	cmp	r3, #3
 80063b0:	d017      	beq.n	80063e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	68db      	ldr	r3, [r3, #12]
 80063b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	005b      	lsls	r3, r3, #1
 80063bc:	2203      	movs	r2, #3
 80063be:	fa02 f303 	lsl.w	r3, r2, r3
 80063c2:	43db      	mvns	r3, r3
 80063c4:	693a      	ldr	r2, [r7, #16]
 80063c6:	4013      	ands	r3, r2
 80063c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	689a      	ldr	r2, [r3, #8]
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	005b      	lsls	r3, r3, #1
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f003 0303 	and.w	r3, r3, #3
 80063ea:	2b02      	cmp	r3, #2
 80063ec:	d123      	bne.n	8006436 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	08da      	lsrs	r2, r3, #3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	3208      	adds	r2, #8
 80063f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f003 0307 	and.w	r3, r3, #7
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	220f      	movs	r2, #15
 8006406:	fa02 f303 	lsl.w	r3, r2, r3
 800640a:	43db      	mvns	r3, r3
 800640c:	693a      	ldr	r2, [r7, #16]
 800640e:	4013      	ands	r3, r2
 8006410:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	691a      	ldr	r2, [r3, #16]
 8006416:	697b      	ldr	r3, [r7, #20]
 8006418:	f003 0307 	and.w	r3, r3, #7
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	fa02 f303 	lsl.w	r3, r2, r3
 8006422:	693a      	ldr	r2, [r7, #16]
 8006424:	4313      	orrs	r3, r2
 8006426:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	08da      	lsrs	r2, r3, #3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3208      	adds	r2, #8
 8006430:	6939      	ldr	r1, [r7, #16]
 8006432:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	005b      	lsls	r3, r3, #1
 8006440:	2203      	movs	r2, #3
 8006442:	fa02 f303 	lsl.w	r3, r2, r3
 8006446:	43db      	mvns	r3, r3
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	4013      	ands	r3, r2
 800644c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f003 0203 	and.w	r2, r3, #3
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	fa02 f303 	lsl.w	r3, r2, r3
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	693a      	ldr	r2, [r7, #16]
 8006468:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	685b      	ldr	r3, [r3, #4]
 800646e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006472:	2b00      	cmp	r3, #0
 8006474:	f000 80a6 	beq.w	80065c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006478:	4b5b      	ldr	r3, [pc, #364]	@ (80065e8 <HAL_GPIO_Init+0x2e4>)
 800647a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800647c:	4a5a      	ldr	r2, [pc, #360]	@ (80065e8 <HAL_GPIO_Init+0x2e4>)
 800647e:	f043 0301 	orr.w	r3, r3, #1
 8006482:	6613      	str	r3, [r2, #96]	@ 0x60
 8006484:	4b58      	ldr	r3, [pc, #352]	@ (80065e8 <HAL_GPIO_Init+0x2e4>)
 8006486:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006488:	f003 0301 	and.w	r3, r3, #1
 800648c:	60bb      	str	r3, [r7, #8]
 800648e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006490:	4a56      	ldr	r2, [pc, #344]	@ (80065ec <HAL_GPIO_Init+0x2e8>)
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	089b      	lsrs	r3, r3, #2
 8006496:	3302      	adds	r3, #2
 8006498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800649c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f003 0303 	and.w	r3, r3, #3
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	220f      	movs	r2, #15
 80064a8:	fa02 f303 	lsl.w	r3, r2, r3
 80064ac:	43db      	mvns	r3, r3
 80064ae:	693a      	ldr	r2, [r7, #16]
 80064b0:	4013      	ands	r3, r2
 80064b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80064ba:	d01f      	beq.n	80064fc <HAL_GPIO_Init+0x1f8>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a4c      	ldr	r2, [pc, #304]	@ (80065f0 <HAL_GPIO_Init+0x2ec>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d019      	beq.n	80064f8 <HAL_GPIO_Init+0x1f4>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a4b      	ldr	r2, [pc, #300]	@ (80065f4 <HAL_GPIO_Init+0x2f0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d013      	beq.n	80064f4 <HAL_GPIO_Init+0x1f0>
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	4a4a      	ldr	r2, [pc, #296]	@ (80065f8 <HAL_GPIO_Init+0x2f4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d00d      	beq.n	80064f0 <HAL_GPIO_Init+0x1ec>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	4a49      	ldr	r2, [pc, #292]	@ (80065fc <HAL_GPIO_Init+0x2f8>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d007      	beq.n	80064ec <HAL_GPIO_Init+0x1e8>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a48      	ldr	r2, [pc, #288]	@ (8006600 <HAL_GPIO_Init+0x2fc>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d101      	bne.n	80064e8 <HAL_GPIO_Init+0x1e4>
 80064e4:	2305      	movs	r3, #5
 80064e6:	e00a      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064e8:	2306      	movs	r3, #6
 80064ea:	e008      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064ec:	2304      	movs	r3, #4
 80064ee:	e006      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064f0:	2303      	movs	r3, #3
 80064f2:	e004      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064f4:	2302      	movs	r3, #2
 80064f6:	e002      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064f8:	2301      	movs	r3, #1
 80064fa:	e000      	b.n	80064fe <HAL_GPIO_Init+0x1fa>
 80064fc:	2300      	movs	r3, #0
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	f002 0203 	and.w	r2, r2, #3
 8006504:	0092      	lsls	r2, r2, #2
 8006506:	4093      	lsls	r3, r2
 8006508:	693a      	ldr	r2, [r7, #16]
 800650a:	4313      	orrs	r3, r2
 800650c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800650e:	4937      	ldr	r1, [pc, #220]	@ (80065ec <HAL_GPIO_Init+0x2e8>)
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	089b      	lsrs	r3, r3, #2
 8006514:	3302      	adds	r3, #2
 8006516:	693a      	ldr	r2, [r7, #16]
 8006518:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800651c:	4b39      	ldr	r3, [pc, #228]	@ (8006604 <HAL_GPIO_Init+0x300>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	43db      	mvns	r3, r3
 8006526:	693a      	ldr	r2, [r7, #16]
 8006528:	4013      	ands	r3, r2
 800652a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d003      	beq.n	8006540 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8006538:	693a      	ldr	r2, [r7, #16]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	4313      	orrs	r3, r2
 800653e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006540:	4a30      	ldr	r2, [pc, #192]	@ (8006604 <HAL_GPIO_Init+0x300>)
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006546:	4b2f      	ldr	r3, [pc, #188]	@ (8006604 <HAL_GPIO_Init+0x300>)
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	43db      	mvns	r3, r3
 8006550:	693a      	ldr	r2, [r7, #16]
 8006552:	4013      	ands	r3, r2
 8006554:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d003      	beq.n	800656a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8006562:	693a      	ldr	r2, [r7, #16]
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	4313      	orrs	r3, r2
 8006568:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800656a:	4a26      	ldr	r2, [pc, #152]	@ (8006604 <HAL_GPIO_Init+0x300>)
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006570:	4b24      	ldr	r3, [pc, #144]	@ (8006604 <HAL_GPIO_Init+0x300>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	43db      	mvns	r3, r3
 800657a:	693a      	ldr	r2, [r7, #16]
 800657c:	4013      	ands	r3, r2
 800657e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	685b      	ldr	r3, [r3, #4]
 8006584:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d003      	beq.n	8006594 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800658c:	693a      	ldr	r2, [r7, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	4313      	orrs	r3, r2
 8006592:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006594:	4a1b      	ldr	r2, [pc, #108]	@ (8006604 <HAL_GPIO_Init+0x300>)
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800659a:	4b1a      	ldr	r3, [pc, #104]	@ (8006604 <HAL_GPIO_Init+0x300>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	43db      	mvns	r3, r3
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4013      	ands	r3, r2
 80065a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d003      	beq.n	80065be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80065be:	4a11      	ldr	r2, [pc, #68]	@ (8006604 <HAL_GPIO_Init+0x300>)
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	3301      	adds	r3, #1
 80065c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	fa22 f303 	lsr.w	r3, r2, r3
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f47f ae9d 	bne.w	8006314 <HAL_GPIO_Init+0x10>
  }
}
 80065da:	bf00      	nop
 80065dc:	bf00      	nop
 80065de:	371c      	adds	r7, #28
 80065e0:	46bd      	mov	sp, r7
 80065e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e6:	4770      	bx	lr
 80065e8:	40021000 	.word	0x40021000
 80065ec:	40010000 	.word	0x40010000
 80065f0:	48000400 	.word	0x48000400
 80065f4:	48000800 	.word	0x48000800
 80065f8:	48000c00 	.word	0x48000c00
 80065fc:	48001000 	.word	0x48001000
 8006600:	48001400 	.word	0x48001400
 8006604:	40010400 	.word	0x40010400

08006608 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
 8006610:	460b      	mov	r3, r1
 8006612:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	691a      	ldr	r2, [r3, #16]
 8006618:	887b      	ldrh	r3, [r7, #2]
 800661a:	4013      	ands	r3, r2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d002      	beq.n	8006626 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006620:	2301      	movs	r3, #1
 8006622:	73fb      	strb	r3, [r7, #15]
 8006624:	e001      	b.n	800662a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006626:	2300      	movs	r3, #0
 8006628:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800662a:	7bfb      	ldrb	r3, [r7, #15]
}
 800662c:	4618      	mov	r0, r3
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	807b      	strh	r3, [r7, #2]
 8006644:	4613      	mov	r3, r2
 8006646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006648:	787b      	ldrb	r3, [r7, #1]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d003      	beq.n	8006656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800664e:	887a      	ldrh	r2, [r7, #2]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006654:	e002      	b.n	800665c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006656:	887a      	ldrh	r2, [r7, #2]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b082      	sub	sp, #8
 800666c:	af00      	add	r7, sp, #0
 800666e:	4603      	mov	r3, r0
 8006670:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006672:	4b08      	ldr	r3, [pc, #32]	@ (8006694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006674:	695a      	ldr	r2, [r3, #20]
 8006676:	88fb      	ldrh	r3, [r7, #6]
 8006678:	4013      	ands	r3, r2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d006      	beq.n	800668c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800667e:	4a05      	ldr	r2, [pc, #20]	@ (8006694 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006680:	88fb      	ldrh	r3, [r7, #6]
 8006682:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006684:	88fb      	ldrh	r3, [r7, #6]
 8006686:	4618      	mov	r0, r3
 8006688:	f7fb fad8 	bl	8001c3c <HAL_GPIO_EXTI_Callback>
  }
}
 800668c:	bf00      	nop
 800668e:	3708      	adds	r7, #8
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	40010400 	.word	0x40010400

08006698 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006698:	b480      	push	{r7}
 800669a:	b085      	sub	sp, #20
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d141      	bne.n	800672a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80066a6:	4b4b      	ldr	r3, [pc, #300]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80066ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b2:	d131      	bne.n	8006718 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80066b4:	4b47      	ldr	r3, [pc, #284]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066ba:	4a46      	ldr	r2, [pc, #280]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80066c4:	4b43      	ldr	r3, [pc, #268]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80066cc:	4a41      	ldr	r2, [pc, #260]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80066d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80066d4:	4b40      	ldr	r3, [pc, #256]	@ (80067d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	2232      	movs	r2, #50	@ 0x32
 80066da:	fb02 f303 	mul.w	r3, r2, r3
 80066de:	4a3f      	ldr	r2, [pc, #252]	@ (80067dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80066e0:	fba2 2303 	umull	r2, r3, r2, r3
 80066e4:	0c9b      	lsrs	r3, r3, #18
 80066e6:	3301      	adds	r3, #1
 80066e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066ea:	e002      	b.n	80066f2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	3b01      	subs	r3, #1
 80066f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80066f2:	4b38      	ldr	r3, [pc, #224]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066fe:	d102      	bne.n	8006706 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d1f2      	bne.n	80066ec <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006706:	4b33      	ldr	r3, [pc, #204]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006708:	695b      	ldr	r3, [r3, #20]
 800670a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800670e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006712:	d158      	bne.n	80067c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e057      	b.n	80067c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006718:	4b2e      	ldr	r3, [pc, #184]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800671a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800671e:	4a2d      	ldr	r2, [pc, #180]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006724:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006728:	e04d      	b.n	80067c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006730:	d141      	bne.n	80067b6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006732:	4b28      	ldr	r3, [pc, #160]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800673a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800673e:	d131      	bne.n	80067a4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006740:	4b24      	ldr	r3, [pc, #144]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006742:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006746:	4a23      	ldr	r2, [pc, #140]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006748:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800674c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006750:	4b20      	ldr	r3, [pc, #128]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8006758:	4a1e      	ldr	r2, [pc, #120]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800675a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800675e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006760:	4b1d      	ldr	r3, [pc, #116]	@ (80067d8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2232      	movs	r2, #50	@ 0x32
 8006766:	fb02 f303 	mul.w	r3, r2, r3
 800676a:	4a1c      	ldr	r2, [pc, #112]	@ (80067dc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800676c:	fba2 2303 	umull	r2, r3, r2, r3
 8006770:	0c9b      	lsrs	r3, r3, #18
 8006772:	3301      	adds	r3, #1
 8006774:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006776:	e002      	b.n	800677e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	3b01      	subs	r3, #1
 800677c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800677e:	4b15      	ldr	r3, [pc, #84]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006780:	695b      	ldr	r3, [r3, #20]
 8006782:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678a:	d102      	bne.n	8006792 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1f2      	bne.n	8006778 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006792:	4b10      	ldr	r3, [pc, #64]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006794:	695b      	ldr	r3, [r3, #20]
 8006796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800679a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800679e:	d112      	bne.n	80067c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067a0:	2303      	movs	r3, #3
 80067a2:	e011      	b.n	80067c8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067a4:	4b0b      	ldr	r3, [pc, #44]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067aa:	4a0a      	ldr	r2, [pc, #40]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80067b4:	e007      	b.n	80067c6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80067b6:	4b07      	ldr	r3, [pc, #28]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067be:	4a05      	ldr	r2, [pc, #20]	@ (80067d4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80067c4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3714      	adds	r7, #20
 80067cc:	46bd      	mov	sp, r7
 80067ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d2:	4770      	bx	lr
 80067d4:	40007000 	.word	0x40007000
 80067d8:	20000380 	.word	0x20000380
 80067dc:	431bde83 	.word	0x431bde83

080067e0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80067e0:	b480      	push	{r7}
 80067e2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80067e4:	4b05      	ldr	r3, [pc, #20]	@ (80067fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	4a04      	ldr	r2, [pc, #16]	@ (80067fc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80067ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80067ee:	6093      	str	r3, [r2, #8]
}
 80067f0:	bf00      	nop
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	40007000 	.word	0x40007000

08006800 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b088      	sub	sp, #32
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d101      	bne.n	8006812 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e2fe      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0301 	and.w	r3, r3, #1
 800681a:	2b00      	cmp	r3, #0
 800681c:	d075      	beq.n	800690a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800681e:	4b97      	ldr	r3, [pc, #604]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006820:	689b      	ldr	r3, [r3, #8]
 8006822:	f003 030c 	and.w	r3, r3, #12
 8006826:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006828:	4b94      	ldr	r3, [pc, #592]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800682a:	68db      	ldr	r3, [r3, #12]
 800682c:	f003 0303 	and.w	r3, r3, #3
 8006830:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006832:	69bb      	ldr	r3, [r7, #24]
 8006834:	2b0c      	cmp	r3, #12
 8006836:	d102      	bne.n	800683e <HAL_RCC_OscConfig+0x3e>
 8006838:	697b      	ldr	r3, [r7, #20]
 800683a:	2b03      	cmp	r3, #3
 800683c:	d002      	beq.n	8006844 <HAL_RCC_OscConfig+0x44>
 800683e:	69bb      	ldr	r3, [r7, #24]
 8006840:	2b08      	cmp	r3, #8
 8006842:	d10b      	bne.n	800685c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006844:	4b8d      	ldr	r3, [pc, #564]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800684c:	2b00      	cmp	r3, #0
 800684e:	d05b      	beq.n	8006908 <HAL_RCC_OscConfig+0x108>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d157      	bne.n	8006908 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e2d9      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006864:	d106      	bne.n	8006874 <HAL_RCC_OscConfig+0x74>
 8006866:	4b85      	ldr	r3, [pc, #532]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4a84      	ldr	r2, [pc, #528]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800686c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006870:	6013      	str	r3, [r2, #0]
 8006872:	e01d      	b.n	80068b0 <HAL_RCC_OscConfig+0xb0>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800687c:	d10c      	bne.n	8006898 <HAL_RCC_OscConfig+0x98>
 800687e:	4b7f      	ldr	r3, [pc, #508]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a7e      	ldr	r2, [pc, #504]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006884:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006888:	6013      	str	r3, [r2, #0]
 800688a:	4b7c      	ldr	r3, [pc, #496]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a7b      	ldr	r2, [pc, #492]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006890:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006894:	6013      	str	r3, [r2, #0]
 8006896:	e00b      	b.n	80068b0 <HAL_RCC_OscConfig+0xb0>
 8006898:	4b78      	ldr	r3, [pc, #480]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a77      	ldr	r2, [pc, #476]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800689e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068a2:	6013      	str	r3, [r2, #0]
 80068a4:	4b75      	ldr	r3, [pc, #468]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a74      	ldr	r2, [pc, #464]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80068aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d013      	beq.n	80068e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b8:	f7fd f9ea 	bl	8003c90 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068c0:	f7fd f9e6 	bl	8003c90 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b64      	cmp	r3, #100	@ 0x64
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e29e      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068d2:	4b6a      	ldr	r3, [pc, #424]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f0      	beq.n	80068c0 <HAL_RCC_OscConfig+0xc0>
 80068de:	e014      	b.n	800690a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e0:	f7fd f9d6 	bl	8003c90 <HAL_GetTick>
 80068e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068e6:	e008      	b.n	80068fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068e8:	f7fd f9d2 	bl	8003c90 <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	2b64      	cmp	r3, #100	@ 0x64
 80068f4:	d901      	bls.n	80068fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e28a      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80068fa:	4b60      	ldr	r3, [pc, #384]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006902:	2b00      	cmp	r3, #0
 8006904:	d1f0      	bne.n	80068e8 <HAL_RCC_OscConfig+0xe8>
 8006906:	e000      	b.n	800690a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006908:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f003 0302 	and.w	r3, r3, #2
 8006912:	2b00      	cmp	r3, #0
 8006914:	d075      	beq.n	8006a02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006916:	4b59      	ldr	r3, [pc, #356]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006918:	689b      	ldr	r3, [r3, #8]
 800691a:	f003 030c 	and.w	r3, r3, #12
 800691e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006920:	4b56      	ldr	r3, [pc, #344]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006922:	68db      	ldr	r3, [r3, #12]
 8006924:	f003 0303 	and.w	r3, r3, #3
 8006928:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800692a:	69bb      	ldr	r3, [r7, #24]
 800692c:	2b0c      	cmp	r3, #12
 800692e:	d102      	bne.n	8006936 <HAL_RCC_OscConfig+0x136>
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	2b02      	cmp	r3, #2
 8006934:	d002      	beq.n	800693c <HAL_RCC_OscConfig+0x13c>
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	2b04      	cmp	r3, #4
 800693a:	d11f      	bne.n	800697c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800693c:	4b4f      	ldr	r3, [pc, #316]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006944:	2b00      	cmp	r3, #0
 8006946:	d005      	beq.n	8006954 <HAL_RCC_OscConfig+0x154>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d101      	bne.n	8006954 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006950:	2301      	movs	r3, #1
 8006952:	e25d      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006954:	4b49      	ldr	r3, [pc, #292]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	691b      	ldr	r3, [r3, #16]
 8006960:	061b      	lsls	r3, r3, #24
 8006962:	4946      	ldr	r1, [pc, #280]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006964:	4313      	orrs	r3, r2
 8006966:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006968:	4b45      	ldr	r3, [pc, #276]	@ (8006a80 <HAL_RCC_OscConfig+0x280>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4618      	mov	r0, r3
 800696e:	f7fd f943 	bl	8003bf8 <HAL_InitTick>
 8006972:	4603      	mov	r3, r0
 8006974:	2b00      	cmp	r3, #0
 8006976:	d043      	beq.n	8006a00 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e249      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	68db      	ldr	r3, [r3, #12]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d023      	beq.n	80069cc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006984:	4b3d      	ldr	r3, [pc, #244]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a3c      	ldr	r2, [pc, #240]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 800698a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800698e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006990:	f7fd f97e 	bl	8003c90 <HAL_GetTick>
 8006994:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006996:	e008      	b.n	80069aa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006998:	f7fd f97a 	bl	8003c90 <HAL_GetTick>
 800699c:	4602      	mov	r2, r0
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	1ad3      	subs	r3, r2, r3
 80069a2:	2b02      	cmp	r3, #2
 80069a4:	d901      	bls.n	80069aa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e232      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069aa:	4b34      	ldr	r3, [pc, #208]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d0f0      	beq.n	8006998 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069b6:	4b31      	ldr	r3, [pc, #196]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069b8:	685b      	ldr	r3, [r3, #4]
 80069ba:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	061b      	lsls	r3, r3, #24
 80069c4:	492d      	ldr	r1, [pc, #180]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069c6:	4313      	orrs	r3, r2
 80069c8:	604b      	str	r3, [r1, #4]
 80069ca:	e01a      	b.n	8006a02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069cc:	4b2b      	ldr	r3, [pc, #172]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4a2a      	ldr	r2, [pc, #168]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d8:	f7fd f95a 	bl	8003c90 <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069e0:	f7fd f956 	bl	8003c90 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e20e      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80069f2:	4b22      	ldr	r3, [pc, #136]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d1f0      	bne.n	80069e0 <HAL_RCC_OscConfig+0x1e0>
 80069fe:	e000      	b.n	8006a02 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a00:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f003 0308 	and.w	r3, r3, #8
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d041      	beq.n	8006a92 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	695b      	ldr	r3, [r3, #20]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d01c      	beq.n	8006a50 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a16:	4b19      	ldr	r3, [pc, #100]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006a18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a1c:	4a17      	ldr	r2, [pc, #92]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006a1e:	f043 0301 	orr.w	r3, r3, #1
 8006a22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a26:	f7fd f933 	bl	8003c90 <HAL_GetTick>
 8006a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a2c:	e008      	b.n	8006a40 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a2e:	f7fd f92f 	bl	8003c90 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	2b02      	cmp	r3, #2
 8006a3a:	d901      	bls.n	8006a40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	e1e7      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a40:	4b0e      	ldr	r3, [pc, #56]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006a42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a46:	f003 0302 	and.w	r3, r3, #2
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d0ef      	beq.n	8006a2e <HAL_RCC_OscConfig+0x22e>
 8006a4e:	e020      	b.n	8006a92 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a50:	4b0a      	ldr	r3, [pc, #40]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006a52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a56:	4a09      	ldr	r2, [pc, #36]	@ (8006a7c <HAL_RCC_OscConfig+0x27c>)
 8006a58:	f023 0301 	bic.w	r3, r3, #1
 8006a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a60:	f7fd f916 	bl	8003c90 <HAL_GetTick>
 8006a64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a66:	e00d      	b.n	8006a84 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a68:	f7fd f912 	bl	8003c90 <HAL_GetTick>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	2b02      	cmp	r3, #2
 8006a74:	d906      	bls.n	8006a84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006a76:	2303      	movs	r3, #3
 8006a78:	e1ca      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
 8006a7a:	bf00      	nop
 8006a7c:	40021000 	.word	0x40021000
 8006a80:	20000384 	.word	0x20000384
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a84:	4b8c      	ldr	r3, [pc, #560]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006a86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a8a:	f003 0302 	and.w	r3, r3, #2
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1ea      	bne.n	8006a68 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0304 	and.w	r3, r3, #4
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	f000 80a6 	beq.w	8006bec <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006aa4:	4b84      	ldr	r3, [pc, #528]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aa8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d101      	bne.n	8006ab4 <HAL_RCC_OscConfig+0x2b4>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	e000      	b.n	8006ab6 <HAL_RCC_OscConfig+0x2b6>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d00d      	beq.n	8006ad6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aba:	4b7f      	ldr	r3, [pc, #508]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006abe:	4a7e      	ldr	r2, [pc, #504]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ac6:	4b7c      	ldr	r3, [pc, #496]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006ace:	60fb      	str	r3, [r7, #12]
 8006ad0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006ad6:	4b79      	ldr	r3, [pc, #484]	@ (8006cbc <HAL_RCC_OscConfig+0x4bc>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d118      	bne.n	8006b14 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006ae2:	4b76      	ldr	r3, [pc, #472]	@ (8006cbc <HAL_RCC_OscConfig+0x4bc>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a75      	ldr	r2, [pc, #468]	@ (8006cbc <HAL_RCC_OscConfig+0x4bc>)
 8006ae8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006aec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006aee:	f7fd f8cf 	bl	8003c90 <HAL_GetTick>
 8006af2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006af4:	e008      	b.n	8006b08 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006af6:	f7fd f8cb 	bl	8003c90 <HAL_GetTick>
 8006afa:	4602      	mov	r2, r0
 8006afc:	693b      	ldr	r3, [r7, #16]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	2b02      	cmp	r3, #2
 8006b02:	d901      	bls.n	8006b08 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006b04:	2303      	movs	r3, #3
 8006b06:	e183      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b08:	4b6c      	ldr	r3, [pc, #432]	@ (8006cbc <HAL_RCC_OscConfig+0x4bc>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d0f0      	beq.n	8006af6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d108      	bne.n	8006b2e <HAL_RCC_OscConfig+0x32e>
 8006b1c:	4b66      	ldr	r3, [pc, #408]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b22:	4a65      	ldr	r2, [pc, #404]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b24:	f043 0301 	orr.w	r3, r3, #1
 8006b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b2c:	e024      	b.n	8006b78 <HAL_RCC_OscConfig+0x378>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	2b05      	cmp	r3, #5
 8006b34:	d110      	bne.n	8006b58 <HAL_RCC_OscConfig+0x358>
 8006b36:	4b60      	ldr	r3, [pc, #384]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b3c:	4a5e      	ldr	r2, [pc, #376]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b3e:	f043 0304 	orr.w	r3, r3, #4
 8006b42:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b46:	4b5c      	ldr	r3, [pc, #368]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b4c:	4a5a      	ldr	r2, [pc, #360]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b4e:	f043 0301 	orr.w	r3, r3, #1
 8006b52:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b56:	e00f      	b.n	8006b78 <HAL_RCC_OscConfig+0x378>
 8006b58:	4b57      	ldr	r3, [pc, #348]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b5e:	4a56      	ldr	r2, [pc, #344]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b60:	f023 0301 	bic.w	r3, r3, #1
 8006b64:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006b68:	4b53      	ldr	r3, [pc, #332]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006b6e:	4a52      	ldr	r2, [pc, #328]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006b70:	f023 0304 	bic.w	r3, r3, #4
 8006b74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d016      	beq.n	8006bae <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b80:	f7fd f886 	bl	8003c90 <HAL_GetTick>
 8006b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b86:	e00a      	b.n	8006b9e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b88:	f7fd f882 	bl	8003c90 <HAL_GetTick>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	1ad3      	subs	r3, r2, r3
 8006b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d901      	bls.n	8006b9e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e138      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b9e:	4b46      	ldr	r3, [pc, #280]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d0ed      	beq.n	8006b88 <HAL_RCC_OscConfig+0x388>
 8006bac:	e015      	b.n	8006bda <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bae:	f7fd f86f 	bl	8003c90 <HAL_GetTick>
 8006bb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bb4:	e00a      	b.n	8006bcc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bb6:	f7fd f86b 	bl	8003c90 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	1ad3      	subs	r3, r2, r3
 8006bc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d901      	bls.n	8006bcc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e121      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bcc:	4b3a      	ldr	r3, [pc, #232]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1ed      	bne.n	8006bb6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bda:	7ffb      	ldrb	r3, [r7, #31]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d105      	bne.n	8006bec <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006be0:	4b35      	ldr	r3, [pc, #212]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006be4:	4a34      	ldr	r2, [pc, #208]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006be6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bea:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f003 0320 	and.w	r3, r3, #32
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d03c      	beq.n	8006c72 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d01c      	beq.n	8006c3a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c00:	4b2d      	ldr	r3, [pc, #180]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c02:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c06:	4a2c      	ldr	r2, [pc, #176]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c08:	f043 0301 	orr.w	r3, r3, #1
 8006c0c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c10:	f7fd f83e 	bl	8003c90 <HAL_GetTick>
 8006c14:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c16:	e008      	b.n	8006c2a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c18:	f7fd f83a 	bl	8003c90 <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d901      	bls.n	8006c2a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006c26:	2303      	movs	r3, #3
 8006c28:	e0f2      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c2a:	4b23      	ldr	r3, [pc, #140]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c2c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d0ef      	beq.n	8006c18 <HAL_RCC_OscConfig+0x418>
 8006c38:	e01b      	b.n	8006c72 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c3a:	4b1f      	ldr	r3, [pc, #124]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c40:	4a1d      	ldr	r2, [pc, #116]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c42:	f023 0301 	bic.w	r3, r3, #1
 8006c46:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c4a:	f7fd f821 	bl	8003c90 <HAL_GetTick>
 8006c4e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c50:	e008      	b.n	8006c64 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c52:	f7fd f81d 	bl	8003c90 <HAL_GetTick>
 8006c56:	4602      	mov	r2, r0
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	2b02      	cmp	r3, #2
 8006c5e:	d901      	bls.n	8006c64 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006c60:	2303      	movs	r3, #3
 8006c62:	e0d5      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c64:	4b14      	ldr	r3, [pc, #80]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1ef      	bne.n	8006c52 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 80c9 	beq.w	8006e0e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c7c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f003 030c 	and.w	r3, r3, #12
 8006c84:	2b0c      	cmp	r3, #12
 8006c86:	f000 8083 	beq.w	8006d90 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d15e      	bne.n	8006d50 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c92:	4b09      	ldr	r3, [pc, #36]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a08      	ldr	r2, [pc, #32]	@ (8006cb8 <HAL_RCC_OscConfig+0x4b8>)
 8006c98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c9e:	f7fc fff7 	bl	8003c90 <HAL_GetTick>
 8006ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006ca4:	e00c      	b.n	8006cc0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ca6:	f7fc fff3 	bl	8003c90 <HAL_GetTick>
 8006caa:	4602      	mov	r2, r0
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	1ad3      	subs	r3, r2, r3
 8006cb0:	2b02      	cmp	r3, #2
 8006cb2:	d905      	bls.n	8006cc0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006cb4:	2303      	movs	r3, #3
 8006cb6:	e0ab      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
 8006cb8:	40021000 	.word	0x40021000
 8006cbc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006cc0:	4b55      	ldr	r3, [pc, #340]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d1ec      	bne.n	8006ca6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ccc:	4b52      	ldr	r3, [pc, #328]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006cce:	68da      	ldr	r2, [r3, #12]
 8006cd0:	4b52      	ldr	r3, [pc, #328]	@ (8006e1c <HAL_RCC_OscConfig+0x61c>)
 8006cd2:	4013      	ands	r3, r2
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	6a11      	ldr	r1, [r2, #32]
 8006cd8:	687a      	ldr	r2, [r7, #4]
 8006cda:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006cdc:	3a01      	subs	r2, #1
 8006cde:	0112      	lsls	r2, r2, #4
 8006ce0:	4311      	orrs	r1, r2
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006ce6:	0212      	lsls	r2, r2, #8
 8006ce8:	4311      	orrs	r1, r2
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006cee:	0852      	lsrs	r2, r2, #1
 8006cf0:	3a01      	subs	r2, #1
 8006cf2:	0552      	lsls	r2, r2, #21
 8006cf4:	4311      	orrs	r1, r2
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006cfa:	0852      	lsrs	r2, r2, #1
 8006cfc:	3a01      	subs	r2, #1
 8006cfe:	0652      	lsls	r2, r2, #25
 8006d00:	4311      	orrs	r1, r2
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d06:	06d2      	lsls	r2, r2, #27
 8006d08:	430a      	orrs	r2, r1
 8006d0a:	4943      	ldr	r1, [pc, #268]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006d10:	4b41      	ldr	r3, [pc, #260]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a40      	ldr	r2, [pc, #256]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d1a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006d1c:	4b3e      	ldr	r3, [pc, #248]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	4a3d      	ldr	r2, [pc, #244]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006d26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d28:	f7fc ffb2 	bl	8003c90 <HAL_GetTick>
 8006d2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d2e:	e008      	b.n	8006d42 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d30:	f7fc ffae 	bl	8003c90 <HAL_GetTick>
 8006d34:	4602      	mov	r2, r0
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	d901      	bls.n	8006d42 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006d3e:	2303      	movs	r3, #3
 8006d40:	e066      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006d42:	4b35      	ldr	r3, [pc, #212]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0f0      	beq.n	8006d30 <HAL_RCC_OscConfig+0x530>
 8006d4e:	e05e      	b.n	8006e0e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d50:	4b31      	ldr	r3, [pc, #196]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a30      	ldr	r2, [pc, #192]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d5c:	f7fc ff98 	bl	8003c90 <HAL_GetTick>
 8006d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d62:	e008      	b.n	8006d76 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d64:	f7fc ff94 	bl	8003c90 <HAL_GetTick>
 8006d68:	4602      	mov	r2, r0
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	1ad3      	subs	r3, r2, r3
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d901      	bls.n	8006d76 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e04c      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d76:	4b28      	ldr	r3, [pc, #160]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1f0      	bne.n	8006d64 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006d82:	4b25      	ldr	r3, [pc, #148]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d84:	68da      	ldr	r2, [r3, #12]
 8006d86:	4924      	ldr	r1, [pc, #144]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d88:	4b25      	ldr	r3, [pc, #148]	@ (8006e20 <HAL_RCC_OscConfig+0x620>)
 8006d8a:	4013      	ands	r3, r2
 8006d8c:	60cb      	str	r3, [r1, #12]
 8006d8e:	e03e      	b.n	8006e0e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	69db      	ldr	r3, [r3, #28]
 8006d94:	2b01      	cmp	r3, #1
 8006d96:	d101      	bne.n	8006d9c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	e039      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006d9c:	4b1e      	ldr	r3, [pc, #120]	@ (8006e18 <HAL_RCC_OscConfig+0x618>)
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	f003 0203 	and.w	r2, r3, #3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	429a      	cmp	r2, r3
 8006dae:	d12c      	bne.n	8006e0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d123      	bne.n	8006e0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d11b      	bne.n	8006e0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ddc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d113      	bne.n	8006e0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dec:	085b      	lsrs	r3, r3, #1
 8006dee:	3b01      	subs	r3, #1
 8006df0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d109      	bne.n	8006e0a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e00:	085b      	lsrs	r3, r3, #1
 8006e02:	3b01      	subs	r3, #1
 8006e04:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d001      	beq.n	8006e0e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	e000      	b.n	8006e10 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006e0e:	2300      	movs	r3, #0
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3720      	adds	r7, #32
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}
 8006e18:	40021000 	.word	0x40021000
 8006e1c:	019f800c 	.word	0x019f800c
 8006e20:	feeefffc 	.word	0xfeeefffc

08006e24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b086      	sub	sp, #24
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
 8006e2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d101      	bne.n	8006e3c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e11e      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006e3c:	4b91      	ldr	r3, [pc, #580]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 030f 	and.w	r3, r3, #15
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d910      	bls.n	8006e6c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e4a:	4b8e      	ldr	r3, [pc, #568]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f023 020f 	bic.w	r2, r3, #15
 8006e52:	498c      	ldr	r1, [pc, #560]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	4313      	orrs	r3, r2
 8006e58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e5a:	4b8a      	ldr	r3, [pc, #552]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f003 030f 	and.w	r3, r3, #15
 8006e62:	683a      	ldr	r2, [r7, #0]
 8006e64:	429a      	cmp	r2, r3
 8006e66:	d001      	beq.n	8006e6c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	e106      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0301 	and.w	r3, r3, #1
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d073      	beq.n	8006f60 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d129      	bne.n	8006ed4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e80:	4b81      	ldr	r3, [pc, #516]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e0f4      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006e90:	f000 f99c 	bl	80071cc <RCC_GetSysClockFreqFromPLLSource>
 8006e94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	4a7c      	ldr	r2, [pc, #496]	@ (800708c <HAL_RCC_ClockConfig+0x268>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d93f      	bls.n	8006f1e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006e9e:	4b7a      	ldr	r3, [pc, #488]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006ea0:	689b      	ldr	r3, [r3, #8]
 8006ea2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d009      	beq.n	8006ebe <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d033      	beq.n	8006f1e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d12f      	bne.n	8006f1e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006ebe:	4b72      	ldr	r3, [pc, #456]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ec6:	4a70      	ldr	r2, [pc, #448]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006ec8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ecc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006ece:	2380      	movs	r3, #128	@ 0x80
 8006ed0:	617b      	str	r3, [r7, #20]
 8006ed2:	e024      	b.n	8006f1e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d107      	bne.n	8006eec <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006edc:	4b6a      	ldr	r3, [pc, #424]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d109      	bne.n	8006efc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e0c6      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006eec:	4b66      	ldr	r3, [pc, #408]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d101      	bne.n	8006efc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e0be      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006efc:	f000 f8ce 	bl	800709c <HAL_RCC_GetSysClockFreq>
 8006f00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006f02:	693b      	ldr	r3, [r7, #16]
 8006f04:	4a61      	ldr	r2, [pc, #388]	@ (800708c <HAL_RCC_ClockConfig+0x268>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d909      	bls.n	8006f1e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f0a:	4b5f      	ldr	r3, [pc, #380]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f0c:	689b      	ldr	r3, [r3, #8]
 8006f0e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f12:	4a5d      	ldr	r2, [pc, #372]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f18:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006f1a:	2380      	movs	r3, #128	@ 0x80
 8006f1c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f1e:	4b5a      	ldr	r3, [pc, #360]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	f023 0203 	bic.w	r2, r3, #3
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	4957      	ldr	r1, [pc, #348]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f30:	f7fc feae 	bl	8003c90 <HAL_GetTick>
 8006f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f36:	e00a      	b.n	8006f4e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f38:	f7fc feaa 	bl	8003c90 <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d901      	bls.n	8006f4e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006f4a:	2303      	movs	r3, #3
 8006f4c:	e095      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f4e:	4b4e      	ldr	r3, [pc, #312]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f003 020c 	and.w	r2, r3, #12
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d1eb      	bne.n	8006f38 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0302 	and.w	r3, r3, #2
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d023      	beq.n	8006fb4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f003 0304 	and.w	r3, r3, #4
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d005      	beq.n	8006f84 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f78:	4b43      	ldr	r3, [pc, #268]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f7a:	689b      	ldr	r3, [r3, #8]
 8006f7c:	4a42      	ldr	r2, [pc, #264]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f7e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006f82:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0308 	and.w	r3, r3, #8
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d007      	beq.n	8006fa0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006f90:	4b3d      	ldr	r3, [pc, #244]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f92:	689b      	ldr	r3, [r3, #8]
 8006f94:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006f98:	4a3b      	ldr	r2, [pc, #236]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006f9a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006f9e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fa0:	4b39      	ldr	r3, [pc, #228]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	4936      	ldr	r1, [pc, #216]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006fae:	4313      	orrs	r3, r2
 8006fb0:	608b      	str	r3, [r1, #8]
 8006fb2:	e008      	b.n	8006fc6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006fb4:	697b      	ldr	r3, [r7, #20]
 8006fb6:	2b80      	cmp	r3, #128	@ 0x80
 8006fb8:	d105      	bne.n	8006fc6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006fba:	4b33      	ldr	r3, [pc, #204]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	4a32      	ldr	r2, [pc, #200]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8006fc0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fc4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006fc6:	4b2f      	ldr	r3, [pc, #188]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 030f 	and.w	r3, r3, #15
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d21d      	bcs.n	8007010 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fd4:	4b2b      	ldr	r3, [pc, #172]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f023 020f 	bic.w	r2, r3, #15
 8006fdc:	4929      	ldr	r1, [pc, #164]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006fe4:	f7fc fe54 	bl	8003c90 <HAL_GetTick>
 8006fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fea:	e00a      	b.n	8007002 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fec:	f7fc fe50 	bl	8003c90 <HAL_GetTick>
 8006ff0:	4602      	mov	r2, r0
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e03b      	b.n	800707a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007002:	4b20      	ldr	r3, [pc, #128]	@ (8007084 <HAL_RCC_ClockConfig+0x260>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 030f 	and.w	r3, r3, #15
 800700a:	683a      	ldr	r2, [r7, #0]
 800700c:	429a      	cmp	r2, r3
 800700e:	d1ed      	bne.n	8006fec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0304 	and.w	r3, r3, #4
 8007018:	2b00      	cmp	r3, #0
 800701a:	d008      	beq.n	800702e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800701c:	4b1a      	ldr	r3, [pc, #104]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 800701e:	689b      	ldr	r3, [r3, #8]
 8007020:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	4917      	ldr	r1, [pc, #92]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 800702a:	4313      	orrs	r3, r2
 800702c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0308 	and.w	r3, r3, #8
 8007036:	2b00      	cmp	r3, #0
 8007038:	d009      	beq.n	800704e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800703a:	4b13      	ldr	r3, [pc, #76]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	00db      	lsls	r3, r3, #3
 8007048:	490f      	ldr	r1, [pc, #60]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 800704a:	4313      	orrs	r3, r2
 800704c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800704e:	f000 f825 	bl	800709c <HAL_RCC_GetSysClockFreq>
 8007052:	4602      	mov	r2, r0
 8007054:	4b0c      	ldr	r3, [pc, #48]	@ (8007088 <HAL_RCC_ClockConfig+0x264>)
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	091b      	lsrs	r3, r3, #4
 800705a:	f003 030f 	and.w	r3, r3, #15
 800705e:	490c      	ldr	r1, [pc, #48]	@ (8007090 <HAL_RCC_ClockConfig+0x26c>)
 8007060:	5ccb      	ldrb	r3, [r1, r3]
 8007062:	f003 031f 	and.w	r3, r3, #31
 8007066:	fa22 f303 	lsr.w	r3, r2, r3
 800706a:	4a0a      	ldr	r2, [pc, #40]	@ (8007094 <HAL_RCC_ClockConfig+0x270>)
 800706c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800706e:	4b0a      	ldr	r3, [pc, #40]	@ (8007098 <HAL_RCC_ClockConfig+0x274>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4618      	mov	r0, r3
 8007074:	f7fc fdc0 	bl	8003bf8 <HAL_InitTick>
 8007078:	4603      	mov	r3, r0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3718      	adds	r7, #24
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	40022000 	.word	0x40022000
 8007088:	40021000 	.word	0x40021000
 800708c:	04c4b400 	.word	0x04c4b400
 8007090:	0800bedc 	.word	0x0800bedc
 8007094:	20000380 	.word	0x20000380
 8007098:	20000384 	.word	0x20000384

0800709c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800709c:	b480      	push	{r7}
 800709e:	b087      	sub	sp, #28
 80070a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80070a2:	4b2c      	ldr	r3, [pc, #176]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f003 030c 	and.w	r3, r3, #12
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d102      	bne.n	80070b4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80070ae:	4b2a      	ldr	r3, [pc, #168]	@ (8007158 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070b0:	613b      	str	r3, [r7, #16]
 80070b2:	e047      	b.n	8007144 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80070b4:	4b27      	ldr	r3, [pc, #156]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070b6:	689b      	ldr	r3, [r3, #8]
 80070b8:	f003 030c 	and.w	r3, r3, #12
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d102      	bne.n	80070c6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80070c0:	4b25      	ldr	r3, [pc, #148]	@ (8007158 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070c2:	613b      	str	r3, [r7, #16]
 80070c4:	e03e      	b.n	8007144 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80070c6:	4b23      	ldr	r3, [pc, #140]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	f003 030c 	and.w	r3, r3, #12
 80070ce:	2b0c      	cmp	r3, #12
 80070d0:	d136      	bne.n	8007140 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80070d2:	4b20      	ldr	r3, [pc, #128]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	f003 0303 	and.w	r3, r3, #3
 80070da:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80070dc:	4b1d      	ldr	r3, [pc, #116]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	091b      	lsrs	r3, r3, #4
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	3301      	adds	r3, #1
 80070e8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2b03      	cmp	r3, #3
 80070ee:	d10c      	bne.n	800710a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80070f0:	4a19      	ldr	r2, [pc, #100]	@ (8007158 <HAL_RCC_GetSysClockFreq+0xbc>)
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f8:	4a16      	ldr	r2, [pc, #88]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 80070fa:	68d2      	ldr	r2, [r2, #12]
 80070fc:	0a12      	lsrs	r2, r2, #8
 80070fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007102:	fb02 f303 	mul.w	r3, r2, r3
 8007106:	617b      	str	r3, [r7, #20]
      break;
 8007108:	e00c      	b.n	8007124 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800710a:	4a13      	ldr	r2, [pc, #76]	@ (8007158 <HAL_RCC_GetSysClockFreq+0xbc>)
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007112:	4a10      	ldr	r2, [pc, #64]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007114:	68d2      	ldr	r2, [r2, #12]
 8007116:	0a12      	lsrs	r2, r2, #8
 8007118:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800711c:	fb02 f303 	mul.w	r3, r2, r3
 8007120:	617b      	str	r3, [r7, #20]
      break;
 8007122:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007124:	4b0b      	ldr	r3, [pc, #44]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007126:	68db      	ldr	r3, [r3, #12]
 8007128:	0e5b      	lsrs	r3, r3, #25
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	3301      	adds	r3, #1
 8007130:	005b      	lsls	r3, r3, #1
 8007132:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	fbb2 f3f3 	udiv	r3, r2, r3
 800713c:	613b      	str	r3, [r7, #16]
 800713e:	e001      	b.n	8007144 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8007140:	2300      	movs	r3, #0
 8007142:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8007144:	693b      	ldr	r3, [r7, #16]
}
 8007146:	4618      	mov	r0, r3
 8007148:	371c      	adds	r7, #28
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	40021000 	.word	0x40021000
 8007158:	00f42400 	.word	0x00f42400

0800715c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007160:	4b03      	ldr	r3, [pc, #12]	@ (8007170 <HAL_RCC_GetHCLKFreq+0x14>)
 8007162:	681b      	ldr	r3, [r3, #0]
}
 8007164:	4618      	mov	r0, r3
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	20000380 	.word	0x20000380

08007174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007178:	f7ff fff0 	bl	800715c <HAL_RCC_GetHCLKFreq>
 800717c:	4602      	mov	r2, r0
 800717e:	4b06      	ldr	r3, [pc, #24]	@ (8007198 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007180:	689b      	ldr	r3, [r3, #8]
 8007182:	0a1b      	lsrs	r3, r3, #8
 8007184:	f003 0307 	and.w	r3, r3, #7
 8007188:	4904      	ldr	r1, [pc, #16]	@ (800719c <HAL_RCC_GetPCLK1Freq+0x28>)
 800718a:	5ccb      	ldrb	r3, [r1, r3]
 800718c:	f003 031f 	and.w	r3, r3, #31
 8007190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007194:	4618      	mov	r0, r3
 8007196:	bd80      	pop	{r7, pc}
 8007198:	40021000 	.word	0x40021000
 800719c:	0800beec 	.word	0x0800beec

080071a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80071a4:	f7ff ffda 	bl	800715c <HAL_RCC_GetHCLKFreq>
 80071a8:	4602      	mov	r2, r0
 80071aa:	4b06      	ldr	r3, [pc, #24]	@ (80071c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071ac:	689b      	ldr	r3, [r3, #8]
 80071ae:	0adb      	lsrs	r3, r3, #11
 80071b0:	f003 0307 	and.w	r3, r3, #7
 80071b4:	4904      	ldr	r1, [pc, #16]	@ (80071c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80071b6:	5ccb      	ldrb	r3, [r1, r3]
 80071b8:	f003 031f 	and.w	r3, r3, #31
 80071bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	bd80      	pop	{r7, pc}
 80071c4:	40021000 	.word	0x40021000
 80071c8:	0800beec 	.word	0x0800beec

080071cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80071cc:	b480      	push	{r7}
 80071ce:	b087      	sub	sp, #28
 80071d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80071d2:	4b1e      	ldr	r3, [pc, #120]	@ (800724c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f003 0303 	and.w	r3, r3, #3
 80071da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80071dc:	4b1b      	ldr	r3, [pc, #108]	@ (800724c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071de:	68db      	ldr	r3, [r3, #12]
 80071e0:	091b      	lsrs	r3, r3, #4
 80071e2:	f003 030f 	and.w	r3, r3, #15
 80071e6:	3301      	adds	r3, #1
 80071e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	2b03      	cmp	r3, #3
 80071ee:	d10c      	bne.n	800720a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80071f0:	4a17      	ldr	r2, [pc, #92]	@ (8007250 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f8:	4a14      	ldr	r2, [pc, #80]	@ (800724c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80071fa:	68d2      	ldr	r2, [r2, #12]
 80071fc:	0a12      	lsrs	r2, r2, #8
 80071fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007202:	fb02 f303 	mul.w	r3, r2, r3
 8007206:	617b      	str	r3, [r7, #20]
    break;
 8007208:	e00c      	b.n	8007224 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800720a:	4a11      	ldr	r2, [pc, #68]	@ (8007250 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007212:	4a0e      	ldr	r2, [pc, #56]	@ (800724c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007214:	68d2      	ldr	r2, [r2, #12]
 8007216:	0a12      	lsrs	r2, r2, #8
 8007218:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800721c:	fb02 f303 	mul.w	r3, r2, r3
 8007220:	617b      	str	r3, [r7, #20]
    break;
 8007222:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007224:	4b09      	ldr	r3, [pc, #36]	@ (800724c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	0e5b      	lsrs	r3, r3, #25
 800722a:	f003 0303 	and.w	r3, r3, #3
 800722e:	3301      	adds	r3, #1
 8007230:	005b      	lsls	r3, r3, #1
 8007232:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8007234:	697a      	ldr	r2, [r7, #20]
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	fbb2 f3f3 	udiv	r3, r2, r3
 800723c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800723e:	687b      	ldr	r3, [r7, #4]
}
 8007240:	4618      	mov	r0, r3
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr
 800724c:	40021000 	.word	0x40021000
 8007250:	00f42400 	.word	0x00f42400

08007254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b086      	sub	sp, #24
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800725c:	2300      	movs	r3, #0
 800725e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007260:	2300      	movs	r3, #0
 8007262:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 8098 	beq.w	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007272:	2300      	movs	r3, #0
 8007274:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007276:	4b43      	ldr	r3, [pc, #268]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800727a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10d      	bne.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007282:	4b40      	ldr	r3, [pc, #256]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	4a3f      	ldr	r2, [pc, #252]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800728c:	6593      	str	r3, [r2, #88]	@ 0x58
 800728e:	4b3d      	ldr	r3, [pc, #244]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007296:	60bb      	str	r3, [r7, #8]
 8007298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800729a:	2301      	movs	r3, #1
 800729c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800729e:	4b3a      	ldr	r3, [pc, #232]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a39      	ldr	r2, [pc, #228]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80072aa:	f7fc fcf1 	bl	8003c90 <HAL_GetTick>
 80072ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072b0:	e009      	b.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072b2:	f7fc fced 	bl	8003c90 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d902      	bls.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	74fb      	strb	r3, [r7, #19]
        break;
 80072c4:	e005      	b.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80072c6:	4b30      	ldr	r3, [pc, #192]	@ (8007388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d0ef      	beq.n	80072b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80072d2:	7cfb      	ldrb	r3, [r7, #19]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d159      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80072d8:	4b2a      	ldr	r3, [pc, #168]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d01e      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ee:	697a      	ldr	r2, [r7, #20]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d019      	beq.n	8007328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80072f4:	4b23      	ldr	r3, [pc, #140]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80072f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007300:	4b20      	ldr	r3, [pc, #128]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007306:	4a1f      	ldr	r2, [pc, #124]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800730c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007310:	4b1c      	ldr	r3, [pc, #112]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007316:	4a1b      	ldr	r2, [pc, #108]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007318:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800731c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007320:	4a18      	ldr	r2, [pc, #96]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f003 0301 	and.w	r3, r3, #1
 800732e:	2b00      	cmp	r3, #0
 8007330:	d016      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007332:	f7fc fcad 	bl	8003c90 <HAL_GetTick>
 8007336:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007338:	e00b      	b.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800733a:	f7fc fca9 	bl	8003c90 <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007348:	4293      	cmp	r3, r2
 800734a:	d902      	bls.n	8007352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800734c:	2303      	movs	r3, #3
 800734e:	74fb      	strb	r3, [r7, #19]
            break;
 8007350:	e006      	b.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007352:	4b0c      	ldr	r3, [pc, #48]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007358:	f003 0302 	and.w	r3, r3, #2
 800735c:	2b00      	cmp	r3, #0
 800735e:	d0ec      	beq.n	800733a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007360:	7cfb      	ldrb	r3, [r7, #19]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d10b      	bne.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007366:	4b07      	ldr	r3, [pc, #28]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007374:	4903      	ldr	r1, [pc, #12]	@ (8007384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007376:	4313      	orrs	r3, r2
 8007378:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800737c:	e008      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800737e:	7cfb      	ldrb	r3, [r7, #19]
 8007380:	74bb      	strb	r3, [r7, #18]
 8007382:	e005      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007384:	40021000 	.word	0x40021000
 8007388:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738c:	7cfb      	ldrb	r3, [r7, #19]
 800738e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007390:	7c7b      	ldrb	r3, [r7, #17]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d105      	bne.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007396:	4ba7      	ldr	r3, [pc, #668]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800739a:	4aa6      	ldr	r2, [pc, #664]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800739c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f003 0301 	and.w	r3, r3, #1
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d00a      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073ae:	4ba1      	ldr	r3, [pc, #644]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073b4:	f023 0203 	bic.w	r2, r3, #3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	499d      	ldr	r1, [pc, #628]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073be:	4313      	orrs	r3, r2
 80073c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0302 	and.w	r3, r3, #2
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d00a      	beq.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073d0:	4b98      	ldr	r3, [pc, #608]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073d6:	f023 020c 	bic.w	r2, r3, #12
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	4995      	ldr	r1, [pc, #596]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073e0:	4313      	orrs	r3, r2
 80073e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0304 	and.w	r3, r3, #4
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d00a      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073f2:	4b90      	ldr	r3, [pc, #576]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80073f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	498c      	ldr	r1, [pc, #560]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007402:	4313      	orrs	r3, r2
 8007404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0308 	and.w	r3, r3, #8
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00a      	beq.n	800742a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007414:	4b87      	ldr	r3, [pc, #540]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800741a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	4984      	ldr	r1, [pc, #528]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007424:	4313      	orrs	r3, r2
 8007426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f003 0310 	and.w	r3, r3, #16
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00a      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007436:	4b7f      	ldr	r3, [pc, #508]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800743c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	695b      	ldr	r3, [r3, #20]
 8007444:	497b      	ldr	r1, [pc, #492]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007446:	4313      	orrs	r3, r2
 8007448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 0320 	and.w	r3, r3, #32
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00a      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007458:	4b76      	ldr	r3, [pc, #472]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800745a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	699b      	ldr	r3, [r3, #24]
 8007466:	4973      	ldr	r1, [pc, #460]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007468:	4313      	orrs	r3, r2
 800746a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007476:	2b00      	cmp	r3, #0
 8007478:	d00a      	beq.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800747a:	4b6e      	ldr	r3, [pc, #440]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800747c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007480:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	69db      	ldr	r3, [r3, #28]
 8007488:	496a      	ldr	r1, [pc, #424]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800748a:	4313      	orrs	r3, r2
 800748c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00a      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800749c:	4b65      	ldr	r3, [pc, #404]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800749e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	4962      	ldr	r1, [pc, #392]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ac:	4313      	orrs	r3, r2
 80074ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d00a      	beq.n	80074d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074be:	4b5d      	ldr	r3, [pc, #372]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074cc:	4959      	ldr	r1, [pc, #356]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d00a      	beq.n	80074f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80074e0:	4b54      	ldr	r3, [pc, #336]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074e6:	f023 0203 	bic.w	r2, r3, #3
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ee:	4951      	ldr	r1, [pc, #324]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80074f0:	4313      	orrs	r3, r2
 80074f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007502:	4b4c      	ldr	r3, [pc, #304]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007508:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007510:	4948      	ldr	r1, [pc, #288]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007512:	4313      	orrs	r3, r2
 8007514:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007520:	2b00      	cmp	r3, #0
 8007522:	d015      	beq.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007524:	4b43      	ldr	r3, [pc, #268]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800752a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007532:	4940      	ldr	r1, [pc, #256]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007534:	4313      	orrs	r3, r2
 8007536:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007542:	d105      	bne.n	8007550 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007544:	4b3b      	ldr	r3, [pc, #236]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	4a3a      	ldr	r2, [pc, #232]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800754a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800754e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007558:	2b00      	cmp	r3, #0
 800755a:	d015      	beq.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800755c:	4b35      	ldr	r3, [pc, #212]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800755e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007562:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800756a:	4932      	ldr	r1, [pc, #200]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800756c:	4313      	orrs	r3, r2
 800756e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007576:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800757a:	d105      	bne.n	8007588 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800757c:	4b2d      	ldr	r3, [pc, #180]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	4a2c      	ldr	r2, [pc, #176]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007582:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007586:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007590:	2b00      	cmp	r3, #0
 8007592:	d015      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007594:	4b27      	ldr	r3, [pc, #156]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800759a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a2:	4924      	ldr	r1, [pc, #144]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075b2:	d105      	bne.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075b4:	4b1f      	ldr	r3, [pc, #124]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075b6:	68db      	ldr	r3, [r3, #12]
 80075b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d015      	beq.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80075cc:	4b19      	ldr	r3, [pc, #100]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075da:	4916      	ldr	r1, [pc, #88]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075dc:	4313      	orrs	r3, r2
 80075de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80075ea:	d105      	bne.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075ec:	4b11      	ldr	r3, [pc, #68]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	4a10      	ldr	r2, [pc, #64]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80075f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007600:	2b00      	cmp	r3, #0
 8007602:	d019      	beq.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007604:	4b0b      	ldr	r3, [pc, #44]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800760a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007612:	4908      	ldr	r1, [pc, #32]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007614:	4313      	orrs	r3, r2
 8007616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800761e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007622:	d109      	bne.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007624:	4b03      	ldr	r3, [pc, #12]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	4a02      	ldr	r2, [pc, #8]	@ (8007634 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800762a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800762e:	60d3      	str	r3, [r2, #12]
 8007630:	e002      	b.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8007632:	bf00      	nop
 8007634:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007640:	2b00      	cmp	r3, #0
 8007642:	d015      	beq.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007644:	4b29      	ldr	r3, [pc, #164]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007646:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800764a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007652:	4926      	ldr	r1, [pc, #152]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007654:	4313      	orrs	r3, r2
 8007656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800765e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007662:	d105      	bne.n	8007670 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007664:	4b21      	ldr	r3, [pc, #132]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	4a20      	ldr	r2, [pc, #128]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800766a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800766e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d015      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800767c:	4b1b      	ldr	r3, [pc, #108]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800767e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007682:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800768a:	4918      	ldr	r1, [pc, #96]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800768c:	4313      	orrs	r3, r2
 800768e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800769a:	d105      	bne.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800769c:	4b13      	ldr	r3, [pc, #76]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	4a12      	ldr	r2, [pc, #72]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076a6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d015      	beq.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80076b4:	4b0d      	ldr	r3, [pc, #52]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076c2:	490a      	ldr	r1, [pc, #40]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076c4:	4313      	orrs	r3, r2
 80076c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076d2:	d105      	bne.n	80076e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80076d4:	4b05      	ldr	r3, [pc, #20]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	4a04      	ldr	r2, [pc, #16]	@ (80076ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80076da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80076e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3718      	adds	r7, #24
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40021000 	.word	0x40021000

080076f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b084      	sub	sp, #16
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d101      	bne.n	8007702 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e09d      	b.n	800783e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	2b00      	cmp	r3, #0
 8007708:	d108      	bne.n	800771c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007712:	d009      	beq.n	8007728 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	61da      	str	r2, [r3, #28]
 800771a:	e005      	b.n	8007728 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2200      	movs	r2, #0
 8007726:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007734:	b2db      	uxtb	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d106      	bne.n	8007748 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f7fb fc28 	bl	8002f98 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2202      	movs	r2, #2
 800774c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800775e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	68db      	ldr	r3, [r3, #12]
 8007764:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007768:	d902      	bls.n	8007770 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800776a:	2300      	movs	r3, #0
 800776c:	60fb      	str	r3, [r7, #12]
 800776e:	e002      	b.n	8007776 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007770:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007774:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	68db      	ldr	r3, [r3, #12]
 800777a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800777e:	d007      	beq.n	8007790 <HAL_SPI_Init+0xa0>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	68db      	ldr	r3, [r3, #12]
 8007784:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007788:	d002      	beq.n	8007790 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2200      	movs	r2, #0
 800778e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	689b      	ldr	r3, [r3, #8]
 800779c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80077a0:	431a      	orrs	r2, r3
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	431a      	orrs	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	695b      	ldr	r3, [r3, #20]
 80077b0:	f003 0301 	and.w	r3, r3, #1
 80077b4:	431a      	orrs	r2, r3
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	699b      	ldr	r3, [r3, #24]
 80077ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077be:	431a      	orrs	r2, r3
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	69db      	ldr	r3, [r3, #28]
 80077c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077c8:	431a      	orrs	r2, r3
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6a1b      	ldr	r3, [r3, #32]
 80077ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077d2:	ea42 0103 	orr.w	r1, r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	430a      	orrs	r2, r1
 80077e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	699b      	ldr	r3, [r3, #24]
 80077ea:	0c1b      	lsrs	r3, r3, #16
 80077ec:	f003 0204 	and.w	r2, r3, #4
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f4:	f003 0310 	and.w	r3, r3, #16
 80077f8:	431a      	orrs	r2, r3
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077fe:	f003 0308 	and.w	r3, r3, #8
 8007802:	431a      	orrs	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800780c:	ea42 0103 	orr.w	r1, r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	430a      	orrs	r2, r1
 800781c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69da      	ldr	r2, [r3, #28]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800782c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2200      	movs	r2, #0
 8007832:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2201      	movs	r2, #1
 8007838:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800783c:	2300      	movs	r3, #0
}
 800783e:	4618      	mov	r0, r3
 8007840:	3710      	adds	r7, #16
 8007842:	46bd      	mov	sp, r7
 8007844:	bd80      	pop	{r7, pc}

08007846 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007846:	b580      	push	{r7, lr}
 8007848:	b088      	sub	sp, #32
 800784a:	af00      	add	r7, sp, #0
 800784c:	60f8      	str	r0, [r7, #12]
 800784e:	60b9      	str	r1, [r7, #8]
 8007850:	603b      	str	r3, [r7, #0]
 8007852:	4613      	mov	r3, r2
 8007854:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007856:	f7fc fa1b 	bl	8003c90 <HAL_GetTick>
 800785a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800785c:	88fb      	ldrh	r3, [r7, #6]
 800785e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007866:	b2db      	uxtb	r3, r3
 8007868:	2b01      	cmp	r3, #1
 800786a:	d001      	beq.n	8007870 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800786c:	2302      	movs	r3, #2
 800786e:	e15c      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d002      	beq.n	800787c <HAL_SPI_Transmit+0x36>
 8007876:	88fb      	ldrh	r3, [r7, #6]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d101      	bne.n	8007880 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800787c:	2301      	movs	r3, #1
 800787e:	e154      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007886:	2b01      	cmp	r3, #1
 8007888:	d101      	bne.n	800788e <HAL_SPI_Transmit+0x48>
 800788a:	2302      	movs	r3, #2
 800788c:	e14d      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2203      	movs	r2, #3
 800789a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2200      	movs	r2, #0
 80078a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	88fa      	ldrh	r2, [r7, #6]
 80078ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	88fa      	ldrh	r2, [r7, #6]
 80078b4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2200      	movs	r2, #0
 80078ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	2200      	movs	r2, #0
 80078c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	2200      	movs	r2, #0
 80078c8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	2200      	movs	r2, #0
 80078d0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2200      	movs	r2, #0
 80078d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	689b      	ldr	r3, [r3, #8]
 80078dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078e0:	d10f      	bne.n	8007902 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	681a      	ldr	r2, [r3, #0]
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80078f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007900:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800790c:	2b40      	cmp	r3, #64	@ 0x40
 800790e:	d007      	beq.n	8007920 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681a      	ldr	r2, [r3, #0]
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800791e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	68db      	ldr	r3, [r3, #12]
 8007924:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007928:	d952      	bls.n	80079d0 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d002      	beq.n	8007938 <HAL_SPI_Transmit+0xf2>
 8007932:	8b7b      	ldrh	r3, [r7, #26]
 8007934:	2b01      	cmp	r3, #1
 8007936:	d145      	bne.n	80079c4 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800793c:	881a      	ldrh	r2, [r3, #0]
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007948:	1c9a      	adds	r2, r3, #2
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007952:	b29b      	uxth	r3, r3
 8007954:	3b01      	subs	r3, #1
 8007956:	b29a      	uxth	r2, r3
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800795c:	e032      	b.n	80079c4 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f003 0302 	and.w	r3, r3, #2
 8007968:	2b02      	cmp	r3, #2
 800796a:	d112      	bne.n	8007992 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007970:	881a      	ldrh	r2, [r3, #0]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797c:	1c9a      	adds	r2, r3, #2
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007986:	b29b      	uxth	r3, r3
 8007988:	3b01      	subs	r3, #1
 800798a:	b29a      	uxth	r2, r3
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007990:	e018      	b.n	80079c4 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007992:	f7fc f97d 	bl	8003c90 <HAL_GetTick>
 8007996:	4602      	mov	r2, r0
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	1ad3      	subs	r3, r2, r3
 800799c:	683a      	ldr	r2, [r7, #0]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d803      	bhi.n	80079aa <HAL_SPI_Transmit+0x164>
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079a8:	d102      	bne.n	80079b0 <HAL_SPI_Transmit+0x16a>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d109      	bne.n	80079c4 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e0b2      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1c7      	bne.n	800795e <HAL_SPI_Transmit+0x118>
 80079ce:	e083      	b.n	8007ad8 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d002      	beq.n	80079de <HAL_SPI_Transmit+0x198>
 80079d8:	8b7b      	ldrh	r3, [r7, #26]
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d177      	bne.n	8007ace <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079e2:	b29b      	uxth	r3, r3
 80079e4:	2b01      	cmp	r3, #1
 80079e6:	d912      	bls.n	8007a0e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079ec:	881a      	ldrh	r2, [r3, #0]
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079f8:	1c9a      	adds	r2, r3, #2
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	3b02      	subs	r3, #2
 8007a06:	b29a      	uxth	r2, r3
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a0c:	e05f      	b.n	8007ace <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	330c      	adds	r3, #12
 8007a18:	7812      	ldrb	r2, [r2, #0]
 8007a1a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a20:	1c5a      	adds	r2, r3, #1
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	b29a      	uxth	r2, r3
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007a34:	e04b      	b.n	8007ace <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	f003 0302 	and.w	r3, r3, #2
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d12b      	bne.n	8007a9c <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d912      	bls.n	8007a74 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a52:	881a      	ldrh	r2, [r3, #0]
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a5e:	1c9a      	adds	r2, r3, #2
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	3b02      	subs	r3, #2
 8007a6c:	b29a      	uxth	r2, r3
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a72:	e02c      	b.n	8007ace <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	330c      	adds	r3, #12
 8007a7e:	7812      	ldrb	r2, [r2, #0]
 8007a80:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a86:	1c5a      	adds	r2, r3, #1
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	3b01      	subs	r3, #1
 8007a94:	b29a      	uxth	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007a9a:	e018      	b.n	8007ace <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a9c:	f7fc f8f8 	bl	8003c90 <HAL_GetTick>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d803      	bhi.n	8007ab4 <HAL_SPI_Transmit+0x26e>
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab2:	d102      	bne.n	8007aba <HAL_SPI_Transmit+0x274>
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d109      	bne.n	8007ace <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007aca:	2303      	movs	r3, #3
 8007acc:	e02d      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d1ae      	bne.n	8007a36 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	6839      	ldr	r1, [r7, #0]
 8007adc:	68f8      	ldr	r0, [r7, #12]
 8007ade:	f000 fb65 	bl	80081ac <SPI_EndRxTxTransaction>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d002      	beq.n	8007aee <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	2220      	movs	r2, #32
 8007aec:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	689b      	ldr	r3, [r3, #8]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d10a      	bne.n	8007b0c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007af6:	2300      	movs	r3, #0
 8007af8:	617b      	str	r3, [r7, #20]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	617b      	str	r3, [r7, #20]
 8007b0a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d001      	beq.n	8007b28 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e000      	b.n	8007b2a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007b28:	2300      	movs	r3, #0
  }
}
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	3720      	adds	r7, #32
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}

08007b32 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b32:	b580      	push	{r7, lr}
 8007b34:	b08a      	sub	sp, #40	@ 0x28
 8007b36:	af00      	add	r7, sp, #0
 8007b38:	60f8      	str	r0, [r7, #12]
 8007b3a:	60b9      	str	r1, [r7, #8]
 8007b3c:	607a      	str	r2, [r7, #4]
 8007b3e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b40:	2301      	movs	r3, #1
 8007b42:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b44:	f7fc f8a4 	bl	8003c90 <HAL_GetTick>
 8007b48:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007b50:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007b58:	887b      	ldrh	r3, [r7, #2]
 8007b5a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007b5c:	887b      	ldrh	r3, [r7, #2]
 8007b5e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b60:	7ffb      	ldrb	r3, [r7, #31]
 8007b62:	2b01      	cmp	r3, #1
 8007b64:	d00c      	beq.n	8007b80 <HAL_SPI_TransmitReceive+0x4e>
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b6c:	d106      	bne.n	8007b7c <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d102      	bne.n	8007b7c <HAL_SPI_TransmitReceive+0x4a>
 8007b76:	7ffb      	ldrb	r3, [r7, #31]
 8007b78:	2b04      	cmp	r3, #4
 8007b7a:	d001      	beq.n	8007b80 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007b7c:	2302      	movs	r3, #2
 8007b7e:	e1f3      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d005      	beq.n	8007b92 <HAL_SPI_TransmitReceive+0x60>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d002      	beq.n	8007b92 <HAL_SPI_TransmitReceive+0x60>
 8007b8c:	887b      	ldrh	r3, [r7, #2]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d101      	bne.n	8007b96 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e1e8      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d101      	bne.n	8007ba4 <HAL_SPI_TransmitReceive+0x72>
 8007ba0:	2302      	movs	r3, #2
 8007ba2:	e1e1      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2201      	movs	r2, #1
 8007ba8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	2b04      	cmp	r3, #4
 8007bb6:	d003      	beq.n	8007bc0 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2205      	movs	r2, #5
 8007bbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	687a      	ldr	r2, [r7, #4]
 8007bca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	887a      	ldrh	r2, [r7, #2]
 8007bd0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	887a      	ldrh	r2, [r7, #2]
 8007bd8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	68ba      	ldr	r2, [r7, #8]
 8007be0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	887a      	ldrh	r2, [r7, #2]
 8007be6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	887a      	ldrh	r2, [r7, #2]
 8007bec:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c02:	d802      	bhi.n	8007c0a <HAL_SPI_TransmitReceive+0xd8>
 8007c04:	8abb      	ldrh	r3, [r7, #20]
 8007c06:	2b01      	cmp	r3, #1
 8007c08:	d908      	bls.n	8007c1c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	685a      	ldr	r2, [r3, #4]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007c18:	605a      	str	r2, [r3, #4]
 8007c1a:	e007      	b.n	8007c2c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	685a      	ldr	r2, [r3, #4]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007c2a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c36:	2b40      	cmp	r3, #64	@ 0x40
 8007c38:	d007      	beq.n	8007c4a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007c48:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68db      	ldr	r3, [r3, #12]
 8007c4e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007c52:	f240 8083 	bls.w	8007d5c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <HAL_SPI_TransmitReceive+0x132>
 8007c5e:	8afb      	ldrh	r3, [r7, #22]
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d16f      	bne.n	8007d44 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c68:	881a      	ldrh	r2, [r3, #0]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c74:	1c9a      	adds	r2, r3, #2
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c7e:	b29b      	uxth	r3, r3
 8007c80:	3b01      	subs	r3, #1
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c88:	e05c      	b.n	8007d44 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	f003 0302 	and.w	r3, r3, #2
 8007c94:	2b02      	cmp	r3, #2
 8007c96:	d11b      	bne.n	8007cd0 <HAL_SPI_TransmitReceive+0x19e>
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c9c:	b29b      	uxth	r3, r3
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d016      	beq.n	8007cd0 <HAL_SPI_TransmitReceive+0x19e>
 8007ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d113      	bne.n	8007cd0 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cac:	881a      	ldrh	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cb8:	1c9a      	adds	r2, r3, #2
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d11c      	bne.n	8007d18 <HAL_SPI_TransmitReceive+0x1e6>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d016      	beq.n	8007d18 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	68da      	ldr	r2, [r3, #12]
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cf4:	b292      	uxth	r2, r2
 8007cf6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007cfc:	1c9a      	adds	r2, r3, #2
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	3b01      	subs	r3, #1
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d14:	2301      	movs	r3, #1
 8007d16:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007d18:	f7fb ffba 	bl	8003c90 <HAL_GetTick>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	6a3b      	ldr	r3, [r7, #32]
 8007d20:	1ad3      	subs	r3, r2, r3
 8007d22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d80d      	bhi.n	8007d44 <HAL_SPI_TransmitReceive+0x212>
 8007d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2e:	d009      	beq.n	8007d44 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007d40:	2303      	movs	r3, #3
 8007d42:	e111      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d19d      	bne.n	8007c8a <HAL_SPI_TransmitReceive+0x158>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d197      	bne.n	8007c8a <HAL_SPI_TransmitReceive+0x158>
 8007d5a:	e0e5      	b.n	8007f28 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d003      	beq.n	8007d6c <HAL_SPI_TransmitReceive+0x23a>
 8007d64:	8afb      	ldrh	r3, [r7, #22]
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	f040 80d1 	bne.w	8007f0e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	2b01      	cmp	r3, #1
 8007d74:	d912      	bls.n	8007d9c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d7a:	881a      	ldrh	r2, [r3, #0]
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d86:	1c9a      	adds	r2, r3, #2
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	3b02      	subs	r3, #2
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007d9a:	e0b8      	b.n	8007f0e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	330c      	adds	r3, #12
 8007da6:	7812      	ldrb	r2, [r2, #0]
 8007da8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dae:	1c5a      	adds	r2, r3, #1
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007db8:	b29b      	uxth	r3, r3
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	b29a      	uxth	r2, r3
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dc2:	e0a4      	b.n	8007f0e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	689b      	ldr	r3, [r3, #8]
 8007dca:	f003 0302 	and.w	r3, r3, #2
 8007dce:	2b02      	cmp	r3, #2
 8007dd0:	d134      	bne.n	8007e3c <HAL_SPI_TransmitReceive+0x30a>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d02f      	beq.n	8007e3c <HAL_SPI_TransmitReceive+0x30a>
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d12c      	bne.n	8007e3c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d912      	bls.n	8007e12 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007df0:	881a      	ldrh	r2, [r3, #0]
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dfc:	1c9a      	adds	r2, r3, #2
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e06:	b29b      	uxth	r3, r3
 8007e08:	3b02      	subs	r3, #2
 8007e0a:	b29a      	uxth	r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007e10:	e012      	b.n	8007e38 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	330c      	adds	r3, #12
 8007e1c:	7812      	ldrb	r2, [r2, #0]
 8007e1e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e24:	1c5a      	adds	r2, r3, #1
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e2e:	b29b      	uxth	r3, r3
 8007e30:	3b01      	subs	r3, #1
 8007e32:	b29a      	uxth	r2, r3
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	f003 0301 	and.w	r3, r3, #1
 8007e46:	2b01      	cmp	r3, #1
 8007e48:	d148      	bne.n	8007edc <HAL_SPI_TransmitReceive+0x3aa>
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d042      	beq.n	8007edc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d923      	bls.n	8007eaa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	68da      	ldr	r2, [r3, #12]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6c:	b292      	uxth	r2, r2
 8007e6e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e74:	1c9a      	adds	r2, r3, #2
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	3b02      	subs	r3, #2
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007e92:	b29b      	uxth	r3, r3
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d81f      	bhi.n	8007ed8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ea6:	605a      	str	r2, [r3, #4]
 8007ea8:	e016      	b.n	8007ed8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f103 020c 	add.w	r2, r3, #12
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb6:	7812      	ldrb	r2, [r2, #0]
 8007eb8:	b2d2      	uxtb	r2, r2
 8007eba:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ec0:	1c5a      	adds	r2, r3, #1
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ecc:	b29b      	uxth	r3, r3
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	b29a      	uxth	r2, r3
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007edc:	f7fb fed8 	bl	8003c90 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	6a3b      	ldr	r3, [r7, #32]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d803      	bhi.n	8007ef4 <HAL_SPI_TransmitReceive+0x3c2>
 8007eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ef2:	d102      	bne.n	8007efa <HAL_SPI_TransmitReceive+0x3c8>
 8007ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d109      	bne.n	8007f0e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	2201      	movs	r2, #1
 8007efe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2200      	movs	r2, #0
 8007f06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e02c      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	f47f af55 	bne.w	8007dc4 <HAL_SPI_TransmitReceive+0x292>
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f20:	b29b      	uxth	r3, r3
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	f47f af4e 	bne.w	8007dc4 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f28:	6a3a      	ldr	r2, [r7, #32]
 8007f2a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f2c:	68f8      	ldr	r0, [r7, #12]
 8007f2e:	f000 f93d 	bl	80081ac <SPI_EndRxTxTransaction>
 8007f32:	4603      	mov	r3, r0
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d008      	beq.n	8007f4a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2220      	movs	r2, #32
 8007f3c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2200      	movs	r2, #0
 8007f42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e00e      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2201      	movs	r2, #1
 8007f4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d001      	beq.n	8007f66 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e000      	b.n	8007f68 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007f66:	2300      	movs	r3, #0
  }
}
 8007f68:	4618      	mov	r0, r3
 8007f6a:	3728      	adds	r7, #40	@ 0x28
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b088      	sub	sp, #32
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	60b9      	str	r1, [r7, #8]
 8007f7a:	603b      	str	r3, [r7, #0]
 8007f7c:	4613      	mov	r3, r2
 8007f7e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007f80:	f7fb fe86 	bl	8003c90 <HAL_GetTick>
 8007f84:	4602      	mov	r2, r0
 8007f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f88:	1a9b      	subs	r3, r3, r2
 8007f8a:	683a      	ldr	r2, [r7, #0]
 8007f8c:	4413      	add	r3, r2
 8007f8e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007f90:	f7fb fe7e 	bl	8003c90 <HAL_GetTick>
 8007f94:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007f96:	4b39      	ldr	r3, [pc, #228]	@ (800807c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	015b      	lsls	r3, r3, #5
 8007f9c:	0d1b      	lsrs	r3, r3, #20
 8007f9e:	69fa      	ldr	r2, [r7, #28]
 8007fa0:	fb02 f303 	mul.w	r3, r2, r3
 8007fa4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007fa6:	e054      	b.n	8008052 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fae:	d050      	beq.n	8008052 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007fb0:	f7fb fe6e 	bl	8003c90 <HAL_GetTick>
 8007fb4:	4602      	mov	r2, r0
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	1ad3      	subs	r3, r2, r3
 8007fba:	69fa      	ldr	r2, [r7, #28]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d902      	bls.n	8007fc6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d13d      	bne.n	8008042 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007fd4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fde:	d111      	bne.n	8008004 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fe8:	d004      	beq.n	8007ff4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ff2:	d107      	bne.n	8008004 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008002:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008008:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800800c:	d10f      	bne.n	800802e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800802c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800803e:	2303      	movs	r3, #3
 8008040:	e017      	b.n	8008072 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d101      	bne.n	800804c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	3b01      	subs	r3, #1
 8008050:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	689a      	ldr	r2, [r3, #8]
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	4013      	ands	r3, r2
 800805c:	68ba      	ldr	r2, [r7, #8]
 800805e:	429a      	cmp	r2, r3
 8008060:	bf0c      	ite	eq
 8008062:	2301      	moveq	r3, #1
 8008064:	2300      	movne	r3, #0
 8008066:	b2db      	uxtb	r3, r3
 8008068:	461a      	mov	r2, r3
 800806a:	79fb      	ldrb	r3, [r7, #7]
 800806c:	429a      	cmp	r2, r3
 800806e:	d19b      	bne.n	8007fa8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3720      	adds	r7, #32
 8008076:	46bd      	mov	sp, r7
 8008078:	bd80      	pop	{r7, pc}
 800807a:	bf00      	nop
 800807c:	20000380 	.word	0x20000380

08008080 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b08a      	sub	sp, #40	@ 0x28
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	607a      	str	r2, [r7, #4]
 800808c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800808e:	2300      	movs	r3, #0
 8008090:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008092:	f7fb fdfd 	bl	8003c90 <HAL_GetTick>
 8008096:	4602      	mov	r2, r0
 8008098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800809a:	1a9b      	subs	r3, r3, r2
 800809c:	683a      	ldr	r2, [r7, #0]
 800809e:	4413      	add	r3, r2
 80080a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80080a2:	f7fb fdf5 	bl	8003c90 <HAL_GetTick>
 80080a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	330c      	adds	r3, #12
 80080ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80080b0:	4b3d      	ldr	r3, [pc, #244]	@ (80081a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	4613      	mov	r3, r2
 80080b6:	009b      	lsls	r3, r3, #2
 80080b8:	4413      	add	r3, r2
 80080ba:	00da      	lsls	r2, r3, #3
 80080bc:	1ad3      	subs	r3, r2, r3
 80080be:	0d1b      	lsrs	r3, r3, #20
 80080c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080c2:	fb02 f303 	mul.w	r3, r2, r3
 80080c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80080c8:	e060      	b.n	800818c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80080d0:	d107      	bne.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d104      	bne.n	80080e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	781b      	ldrb	r3, [r3, #0]
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80080e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080e8:	d050      	beq.n	800818c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80080ea:	f7fb fdd1 	bl	8003c90 <HAL_GetTick>
 80080ee:	4602      	mov	r2, r0
 80080f0:	6a3b      	ldr	r3, [r7, #32]
 80080f2:	1ad3      	subs	r3, r2, r3
 80080f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f6:	429a      	cmp	r2, r3
 80080f8:	d902      	bls.n	8008100 <SPI_WaitFifoStateUntilTimeout+0x80>
 80080fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d13d      	bne.n	800817c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685a      	ldr	r2, [r3, #4]
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800810e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008118:	d111      	bne.n	800813e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	689b      	ldr	r3, [r3, #8]
 800811e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008122:	d004      	beq.n	800812e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	689b      	ldr	r3, [r3, #8]
 8008128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800812c:	d107      	bne.n	800813e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800813c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008142:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008146:	d10f      	bne.n	8008168 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008156:	601a      	str	r2, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	681a      	ldr	r2, [r3, #0]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008166:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e010      	b.n	800819e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800817c:	69bb      	ldr	r3, [r7, #24]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	3b01      	subs	r3, #1
 800818a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689a      	ldr	r2, [r3, #8]
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	4013      	ands	r3, r2
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	429a      	cmp	r2, r3
 800819a:	d196      	bne.n	80080ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3728      	adds	r7, #40	@ 0x28
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	bf00      	nop
 80081a8:	20000380 	.word	0x20000380

080081ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b086      	sub	sp, #24
 80081b0:	af02      	add	r7, sp, #8
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	9300      	str	r3, [sp, #0]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	2200      	movs	r2, #0
 80081c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80081c4:	68f8      	ldr	r0, [r7, #12]
 80081c6:	f7ff ff5b 	bl	8008080 <SPI_WaitFifoStateUntilTimeout>
 80081ca:	4603      	mov	r3, r0
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d007      	beq.n	80081e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081d4:	f043 0220 	orr.w	r2, r3, #32
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e027      	b.n	8008230 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	2200      	movs	r2, #0
 80081e8:	2180      	movs	r1, #128	@ 0x80
 80081ea:	68f8      	ldr	r0, [r7, #12]
 80081ec:	f7ff fec0 	bl	8007f70 <SPI_WaitFlagStateUntilTimeout>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d007      	beq.n	8008206 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081fa:	f043 0220 	orr.w	r2, r3, #32
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008202:	2303      	movs	r3, #3
 8008204:	e014      	b.n	8008230 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2200      	movs	r2, #0
 800820e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008212:	68f8      	ldr	r0, [r7, #12]
 8008214:	f7ff ff34 	bl	8008080 <SPI_WaitFifoStateUntilTimeout>
 8008218:	4603      	mov	r3, r0
 800821a:	2b00      	cmp	r3, #0
 800821c:	d007      	beq.n	800822e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008222:	f043 0220 	orr.w	r2, r3, #32
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800822a:	2303      	movs	r3, #3
 800822c:	e000      	b.n	8008230 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008246:	2301      	movs	r3, #1
 8008248:	e049      	b.n	80082de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b00      	cmp	r3, #0
 8008254:	d106      	bne.n	8008264 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7fb fa1a 	bl	8003698 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	3304      	adds	r3, #4
 8008274:	4619      	mov	r1, r3
 8008276:	4610      	mov	r0, r2
 8008278:	f001 f878 	bl	800936c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3708      	adds	r7, #8
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b082      	sub	sp, #8
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d101      	bne.n	80082f8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e049      	b.n	800838c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b00      	cmp	r3, #0
 8008302:	d106      	bne.n	8008312 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f000 f841 	bl	8008394 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2202      	movs	r2, #2
 8008316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681a      	ldr	r2, [r3, #0]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	3304      	adds	r3, #4
 8008322:	4619      	mov	r1, r3
 8008324:	4610      	mov	r0, r2
 8008326:	f001 f821 	bl	800936c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2201      	movs	r2, #1
 800832e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2201      	movs	r2, #1
 8008346:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2201      	movs	r2, #1
 800834e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2201      	movs	r2, #1
 8008356:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2201      	movs	r2, #1
 800835e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2201      	movs	r2, #1
 8008366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2201      	movs	r2, #1
 800836e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2201      	movs	r2, #1
 8008376:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2201      	movs	r2, #1
 8008386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800838a:	2300      	movs	r3, #0
}
 800838c:	4618      	mov	r0, r3
 800838e:	3708      	adds	r7, #8
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d109      	bne.n	80083cc <HAL_TIM_PWM_Start+0x24>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80083be:	b2db      	uxtb	r3, r3
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	bf14      	ite	ne
 80083c4:	2301      	movne	r3, #1
 80083c6:	2300      	moveq	r3, #0
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	e03c      	b.n	8008446 <HAL_TIM_PWM_Start+0x9e>
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	2b04      	cmp	r3, #4
 80083d0:	d109      	bne.n	80083e6 <HAL_TIM_PWM_Start+0x3e>
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	2b01      	cmp	r3, #1
 80083dc:	bf14      	ite	ne
 80083de:	2301      	movne	r3, #1
 80083e0:	2300      	moveq	r3, #0
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	e02f      	b.n	8008446 <HAL_TIM_PWM_Start+0x9e>
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b08      	cmp	r3, #8
 80083ea:	d109      	bne.n	8008400 <HAL_TIM_PWM_Start+0x58>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	2b01      	cmp	r3, #1
 80083f6:	bf14      	ite	ne
 80083f8:	2301      	movne	r3, #1
 80083fa:	2300      	moveq	r3, #0
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	e022      	b.n	8008446 <HAL_TIM_PWM_Start+0x9e>
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	2b0c      	cmp	r3, #12
 8008404:	d109      	bne.n	800841a <HAL_TIM_PWM_Start+0x72>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800840c:	b2db      	uxtb	r3, r3
 800840e:	2b01      	cmp	r3, #1
 8008410:	bf14      	ite	ne
 8008412:	2301      	movne	r3, #1
 8008414:	2300      	moveq	r3, #0
 8008416:	b2db      	uxtb	r3, r3
 8008418:	e015      	b.n	8008446 <HAL_TIM_PWM_Start+0x9e>
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	2b10      	cmp	r3, #16
 800841e:	d109      	bne.n	8008434 <HAL_TIM_PWM_Start+0x8c>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008426:	b2db      	uxtb	r3, r3
 8008428:	2b01      	cmp	r3, #1
 800842a:	bf14      	ite	ne
 800842c:	2301      	movne	r3, #1
 800842e:	2300      	moveq	r3, #0
 8008430:	b2db      	uxtb	r3, r3
 8008432:	e008      	b.n	8008446 <HAL_TIM_PWM_Start+0x9e>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800843a:	b2db      	uxtb	r3, r3
 800843c:	2b01      	cmp	r3, #1
 800843e:	bf14      	ite	ne
 8008440:	2301      	movne	r3, #1
 8008442:	2300      	moveq	r3, #0
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d001      	beq.n	800844e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800844a:	2301      	movs	r3, #1
 800844c:	e0a6      	b.n	800859c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d104      	bne.n	800845e <HAL_TIM_PWM_Start+0xb6>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2202      	movs	r2, #2
 8008458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800845c:	e023      	b.n	80084a6 <HAL_TIM_PWM_Start+0xfe>
 800845e:	683b      	ldr	r3, [r7, #0]
 8008460:	2b04      	cmp	r3, #4
 8008462:	d104      	bne.n	800846e <HAL_TIM_PWM_Start+0xc6>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2202      	movs	r2, #2
 8008468:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800846c:	e01b      	b.n	80084a6 <HAL_TIM_PWM_Start+0xfe>
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	2b08      	cmp	r3, #8
 8008472:	d104      	bne.n	800847e <HAL_TIM_PWM_Start+0xd6>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800847c:	e013      	b.n	80084a6 <HAL_TIM_PWM_Start+0xfe>
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	2b0c      	cmp	r3, #12
 8008482:	d104      	bne.n	800848e <HAL_TIM_PWM_Start+0xe6>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800848c:	e00b      	b.n	80084a6 <HAL_TIM_PWM_Start+0xfe>
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	2b10      	cmp	r3, #16
 8008492:	d104      	bne.n	800849e <HAL_TIM_PWM_Start+0xf6>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800849c:	e003      	b.n	80084a6 <HAL_TIM_PWM_Start+0xfe>
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2202      	movs	r2, #2
 80084a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	2201      	movs	r2, #1
 80084ac:	6839      	ldr	r1, [r7, #0]
 80084ae:	4618      	mov	r0, r3
 80084b0:	f001 fd00 	bl	8009eb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a3a      	ldr	r2, [pc, #232]	@ (80085a4 <HAL_TIM_PWM_Start+0x1fc>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d018      	beq.n	80084f0 <HAL_TIM_PWM_Start+0x148>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	4a39      	ldr	r2, [pc, #228]	@ (80085a8 <HAL_TIM_PWM_Start+0x200>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d013      	beq.n	80084f0 <HAL_TIM_PWM_Start+0x148>
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4a37      	ldr	r2, [pc, #220]	@ (80085ac <HAL_TIM_PWM_Start+0x204>)
 80084ce:	4293      	cmp	r3, r2
 80084d0:	d00e      	beq.n	80084f0 <HAL_TIM_PWM_Start+0x148>
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a36      	ldr	r2, [pc, #216]	@ (80085b0 <HAL_TIM_PWM_Start+0x208>)
 80084d8:	4293      	cmp	r3, r2
 80084da:	d009      	beq.n	80084f0 <HAL_TIM_PWM_Start+0x148>
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	4a34      	ldr	r2, [pc, #208]	@ (80085b4 <HAL_TIM_PWM_Start+0x20c>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d004      	beq.n	80084f0 <HAL_TIM_PWM_Start+0x148>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a33      	ldr	r2, [pc, #204]	@ (80085b8 <HAL_TIM_PWM_Start+0x210>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d101      	bne.n	80084f4 <HAL_TIM_PWM_Start+0x14c>
 80084f0:	2301      	movs	r3, #1
 80084f2:	e000      	b.n	80084f6 <HAL_TIM_PWM_Start+0x14e>
 80084f4:	2300      	movs	r3, #0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d007      	beq.n	800850a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008508:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a25      	ldr	r2, [pc, #148]	@ (80085a4 <HAL_TIM_PWM_Start+0x1fc>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d022      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800851c:	d01d      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a26      	ldr	r2, [pc, #152]	@ (80085bc <HAL_TIM_PWM_Start+0x214>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d018      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a24      	ldr	r2, [pc, #144]	@ (80085c0 <HAL_TIM_PWM_Start+0x218>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d013      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4a23      	ldr	r2, [pc, #140]	@ (80085c4 <HAL_TIM_PWM_Start+0x21c>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d00e      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a19      	ldr	r2, [pc, #100]	@ (80085a8 <HAL_TIM_PWM_Start+0x200>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d009      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a18      	ldr	r2, [pc, #96]	@ (80085ac <HAL_TIM_PWM_Start+0x204>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d004      	beq.n	800855a <HAL_TIM_PWM_Start+0x1b2>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a18      	ldr	r2, [pc, #96]	@ (80085b8 <HAL_TIM_PWM_Start+0x210>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d115      	bne.n	8008586 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	689a      	ldr	r2, [r3, #8]
 8008560:	4b19      	ldr	r3, [pc, #100]	@ (80085c8 <HAL_TIM_PWM_Start+0x220>)
 8008562:	4013      	ands	r3, r2
 8008564:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2b06      	cmp	r3, #6
 800856a:	d015      	beq.n	8008598 <HAL_TIM_PWM_Start+0x1f0>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008572:	d011      	beq.n	8008598 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	681a      	ldr	r2, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	f042 0201 	orr.w	r2, r2, #1
 8008582:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008584:	e008      	b.n	8008598 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f042 0201 	orr.w	r2, r2, #1
 8008594:	601a      	str	r2, [r3, #0]
 8008596:	e000      	b.n	800859a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008598:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800859a:	2300      	movs	r3, #0
}
 800859c:	4618      	mov	r0, r3
 800859e:	3710      	adds	r7, #16
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	40012c00 	.word	0x40012c00
 80085a8:	40013400 	.word	0x40013400
 80085ac:	40014000 	.word	0x40014000
 80085b0:	40014400 	.word	0x40014400
 80085b4:	40014800 	.word	0x40014800
 80085b8:	40015000 	.word	0x40015000
 80085bc:	40000400 	.word	0x40000400
 80085c0:	40000800 	.word	0x40000800
 80085c4:	40000c00 	.word	0x40000c00
 80085c8:	00010007 	.word	0x00010007

080085cc <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2200      	movs	r2, #0
 80085dc:	6839      	ldr	r1, [r7, #0]
 80085de:	4618      	mov	r0, r3
 80085e0:	f001 fc68 	bl	8009eb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a40      	ldr	r2, [pc, #256]	@ (80086ec <HAL_TIM_PWM_Stop+0x120>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d018      	beq.n	8008620 <HAL_TIM_PWM_Stop+0x54>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a3f      	ldr	r2, [pc, #252]	@ (80086f0 <HAL_TIM_PWM_Stop+0x124>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d013      	beq.n	8008620 <HAL_TIM_PWM_Stop+0x54>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a3d      	ldr	r2, [pc, #244]	@ (80086f4 <HAL_TIM_PWM_Stop+0x128>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d00e      	beq.n	8008620 <HAL_TIM_PWM_Stop+0x54>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a3c      	ldr	r2, [pc, #240]	@ (80086f8 <HAL_TIM_PWM_Stop+0x12c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d009      	beq.n	8008620 <HAL_TIM_PWM_Stop+0x54>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a3a      	ldr	r2, [pc, #232]	@ (80086fc <HAL_TIM_PWM_Stop+0x130>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d004      	beq.n	8008620 <HAL_TIM_PWM_Stop+0x54>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a39      	ldr	r2, [pc, #228]	@ (8008700 <HAL_TIM_PWM_Stop+0x134>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d101      	bne.n	8008624 <HAL_TIM_PWM_Stop+0x58>
 8008620:	2301      	movs	r3, #1
 8008622:	e000      	b.n	8008626 <HAL_TIM_PWM_Stop+0x5a>
 8008624:	2300      	movs	r3, #0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d017      	beq.n	800865a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	6a1a      	ldr	r2, [r3, #32]
 8008630:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008634:	4013      	ands	r3, r2
 8008636:	2b00      	cmp	r3, #0
 8008638:	d10f      	bne.n	800865a <HAL_TIM_PWM_Stop+0x8e>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6a1a      	ldr	r2, [r3, #32]
 8008640:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008644:	4013      	ands	r3, r2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d107      	bne.n	800865a <HAL_TIM_PWM_Stop+0x8e>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008658:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	6a1a      	ldr	r2, [r3, #32]
 8008660:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008664:	4013      	ands	r3, r2
 8008666:	2b00      	cmp	r3, #0
 8008668:	d10f      	bne.n	800868a <HAL_TIM_PWM_Stop+0xbe>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	6a1a      	ldr	r2, [r3, #32]
 8008670:	f244 4344 	movw	r3, #17476	@ 0x4444
 8008674:	4013      	ands	r3, r2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d107      	bne.n	800868a <HAL_TIM_PWM_Stop+0xbe>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681a      	ldr	r2, [r3, #0]
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f022 0201 	bic.w	r2, r2, #1
 8008688:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d104      	bne.n	800869a <HAL_TIM_PWM_Stop+0xce>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008698:	e023      	b.n	80086e2 <HAL_TIM_PWM_Stop+0x116>
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	2b04      	cmp	r3, #4
 800869e:	d104      	bne.n	80086aa <HAL_TIM_PWM_Stop+0xde>
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2201      	movs	r2, #1
 80086a4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086a8:	e01b      	b.n	80086e2 <HAL_TIM_PWM_Stop+0x116>
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	2b08      	cmp	r3, #8
 80086ae:	d104      	bne.n	80086ba <HAL_TIM_PWM_Stop+0xee>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086b8:	e013      	b.n	80086e2 <HAL_TIM_PWM_Stop+0x116>
 80086ba:	683b      	ldr	r3, [r7, #0]
 80086bc:	2b0c      	cmp	r3, #12
 80086be:	d104      	bne.n	80086ca <HAL_TIM_PWM_Stop+0xfe>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2201      	movs	r2, #1
 80086c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80086c8:	e00b      	b.n	80086e2 <HAL_TIM_PWM_Stop+0x116>
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	2b10      	cmp	r3, #16
 80086ce:	d104      	bne.n	80086da <HAL_TIM_PWM_Stop+0x10e>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2201      	movs	r2, #1
 80086d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086d8:	e003      	b.n	80086e2 <HAL_TIM_PWM_Stop+0x116>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 80086e2:	2300      	movs	r3, #0
}
 80086e4:	4618      	mov	r0, r3
 80086e6:	3708      	adds	r7, #8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	40012c00 	.word	0x40012c00
 80086f0:	40013400 	.word	0x40013400
 80086f4:	40014000 	.word	0x40014000
 80086f8:	40014400 	.word	0x40014400
 80086fc:	40014800 	.word	0x40014800
 8008700:	40015000 	.word	0x40015000

08008704 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8008704:	b580      	push	{r7, lr}
 8008706:	b082      	sub	sp, #8
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d101      	bne.n	8008716 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8008712:	2301      	movs	r3, #1
 8008714:	e049      	b.n	80087aa <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800871c:	b2db      	uxtb	r3, r3
 800871e:	2b00      	cmp	r3, #0
 8008720:	d106      	bne.n	8008730 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2200      	movs	r2, #0
 8008726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f841 	bl	80087b2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681a      	ldr	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	3304      	adds	r3, #4
 8008740:	4619      	mov	r1, r3
 8008742:	4610      	mov	r0, r2
 8008744:	f000 fe12 	bl	800936c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2201      	movs	r2, #1
 800874c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2201      	movs	r2, #1
 8008754:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	2201      	movs	r2, #1
 800876c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2201      	movs	r2, #1
 8008774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2201      	movs	r2, #1
 800877c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2201      	movs	r2, #1
 8008784:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2201      	movs	r2, #1
 800878c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2201      	movs	r2, #1
 800879c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80087b2:	b480      	push	{r7}
 80087b4:	b083      	sub	sp, #12
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80087ba:	bf00      	nop
 80087bc:	370c      	adds	r7, #12
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
	...

080087c8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b084      	sub	sp, #16
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]
 80087d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80087d2:	2300      	movs	r3, #0
 80087d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <HAL_TIM_IC_Start_IT+0x1e>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087e2:	b2db      	uxtb	r3, r3
 80087e4:	e023      	b.n	800882e <HAL_TIM_IC_Start_IT+0x66>
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	2b04      	cmp	r3, #4
 80087ea:	d104      	bne.n	80087f6 <HAL_TIM_IC_Start_IT+0x2e>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80087f2:	b2db      	uxtb	r3, r3
 80087f4:	e01b      	b.n	800882e <HAL_TIM_IC_Start_IT+0x66>
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	2b08      	cmp	r3, #8
 80087fa:	d104      	bne.n	8008806 <HAL_TIM_IC_Start_IT+0x3e>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008802:	b2db      	uxtb	r3, r3
 8008804:	e013      	b.n	800882e <HAL_TIM_IC_Start_IT+0x66>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	2b0c      	cmp	r3, #12
 800880a:	d104      	bne.n	8008816 <HAL_TIM_IC_Start_IT+0x4e>
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008812:	b2db      	uxtb	r3, r3
 8008814:	e00b      	b.n	800882e <HAL_TIM_IC_Start_IT+0x66>
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	2b10      	cmp	r3, #16
 800881a:	d104      	bne.n	8008826 <HAL_TIM_IC_Start_IT+0x5e>
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008822:	b2db      	uxtb	r3, r3
 8008824:	e003      	b.n	800882e <HAL_TIM_IC_Start_IT+0x66>
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800882c:	b2db      	uxtb	r3, r3
 800882e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d104      	bne.n	8008840 <HAL_TIM_IC_Start_IT+0x78>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800883c:	b2db      	uxtb	r3, r3
 800883e:	e013      	b.n	8008868 <HAL_TIM_IC_Start_IT+0xa0>
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	2b04      	cmp	r3, #4
 8008844:	d104      	bne.n	8008850 <HAL_TIM_IC_Start_IT+0x88>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800884c:	b2db      	uxtb	r3, r3
 800884e:	e00b      	b.n	8008868 <HAL_TIM_IC_Start_IT+0xa0>
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	2b08      	cmp	r3, #8
 8008854:	d104      	bne.n	8008860 <HAL_TIM_IC_Start_IT+0x98>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800885c:	b2db      	uxtb	r3, r3
 800885e:	e003      	b.n	8008868 <HAL_TIM_IC_Start_IT+0xa0>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8008866:	b2db      	uxtb	r3, r3
 8008868:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800886a:	7bbb      	ldrb	r3, [r7, #14]
 800886c:	2b01      	cmp	r3, #1
 800886e:	d102      	bne.n	8008876 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008870:	7b7b      	ldrb	r3, [r7, #13]
 8008872:	2b01      	cmp	r3, #1
 8008874:	d001      	beq.n	800887a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e0e2      	b.n	8008a40 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d104      	bne.n	800888a <HAL_TIM_IC_Start_IT+0xc2>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2202      	movs	r2, #2
 8008884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008888:	e023      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x10a>
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	2b04      	cmp	r3, #4
 800888e:	d104      	bne.n	800889a <HAL_TIM_IC_Start_IT+0xd2>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	2202      	movs	r2, #2
 8008894:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008898:	e01b      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x10a>
 800889a:	683b      	ldr	r3, [r7, #0]
 800889c:	2b08      	cmp	r3, #8
 800889e:	d104      	bne.n	80088aa <HAL_TIM_IC_Start_IT+0xe2>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2202      	movs	r2, #2
 80088a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80088a8:	e013      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x10a>
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	2b0c      	cmp	r3, #12
 80088ae:	d104      	bne.n	80088ba <HAL_TIM_IC_Start_IT+0xf2>
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2202      	movs	r2, #2
 80088b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80088b8:	e00b      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x10a>
 80088ba:	683b      	ldr	r3, [r7, #0]
 80088bc:	2b10      	cmp	r3, #16
 80088be:	d104      	bne.n	80088ca <HAL_TIM_IC_Start_IT+0x102>
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2202      	movs	r2, #2
 80088c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80088c8:	e003      	b.n	80088d2 <HAL_TIM_IC_Start_IT+0x10a>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2202      	movs	r2, #2
 80088ce:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d104      	bne.n	80088e2 <HAL_TIM_IC_Start_IT+0x11a>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2202      	movs	r2, #2
 80088dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088e0:	e013      	b.n	800890a <HAL_TIM_IC_Start_IT+0x142>
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d104      	bne.n	80088f2 <HAL_TIM_IC_Start_IT+0x12a>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2202      	movs	r2, #2
 80088ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80088f0:	e00b      	b.n	800890a <HAL_TIM_IC_Start_IT+0x142>
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	2b08      	cmp	r3, #8
 80088f6:	d104      	bne.n	8008902 <HAL_TIM_IC_Start_IT+0x13a>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2202      	movs	r2, #2
 80088fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008900:	e003      	b.n	800890a <HAL_TIM_IC_Start_IT+0x142>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2202      	movs	r2, #2
 8008906:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	2b0c      	cmp	r3, #12
 800890e:	d841      	bhi.n	8008994 <HAL_TIM_IC_Start_IT+0x1cc>
 8008910:	a201      	add	r2, pc, #4	@ (adr r2, 8008918 <HAL_TIM_IC_Start_IT+0x150>)
 8008912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008916:	bf00      	nop
 8008918:	0800894d 	.word	0x0800894d
 800891c:	08008995 	.word	0x08008995
 8008920:	08008995 	.word	0x08008995
 8008924:	08008995 	.word	0x08008995
 8008928:	0800895f 	.word	0x0800895f
 800892c:	08008995 	.word	0x08008995
 8008930:	08008995 	.word	0x08008995
 8008934:	08008995 	.word	0x08008995
 8008938:	08008971 	.word	0x08008971
 800893c:	08008995 	.word	0x08008995
 8008940:	08008995 	.word	0x08008995
 8008944:	08008995 	.word	0x08008995
 8008948:	08008983 	.word	0x08008983
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	68da      	ldr	r2, [r3, #12]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	f042 0202 	orr.w	r2, r2, #2
 800895a:	60da      	str	r2, [r3, #12]
      break;
 800895c:	e01d      	b.n	800899a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	68da      	ldr	r2, [r3, #12]
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f042 0204 	orr.w	r2, r2, #4
 800896c:	60da      	str	r2, [r3, #12]
      break;
 800896e:	e014      	b.n	800899a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	68da      	ldr	r2, [r3, #12]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f042 0208 	orr.w	r2, r2, #8
 800897e:	60da      	str	r2, [r3, #12]
      break;
 8008980:	e00b      	b.n	800899a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	f042 0210 	orr.w	r2, r2, #16
 8008990:	60da      	str	r2, [r3, #12]
      break;
 8008992:	e002      	b.n	800899a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8008994:	2301      	movs	r3, #1
 8008996:	73fb      	strb	r3, [r7, #15]
      break;
 8008998:	bf00      	nop
  }

  if (status == HAL_OK)
 800899a:	7bfb      	ldrb	r3, [r7, #15]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d14e      	bne.n	8008a3e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2201      	movs	r2, #1
 80089a6:	6839      	ldr	r1, [r7, #0]
 80089a8:	4618      	mov	r0, r3
 80089aa:	f001 fa83 	bl	8009eb4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a25      	ldr	r2, [pc, #148]	@ (8008a48 <HAL_TIM_IC_Start_IT+0x280>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d022      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80089c0:	d01d      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a21      	ldr	r2, [pc, #132]	@ (8008a4c <HAL_TIM_IC_Start_IT+0x284>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d018      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a50 <HAL_TIM_IC_Start_IT+0x288>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d013      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a1e      	ldr	r2, [pc, #120]	@ (8008a54 <HAL_TIM_IC_Start_IT+0x28c>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d00e      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a1c      	ldr	r2, [pc, #112]	@ (8008a58 <HAL_TIM_IC_Start_IT+0x290>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d009      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a1b      	ldr	r2, [pc, #108]	@ (8008a5c <HAL_TIM_IC_Start_IT+0x294>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d004      	beq.n	80089fe <HAL_TIM_IC_Start_IT+0x236>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a19      	ldr	r2, [pc, #100]	@ (8008a60 <HAL_TIM_IC_Start_IT+0x298>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d115      	bne.n	8008a2a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	689a      	ldr	r2, [r3, #8]
 8008a04:	4b17      	ldr	r3, [pc, #92]	@ (8008a64 <HAL_TIM_IC_Start_IT+0x29c>)
 8008a06:	4013      	ands	r3, r2
 8008a08:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a0a:	68bb      	ldr	r3, [r7, #8]
 8008a0c:	2b06      	cmp	r3, #6
 8008a0e:	d015      	beq.n	8008a3c <HAL_TIM_IC_Start_IT+0x274>
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a16:	d011      	beq.n	8008a3c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	681a      	ldr	r2, [r3, #0]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f042 0201 	orr.w	r2, r2, #1
 8008a26:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a28:	e008      	b.n	8008a3c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	681a      	ldr	r2, [r3, #0]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f042 0201 	orr.w	r2, r2, #1
 8008a38:	601a      	str	r2, [r3, #0]
 8008a3a:	e000      	b.n	8008a3e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a3c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8008a3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a40:	4618      	mov	r0, r3
 8008a42:	3710      	adds	r7, #16
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	40012c00 	.word	0x40012c00
 8008a4c:	40000400 	.word	0x40000400
 8008a50:	40000800 	.word	0x40000800
 8008a54:	40000c00 	.word	0x40000c00
 8008a58:	40013400 	.word	0x40013400
 8008a5c:	40014000 	.word	0x40014000
 8008a60:	40015000 	.word	0x40015000
 8008a64:	00010007 	.word	0x00010007

08008a68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
 8008a76:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	691b      	ldr	r3, [r3, #16]
 8008a7e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	f003 0302 	and.w	r3, r3, #2
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d020      	beq.n	8008acc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	f003 0302 	and.w	r3, r3, #2
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d01b      	beq.n	8008acc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f06f 0202 	mvn.w	r2, #2
 8008a9c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	699b      	ldr	r3, [r3, #24]
 8008aaa:	f003 0303 	and.w	r3, r3, #3
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d003      	beq.n	8008aba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7f9 f8b4 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8008ab8:	e005      	b.n	8008ac6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	f000 fc38 	bl	8009330 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	f000 fc3f 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f003 0304 	and.w	r3, r3, #4
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d020      	beq.n	8008b18 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	f003 0304 	and.w	r3, r3, #4
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d01b      	beq.n	8008b18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f06f 0204 	mvn.w	r2, #4
 8008ae8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2202      	movs	r2, #2
 8008aee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	699b      	ldr	r3, [r3, #24]
 8008af6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d003      	beq.n	8008b06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f7f9 f88e 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8008b04:	e005      	b.n	8008b12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b06:	6878      	ldr	r0, [r7, #4]
 8008b08:	f000 fc12 	bl	8009330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 fc19 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	2200      	movs	r2, #0
 8008b16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	f003 0308 	and.w	r3, r3, #8
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d020      	beq.n	8008b64 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f003 0308 	and.w	r3, r3, #8
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01b      	beq.n	8008b64 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	f06f 0208 	mvn.w	r2, #8
 8008b34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2204      	movs	r2, #4
 8008b3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	f003 0303 	and.w	r3, r3, #3
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d003      	beq.n	8008b52 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b4a:	6878      	ldr	r0, [r7, #4]
 8008b4c:	f7f9 f868 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8008b50:	e005      	b.n	8008b5e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f000 fbec 	bl	8009330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fbf3 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	f003 0310 	and.w	r3, r3, #16
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d020      	beq.n	8008bb0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f003 0310 	and.w	r3, r3, #16
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d01b      	beq.n	8008bb0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f06f 0210 	mvn.w	r2, #16
 8008b80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2208      	movs	r2, #8
 8008b86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	69db      	ldr	r3, [r3, #28]
 8008b8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d003      	beq.n	8008b9e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7f9 f842 	bl	8001c20 <HAL_TIM_IC_CaptureCallback>
 8008b9c:	e005      	b.n	8008baa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f000 fbc6 	bl	8009330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f000 fbcd 	bl	8009344 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f003 0301 	and.w	r3, r3, #1
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00c      	beq.n	8008bd4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f003 0301 	and.w	r3, r3, #1
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d007      	beq.n	8008bd4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	f06f 0201 	mvn.w	r2, #1
 8008bcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008bce:	6878      	ldr	r0, [r7, #4]
 8008bd0:	f000 fba4 	bl	800931c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d104      	bne.n	8008be8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d00c      	beq.n	8008c02 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d007      	beq.n	8008c02 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008bfc:	6878      	ldr	r0, [r7, #4]
 8008bfe:	f001 fbd3 	bl	800a3a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d00c      	beq.n	8008c26 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d007      	beq.n	8008c26 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008c20:	6878      	ldr	r0, [r7, #4]
 8008c22:	f001 fbcb 	bl	800a3bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d00c      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d007      	beq.n	8008c4a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fb87 	bl	8009358 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	f003 0320 	and.w	r3, r3, #32
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d00c      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	f003 0320 	and.w	r3, r3, #32
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d007      	beq.n	8008c6e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	f06f 0220 	mvn.w	r2, #32
 8008c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f001 fb93 	bl	800a394 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d00c      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d007      	beq.n	8008c92 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008c8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008c8c:	6878      	ldr	r0, [r7, #4]
 8008c8e:	f001 fb9f 	bl	800a3d0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d00c      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d007      	beq.n	8008cb6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008cb0:	6878      	ldr	r0, [r7, #4]
 8008cb2:	f001 fb97 	bl	800a3e4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00c      	beq.n	8008cda <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d007      	beq.n	8008cda <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008cd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f001 fb8f 	bl	800a3f8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d00c      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d007      	beq.n	8008cfe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8008cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f001 fb87 	bl	800a40c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cfe:	bf00      	nop
 8008d00:	3710      	adds	r7, #16
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bd80      	pop	{r7, pc}

08008d06 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008d06:	b580      	push	{r7, lr}
 8008d08:	b086      	sub	sp, #24
 8008d0a:	af00      	add	r7, sp, #0
 8008d0c:	60f8      	str	r0, [r7, #12]
 8008d0e:	60b9      	str	r1, [r7, #8]
 8008d10:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d12:	2300      	movs	r3, #0
 8008d14:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d1c:	2b01      	cmp	r3, #1
 8008d1e:	d101      	bne.n	8008d24 <HAL_TIM_IC_ConfigChannel+0x1e>
 8008d20:	2302      	movs	r3, #2
 8008d22:	e088      	b.n	8008e36 <HAL_TIM_IC_ConfigChannel+0x130>
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2201      	movs	r2, #1
 8008d28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d11b      	bne.n	8008d6a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d36:	68bb      	ldr	r3, [r7, #8]
 8008d38:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8008d42:	f000 fef1 	bl	8009b28 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	699a      	ldr	r2, [r3, #24]
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f022 020c 	bic.w	r2, r2, #12
 8008d54:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	6999      	ldr	r1, [r3, #24]
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	689a      	ldr	r2, [r3, #8]
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	430a      	orrs	r2, r1
 8008d66:	619a      	str	r2, [r3, #24]
 8008d68:	e060      	b.n	8008e2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2b04      	cmp	r3, #4
 8008d6e:	d11c      	bne.n	8008daa <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8008d80:	f000 ff75 	bl	8009c6e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	699a      	ldr	r2, [r3, #24]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008d92:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	6999      	ldr	r1, [r3, #24]
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	021a      	lsls	r2, r3, #8
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	430a      	orrs	r2, r1
 8008da6:	619a      	str	r2, [r3, #24]
 8008da8:	e040      	b.n	8008e2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2b08      	cmp	r3, #8
 8008dae:	d11b      	bne.n	8008de8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8008dc0:	f000 ffc2 	bl	8009d48 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	69da      	ldr	r2, [r3, #28]
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f022 020c 	bic.w	r2, r2, #12
 8008dd2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	69d9      	ldr	r1, [r3, #28]
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	689a      	ldr	r2, [r3, #8]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	430a      	orrs	r2, r1
 8008de4:	61da      	str	r2, [r3, #28]
 8008de6:	e021      	b.n	8008e2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2b0c      	cmp	r3, #12
 8008dec:	d11c      	bne.n	8008e28 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8008df6:	68bb      	ldr	r3, [r7, #8]
 8008df8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8008dfe:	f000 ffdf 	bl	8009dc0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	69da      	ldr	r2, [r3, #28]
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8008e10:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69d9      	ldr	r1, [r3, #28]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	689b      	ldr	r3, [r3, #8]
 8008e1c:	021a      	lsls	r2, r3, #8
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	430a      	orrs	r2, r1
 8008e24:	61da      	str	r2, [r3, #28]
 8008e26:	e001      	b.n	8008e2c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008e28:	2301      	movs	r3, #1
 8008e2a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e34:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e36:	4618      	mov	r0, r3
 8008e38:	3718      	adds	r7, #24
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	bd80      	pop	{r7, pc}
	...

08008e40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	60f8      	str	r0, [r7, #12]
 8008e48:	60b9      	str	r1, [r7, #8]
 8008e4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d101      	bne.n	8008e5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008e5a:	2302      	movs	r3, #2
 8008e5c:	e0ff      	b.n	800905e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	2201      	movs	r2, #1
 8008e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2b14      	cmp	r3, #20
 8008e6a:	f200 80f0 	bhi.w	800904e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008e6e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008e70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e74:	08008ec9 	.word	0x08008ec9
 8008e78:	0800904f 	.word	0x0800904f
 8008e7c:	0800904f 	.word	0x0800904f
 8008e80:	0800904f 	.word	0x0800904f
 8008e84:	08008f09 	.word	0x08008f09
 8008e88:	0800904f 	.word	0x0800904f
 8008e8c:	0800904f 	.word	0x0800904f
 8008e90:	0800904f 	.word	0x0800904f
 8008e94:	08008f4b 	.word	0x08008f4b
 8008e98:	0800904f 	.word	0x0800904f
 8008e9c:	0800904f 	.word	0x0800904f
 8008ea0:	0800904f 	.word	0x0800904f
 8008ea4:	08008f8b 	.word	0x08008f8b
 8008ea8:	0800904f 	.word	0x0800904f
 8008eac:	0800904f 	.word	0x0800904f
 8008eb0:	0800904f 	.word	0x0800904f
 8008eb4:	08008fcd 	.word	0x08008fcd
 8008eb8:	0800904f 	.word	0x0800904f
 8008ebc:	0800904f 	.word	0x0800904f
 8008ec0:	0800904f 	.word	0x0800904f
 8008ec4:	0800900d 	.word	0x0800900d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	68b9      	ldr	r1, [r7, #8]
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f000 fb00 	bl	80094d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	699a      	ldr	r2, [r3, #24]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f042 0208 	orr.w	r2, r2, #8
 8008ee2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	699a      	ldr	r2, [r3, #24]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0204 	bic.w	r2, r2, #4
 8008ef2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	6999      	ldr	r1, [r3, #24]
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	691a      	ldr	r2, [r3, #16]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	430a      	orrs	r2, r1
 8008f04:	619a      	str	r2, [r3, #24]
      break;
 8008f06:	e0a5      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	68b9      	ldr	r1, [r7, #8]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 fb7a 	bl	8009608 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	699a      	ldr	r2, [r3, #24]
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008f22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	699a      	ldr	r2, [r3, #24]
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008f32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	6999      	ldr	r1, [r3, #24]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	691b      	ldr	r3, [r3, #16]
 8008f3e:	021a      	lsls	r2, r3, #8
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	430a      	orrs	r2, r1
 8008f46:	619a      	str	r2, [r3, #24]
      break;
 8008f48:	e084      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68b9      	ldr	r1, [r7, #8]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 fbed 	bl	8009730 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	69da      	ldr	r2, [r3, #28]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f042 0208 	orr.w	r2, r2, #8
 8008f64:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	69da      	ldr	r2, [r3, #28]
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f022 0204 	bic.w	r2, r2, #4
 8008f74:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	69d9      	ldr	r1, [r3, #28]
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	691a      	ldr	r2, [r3, #16]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	430a      	orrs	r2, r1
 8008f86:	61da      	str	r2, [r3, #28]
      break;
 8008f88:	e064      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	68b9      	ldr	r1, [r7, #8]
 8008f90:	4618      	mov	r0, r3
 8008f92:	f000 fc5f 	bl	8009854 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	69da      	ldr	r2, [r3, #28]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008fa4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	69da      	ldr	r2, [r3, #28]
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008fb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	69d9      	ldr	r1, [r3, #28]
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	021a      	lsls	r2, r3, #8
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	430a      	orrs	r2, r1
 8008fc8:	61da      	str	r2, [r3, #28]
      break;
 8008fca:	e043      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	68b9      	ldr	r1, [r7, #8]
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 fcd2 	bl	800997c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f042 0208 	orr.w	r2, r2, #8
 8008fe6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f022 0204 	bic.w	r2, r2, #4
 8008ff6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	691a      	ldr	r2, [r3, #16]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	430a      	orrs	r2, r1
 8009008:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800900a:	e023      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	68b9      	ldr	r1, [r7, #8]
 8009012:	4618      	mov	r0, r3
 8009014:	f000 fd1c 	bl	8009a50 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009026:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009036:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	691b      	ldr	r3, [r3, #16]
 8009042:	021a      	lsls	r2, r3, #8
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	430a      	orrs	r2, r1
 800904a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800904c:	e002      	b.n	8009054 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	75fb      	strb	r3, [r7, #23]
      break;
 8009052:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2200      	movs	r2, #0
 8009058:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800905c:	7dfb      	ldrb	r3, [r7, #23]
}
 800905e:	4618      	mov	r0, r3
 8009060:	3718      	adds	r7, #24
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop

08009068 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b084      	sub	sp, #16
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
 8009070:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009072:	2300      	movs	r3, #0
 8009074:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800907c:	2b01      	cmp	r3, #1
 800907e:	d101      	bne.n	8009084 <HAL_TIM_ConfigClockSource+0x1c>
 8009080:	2302      	movs	r3, #2
 8009082:	e0f6      	b.n	8009272 <HAL_TIM_ConfigClockSource+0x20a>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2201      	movs	r2, #1
 8009088:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2202      	movs	r2, #2
 8009090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80090a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80090a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80090ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	68ba      	ldr	r2, [r7, #8]
 80090b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a6f      	ldr	r2, [pc, #444]	@ (800927c <HAL_TIM_ConfigClockSource+0x214>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	f000 80c1 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 80090c4:	4a6d      	ldr	r2, [pc, #436]	@ (800927c <HAL_TIM_ConfigClockSource+0x214>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	f200 80c6 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 80090cc:	4a6c      	ldr	r2, [pc, #432]	@ (8009280 <HAL_TIM_ConfigClockSource+0x218>)
 80090ce:	4293      	cmp	r3, r2
 80090d0:	f000 80b9 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 80090d4:	4a6a      	ldr	r2, [pc, #424]	@ (8009280 <HAL_TIM_ConfigClockSource+0x218>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	f200 80be 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 80090dc:	4a69      	ldr	r2, [pc, #420]	@ (8009284 <HAL_TIM_ConfigClockSource+0x21c>)
 80090de:	4293      	cmp	r3, r2
 80090e0:	f000 80b1 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 80090e4:	4a67      	ldr	r2, [pc, #412]	@ (8009284 <HAL_TIM_ConfigClockSource+0x21c>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	f200 80b6 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 80090ec:	4a66      	ldr	r2, [pc, #408]	@ (8009288 <HAL_TIM_ConfigClockSource+0x220>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	f000 80a9 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 80090f4:	4a64      	ldr	r2, [pc, #400]	@ (8009288 <HAL_TIM_ConfigClockSource+0x220>)
 80090f6:	4293      	cmp	r3, r2
 80090f8:	f200 80ae 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 80090fc:	4a63      	ldr	r2, [pc, #396]	@ (800928c <HAL_TIM_ConfigClockSource+0x224>)
 80090fe:	4293      	cmp	r3, r2
 8009100:	f000 80a1 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009104:	4a61      	ldr	r2, [pc, #388]	@ (800928c <HAL_TIM_ConfigClockSource+0x224>)
 8009106:	4293      	cmp	r3, r2
 8009108:	f200 80a6 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 800910c:	4a60      	ldr	r2, [pc, #384]	@ (8009290 <HAL_TIM_ConfigClockSource+0x228>)
 800910e:	4293      	cmp	r3, r2
 8009110:	f000 8099 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009114:	4a5e      	ldr	r2, [pc, #376]	@ (8009290 <HAL_TIM_ConfigClockSource+0x228>)
 8009116:	4293      	cmp	r3, r2
 8009118:	f200 809e 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 800911c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009120:	f000 8091 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009124:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8009128:	f200 8096 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 800912c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009130:	f000 8089 	beq.w	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009134:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009138:	f200 808e 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 800913c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009140:	d03e      	beq.n	80091c0 <HAL_TIM_ConfigClockSource+0x158>
 8009142:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009146:	f200 8087 	bhi.w	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 800914a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800914e:	f000 8086 	beq.w	800925e <HAL_TIM_ConfigClockSource+0x1f6>
 8009152:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009156:	d87f      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009158:	2b70      	cmp	r3, #112	@ 0x70
 800915a:	d01a      	beq.n	8009192 <HAL_TIM_ConfigClockSource+0x12a>
 800915c:	2b70      	cmp	r3, #112	@ 0x70
 800915e:	d87b      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009160:	2b60      	cmp	r3, #96	@ 0x60
 8009162:	d050      	beq.n	8009206 <HAL_TIM_ConfigClockSource+0x19e>
 8009164:	2b60      	cmp	r3, #96	@ 0x60
 8009166:	d877      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009168:	2b50      	cmp	r3, #80	@ 0x50
 800916a:	d03c      	beq.n	80091e6 <HAL_TIM_ConfigClockSource+0x17e>
 800916c:	2b50      	cmp	r3, #80	@ 0x50
 800916e:	d873      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009170:	2b40      	cmp	r3, #64	@ 0x40
 8009172:	d058      	beq.n	8009226 <HAL_TIM_ConfigClockSource+0x1be>
 8009174:	2b40      	cmp	r3, #64	@ 0x40
 8009176:	d86f      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009178:	2b30      	cmp	r3, #48	@ 0x30
 800917a:	d064      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 800917c:	2b30      	cmp	r3, #48	@ 0x30
 800917e:	d86b      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009180:	2b20      	cmp	r3, #32
 8009182:	d060      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009184:	2b20      	cmp	r3, #32
 8009186:	d867      	bhi.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
 8009188:	2b00      	cmp	r3, #0
 800918a:	d05c      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 800918c:	2b10      	cmp	r3, #16
 800918e:	d05a      	beq.n	8009246 <HAL_TIM_ConfigClockSource+0x1de>
 8009190:	e062      	b.n	8009258 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091a2:	f000 fe67 	bl	8009e74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	689b      	ldr	r3, [r3, #8]
 80091ac:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80091b4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	68ba      	ldr	r2, [r7, #8]
 80091bc:	609a      	str	r2, [r3, #8]
      break;
 80091be:	e04f      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091d0:	f000 fe50 	bl	8009e74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	689a      	ldr	r2, [r3, #8]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091e2:	609a      	str	r2, [r3, #8]
      break;
 80091e4:	e03c      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091f2:	461a      	mov	r2, r3
 80091f4:	f000 fd0c 	bl	8009c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	2150      	movs	r1, #80	@ 0x50
 80091fe:	4618      	mov	r0, r3
 8009200:	f000 fe1b 	bl	8009e3a <TIM_ITRx_SetConfig>
      break;
 8009204:	e02c      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800920a:	683b      	ldr	r3, [r7, #0]
 800920c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009212:	461a      	mov	r2, r3
 8009214:	f000 fd68 	bl	8009ce8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	2160      	movs	r1, #96	@ 0x60
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fe0b 	bl	8009e3a <TIM_ITRx_SetConfig>
      break;
 8009224:	e01c      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009232:	461a      	mov	r2, r3
 8009234:	f000 fcec 	bl	8009c10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	2140      	movs	r1, #64	@ 0x40
 800923e:	4618      	mov	r0, r3
 8009240:	f000 fdfb 	bl	8009e3a <TIM_ITRx_SetConfig>
      break;
 8009244:	e00c      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681a      	ldr	r2, [r3, #0]
 800924a:	683b      	ldr	r3, [r7, #0]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4619      	mov	r1, r3
 8009250:	4610      	mov	r0, r2
 8009252:	f000 fdf2 	bl	8009e3a <TIM_ITRx_SetConfig>
      break;
 8009256:	e003      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	73fb      	strb	r3, [r7, #15]
      break;
 800925c:	e000      	b.n	8009260 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800925e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2201      	movs	r2, #1
 8009264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009270:	7bfb      	ldrb	r3, [r7, #15]
}
 8009272:	4618      	mov	r0, r3
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	00100070 	.word	0x00100070
 8009280:	00100060 	.word	0x00100060
 8009284:	00100050 	.word	0x00100050
 8009288:	00100040 	.word	0x00100040
 800928c:	00100030 	.word	0x00100030
 8009290:	00100020 	.word	0x00100020

08009294 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009294:	b480      	push	{r7}
 8009296:	b085      	sub	sp, #20
 8009298:	af00      	add	r7, sp, #0
 800929a:	6078      	str	r0, [r7, #4]
 800929c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800929e:	2300      	movs	r3, #0
 80092a0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b0c      	cmp	r3, #12
 80092a6:	d831      	bhi.n	800930c <HAL_TIM_ReadCapturedValue+0x78>
 80092a8:	a201      	add	r2, pc, #4	@ (adr r2, 80092b0 <HAL_TIM_ReadCapturedValue+0x1c>)
 80092aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092ae:	bf00      	nop
 80092b0:	080092e5 	.word	0x080092e5
 80092b4:	0800930d 	.word	0x0800930d
 80092b8:	0800930d 	.word	0x0800930d
 80092bc:	0800930d 	.word	0x0800930d
 80092c0:	080092ef 	.word	0x080092ef
 80092c4:	0800930d 	.word	0x0800930d
 80092c8:	0800930d 	.word	0x0800930d
 80092cc:	0800930d 	.word	0x0800930d
 80092d0:	080092f9 	.word	0x080092f9
 80092d4:	0800930d 	.word	0x0800930d
 80092d8:	0800930d 	.word	0x0800930d
 80092dc:	0800930d 	.word	0x0800930d
 80092e0:	08009303 	.word	0x08009303
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092ea:	60fb      	str	r3, [r7, #12]

      break;
 80092ec:	e00f      	b.n	800930e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092f4:	60fb      	str	r3, [r7, #12]

      break;
 80092f6:	e00a      	b.n	800930e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092fe:	60fb      	str	r3, [r7, #12]

      break;
 8009300:	e005      	b.n	800930e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009308:	60fb      	str	r3, [r7, #12]

      break;
 800930a:	e000      	b.n	800930e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800930c:	bf00      	nop
  }

  return tmpreg;
 800930e:	68fb      	ldr	r3, [r7, #12]
}
 8009310:	4618      	mov	r0, r3
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	4770      	bx	lr

0800931c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800931c:	b480      	push	{r7}
 800931e:	b083      	sub	sp, #12
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009324:	bf00      	nop
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009338:	bf00      	nop
 800933a:	370c      	adds	r7, #12
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr

08009344 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800934c:	bf00      	nop
 800934e:	370c      	adds	r7, #12
 8009350:	46bd      	mov	sp, r7
 8009352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009356:	4770      	bx	lr

08009358 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009358:	b480      	push	{r7}
 800935a:	b083      	sub	sp, #12
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009360:	bf00      	nop
 8009362:	370c      	adds	r7, #12
 8009364:	46bd      	mov	sp, r7
 8009366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936a:	4770      	bx	lr

0800936c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800936c:	b480      	push	{r7}
 800936e:	b085      	sub	sp, #20
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
 8009374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	4a4c      	ldr	r2, [pc, #304]	@ (80094b0 <TIM_Base_SetConfig+0x144>)
 8009380:	4293      	cmp	r3, r2
 8009382:	d017      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800938a:	d013      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4a49      	ldr	r2, [pc, #292]	@ (80094b4 <TIM_Base_SetConfig+0x148>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d00f      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	4a48      	ldr	r2, [pc, #288]	@ (80094b8 <TIM_Base_SetConfig+0x14c>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d00b      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4a47      	ldr	r2, [pc, #284]	@ (80094bc <TIM_Base_SetConfig+0x150>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d007      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	4a46      	ldr	r2, [pc, #280]	@ (80094c0 <TIM_Base_SetConfig+0x154>)
 80093a8:	4293      	cmp	r3, r2
 80093aa:	d003      	beq.n	80093b4 <TIM_Base_SetConfig+0x48>
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a45      	ldr	r2, [pc, #276]	@ (80094c4 <TIM_Base_SetConfig+0x158>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d108      	bne.n	80093c6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	685b      	ldr	r3, [r3, #4]
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	4a39      	ldr	r2, [pc, #228]	@ (80094b0 <TIM_Base_SetConfig+0x144>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d023      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093d4:	d01f      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	4a36      	ldr	r2, [pc, #216]	@ (80094b4 <TIM_Base_SetConfig+0x148>)
 80093da:	4293      	cmp	r3, r2
 80093dc:	d01b      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	4a35      	ldr	r2, [pc, #212]	@ (80094b8 <TIM_Base_SetConfig+0x14c>)
 80093e2:	4293      	cmp	r3, r2
 80093e4:	d017      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	4a34      	ldr	r2, [pc, #208]	@ (80094bc <TIM_Base_SetConfig+0x150>)
 80093ea:	4293      	cmp	r3, r2
 80093ec:	d013      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a33      	ldr	r2, [pc, #204]	@ (80094c0 <TIM_Base_SetConfig+0x154>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d00f      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4a33      	ldr	r2, [pc, #204]	@ (80094c8 <TIM_Base_SetConfig+0x15c>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d00b      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a32      	ldr	r2, [pc, #200]	@ (80094cc <TIM_Base_SetConfig+0x160>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d007      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a31      	ldr	r2, [pc, #196]	@ (80094d0 <TIM_Base_SetConfig+0x164>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d003      	beq.n	8009416 <TIM_Base_SetConfig+0xaa>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a2c      	ldr	r2, [pc, #176]	@ (80094c4 <TIM_Base_SetConfig+0x158>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d108      	bne.n	8009428 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800941c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	68db      	ldr	r3, [r3, #12]
 8009422:	68fa      	ldr	r2, [r7, #12]
 8009424:	4313      	orrs	r3, r2
 8009426:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	4313      	orrs	r3, r2
 8009434:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	689a      	ldr	r2, [r3, #8]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009444:	683b      	ldr	r3, [r7, #0]
 8009446:	681a      	ldr	r2, [r3, #0]
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	4a18      	ldr	r2, [pc, #96]	@ (80094b0 <TIM_Base_SetConfig+0x144>)
 8009450:	4293      	cmp	r3, r2
 8009452:	d013      	beq.n	800947c <TIM_Base_SetConfig+0x110>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	4a1a      	ldr	r2, [pc, #104]	@ (80094c0 <TIM_Base_SetConfig+0x154>)
 8009458:	4293      	cmp	r3, r2
 800945a:	d00f      	beq.n	800947c <TIM_Base_SetConfig+0x110>
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	4a1a      	ldr	r2, [pc, #104]	@ (80094c8 <TIM_Base_SetConfig+0x15c>)
 8009460:	4293      	cmp	r3, r2
 8009462:	d00b      	beq.n	800947c <TIM_Base_SetConfig+0x110>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	4a19      	ldr	r2, [pc, #100]	@ (80094cc <TIM_Base_SetConfig+0x160>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d007      	beq.n	800947c <TIM_Base_SetConfig+0x110>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	4a18      	ldr	r2, [pc, #96]	@ (80094d0 <TIM_Base_SetConfig+0x164>)
 8009470:	4293      	cmp	r3, r2
 8009472:	d003      	beq.n	800947c <TIM_Base_SetConfig+0x110>
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	4a13      	ldr	r2, [pc, #76]	@ (80094c4 <TIM_Base_SetConfig+0x158>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d103      	bne.n	8009484 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	691a      	ldr	r2, [r3, #16]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2201      	movs	r2, #1
 8009488:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	691b      	ldr	r3, [r3, #16]
 800948e:	f003 0301 	and.w	r3, r3, #1
 8009492:	2b01      	cmp	r3, #1
 8009494:	d105      	bne.n	80094a2 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	691b      	ldr	r3, [r3, #16]
 800949a:	f023 0201 	bic.w	r2, r3, #1
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	611a      	str	r2, [r3, #16]
  }
}
 80094a2:	bf00      	nop
 80094a4:	3714      	adds	r7, #20
 80094a6:	46bd      	mov	sp, r7
 80094a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ac:	4770      	bx	lr
 80094ae:	bf00      	nop
 80094b0:	40012c00 	.word	0x40012c00
 80094b4:	40000400 	.word	0x40000400
 80094b8:	40000800 	.word	0x40000800
 80094bc:	40000c00 	.word	0x40000c00
 80094c0:	40013400 	.word	0x40013400
 80094c4:	40015000 	.word	0x40015000
 80094c8:	40014000 	.word	0x40014000
 80094cc:	40014400 	.word	0x40014400
 80094d0:	40014800 	.word	0x40014800

080094d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b087      	sub	sp, #28
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	6a1b      	ldr	r3, [r3, #32]
 80094e8:	f023 0201 	bic.w	r2, r3, #1
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	685b      	ldr	r3, [r3, #4]
 80094f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	699b      	ldr	r3, [r3, #24]
 80094fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009502:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009506:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	f023 0303 	bic.w	r3, r3, #3
 800950e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009510:	683b      	ldr	r3, [r7, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	68fa      	ldr	r2, [r7, #12]
 8009516:	4313      	orrs	r3, r2
 8009518:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	f023 0302 	bic.w	r3, r3, #2
 8009520:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	689b      	ldr	r3, [r3, #8]
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	4313      	orrs	r3, r2
 800952a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	4a30      	ldr	r2, [pc, #192]	@ (80095f0 <TIM_OC1_SetConfig+0x11c>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d013      	beq.n	800955c <TIM_OC1_SetConfig+0x88>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	4a2f      	ldr	r2, [pc, #188]	@ (80095f4 <TIM_OC1_SetConfig+0x120>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d00f      	beq.n	800955c <TIM_OC1_SetConfig+0x88>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	4a2e      	ldr	r2, [pc, #184]	@ (80095f8 <TIM_OC1_SetConfig+0x124>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d00b      	beq.n	800955c <TIM_OC1_SetConfig+0x88>
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	4a2d      	ldr	r2, [pc, #180]	@ (80095fc <TIM_OC1_SetConfig+0x128>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d007      	beq.n	800955c <TIM_OC1_SetConfig+0x88>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	4a2c      	ldr	r2, [pc, #176]	@ (8009600 <TIM_OC1_SetConfig+0x12c>)
 8009550:	4293      	cmp	r3, r2
 8009552:	d003      	beq.n	800955c <TIM_OC1_SetConfig+0x88>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	4a2b      	ldr	r2, [pc, #172]	@ (8009604 <TIM_OC1_SetConfig+0x130>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d10c      	bne.n	8009576 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	f023 0308 	bic.w	r3, r3, #8
 8009562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	68db      	ldr	r3, [r3, #12]
 8009568:	697a      	ldr	r2, [r7, #20]
 800956a:	4313      	orrs	r3, r2
 800956c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	f023 0304 	bic.w	r3, r3, #4
 8009574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4a1d      	ldr	r2, [pc, #116]	@ (80095f0 <TIM_OC1_SetConfig+0x11c>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d013      	beq.n	80095a6 <TIM_OC1_SetConfig+0xd2>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	4a1c      	ldr	r2, [pc, #112]	@ (80095f4 <TIM_OC1_SetConfig+0x120>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d00f      	beq.n	80095a6 <TIM_OC1_SetConfig+0xd2>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4a1b      	ldr	r2, [pc, #108]	@ (80095f8 <TIM_OC1_SetConfig+0x124>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d00b      	beq.n	80095a6 <TIM_OC1_SetConfig+0xd2>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a1a      	ldr	r2, [pc, #104]	@ (80095fc <TIM_OC1_SetConfig+0x128>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d007      	beq.n	80095a6 <TIM_OC1_SetConfig+0xd2>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a19      	ldr	r2, [pc, #100]	@ (8009600 <TIM_OC1_SetConfig+0x12c>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d003      	beq.n	80095a6 <TIM_OC1_SetConfig+0xd2>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	4a18      	ldr	r2, [pc, #96]	@ (8009604 <TIM_OC1_SetConfig+0x130>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d111      	bne.n	80095ca <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80095ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80095b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	695b      	ldr	r3, [r3, #20]
 80095ba:	693a      	ldr	r2, [r7, #16]
 80095bc:	4313      	orrs	r3, r2
 80095be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	693a      	ldr	r2, [r7, #16]
 80095c6:	4313      	orrs	r3, r2
 80095c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	693a      	ldr	r2, [r7, #16]
 80095ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	685a      	ldr	r2, [r3, #4]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	697a      	ldr	r2, [r7, #20]
 80095e2:	621a      	str	r2, [r3, #32]
}
 80095e4:	bf00      	nop
 80095e6:	371c      	adds	r7, #28
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr
 80095f0:	40012c00 	.word	0x40012c00
 80095f4:	40013400 	.word	0x40013400
 80095f8:	40014000 	.word	0x40014000
 80095fc:	40014400 	.word	0x40014400
 8009600:	40014800 	.word	0x40014800
 8009604:	40015000 	.word	0x40015000

08009608 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009608:	b480      	push	{r7}
 800960a:	b087      	sub	sp, #28
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6a1b      	ldr	r3, [r3, #32]
 8009616:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	f023 0210 	bic.w	r2, r3, #16
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	699b      	ldr	r3, [r3, #24]
 800962e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009636:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800963a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009642:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	021b      	lsls	r3, r3, #8
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	4313      	orrs	r3, r2
 800964e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	f023 0320 	bic.w	r3, r3, #32
 8009656:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	4313      	orrs	r3, r2
 8009662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	4a2c      	ldr	r2, [pc, #176]	@ (8009718 <TIM_OC2_SetConfig+0x110>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d007      	beq.n	800967c <TIM_OC2_SetConfig+0x74>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	4a2b      	ldr	r2, [pc, #172]	@ (800971c <TIM_OC2_SetConfig+0x114>)
 8009670:	4293      	cmp	r3, r2
 8009672:	d003      	beq.n	800967c <TIM_OC2_SetConfig+0x74>
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a2a      	ldr	r2, [pc, #168]	@ (8009720 <TIM_OC2_SetConfig+0x118>)
 8009678:	4293      	cmp	r3, r2
 800967a:	d10d      	bne.n	8009698 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	68db      	ldr	r3, [r3, #12]
 8009688:	011b      	lsls	r3, r3, #4
 800968a:	697a      	ldr	r2, [r7, #20]
 800968c:	4313      	orrs	r3, r2
 800968e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	4a1f      	ldr	r2, [pc, #124]	@ (8009718 <TIM_OC2_SetConfig+0x110>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d013      	beq.n	80096c8 <TIM_OC2_SetConfig+0xc0>
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	4a1e      	ldr	r2, [pc, #120]	@ (800971c <TIM_OC2_SetConfig+0x114>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d00f      	beq.n	80096c8 <TIM_OC2_SetConfig+0xc0>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	4a1e      	ldr	r2, [pc, #120]	@ (8009724 <TIM_OC2_SetConfig+0x11c>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d00b      	beq.n	80096c8 <TIM_OC2_SetConfig+0xc0>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	4a1d      	ldr	r2, [pc, #116]	@ (8009728 <TIM_OC2_SetConfig+0x120>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d007      	beq.n	80096c8 <TIM_OC2_SetConfig+0xc0>
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a1c      	ldr	r2, [pc, #112]	@ (800972c <TIM_OC2_SetConfig+0x124>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d003      	beq.n	80096c8 <TIM_OC2_SetConfig+0xc0>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a17      	ldr	r2, [pc, #92]	@ (8009720 <TIM_OC2_SetConfig+0x118>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d113      	bne.n	80096f0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096c8:	693b      	ldr	r3, [r7, #16]
 80096ca:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096ce:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096d6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	695b      	ldr	r3, [r3, #20]
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	693a      	ldr	r2, [r7, #16]
 80096e0:	4313      	orrs	r3, r2
 80096e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	699b      	ldr	r3, [r3, #24]
 80096e8:	009b      	lsls	r3, r3, #2
 80096ea:	693a      	ldr	r2, [r7, #16]
 80096ec:	4313      	orrs	r3, r2
 80096ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	685a      	ldr	r2, [r3, #4]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	697a      	ldr	r2, [r7, #20]
 8009708:	621a      	str	r2, [r3, #32]
}
 800970a:	bf00      	nop
 800970c:	371c      	adds	r7, #28
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr
 8009716:	bf00      	nop
 8009718:	40012c00 	.word	0x40012c00
 800971c:	40013400 	.word	0x40013400
 8009720:	40015000 	.word	0x40015000
 8009724:	40014000 	.word	0x40014000
 8009728:	40014400 	.word	0x40014400
 800972c:	40014800 	.word	0x40014800

08009730 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009730:	b480      	push	{r7}
 8009732:	b087      	sub	sp, #28
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	6a1b      	ldr	r3, [r3, #32]
 800973e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6a1b      	ldr	r3, [r3, #32]
 8009744:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	685b      	ldr	r3, [r3, #4]
 8009750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	69db      	ldr	r3, [r3, #28]
 8009756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800975e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009762:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	f023 0303 	bic.w	r3, r3, #3
 800976a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68fa      	ldr	r2, [r7, #12]
 8009772:	4313      	orrs	r3, r2
 8009774:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009776:	697b      	ldr	r3, [r7, #20]
 8009778:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800977c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	021b      	lsls	r3, r3, #8
 8009784:	697a      	ldr	r2, [r7, #20]
 8009786:	4313      	orrs	r3, r2
 8009788:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	4a2b      	ldr	r2, [pc, #172]	@ (800983c <TIM_OC3_SetConfig+0x10c>)
 800978e:	4293      	cmp	r3, r2
 8009790:	d007      	beq.n	80097a2 <TIM_OC3_SetConfig+0x72>
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a2a      	ldr	r2, [pc, #168]	@ (8009840 <TIM_OC3_SetConfig+0x110>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d003      	beq.n	80097a2 <TIM_OC3_SetConfig+0x72>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	4a29      	ldr	r2, [pc, #164]	@ (8009844 <TIM_OC3_SetConfig+0x114>)
 800979e:	4293      	cmp	r3, r2
 80097a0:	d10d      	bne.n	80097be <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	68db      	ldr	r3, [r3, #12]
 80097ae:	021b      	lsls	r3, r3, #8
 80097b0:	697a      	ldr	r2, [r7, #20]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80097bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	4a1e      	ldr	r2, [pc, #120]	@ (800983c <TIM_OC3_SetConfig+0x10c>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d013      	beq.n	80097ee <TIM_OC3_SetConfig+0xbe>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	4a1d      	ldr	r2, [pc, #116]	@ (8009840 <TIM_OC3_SetConfig+0x110>)
 80097ca:	4293      	cmp	r3, r2
 80097cc:	d00f      	beq.n	80097ee <TIM_OC3_SetConfig+0xbe>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009848 <TIM_OC3_SetConfig+0x118>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d00b      	beq.n	80097ee <TIM_OC3_SetConfig+0xbe>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	4a1c      	ldr	r2, [pc, #112]	@ (800984c <TIM_OC3_SetConfig+0x11c>)
 80097da:	4293      	cmp	r3, r2
 80097dc:	d007      	beq.n	80097ee <TIM_OC3_SetConfig+0xbe>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009850 <TIM_OC3_SetConfig+0x120>)
 80097e2:	4293      	cmp	r3, r2
 80097e4:	d003      	beq.n	80097ee <TIM_OC3_SetConfig+0xbe>
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	4a16      	ldr	r2, [pc, #88]	@ (8009844 <TIM_OC3_SetConfig+0x114>)
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d113      	bne.n	8009816 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097f6:	693b      	ldr	r3, [r7, #16]
 80097f8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	695b      	ldr	r3, [r3, #20]
 8009802:	011b      	lsls	r3, r3, #4
 8009804:	693a      	ldr	r2, [r7, #16]
 8009806:	4313      	orrs	r3, r2
 8009808:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	699b      	ldr	r3, [r3, #24]
 800980e:	011b      	lsls	r3, r3, #4
 8009810:	693a      	ldr	r2, [r7, #16]
 8009812:	4313      	orrs	r3, r2
 8009814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	693a      	ldr	r2, [r7, #16]
 800981a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	68fa      	ldr	r2, [r7, #12]
 8009820:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	685a      	ldr	r2, [r3, #4]
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	621a      	str	r2, [r3, #32]
}
 8009830:	bf00      	nop
 8009832:	371c      	adds	r7, #28
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr
 800983c:	40012c00 	.word	0x40012c00
 8009840:	40013400 	.word	0x40013400
 8009844:	40015000 	.word	0x40015000
 8009848:	40014000 	.word	0x40014000
 800984c:	40014400 	.word	0x40014400
 8009850:	40014800 	.word	0x40014800

08009854 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a1b      	ldr	r3, [r3, #32]
 8009862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a1b      	ldr	r3, [r3, #32]
 8009868:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	685b      	ldr	r3, [r3, #4]
 8009874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	69db      	ldr	r3, [r3, #28]
 800987a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009882:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800988e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	021b      	lsls	r3, r3, #8
 8009896:	68fa      	ldr	r2, [r7, #12]
 8009898:	4313      	orrs	r3, r2
 800989a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80098a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	031b      	lsls	r3, r3, #12
 80098aa:	697a      	ldr	r2, [r7, #20]
 80098ac:	4313      	orrs	r3, r2
 80098ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	4a2c      	ldr	r2, [pc, #176]	@ (8009964 <TIM_OC4_SetConfig+0x110>)
 80098b4:	4293      	cmp	r3, r2
 80098b6:	d007      	beq.n	80098c8 <TIM_OC4_SetConfig+0x74>
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	4a2b      	ldr	r2, [pc, #172]	@ (8009968 <TIM_OC4_SetConfig+0x114>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d003      	beq.n	80098c8 <TIM_OC4_SetConfig+0x74>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	4a2a      	ldr	r2, [pc, #168]	@ (800996c <TIM_OC4_SetConfig+0x118>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d10d      	bne.n	80098e4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80098ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80098d0:	683b      	ldr	r3, [r7, #0]
 80098d2:	68db      	ldr	r3, [r3, #12]
 80098d4:	031b      	lsls	r3, r3, #12
 80098d6:	697a      	ldr	r2, [r7, #20]
 80098d8:	4313      	orrs	r3, r2
 80098da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80098e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	4a1f      	ldr	r2, [pc, #124]	@ (8009964 <TIM_OC4_SetConfig+0x110>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d013      	beq.n	8009914 <TIM_OC4_SetConfig+0xc0>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	4a1e      	ldr	r2, [pc, #120]	@ (8009968 <TIM_OC4_SetConfig+0x114>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d00f      	beq.n	8009914 <TIM_OC4_SetConfig+0xc0>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	4a1e      	ldr	r2, [pc, #120]	@ (8009970 <TIM_OC4_SetConfig+0x11c>)
 80098f8:	4293      	cmp	r3, r2
 80098fa:	d00b      	beq.n	8009914 <TIM_OC4_SetConfig+0xc0>
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	4a1d      	ldr	r2, [pc, #116]	@ (8009974 <TIM_OC4_SetConfig+0x120>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d007      	beq.n	8009914 <TIM_OC4_SetConfig+0xc0>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a1c      	ldr	r2, [pc, #112]	@ (8009978 <TIM_OC4_SetConfig+0x124>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d003      	beq.n	8009914 <TIM_OC4_SetConfig+0xc0>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a17      	ldr	r2, [pc, #92]	@ (800996c <TIM_OC4_SetConfig+0x118>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d113      	bne.n	800993c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800991a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800991c:	693b      	ldr	r3, [r7, #16]
 800991e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009922:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	695b      	ldr	r3, [r3, #20]
 8009928:	019b      	lsls	r3, r3, #6
 800992a:	693a      	ldr	r2, [r7, #16]
 800992c:	4313      	orrs	r3, r2
 800992e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	699b      	ldr	r3, [r3, #24]
 8009934:	019b      	lsls	r3, r3, #6
 8009936:	693a      	ldr	r2, [r7, #16]
 8009938:	4313      	orrs	r3, r2
 800993a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	693a      	ldr	r2, [r7, #16]
 8009940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	685a      	ldr	r2, [r3, #4]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	697a      	ldr	r2, [r7, #20]
 8009954:	621a      	str	r2, [r3, #32]
}
 8009956:	bf00      	nop
 8009958:	371c      	adds	r7, #28
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
 8009962:	bf00      	nop
 8009964:	40012c00 	.word	0x40012c00
 8009968:	40013400 	.word	0x40013400
 800996c:	40015000 	.word	0x40015000
 8009970:	40014000 	.word	0x40014000
 8009974:	40014400 	.word	0x40014400
 8009978:	40014800 	.word	0x40014800

0800997c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800997c:	b480      	push	{r7}
 800997e:	b087      	sub	sp, #28
 8009980:	af00      	add	r7, sp, #0
 8009982:	6078      	str	r0, [r7, #4]
 8009984:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	6a1b      	ldr	r3, [r3, #32]
 800998a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6a1b      	ldr	r3, [r3, #32]
 8009990:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80099aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80099ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	4313      	orrs	r3, r2
 80099b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099ba:	693b      	ldr	r3, [r7, #16]
 80099bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80099c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	041b      	lsls	r3, r3, #16
 80099c8:	693a      	ldr	r2, [r7, #16]
 80099ca:	4313      	orrs	r3, r2
 80099cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a19      	ldr	r2, [pc, #100]	@ (8009a38 <TIM_OC5_SetConfig+0xbc>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d013      	beq.n	80099fe <TIM_OC5_SetConfig+0x82>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	4a18      	ldr	r2, [pc, #96]	@ (8009a3c <TIM_OC5_SetConfig+0xc0>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d00f      	beq.n	80099fe <TIM_OC5_SetConfig+0x82>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	4a17      	ldr	r2, [pc, #92]	@ (8009a40 <TIM_OC5_SetConfig+0xc4>)
 80099e2:	4293      	cmp	r3, r2
 80099e4:	d00b      	beq.n	80099fe <TIM_OC5_SetConfig+0x82>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	4a16      	ldr	r2, [pc, #88]	@ (8009a44 <TIM_OC5_SetConfig+0xc8>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d007      	beq.n	80099fe <TIM_OC5_SetConfig+0x82>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	4a15      	ldr	r2, [pc, #84]	@ (8009a48 <TIM_OC5_SetConfig+0xcc>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d003      	beq.n	80099fe <TIM_OC5_SetConfig+0x82>
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	4a14      	ldr	r2, [pc, #80]	@ (8009a4c <TIM_OC5_SetConfig+0xd0>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d109      	bne.n	8009a12 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a04:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	695b      	ldr	r3, [r3, #20]
 8009a0a:	021b      	lsls	r3, r3, #8
 8009a0c:	697a      	ldr	r2, [r7, #20]
 8009a0e:	4313      	orrs	r3, r2
 8009a10:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	697a      	ldr	r2, [r7, #20]
 8009a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	68fa      	ldr	r2, [r7, #12]
 8009a1c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	685a      	ldr	r2, [r3, #4]
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	693a      	ldr	r2, [r7, #16]
 8009a2a:	621a      	str	r2, [r3, #32]
}
 8009a2c:	bf00      	nop
 8009a2e:	371c      	adds	r7, #28
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr
 8009a38:	40012c00 	.word	0x40012c00
 8009a3c:	40013400 	.word	0x40013400
 8009a40:	40014000 	.word	0x40014000
 8009a44:	40014400 	.word	0x40014400
 8009a48:	40014800 	.word	0x40014800
 8009a4c:	40015000 	.word	0x40015000

08009a50 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b087      	sub	sp, #28
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	6a1b      	ldr	r3, [r3, #32]
 8009a5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a1b      	ldr	r3, [r3, #32]
 8009a64:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009a82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	021b      	lsls	r3, r3, #8
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a90:	693b      	ldr	r3, [r7, #16]
 8009a92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009a96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	051b      	lsls	r3, r3, #20
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	4a1a      	ldr	r2, [pc, #104]	@ (8009b10 <TIM_OC6_SetConfig+0xc0>)
 8009aa8:	4293      	cmp	r3, r2
 8009aaa:	d013      	beq.n	8009ad4 <TIM_OC6_SetConfig+0x84>
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	4a19      	ldr	r2, [pc, #100]	@ (8009b14 <TIM_OC6_SetConfig+0xc4>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d00f      	beq.n	8009ad4 <TIM_OC6_SetConfig+0x84>
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	4a18      	ldr	r2, [pc, #96]	@ (8009b18 <TIM_OC6_SetConfig+0xc8>)
 8009ab8:	4293      	cmp	r3, r2
 8009aba:	d00b      	beq.n	8009ad4 <TIM_OC6_SetConfig+0x84>
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	4a17      	ldr	r2, [pc, #92]	@ (8009b1c <TIM_OC6_SetConfig+0xcc>)
 8009ac0:	4293      	cmp	r3, r2
 8009ac2:	d007      	beq.n	8009ad4 <TIM_OC6_SetConfig+0x84>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	4a16      	ldr	r2, [pc, #88]	@ (8009b20 <TIM_OC6_SetConfig+0xd0>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d003      	beq.n	8009ad4 <TIM_OC6_SetConfig+0x84>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	4a15      	ldr	r2, [pc, #84]	@ (8009b24 <TIM_OC6_SetConfig+0xd4>)
 8009ad0:	4293      	cmp	r3, r2
 8009ad2:	d109      	bne.n	8009ae8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009ada:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	695b      	ldr	r3, [r3, #20]
 8009ae0:	029b      	lsls	r3, r3, #10
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	4313      	orrs	r3, r2
 8009ae6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	697a      	ldr	r2, [r7, #20]
 8009aec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	68fa      	ldr	r2, [r7, #12]
 8009af2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	685a      	ldr	r2, [r3, #4]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	693a      	ldr	r2, [r7, #16]
 8009b00:	621a      	str	r2, [r3, #32]
}
 8009b02:	bf00      	nop
 8009b04:	371c      	adds	r7, #28
 8009b06:	46bd      	mov	sp, r7
 8009b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0c:	4770      	bx	lr
 8009b0e:	bf00      	nop
 8009b10:	40012c00 	.word	0x40012c00
 8009b14:	40013400 	.word	0x40013400
 8009b18:	40014000 	.word	0x40014000
 8009b1c:	40014400 	.word	0x40014400
 8009b20:	40014800 	.word	0x40014800
 8009b24:	40015000 	.word	0x40015000

08009b28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b087      	sub	sp, #28
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	60f8      	str	r0, [r7, #12]
 8009b30:	60b9      	str	r1, [r7, #8]
 8009b32:	607a      	str	r2, [r7, #4]
 8009b34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	6a1b      	ldr	r3, [r3, #32]
 8009b3a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	6a1b      	ldr	r3, [r3, #32]
 8009b40:	f023 0201 	bic.w	r2, r3, #1
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	699b      	ldr	r3, [r3, #24]
 8009b4c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	4a28      	ldr	r2, [pc, #160]	@ (8009bf4 <TIM_TI1_SetConfig+0xcc>)
 8009b52:	4293      	cmp	r3, r2
 8009b54:	d01b      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009b5c:	d017      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	4a25      	ldr	r2, [pc, #148]	@ (8009bf8 <TIM_TI1_SetConfig+0xd0>)
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d013      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	4a24      	ldr	r2, [pc, #144]	@ (8009bfc <TIM_TI1_SetConfig+0xd4>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d00f      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	4a23      	ldr	r2, [pc, #140]	@ (8009c00 <TIM_TI1_SetConfig+0xd8>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d00b      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	4a22      	ldr	r2, [pc, #136]	@ (8009c04 <TIM_TI1_SetConfig+0xdc>)
 8009b7a:	4293      	cmp	r3, r2
 8009b7c:	d007      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	4a21      	ldr	r2, [pc, #132]	@ (8009c08 <TIM_TI1_SetConfig+0xe0>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d003      	beq.n	8009b8e <TIM_TI1_SetConfig+0x66>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	4a20      	ldr	r2, [pc, #128]	@ (8009c0c <TIM_TI1_SetConfig+0xe4>)
 8009b8a:	4293      	cmp	r3, r2
 8009b8c:	d101      	bne.n	8009b92 <TIM_TI1_SetConfig+0x6a>
 8009b8e:	2301      	movs	r3, #1
 8009b90:	e000      	b.n	8009b94 <TIM_TI1_SetConfig+0x6c>
 8009b92:	2300      	movs	r3, #0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d008      	beq.n	8009baa <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	f023 0303 	bic.w	r3, r3, #3
 8009b9e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009ba0:	697a      	ldr	r2, [r7, #20]
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	617b      	str	r3, [r7, #20]
 8009ba8:	e003      	b.n	8009bb2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	f043 0301 	orr.w	r3, r3, #1
 8009bb0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009bb8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	011b      	lsls	r3, r3, #4
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	697a      	ldr	r2, [r7, #20]
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	f023 030a 	bic.w	r3, r3, #10
 8009bcc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	f003 030a 	and.w	r3, r3, #10
 8009bd4:	693a      	ldr	r2, [r7, #16]
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	697a      	ldr	r2, [r7, #20]
 8009bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	621a      	str	r2, [r3, #32]
}
 8009be6:	bf00      	nop
 8009be8:	371c      	adds	r7, #28
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	40012c00 	.word	0x40012c00
 8009bf8:	40000400 	.word	0x40000400
 8009bfc:	40000800 	.word	0x40000800
 8009c00:	40000c00 	.word	0x40000c00
 8009c04:	40013400 	.word	0x40013400
 8009c08:	40014000 	.word	0x40014000
 8009c0c:	40015000 	.word	0x40015000

08009c10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009c10:	b480      	push	{r7}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6a1b      	ldr	r3, [r3, #32]
 8009c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6a1b      	ldr	r3, [r3, #32]
 8009c26:	f023 0201 	bic.w	r2, r3, #1
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	699b      	ldr	r3, [r3, #24]
 8009c32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	011b      	lsls	r3, r3, #4
 8009c40:	693a      	ldr	r2, [r7, #16]
 8009c42:	4313      	orrs	r3, r2
 8009c44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	f023 030a 	bic.w	r3, r3, #10
 8009c4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009c4e:	697a      	ldr	r2, [r7, #20]
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	4313      	orrs	r3, r2
 8009c54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	693a      	ldr	r2, [r7, #16]
 8009c5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	697a      	ldr	r2, [r7, #20]
 8009c60:	621a      	str	r2, [r3, #32]
}
 8009c62:	bf00      	nop
 8009c64:	371c      	adds	r7, #28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6c:	4770      	bx	lr

08009c6e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b087      	sub	sp, #28
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	60f8      	str	r0, [r7, #12]
 8009c76:	60b9      	str	r1, [r7, #8]
 8009c78:	607a      	str	r2, [r7, #4]
 8009c7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	6a1b      	ldr	r3, [r3, #32]
 8009c80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	6a1b      	ldr	r3, [r3, #32]
 8009c86:	f023 0210 	bic.w	r2, r3, #16
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	699b      	ldr	r3, [r3, #24]
 8009c92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8009c94:	693b      	ldr	r3, [r7, #16]
 8009c96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	021b      	lsls	r3, r3, #8
 8009ca0:	693a      	ldr	r2, [r7, #16]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009ca6:	693b      	ldr	r3, [r7, #16]
 8009ca8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009cac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	031b      	lsls	r3, r3, #12
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	693a      	ldr	r2, [r7, #16]
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009cc0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	011b      	lsls	r3, r3, #4
 8009cc6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8009cca:	697a      	ldr	r2, [r7, #20]
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	693a      	ldr	r2, [r7, #16]
 8009cd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	697a      	ldr	r2, [r7, #20]
 8009cda:	621a      	str	r2, [r3, #32]
}
 8009cdc:	bf00      	nop
 8009cde:	371c      	adds	r7, #28
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce6:	4770      	bx	lr

08009ce8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ce8:	b480      	push	{r7}
 8009cea:	b087      	sub	sp, #28
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	6a1b      	ldr	r3, [r3, #32]
 8009cf8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6a1b      	ldr	r3, [r3, #32]
 8009cfe:	f023 0210 	bic.w	r2, r3, #16
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	699b      	ldr	r3, [r3, #24]
 8009d0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009d0c:	693b      	ldr	r3, [r7, #16]
 8009d0e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009d12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	031b      	lsls	r3, r3, #12
 8009d18:	693a      	ldr	r2, [r7, #16]
 8009d1a:	4313      	orrs	r3, r2
 8009d1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8009d24:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	011b      	lsls	r3, r3, #4
 8009d2a:	697a      	ldr	r2, [r7, #20]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	693a      	ldr	r2, [r7, #16]
 8009d34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	697a      	ldr	r2, [r7, #20]
 8009d3a:	621a      	str	r2, [r3, #32]
}
 8009d3c:	bf00      	nop
 8009d3e:	371c      	adds	r7, #28
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr

08009d48 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b087      	sub	sp, #28
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	60f8      	str	r0, [r7, #12]
 8009d50:	60b9      	str	r1, [r7, #8]
 8009d52:	607a      	str	r2, [r7, #4]
 8009d54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	6a1b      	ldr	r3, [r3, #32]
 8009d5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a1b      	ldr	r3, [r3, #32]
 8009d60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	69db      	ldr	r3, [r3, #28]
 8009d6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8009d6e:	693b      	ldr	r3, [r7, #16]
 8009d70:	f023 0303 	bic.w	r3, r3, #3
 8009d74:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8009d76:	693a      	ldr	r2, [r7, #16]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009d84:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	011b      	lsls	r3, r3, #4
 8009d8a:	b2db      	uxtb	r3, r3
 8009d8c:	693a      	ldr	r2, [r7, #16]
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8009d92:	697b      	ldr	r3, [r7, #20]
 8009d94:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8009d98:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8009d9a:	68bb      	ldr	r3, [r7, #8]
 8009d9c:	021b      	lsls	r3, r3, #8
 8009d9e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8009da2:	697a      	ldr	r2, [r7, #20]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	693a      	ldr	r2, [r7, #16]
 8009dac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	697a      	ldr	r2, [r7, #20]
 8009db2:	621a      	str	r2, [r3, #32]
}
 8009db4:	bf00      	nop
 8009db6:	371c      	adds	r7, #28
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b087      	sub	sp, #28
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
 8009dcc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	6a1b      	ldr	r3, [r3, #32]
 8009dd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	6a1b      	ldr	r3, [r3, #32]
 8009dd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	69db      	ldr	r3, [r3, #28]
 8009de4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009dec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	021b      	lsls	r3, r3, #8
 8009df2:	693a      	ldr	r2, [r7, #16]
 8009df4:	4313      	orrs	r3, r2
 8009df6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009dfe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	031b      	lsls	r3, r3, #12
 8009e04:	b29b      	uxth	r3, r3
 8009e06:	693a      	ldr	r2, [r7, #16]
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8009e12:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8009e14:	68bb      	ldr	r3, [r7, #8]
 8009e16:	031b      	lsls	r3, r3, #12
 8009e18:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8009e1c:	697a      	ldr	r2, [r7, #20]
 8009e1e:	4313      	orrs	r3, r2
 8009e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	693a      	ldr	r2, [r7, #16]
 8009e26:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	697a      	ldr	r2, [r7, #20]
 8009e2c:	621a      	str	r2, [r3, #32]
}
 8009e2e:	bf00      	nop
 8009e30:	371c      	adds	r7, #28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr

08009e3a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009e3a:	b480      	push	{r7}
 8009e3c:	b085      	sub	sp, #20
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	689b      	ldr	r3, [r3, #8]
 8009e48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8009e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009e54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009e56:	683a      	ldr	r2, [r7, #0]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	4313      	orrs	r3, r2
 8009e5c:	f043 0307 	orr.w	r3, r3, #7
 8009e60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	68fa      	ldr	r2, [r7, #12]
 8009e66:	609a      	str	r2, [r3, #8]
}
 8009e68:	bf00      	nop
 8009e6a:	3714      	adds	r7, #20
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e72:	4770      	bx	lr

08009e74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009e74:	b480      	push	{r7}
 8009e76:	b087      	sub	sp, #28
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	60f8      	str	r0, [r7, #12]
 8009e7c:	60b9      	str	r1, [r7, #8]
 8009e7e:	607a      	str	r2, [r7, #4]
 8009e80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009e8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	021a      	lsls	r2, r3, #8
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	431a      	orrs	r2, r3
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	697a      	ldr	r2, [r7, #20]
 8009e9e:	4313      	orrs	r3, r2
 8009ea0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	697a      	ldr	r2, [r7, #20]
 8009ea6:	609a      	str	r2, [r3, #8]
}
 8009ea8:	bf00      	nop
 8009eaa:	371c      	adds	r7, #28
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b087      	sub	sp, #28
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	60b9      	str	r1, [r7, #8]
 8009ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	f003 031f 	and.w	r3, r3, #31
 8009ec6:	2201      	movs	r2, #1
 8009ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8009ecc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	6a1a      	ldr	r2, [r3, #32]
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	43db      	mvns	r3, r3
 8009ed6:	401a      	ands	r2, r3
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	6a1a      	ldr	r2, [r3, #32]
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	f003 031f 	and.w	r3, r3, #31
 8009ee6:	6879      	ldr	r1, [r7, #4]
 8009ee8:	fa01 f303 	lsl.w	r3, r1, r3
 8009eec:	431a      	orrs	r2, r3
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	621a      	str	r2, [r3, #32]
}
 8009ef2:	bf00      	nop
 8009ef4:	371c      	adds	r7, #28
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr
	...

08009f00 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b084      	sub	sp, #16
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d109      	bne.n	8009f24 <HAL_TIMEx_PWMN_Start+0x24>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	bf14      	ite	ne
 8009f1c:	2301      	movne	r3, #1
 8009f1e:	2300      	moveq	r3, #0
 8009f20:	b2db      	uxtb	r3, r3
 8009f22:	e022      	b.n	8009f6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	2b04      	cmp	r3, #4
 8009f28:	d109      	bne.n	8009f3e <HAL_TIMEx_PWMN_Start+0x3e>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f30:	b2db      	uxtb	r3, r3
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	bf14      	ite	ne
 8009f36:	2301      	movne	r3, #1
 8009f38:	2300      	moveq	r3, #0
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	e015      	b.n	8009f6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	2b08      	cmp	r3, #8
 8009f42:	d109      	bne.n	8009f58 <HAL_TIMEx_PWMN_Start+0x58>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	2b01      	cmp	r3, #1
 8009f4e:	bf14      	ite	ne
 8009f50:	2301      	movne	r3, #1
 8009f52:	2300      	moveq	r3, #0
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	e008      	b.n	8009f6a <HAL_TIMEx_PWMN_Start+0x6a>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	bf14      	ite	ne
 8009f64:	2301      	movne	r3, #1
 8009f66:	2300      	moveq	r3, #0
 8009f68:	b2db      	uxtb	r3, r3
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d001      	beq.n	8009f72 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8009f6e:	2301      	movs	r3, #1
 8009f70:	e073      	b.n	800a05a <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f72:	683b      	ldr	r3, [r7, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d104      	bne.n	8009f82 <HAL_TIMEx_PWMN_Start+0x82>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2202      	movs	r2, #2
 8009f7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f80:	e013      	b.n	8009faa <HAL_TIMEx_PWMN_Start+0xaa>
 8009f82:	683b      	ldr	r3, [r7, #0]
 8009f84:	2b04      	cmp	r3, #4
 8009f86:	d104      	bne.n	8009f92 <HAL_TIMEx_PWMN_Start+0x92>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f90:	e00b      	b.n	8009faa <HAL_TIMEx_PWMN_Start+0xaa>
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	2b08      	cmp	r3, #8
 8009f96:	d104      	bne.n	8009fa2 <HAL_TIMEx_PWMN_Start+0xa2>
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2202      	movs	r2, #2
 8009f9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009fa0:	e003      	b.n	8009faa <HAL_TIMEx_PWMN_Start+0xaa>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2202      	movs	r2, #2
 8009fa6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	2204      	movs	r2, #4
 8009fb0:	6839      	ldr	r1, [r7, #0]
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 fa34 	bl	800a420 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009fc6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a25      	ldr	r2, [pc, #148]	@ (800a064 <HAL_TIMEx_PWMN_Start+0x164>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d022      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fda:	d01d      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a21      	ldr	r2, [pc, #132]	@ (800a068 <HAL_TIMEx_PWMN_Start+0x168>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d018      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	4a20      	ldr	r2, [pc, #128]	@ (800a06c <HAL_TIMEx_PWMN_Start+0x16c>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d013      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4a1e      	ldr	r2, [pc, #120]	@ (800a070 <HAL_TIMEx_PWMN_Start+0x170>)
 8009ff6:	4293      	cmp	r3, r2
 8009ff8:	d00e      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	4a1d      	ldr	r2, [pc, #116]	@ (800a074 <HAL_TIMEx_PWMN_Start+0x174>)
 800a000:	4293      	cmp	r3, r2
 800a002:	d009      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	4a1b      	ldr	r2, [pc, #108]	@ (800a078 <HAL_TIMEx_PWMN_Start+0x178>)
 800a00a:	4293      	cmp	r3, r2
 800a00c:	d004      	beq.n	800a018 <HAL_TIMEx_PWMN_Start+0x118>
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	4a1a      	ldr	r2, [pc, #104]	@ (800a07c <HAL_TIMEx_PWMN_Start+0x17c>)
 800a014:	4293      	cmp	r3, r2
 800a016:	d115      	bne.n	800a044 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	689a      	ldr	r2, [r3, #8]
 800a01e:	4b18      	ldr	r3, [pc, #96]	@ (800a080 <HAL_TIMEx_PWMN_Start+0x180>)
 800a020:	4013      	ands	r3, r2
 800a022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	2b06      	cmp	r3, #6
 800a028:	d015      	beq.n	800a056 <HAL_TIMEx_PWMN_Start+0x156>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a030:	d011      	beq.n	800a056 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681a      	ldr	r2, [r3, #0]
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	f042 0201 	orr.w	r2, r2, #1
 800a040:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a042:	e008      	b.n	800a056 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	f042 0201 	orr.w	r2, r2, #1
 800a052:	601a      	str	r2, [r3, #0]
 800a054:	e000      	b.n	800a058 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a056:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3710      	adds	r7, #16
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	40012c00 	.word	0x40012c00
 800a068:	40000400 	.word	0x40000400
 800a06c:	40000800 	.word	0x40000800
 800a070:	40000c00 	.word	0x40000c00
 800a074:	40013400 	.word	0x40013400
 800a078:	40014000 	.word	0x40014000
 800a07c:	40015000 	.word	0x40015000
 800a080:	00010007 	.word	0x00010007

0800a084 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b082      	sub	sp, #8
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
 800a08c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2200      	movs	r2, #0
 800a094:	6839      	ldr	r1, [r7, #0]
 800a096:	4618      	mov	r0, r3
 800a098:	f000 f9c2 	bl	800a420 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	6a1a      	ldr	r2, [r3, #32]
 800a0a2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a0a6:	4013      	ands	r3, r2
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d10f      	bne.n	800a0cc <HAL_TIMEx_PWMN_Stop+0x48>
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	6a1a      	ldr	r2, [r3, #32]
 800a0b2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a0b6:	4013      	ands	r3, r2
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d107      	bne.n	800a0cc <HAL_TIMEx_PWMN_Stop+0x48>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a0ca:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	6a1a      	ldr	r2, [r3, #32]
 800a0d2:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a0d6:	4013      	ands	r3, r2
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d10f      	bne.n	800a0fc <HAL_TIMEx_PWMN_Stop+0x78>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	6a1a      	ldr	r2, [r3, #32]
 800a0e2:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a0e6:	4013      	ands	r3, r2
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d107      	bne.n	800a0fc <HAL_TIMEx_PWMN_Stop+0x78>
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f022 0201 	bic.w	r2, r2, #1
 800a0fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d104      	bne.n	800a10c <HAL_TIMEx_PWMN_Stop+0x88>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2201      	movs	r2, #1
 800a106:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a10a:	e013      	b.n	800a134 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	2b04      	cmp	r3, #4
 800a110:	d104      	bne.n	800a11c <HAL_TIMEx_PWMN_Stop+0x98>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2201      	movs	r2, #1
 800a116:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a11a:	e00b      	b.n	800a134 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	2b08      	cmp	r3, #8
 800a120:	d104      	bne.n	800a12c <HAL_TIMEx_PWMN_Stop+0xa8>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2201      	movs	r2, #1
 800a126:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a12a:	e003      	b.n	800a134 <HAL_TIMEx_PWMN_Stop+0xb0>
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2201      	movs	r2, #1
 800a130:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Return function status */
  return HAL_OK;
 800a134:	2300      	movs	r3, #0
}
 800a136:	4618      	mov	r0, r3
 800a138:	3708      	adds	r7, #8
 800a13a:	46bd      	mov	sp, r7
 800a13c:	bd80      	pop	{r7, pc}
	...

0800a140 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a140:	b480      	push	{r7}
 800a142:	b085      	sub	sp, #20
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a150:	2b01      	cmp	r3, #1
 800a152:	d101      	bne.n	800a158 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a154:	2302      	movs	r3, #2
 800a156:	e074      	b.n	800a242 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	2201      	movs	r2, #1
 800a15c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2202      	movs	r2, #2
 800a164:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	685b      	ldr	r3, [r3, #4]
 800a16e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4a34      	ldr	r2, [pc, #208]	@ (800a250 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d009      	beq.n	800a196 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	4a33      	ldr	r2, [pc, #204]	@ (800a254 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d004      	beq.n	800a196 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	4a31      	ldr	r2, [pc, #196]	@ (800a258 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a192:	4293      	cmp	r3, r2
 800a194:	d108      	bne.n	800a1a8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a19c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	685b      	ldr	r3, [r3, #4]
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800a1ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	68fa      	ldr	r2, [r7, #12]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	68fa      	ldr	r2, [r7, #12]
 800a1c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	4a21      	ldr	r2, [pc, #132]	@ (800a250 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a1cc:	4293      	cmp	r3, r2
 800a1ce:	d022      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1d8:	d01d      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a1f      	ldr	r2, [pc, #124]	@ (800a25c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800a1e0:	4293      	cmp	r3, r2
 800a1e2:	d018      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4a1d      	ldr	r2, [pc, #116]	@ (800a260 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d013      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4a1c      	ldr	r2, [pc, #112]	@ (800a264 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800a1f4:	4293      	cmp	r3, r2
 800a1f6:	d00e      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	4a15      	ldr	r2, [pc, #84]	@ (800a254 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a1fe:	4293      	cmp	r3, r2
 800a200:	d009      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	4a18      	ldr	r2, [pc, #96]	@ (800a268 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d004      	beq.n	800a216 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	4a11      	ldr	r2, [pc, #68]	@ (800a258 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a212:	4293      	cmp	r3, r2
 800a214:	d10c      	bne.n	800a230 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a21c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	68ba      	ldr	r2, [r7, #8]
 800a224:	4313      	orrs	r3, r2
 800a226:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	68ba      	ldr	r2, [r7, #8]
 800a22e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2201      	movs	r2, #1
 800a234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2200      	movs	r2, #0
 800a23c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a240:	2300      	movs	r3, #0
}
 800a242:	4618      	mov	r0, r3
 800a244:	3714      	adds	r7, #20
 800a246:	46bd      	mov	sp, r7
 800a248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a24c:	4770      	bx	lr
 800a24e:	bf00      	nop
 800a250:	40012c00 	.word	0x40012c00
 800a254:	40013400 	.word	0x40013400
 800a258:	40015000 	.word	0x40015000
 800a25c:	40000400 	.word	0x40000400
 800a260:	40000800 	.word	0x40000800
 800a264:	40000c00 	.word	0x40000c00
 800a268:	40014000 	.word	0x40014000

0800a26c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a276:	2300      	movs	r3, #0
 800a278:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a280:	2b01      	cmp	r3, #1
 800a282:	d101      	bne.n	800a288 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a284:	2302      	movs	r3, #2
 800a286:	e078      	b.n	800a37a <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800a296:	683b      	ldr	r3, [r7, #0]
 800a298:	68db      	ldr	r3, [r3, #12]
 800a29a:	4313      	orrs	r3, r2
 800a29c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	689b      	ldr	r3, [r3, #8]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	4313      	orrs	r3, r2
 800a2b8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	4313      	orrs	r3, r2
 800a2c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	691b      	ldr	r3, [r3, #16]
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	695b      	ldr	r3, [r3, #20]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2ee:	4313      	orrs	r3, r2
 800a2f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	699b      	ldr	r3, [r3, #24]
 800a2fc:	041b      	lsls	r3, r3, #16
 800a2fe:	4313      	orrs	r3, r2
 800a300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	69db      	ldr	r3, [r3, #28]
 800a30c:	4313      	orrs	r3, r2
 800a30e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a1c      	ldr	r2, [pc, #112]	@ (800a388 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d009      	beq.n	800a32e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	4a1b      	ldr	r2, [pc, #108]	@ (800a38c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800a320:	4293      	cmp	r3, r2
 800a322:	d004      	beq.n	800a32e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a19      	ldr	r2, [pc, #100]	@ (800a390 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d11c      	bne.n	800a368 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a338:	051b      	lsls	r3, r3, #20
 800a33a:	4313      	orrs	r3, r2
 800a33c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a344:	683b      	ldr	r3, [r7, #0]
 800a346:	6a1b      	ldr	r3, [r3, #32]
 800a348:	4313      	orrs	r3, r2
 800a34a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a356:	4313      	orrs	r3, r2
 800a358:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a364:	4313      	orrs	r3, r2
 800a366:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2200      	movs	r2, #0
 800a374:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a378:	2300      	movs	r3, #0
}
 800a37a:	4618      	mov	r0, r3
 800a37c:	3714      	adds	r7, #20
 800a37e:	46bd      	mov	sp, r7
 800a380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a384:	4770      	bx	lr
 800a386:	bf00      	nop
 800a388:	40012c00 	.word	0x40012c00
 800a38c:	40013400 	.word	0x40013400
 800a390:	40015000 	.word	0x40015000

0800a394 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a394:	b480      	push	{r7}
 800a396:	b083      	sub	sp, #12
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a39c:	bf00      	nop
 800a39e:	370c      	adds	r7, #12
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a6:	4770      	bx	lr

0800a3a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a3b0:	bf00      	nop
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr

0800a3bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b083      	sub	sp, #12
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a3c4:	bf00      	nop
 800a3c6:	370c      	adds	r7, #12
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr

0800a3d0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800a3d8:	bf00      	nop
 800a3da:	370c      	adds	r7, #12
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800a3ec:	bf00      	nop
 800a3ee:	370c      	adds	r7, #12
 800a3f0:	46bd      	mov	sp, r7
 800a3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f6:	4770      	bx	lr

0800a3f8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	b083      	sub	sp, #12
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800a400:	bf00      	nop
 800a402:	370c      	adds	r7, #12
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr

0800a40c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800a40c:	b480      	push	{r7}
 800a40e:	b083      	sub	sp, #12
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800a414:	bf00      	nop
 800a416:	370c      	adds	r7, #12
 800a418:	46bd      	mov	sp, r7
 800a41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41e:	4770      	bx	lr

0800a420 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800a420:	b480      	push	{r7}
 800a422:	b087      	sub	sp, #28
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800a42c:	68bb      	ldr	r3, [r7, #8]
 800a42e:	f003 030f 	and.w	r3, r3, #15
 800a432:	2204      	movs	r2, #4
 800a434:	fa02 f303 	lsl.w	r3, r2, r3
 800a438:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	6a1a      	ldr	r2, [r3, #32]
 800a43e:	697b      	ldr	r3, [r7, #20]
 800a440:	43db      	mvns	r3, r3
 800a442:	401a      	ands	r2, r3
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6a1a      	ldr	r2, [r3, #32]
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	f003 030f 	and.w	r3, r3, #15
 800a452:	6879      	ldr	r1, [r7, #4]
 800a454:	fa01 f303 	lsl.w	r3, r1, r3
 800a458:	431a      	orrs	r2, r3
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	621a      	str	r2, [r3, #32]
}
 800a45e:	bf00      	nop
 800a460:	371c      	adds	r7, #28
 800a462:	46bd      	mov	sp, r7
 800a464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a468:	4770      	bx	lr

0800a46a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a46a:	b580      	push	{r7, lr}
 800a46c:	b082      	sub	sp, #8
 800a46e:	af00      	add	r7, sp, #0
 800a470:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a478:	2301      	movs	r3, #1
 800a47a:	e042      	b.n	800a502 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a482:	2b00      	cmp	r3, #0
 800a484:	d106      	bne.n	800a494 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	2200      	movs	r2, #0
 800a48a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f7f9 fae0 	bl	8003a54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2224      	movs	r2, #36	@ 0x24
 800a498:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	681a      	ldr	r2, [r3, #0]
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	f022 0201 	bic.w	r2, r2, #1
 800a4aa:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d002      	beq.n	800a4ba <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 ff1d 	bl	800b2f4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fc1e 	bl	800acfc <UART_SetConfig>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	d101      	bne.n	800a4ca <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	e01b      	b.n	800a502 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	685a      	ldr	r2, [r3, #4]
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a4d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	689a      	ldr	r2, [r3, #8]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a4e8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f042 0201 	orr.w	r2, r2, #1
 800a4f8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 ff9c 	bl	800b438 <UART_CheckIdleState>
 800a500:	4603      	mov	r3, r0
}
 800a502:	4618      	mov	r0, r3
 800a504:	3708      	adds	r7, #8
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b08a      	sub	sp, #40	@ 0x28
 800a50e:	af02      	add	r7, sp, #8
 800a510:	60f8      	str	r0, [r7, #12]
 800a512:	60b9      	str	r1, [r7, #8]
 800a514:	603b      	str	r3, [r7, #0]
 800a516:	4613      	mov	r3, r2
 800a518:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a520:	2b20      	cmp	r3, #32
 800a522:	d17b      	bne.n	800a61c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d002      	beq.n	800a530 <HAL_UART_Transmit+0x26>
 800a52a:	88fb      	ldrh	r3, [r7, #6]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d101      	bne.n	800a534 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a530:	2301      	movs	r3, #1
 800a532:	e074      	b.n	800a61e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	2200      	movs	r2, #0
 800a538:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	2221      	movs	r2, #33	@ 0x21
 800a540:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a544:	f7f9 fba4 	bl	8003c90 <HAL_GetTick>
 800a548:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	88fa      	ldrh	r2, [r7, #6]
 800a54e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	88fa      	ldrh	r2, [r7, #6]
 800a556:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a562:	d108      	bne.n	800a576 <HAL_UART_Transmit+0x6c>
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	691b      	ldr	r3, [r3, #16]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d104      	bne.n	800a576 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a56c:	2300      	movs	r3, #0
 800a56e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a570:	68bb      	ldr	r3, [r7, #8]
 800a572:	61bb      	str	r3, [r7, #24]
 800a574:	e003      	b.n	800a57e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a57a:	2300      	movs	r3, #0
 800a57c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a57e:	e030      	b.n	800a5e2 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a580:	683b      	ldr	r3, [r7, #0]
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	2200      	movs	r2, #0
 800a588:	2180      	movs	r1, #128	@ 0x80
 800a58a:	68f8      	ldr	r0, [r7, #12]
 800a58c:	f000 fffe 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800a590:	4603      	mov	r3, r0
 800a592:	2b00      	cmp	r3, #0
 800a594:	d005      	beq.n	800a5a2 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2220      	movs	r2, #32
 800a59a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a59e:	2303      	movs	r3, #3
 800a5a0:	e03d      	b.n	800a61e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a5a2:	69fb      	ldr	r3, [r7, #28]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10b      	bne.n	800a5c0 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a5a8:	69bb      	ldr	r3, [r7, #24]
 800a5aa:	881b      	ldrh	r3, [r3, #0]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a5b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a5b8:	69bb      	ldr	r3, [r7, #24]
 800a5ba:	3302      	adds	r3, #2
 800a5bc:	61bb      	str	r3, [r7, #24]
 800a5be:	e007      	b.n	800a5d0 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a5c0:	69fb      	ldr	r3, [r7, #28]
 800a5c2:	781a      	ldrb	r2, [r3, #0]
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a5ca:	69fb      	ldr	r3, [r7, #28]
 800a5cc:	3301      	adds	r3, #1
 800a5ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a5d6:	b29b      	uxth	r3, r3
 800a5d8:	3b01      	subs	r3, #1
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a5e8:	b29b      	uxth	r3, r3
 800a5ea:	2b00      	cmp	r3, #0
 800a5ec:	d1c8      	bne.n	800a580 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	9300      	str	r3, [sp, #0]
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	2140      	movs	r1, #64	@ 0x40
 800a5f8:	68f8      	ldr	r0, [r7, #12]
 800a5fa:	f000 ffc7 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d005      	beq.n	800a610 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2220      	movs	r2, #32
 800a608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a60c:	2303      	movs	r3, #3
 800a60e:	e006      	b.n	800a61e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	2220      	movs	r2, #32
 800a614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a618:	2300      	movs	r3, #0
 800a61a:	e000      	b.n	800a61e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a61c:	2302      	movs	r3, #2
  }
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3720      	adds	r7, #32
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
	...

0800a628 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b0ba      	sub	sp, #232	@ 0xe8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	69db      	ldr	r3, [r3, #28]
 800a636:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	689b      	ldr	r3, [r3, #8]
 800a64a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a64e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800a652:	f640 030f 	movw	r3, #2063	@ 0x80f
 800a656:	4013      	ands	r3, r2
 800a658:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800a65c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a660:	2b00      	cmp	r3, #0
 800a662:	d11b      	bne.n	800a69c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a668:	f003 0320 	and.w	r3, r3, #32
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d015      	beq.n	800a69c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a674:	f003 0320 	and.w	r3, r3, #32
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d105      	bne.n	800a688 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a67c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a684:	2b00      	cmp	r3, #0
 800a686:	d009      	beq.n	800a69c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	f000 8300 	beq.w	800ac92 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	4798      	blx	r3
      }
      return;
 800a69a:	e2fa      	b.n	800ac92 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a69c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 8123 	beq.w	800a8ec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800a6a6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a6aa:	4b8d      	ldr	r3, [pc, #564]	@ (800a8e0 <HAL_UART_IRQHandler+0x2b8>)
 800a6ac:	4013      	ands	r3, r2
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d106      	bne.n	800a6c0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800a6b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800a6b6:	4b8b      	ldr	r3, [pc, #556]	@ (800a8e4 <HAL_UART_IRQHandler+0x2bc>)
 800a6b8:	4013      	ands	r3, r2
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	f000 8116 	beq.w	800a8ec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a6c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6c4:	f003 0301 	and.w	r3, r3, #1
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d011      	beq.n	800a6f0 <HAL_UART_IRQHandler+0xc8>
 800a6cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a6d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00b      	beq.n	800a6f0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	2201      	movs	r2, #1
 800a6de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a6e6:	f043 0201 	orr.w	r2, r3, #1
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a6f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a6f4:	f003 0302 	and.w	r3, r3, #2
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d011      	beq.n	800a720 <HAL_UART_IRQHandler+0xf8>
 800a6fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a700:	f003 0301 	and.w	r3, r3, #1
 800a704:	2b00      	cmp	r3, #0
 800a706:	d00b      	beq.n	800a720 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2202      	movs	r2, #2
 800a70e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a716:	f043 0204 	orr.w	r2, r3, #4
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a724:	f003 0304 	and.w	r3, r3, #4
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d011      	beq.n	800a750 <HAL_UART_IRQHandler+0x128>
 800a72c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a730:	f003 0301 	and.w	r3, r3, #1
 800a734:	2b00      	cmp	r3, #0
 800a736:	d00b      	beq.n	800a750 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	2204      	movs	r2, #4
 800a73e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a746:	f043 0202 	orr.w	r2, r3, #2
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a754:	f003 0308 	and.w	r3, r3, #8
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d017      	beq.n	800a78c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a75c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a760:	f003 0320 	and.w	r3, r3, #32
 800a764:	2b00      	cmp	r3, #0
 800a766:	d105      	bne.n	800a774 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800a768:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800a76c:	4b5c      	ldr	r3, [pc, #368]	@ (800a8e0 <HAL_UART_IRQHandler+0x2b8>)
 800a76e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800a770:	2b00      	cmp	r3, #0
 800a772:	d00b      	beq.n	800a78c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2208      	movs	r2, #8
 800a77a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a782:	f043 0208 	orr.w	r2, r3, #8
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a78c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a790:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a794:	2b00      	cmp	r3, #0
 800a796:	d012      	beq.n	800a7be <HAL_UART_IRQHandler+0x196>
 800a798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a79c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d00c      	beq.n	800a7be <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a7ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7b4:	f043 0220 	orr.w	r2, r3, #32
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	f000 8266 	beq.w	800ac96 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800a7ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a7ce:	f003 0320 	and.w	r3, r3, #32
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d013      	beq.n	800a7fe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800a7d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a7da:	f003 0320 	and.w	r3, r3, #32
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d105      	bne.n	800a7ee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800a7e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a7e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d007      	beq.n	800a7fe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d003      	beq.n	800a7fe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a804:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a812:	2b40      	cmp	r3, #64	@ 0x40
 800a814:	d005      	beq.n	800a822 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a816:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800a81a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d054      	beq.n	800a8cc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f001 f807 	bl	800b836 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a832:	2b40      	cmp	r3, #64	@ 0x40
 800a834:	d146      	bne.n	800a8c4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	3308      	adds	r3, #8
 800a83c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a840:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a844:	e853 3f00 	ldrex	r3, [r3]
 800a848:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800a84c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a850:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a854:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	3308      	adds	r3, #8
 800a85e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800a862:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800a866:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a86a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800a86e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800a872:	e841 2300 	strex	r3, r2, [r1]
 800a876:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800a87a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d1d9      	bne.n	800a836 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d017      	beq.n	800a8bc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a892:	4a15      	ldr	r2, [pc, #84]	@ (800a8e8 <HAL_UART_IRQHandler+0x2c0>)
 800a894:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a89c:	4618      	mov	r0, r3
 800a89e:	f7fb f827 	bl	80058f0 <HAL_DMA_Abort_IT>
 800a8a2:	4603      	mov	r3, r0
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d019      	beq.n	800a8dc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a8ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a8b6:	4610      	mov	r0, r2
 800a8b8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8ba:	e00f      	b.n	800a8dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 fa13 	bl	800ace8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8c2:	e00b      	b.n	800a8dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 fa0f 	bl	800ace8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8ca:	e007      	b.n	800a8dc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 fa0b 	bl	800ace8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800a8da:	e1dc      	b.n	800ac96 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a8dc:	bf00      	nop
    return;
 800a8de:	e1da      	b.n	800ac96 <HAL_UART_IRQHandler+0x66e>
 800a8e0:	10000001 	.word	0x10000001
 800a8e4:	04000120 	.word	0x04000120
 800a8e8:	0800baed 	.word	0x0800baed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	f040 8170 	bne.w	800abd6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a8f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a8fa:	f003 0310 	and.w	r3, r3, #16
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	f000 8169 	beq.w	800abd6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a908:	f003 0310 	and.w	r3, r3, #16
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 8162 	beq.w	800abd6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	2210      	movs	r2, #16
 800a918:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	689b      	ldr	r3, [r3, #8]
 800a920:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a924:	2b40      	cmp	r3, #64	@ 0x40
 800a926:	f040 80d8 	bne.w	800aada <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	685b      	ldr	r3, [r3, #4]
 800a934:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a938:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	f000 80af 	beq.w	800aaa0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a948:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a94c:	429a      	cmp	r2, r3
 800a94e:	f080 80a7 	bcs.w	800aaa0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800a958:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f003 0320 	and.w	r3, r3, #32
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	f040 8087 	bne.w	800aa7e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a978:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800a97c:	e853 3f00 	ldrex	r3, [r3]
 800a980:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a984:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a98c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	461a      	mov	r2, r3
 800a996:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800a99a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a99e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a9a6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a9aa:	e841 2300 	strex	r3, r2, [r1]
 800a9ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a9b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1da      	bne.n	800a970 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	3308      	adds	r3, #8
 800a9c0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a9c4:	e853 3f00 	ldrex	r3, [r3]
 800a9c8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a9ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9cc:	f023 0301 	bic.w	r3, r3, #1
 800a9d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3308      	adds	r3, #8
 800a9da:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a9de:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a9e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9e4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a9e6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a9ea:	e841 2300 	strex	r3, r2, [r1]
 800a9ee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a9f0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d1e1      	bne.n	800a9ba <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	3308      	adds	r3, #8
 800a9fc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa00:	e853 3f00 	ldrex	r3, [r3]
 800aa04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800aa06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	3308      	adds	r3, #8
 800aa16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800aa1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800aa1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800aa20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800aa22:	e841 2300 	strex	r3, r2, [r1]
 800aa26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800aa28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d1e3      	bne.n	800a9f6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2220      	movs	r2, #32
 800aa32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aa44:	e853 3f00 	ldrex	r3, [r3]
 800aa48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aa4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aa4c:	f023 0310 	bic.w	r3, r3, #16
 800aa50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	461a      	mov	r2, r3
 800aa5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aa5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800aa60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aa64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aa66:	e841 2300 	strex	r3, r2, [r1]
 800aa6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aa6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1e4      	bne.n	800aa3c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa78:	4618      	mov	r0, r3
 800aa7a:	f7fa fee0 	bl	800583e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2202      	movs	r2, #2
 800aa82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aa90:	b29b      	uxth	r3, r3
 800aa92:	1ad3      	subs	r3, r2, r3
 800aa94:	b29b      	uxth	r3, r3
 800aa96:	4619      	mov	r1, r3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f7f7 f8df 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800aa9e:	e0fc      	b.n	800ac9a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aaa6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	f040 80f5 	bne.w	800ac9a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	f003 0320 	and.w	r3, r3, #32
 800aabe:	2b20      	cmp	r3, #32
 800aac0:	f040 80eb 	bne.w	800ac9a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2202      	movs	r2, #2
 800aac8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800aad0:	4619      	mov	r1, r3
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f7f7 f8c2 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
      return;
 800aad8:	e0df      	b.n	800ac9a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	f000 80d1 	beq.w	800ac9e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800aafc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	f000 80cc 	beq.w	800ac9e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab0e:	e853 3f00 	ldrex	r3, [r3]
 800ab12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ab14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	461a      	mov	r2, r3
 800ab24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ab28:	647b      	str	r3, [r7, #68]	@ 0x44
 800ab2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ab2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ab30:	e841 2300 	strex	r3, r2, [r1]
 800ab34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ab36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d1e4      	bne.n	800ab06 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	3308      	adds	r3, #8
 800ab42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab46:	e853 3f00 	ldrex	r3, [r3]
 800ab4a:	623b      	str	r3, [r7, #32]
   return(result);
 800ab4c:	6a3b      	ldr	r3, [r7, #32]
 800ab4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ab52:	f023 0301 	bic.w	r3, r3, #1
 800ab56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	3308      	adds	r3, #8
 800ab60:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ab64:	633a      	str	r2, [r7, #48]	@ 0x30
 800ab66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab6c:	e841 2300 	strex	r3, r2, [r1]
 800ab70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d1e1      	bne.n	800ab3c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2220      	movs	r2, #32
 800ab7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2200      	movs	r2, #0
 800ab84:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	e853 3f00 	ldrex	r3, [r3]
 800ab98:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	f023 0310 	bic.w	r3, r3, #16
 800aba0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	461a      	mov	r2, r3
 800abaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800abae:	61fb      	str	r3, [r7, #28]
 800abb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abb2:	69b9      	ldr	r1, [r7, #24]
 800abb4:	69fa      	ldr	r2, [r7, #28]
 800abb6:	e841 2300 	strex	r3, r2, [r1]
 800abba:	617b      	str	r3, [r7, #20]
   return(result);
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d1e4      	bne.n	800ab8c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2202      	movs	r2, #2
 800abc6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800abc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7f7 f844 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800abd4:	e063      	b.n	800ac9e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800abd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800abda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d00e      	beq.n	800ac00 <HAL_UART_IRQHandler+0x5d8>
 800abe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800abe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800abea:	2b00      	cmp	r3, #0
 800abec:	d008      	beq.n	800ac00 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800abf6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 ffb4 	bl	800bb66 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800abfe:	e051      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ac00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d014      	beq.n	800ac36 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ac0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d105      	bne.n	800ac24 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ac18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d008      	beq.n	800ac36 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d03a      	beq.n	800aca2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	4798      	blx	r3
    }
    return;
 800ac34:	e035      	b.n	800aca2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ac36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d009      	beq.n	800ac56 <HAL_UART_IRQHandler+0x62e>
 800ac42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d003      	beq.n	800ac56 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 ff5e 	bl	800bb10 <UART_EndTransmit_IT>
    return;
 800ac54:	e026      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ac56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d009      	beq.n	800ac76 <HAL_UART_IRQHandler+0x64e>
 800ac62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac66:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d003      	beq.n	800ac76 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 ff8d 	bl	800bb8e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac74:	e016      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ac76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d010      	beq.n	800aca4 <HAL_UART_IRQHandler+0x67c>
 800ac82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	da0c      	bge.n	800aca4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 ff75 	bl	800bb7a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ac90:	e008      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac92:	bf00      	nop
 800ac94:	e006      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
    return;
 800ac96:	bf00      	nop
 800ac98:	e004      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac9a:	bf00      	nop
 800ac9c:	e002      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
      return;
 800ac9e:	bf00      	nop
 800aca0:	e000      	b.n	800aca4 <HAL_UART_IRQHandler+0x67c>
    return;
 800aca2:	bf00      	nop
  }
}
 800aca4:	37e8      	adds	r7, #232	@ 0xe8
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop

0800acac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800acac:	b480      	push	{r7}
 800acae:	b083      	sub	sp, #12
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800acb4:	bf00      	nop
 800acb6:	370c      	adds	r7, #12
 800acb8:	46bd      	mov	sp, r7
 800acba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acbe:	4770      	bx	lr

0800acc0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b083      	sub	sp, #12
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800acc8:	bf00      	nop
 800acca:	370c      	adds	r7, #12
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b083      	sub	sp, #12
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800acdc:	bf00      	nop
 800acde:	370c      	adds	r7, #12
 800ace0:	46bd      	mov	sp, r7
 800ace2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace6:	4770      	bx	lr

0800ace8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ace8:	b480      	push	{r7}
 800acea:	b083      	sub	sp, #12
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800acf0:	bf00      	nop
 800acf2:	370c      	adds	r7, #12
 800acf4:	46bd      	mov	sp, r7
 800acf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfa:	4770      	bx	lr

0800acfc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800acfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ad00:	b08c      	sub	sp, #48	@ 0x30
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ad06:	2300      	movs	r3, #0
 800ad08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ad0c:	697b      	ldr	r3, [r7, #20]
 800ad0e:	689a      	ldr	r2, [r3, #8]
 800ad10:	697b      	ldr	r3, [r7, #20]
 800ad12:	691b      	ldr	r3, [r3, #16]
 800ad14:	431a      	orrs	r2, r3
 800ad16:	697b      	ldr	r3, [r7, #20]
 800ad18:	695b      	ldr	r3, [r3, #20]
 800ad1a:	431a      	orrs	r2, r3
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	69db      	ldr	r3, [r3, #28]
 800ad20:	4313      	orrs	r3, r2
 800ad22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681a      	ldr	r2, [r3, #0]
 800ad2a:	4baa      	ldr	r3, [pc, #680]	@ (800afd4 <UART_SetConfig+0x2d8>)
 800ad2c:	4013      	ands	r3, r2
 800ad2e:	697a      	ldr	r2, [r7, #20]
 800ad30:	6812      	ldr	r2, [r2, #0]
 800ad32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad34:	430b      	orrs	r3, r1
 800ad36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	685b      	ldr	r3, [r3, #4]
 800ad3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ad42:	697b      	ldr	r3, [r7, #20]
 800ad44:	68da      	ldr	r2, [r3, #12]
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	430a      	orrs	r2, r1
 800ad4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a9f      	ldr	r2, [pc, #636]	@ (800afd8 <UART_SetConfig+0x2dc>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d004      	beq.n	800ad68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ad5e:	697b      	ldr	r3, [r7, #20]
 800ad60:	6a1b      	ldr	r3, [r3, #32]
 800ad62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad64:	4313      	orrs	r3, r2
 800ad66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ad68:	697b      	ldr	r3, [r7, #20]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ad72:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ad76:	697a      	ldr	r2, [r7, #20]
 800ad78:	6812      	ldr	r2, [r2, #0]
 800ad7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad7c:	430b      	orrs	r3, r1
 800ad7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad86:	f023 010f 	bic.w	r1, r3, #15
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	430a      	orrs	r2, r1
 800ad94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ad96:	697b      	ldr	r3, [r7, #20]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a90      	ldr	r2, [pc, #576]	@ (800afdc <UART_SetConfig+0x2e0>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d125      	bne.n	800adec <UART_SetConfig+0xf0>
 800ada0:	4b8f      	ldr	r3, [pc, #572]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800ada2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ada6:	f003 0303 	and.w	r3, r3, #3
 800adaa:	2b03      	cmp	r3, #3
 800adac:	d81a      	bhi.n	800ade4 <UART_SetConfig+0xe8>
 800adae:	a201      	add	r2, pc, #4	@ (adr r2, 800adb4 <UART_SetConfig+0xb8>)
 800adb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adb4:	0800adc5 	.word	0x0800adc5
 800adb8:	0800add5 	.word	0x0800add5
 800adbc:	0800adcd 	.word	0x0800adcd
 800adc0:	0800addd 	.word	0x0800addd
 800adc4:	2301      	movs	r3, #1
 800adc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adca:	e116      	b.n	800affa <UART_SetConfig+0x2fe>
 800adcc:	2302      	movs	r3, #2
 800adce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800add2:	e112      	b.n	800affa <UART_SetConfig+0x2fe>
 800add4:	2304      	movs	r3, #4
 800add6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adda:	e10e      	b.n	800affa <UART_SetConfig+0x2fe>
 800addc:	2308      	movs	r3, #8
 800adde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ade2:	e10a      	b.n	800affa <UART_SetConfig+0x2fe>
 800ade4:	2310      	movs	r3, #16
 800ade6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800adea:	e106      	b.n	800affa <UART_SetConfig+0x2fe>
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	4a7c      	ldr	r2, [pc, #496]	@ (800afe4 <UART_SetConfig+0x2e8>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d138      	bne.n	800ae68 <UART_SetConfig+0x16c>
 800adf6:	4b7a      	ldr	r3, [pc, #488]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800adf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800adfc:	f003 030c 	and.w	r3, r3, #12
 800ae00:	2b0c      	cmp	r3, #12
 800ae02:	d82d      	bhi.n	800ae60 <UART_SetConfig+0x164>
 800ae04:	a201      	add	r2, pc, #4	@ (adr r2, 800ae0c <UART_SetConfig+0x110>)
 800ae06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae0a:	bf00      	nop
 800ae0c:	0800ae41 	.word	0x0800ae41
 800ae10:	0800ae61 	.word	0x0800ae61
 800ae14:	0800ae61 	.word	0x0800ae61
 800ae18:	0800ae61 	.word	0x0800ae61
 800ae1c:	0800ae51 	.word	0x0800ae51
 800ae20:	0800ae61 	.word	0x0800ae61
 800ae24:	0800ae61 	.word	0x0800ae61
 800ae28:	0800ae61 	.word	0x0800ae61
 800ae2c:	0800ae49 	.word	0x0800ae49
 800ae30:	0800ae61 	.word	0x0800ae61
 800ae34:	0800ae61 	.word	0x0800ae61
 800ae38:	0800ae61 	.word	0x0800ae61
 800ae3c:	0800ae59 	.word	0x0800ae59
 800ae40:	2300      	movs	r3, #0
 800ae42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae46:	e0d8      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae48:	2302      	movs	r3, #2
 800ae4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae4e:	e0d4      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae50:	2304      	movs	r3, #4
 800ae52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae56:	e0d0      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae58:	2308      	movs	r3, #8
 800ae5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae5e:	e0cc      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae60:	2310      	movs	r3, #16
 800ae62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae66:	e0c8      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae68:	697b      	ldr	r3, [r7, #20]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a5e      	ldr	r2, [pc, #376]	@ (800afe8 <UART_SetConfig+0x2ec>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d125      	bne.n	800aebe <UART_SetConfig+0x1c2>
 800ae72:	4b5b      	ldr	r3, [pc, #364]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800ae74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae78:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800ae7c:	2b30      	cmp	r3, #48	@ 0x30
 800ae7e:	d016      	beq.n	800aeae <UART_SetConfig+0x1b2>
 800ae80:	2b30      	cmp	r3, #48	@ 0x30
 800ae82:	d818      	bhi.n	800aeb6 <UART_SetConfig+0x1ba>
 800ae84:	2b20      	cmp	r3, #32
 800ae86:	d00a      	beq.n	800ae9e <UART_SetConfig+0x1a2>
 800ae88:	2b20      	cmp	r3, #32
 800ae8a:	d814      	bhi.n	800aeb6 <UART_SetConfig+0x1ba>
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	d002      	beq.n	800ae96 <UART_SetConfig+0x19a>
 800ae90:	2b10      	cmp	r3, #16
 800ae92:	d008      	beq.n	800aea6 <UART_SetConfig+0x1aa>
 800ae94:	e00f      	b.n	800aeb6 <UART_SetConfig+0x1ba>
 800ae96:	2300      	movs	r3, #0
 800ae98:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ae9c:	e0ad      	b.n	800affa <UART_SetConfig+0x2fe>
 800ae9e:	2302      	movs	r3, #2
 800aea0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aea4:	e0a9      	b.n	800affa <UART_SetConfig+0x2fe>
 800aea6:	2304      	movs	r3, #4
 800aea8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeac:	e0a5      	b.n	800affa <UART_SetConfig+0x2fe>
 800aeae:	2308      	movs	r3, #8
 800aeb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aeb4:	e0a1      	b.n	800affa <UART_SetConfig+0x2fe>
 800aeb6:	2310      	movs	r3, #16
 800aeb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aebc:	e09d      	b.n	800affa <UART_SetConfig+0x2fe>
 800aebe:	697b      	ldr	r3, [r7, #20]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a4a      	ldr	r2, [pc, #296]	@ (800afec <UART_SetConfig+0x2f0>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d125      	bne.n	800af14 <UART_SetConfig+0x218>
 800aec8:	4b45      	ldr	r3, [pc, #276]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800aeca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aece:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800aed2:	2bc0      	cmp	r3, #192	@ 0xc0
 800aed4:	d016      	beq.n	800af04 <UART_SetConfig+0x208>
 800aed6:	2bc0      	cmp	r3, #192	@ 0xc0
 800aed8:	d818      	bhi.n	800af0c <UART_SetConfig+0x210>
 800aeda:	2b80      	cmp	r3, #128	@ 0x80
 800aedc:	d00a      	beq.n	800aef4 <UART_SetConfig+0x1f8>
 800aede:	2b80      	cmp	r3, #128	@ 0x80
 800aee0:	d814      	bhi.n	800af0c <UART_SetConfig+0x210>
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d002      	beq.n	800aeec <UART_SetConfig+0x1f0>
 800aee6:	2b40      	cmp	r3, #64	@ 0x40
 800aee8:	d008      	beq.n	800aefc <UART_SetConfig+0x200>
 800aeea:	e00f      	b.n	800af0c <UART_SetConfig+0x210>
 800aeec:	2300      	movs	r3, #0
 800aeee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aef2:	e082      	b.n	800affa <UART_SetConfig+0x2fe>
 800aef4:	2302      	movs	r3, #2
 800aef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800aefa:	e07e      	b.n	800affa <UART_SetConfig+0x2fe>
 800aefc:	2304      	movs	r3, #4
 800aefe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af02:	e07a      	b.n	800affa <UART_SetConfig+0x2fe>
 800af04:	2308      	movs	r3, #8
 800af06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af0a:	e076      	b.n	800affa <UART_SetConfig+0x2fe>
 800af0c:	2310      	movs	r3, #16
 800af0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af12:	e072      	b.n	800affa <UART_SetConfig+0x2fe>
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a35      	ldr	r2, [pc, #212]	@ (800aff0 <UART_SetConfig+0x2f4>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d12a      	bne.n	800af74 <UART_SetConfig+0x278>
 800af1e:	4b30      	ldr	r3, [pc, #192]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800af20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800af28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af2c:	d01a      	beq.n	800af64 <UART_SetConfig+0x268>
 800af2e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af32:	d81b      	bhi.n	800af6c <UART_SetConfig+0x270>
 800af34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af38:	d00c      	beq.n	800af54 <UART_SetConfig+0x258>
 800af3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af3e:	d815      	bhi.n	800af6c <UART_SetConfig+0x270>
 800af40:	2b00      	cmp	r3, #0
 800af42:	d003      	beq.n	800af4c <UART_SetConfig+0x250>
 800af44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af48:	d008      	beq.n	800af5c <UART_SetConfig+0x260>
 800af4a:	e00f      	b.n	800af6c <UART_SetConfig+0x270>
 800af4c:	2300      	movs	r3, #0
 800af4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af52:	e052      	b.n	800affa <UART_SetConfig+0x2fe>
 800af54:	2302      	movs	r3, #2
 800af56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af5a:	e04e      	b.n	800affa <UART_SetConfig+0x2fe>
 800af5c:	2304      	movs	r3, #4
 800af5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af62:	e04a      	b.n	800affa <UART_SetConfig+0x2fe>
 800af64:	2308      	movs	r3, #8
 800af66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af6a:	e046      	b.n	800affa <UART_SetConfig+0x2fe>
 800af6c:	2310      	movs	r3, #16
 800af6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800af72:	e042      	b.n	800affa <UART_SetConfig+0x2fe>
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a17      	ldr	r2, [pc, #92]	@ (800afd8 <UART_SetConfig+0x2dc>)
 800af7a:	4293      	cmp	r3, r2
 800af7c:	d13a      	bne.n	800aff4 <UART_SetConfig+0x2f8>
 800af7e:	4b18      	ldr	r3, [pc, #96]	@ (800afe0 <UART_SetConfig+0x2e4>)
 800af80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800af88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af8c:	d01a      	beq.n	800afc4 <UART_SetConfig+0x2c8>
 800af8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800af92:	d81b      	bhi.n	800afcc <UART_SetConfig+0x2d0>
 800af94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af98:	d00c      	beq.n	800afb4 <UART_SetConfig+0x2b8>
 800af9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af9e:	d815      	bhi.n	800afcc <UART_SetConfig+0x2d0>
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d003      	beq.n	800afac <UART_SetConfig+0x2b0>
 800afa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800afa8:	d008      	beq.n	800afbc <UART_SetConfig+0x2c0>
 800afaa:	e00f      	b.n	800afcc <UART_SetConfig+0x2d0>
 800afac:	2300      	movs	r3, #0
 800afae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afb2:	e022      	b.n	800affa <UART_SetConfig+0x2fe>
 800afb4:	2302      	movs	r3, #2
 800afb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afba:	e01e      	b.n	800affa <UART_SetConfig+0x2fe>
 800afbc:	2304      	movs	r3, #4
 800afbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afc2:	e01a      	b.n	800affa <UART_SetConfig+0x2fe>
 800afc4:	2308      	movs	r3, #8
 800afc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afca:	e016      	b.n	800affa <UART_SetConfig+0x2fe>
 800afcc:	2310      	movs	r3, #16
 800afce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800afd2:	e012      	b.n	800affa <UART_SetConfig+0x2fe>
 800afd4:	cfff69f3 	.word	0xcfff69f3
 800afd8:	40008000 	.word	0x40008000
 800afdc:	40013800 	.word	0x40013800
 800afe0:	40021000 	.word	0x40021000
 800afe4:	40004400 	.word	0x40004400
 800afe8:	40004800 	.word	0x40004800
 800afec:	40004c00 	.word	0x40004c00
 800aff0:	40005000 	.word	0x40005000
 800aff4:	2310      	movs	r3, #16
 800aff6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800affa:	697b      	ldr	r3, [r7, #20]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4aae      	ldr	r2, [pc, #696]	@ (800b2b8 <UART_SetConfig+0x5bc>)
 800b000:	4293      	cmp	r3, r2
 800b002:	f040 8097 	bne.w	800b134 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b006:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b00a:	2b08      	cmp	r3, #8
 800b00c:	d823      	bhi.n	800b056 <UART_SetConfig+0x35a>
 800b00e:	a201      	add	r2, pc, #4	@ (adr r2, 800b014 <UART_SetConfig+0x318>)
 800b010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b014:	0800b039 	.word	0x0800b039
 800b018:	0800b057 	.word	0x0800b057
 800b01c:	0800b041 	.word	0x0800b041
 800b020:	0800b057 	.word	0x0800b057
 800b024:	0800b047 	.word	0x0800b047
 800b028:	0800b057 	.word	0x0800b057
 800b02c:	0800b057 	.word	0x0800b057
 800b030:	0800b057 	.word	0x0800b057
 800b034:	0800b04f 	.word	0x0800b04f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b038:	f7fc f89c 	bl	8007174 <HAL_RCC_GetPCLK1Freq>
 800b03c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b03e:	e010      	b.n	800b062 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b040:	4b9e      	ldr	r3, [pc, #632]	@ (800b2bc <UART_SetConfig+0x5c0>)
 800b042:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b044:	e00d      	b.n	800b062 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b046:	f7fc f829 	bl	800709c <HAL_RCC_GetSysClockFreq>
 800b04a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b04c:	e009      	b.n	800b062 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b04e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b052:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b054:	e005      	b.n	800b062 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800b056:	2300      	movs	r3, #0
 800b058:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b05a:	2301      	movs	r3, #1
 800b05c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b060:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b064:	2b00      	cmp	r3, #0
 800b066:	f000 8130 	beq.w	800b2ca <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b06e:	4a94      	ldr	r2, [pc, #592]	@ (800b2c0 <UART_SetConfig+0x5c4>)
 800b070:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b074:	461a      	mov	r2, r3
 800b076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b078:	fbb3 f3f2 	udiv	r3, r3, r2
 800b07c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b07e:	697b      	ldr	r3, [r7, #20]
 800b080:	685a      	ldr	r2, [r3, #4]
 800b082:	4613      	mov	r3, r2
 800b084:	005b      	lsls	r3, r3, #1
 800b086:	4413      	add	r3, r2
 800b088:	69ba      	ldr	r2, [r7, #24]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d305      	bcc.n	800b09a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b08e:	697b      	ldr	r3, [r7, #20]
 800b090:	685b      	ldr	r3, [r3, #4]
 800b092:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b094:	69ba      	ldr	r2, [r7, #24]
 800b096:	429a      	cmp	r2, r3
 800b098:	d903      	bls.n	800b0a2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800b09a:	2301      	movs	r3, #1
 800b09c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b0a0:	e113      	b.n	800b2ca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b0a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0a4:	2200      	movs	r2, #0
 800b0a6:	60bb      	str	r3, [r7, #8]
 800b0a8:	60fa      	str	r2, [r7, #12]
 800b0aa:	697b      	ldr	r3, [r7, #20]
 800b0ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ae:	4a84      	ldr	r2, [pc, #528]	@ (800b2c0 <UART_SetConfig+0x5c4>)
 800b0b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	2200      	movs	r2, #0
 800b0b8:	603b      	str	r3, [r7, #0]
 800b0ba:	607a      	str	r2, [r7, #4]
 800b0bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b0c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800b0c4:	f7f5 f8f8 	bl	80002b8 <__aeabi_uldivmod>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	460b      	mov	r3, r1
 800b0cc:	4610      	mov	r0, r2
 800b0ce:	4619      	mov	r1, r3
 800b0d0:	f04f 0200 	mov.w	r2, #0
 800b0d4:	f04f 0300 	mov.w	r3, #0
 800b0d8:	020b      	lsls	r3, r1, #8
 800b0da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800b0de:	0202      	lsls	r2, r0, #8
 800b0e0:	6979      	ldr	r1, [r7, #20]
 800b0e2:	6849      	ldr	r1, [r1, #4]
 800b0e4:	0849      	lsrs	r1, r1, #1
 800b0e6:	2000      	movs	r0, #0
 800b0e8:	460c      	mov	r4, r1
 800b0ea:	4605      	mov	r5, r0
 800b0ec:	eb12 0804 	adds.w	r8, r2, r4
 800b0f0:	eb43 0905 	adc.w	r9, r3, r5
 800b0f4:	697b      	ldr	r3, [r7, #20]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	469a      	mov	sl, r3
 800b0fc:	4693      	mov	fp, r2
 800b0fe:	4652      	mov	r2, sl
 800b100:	465b      	mov	r3, fp
 800b102:	4640      	mov	r0, r8
 800b104:	4649      	mov	r1, r9
 800b106:	f7f5 f8d7 	bl	80002b8 <__aeabi_uldivmod>
 800b10a:	4602      	mov	r2, r0
 800b10c:	460b      	mov	r3, r1
 800b10e:	4613      	mov	r3, r2
 800b110:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b112:	6a3b      	ldr	r3, [r7, #32]
 800b114:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b118:	d308      	bcc.n	800b12c <UART_SetConfig+0x430>
 800b11a:	6a3b      	ldr	r3, [r7, #32]
 800b11c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b120:	d204      	bcs.n	800b12c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	6a3a      	ldr	r2, [r7, #32]
 800b128:	60da      	str	r2, [r3, #12]
 800b12a:	e0ce      	b.n	800b2ca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800b12c:	2301      	movs	r3, #1
 800b12e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b132:	e0ca      	b.n	800b2ca <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b134:	697b      	ldr	r3, [r7, #20]
 800b136:	69db      	ldr	r3, [r3, #28]
 800b138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b13c:	d166      	bne.n	800b20c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800b13e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b142:	2b08      	cmp	r3, #8
 800b144:	d827      	bhi.n	800b196 <UART_SetConfig+0x49a>
 800b146:	a201      	add	r2, pc, #4	@ (adr r2, 800b14c <UART_SetConfig+0x450>)
 800b148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b14c:	0800b171 	.word	0x0800b171
 800b150:	0800b179 	.word	0x0800b179
 800b154:	0800b181 	.word	0x0800b181
 800b158:	0800b197 	.word	0x0800b197
 800b15c:	0800b187 	.word	0x0800b187
 800b160:	0800b197 	.word	0x0800b197
 800b164:	0800b197 	.word	0x0800b197
 800b168:	0800b197 	.word	0x0800b197
 800b16c:	0800b18f 	.word	0x0800b18f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b170:	f7fc f800 	bl	8007174 <HAL_RCC_GetPCLK1Freq>
 800b174:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b176:	e014      	b.n	800b1a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b178:	f7fc f812 	bl	80071a0 <HAL_RCC_GetPCLK2Freq>
 800b17c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b17e:	e010      	b.n	800b1a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b180:	4b4e      	ldr	r3, [pc, #312]	@ (800b2bc <UART_SetConfig+0x5c0>)
 800b182:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b184:	e00d      	b.n	800b1a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b186:	f7fb ff89 	bl	800709c <HAL_RCC_GetSysClockFreq>
 800b18a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b18c:	e009      	b.n	800b1a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b18e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b192:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b194:	e005      	b.n	800b1a2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800b196:	2300      	movs	r3, #0
 800b198:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b19a:	2301      	movs	r3, #1
 800b19c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b1a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b1a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f000 8090 	beq.w	800b2ca <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ae:	4a44      	ldr	r2, [pc, #272]	@ (800b2c0 <UART_SetConfig+0x5c4>)
 800b1b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b1b4:	461a      	mov	r2, r3
 800b1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1b8:	fbb3 f3f2 	udiv	r3, r3, r2
 800b1bc:	005a      	lsls	r2, r3, #1
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	085b      	lsrs	r3, r3, #1
 800b1c4:	441a      	add	r2, r3
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	685b      	ldr	r3, [r3, #4]
 800b1ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800b1ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b1d0:	6a3b      	ldr	r3, [r7, #32]
 800b1d2:	2b0f      	cmp	r3, #15
 800b1d4:	d916      	bls.n	800b204 <UART_SetConfig+0x508>
 800b1d6:	6a3b      	ldr	r3, [r7, #32]
 800b1d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b1dc:	d212      	bcs.n	800b204 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b1de:	6a3b      	ldr	r3, [r7, #32]
 800b1e0:	b29b      	uxth	r3, r3
 800b1e2:	f023 030f 	bic.w	r3, r3, #15
 800b1e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b1e8:	6a3b      	ldr	r3, [r7, #32]
 800b1ea:	085b      	lsrs	r3, r3, #1
 800b1ec:	b29b      	uxth	r3, r3
 800b1ee:	f003 0307 	and.w	r3, r3, #7
 800b1f2:	b29a      	uxth	r2, r3
 800b1f4:	8bfb      	ldrh	r3, [r7, #30]
 800b1f6:	4313      	orrs	r3, r2
 800b1f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	8bfa      	ldrh	r2, [r7, #30]
 800b200:	60da      	str	r2, [r3, #12]
 800b202:	e062      	b.n	800b2ca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800b20a:	e05e      	b.n	800b2ca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b20c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b210:	2b08      	cmp	r3, #8
 800b212:	d828      	bhi.n	800b266 <UART_SetConfig+0x56a>
 800b214:	a201      	add	r2, pc, #4	@ (adr r2, 800b21c <UART_SetConfig+0x520>)
 800b216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b21a:	bf00      	nop
 800b21c:	0800b241 	.word	0x0800b241
 800b220:	0800b249 	.word	0x0800b249
 800b224:	0800b251 	.word	0x0800b251
 800b228:	0800b267 	.word	0x0800b267
 800b22c:	0800b257 	.word	0x0800b257
 800b230:	0800b267 	.word	0x0800b267
 800b234:	0800b267 	.word	0x0800b267
 800b238:	0800b267 	.word	0x0800b267
 800b23c:	0800b25f 	.word	0x0800b25f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b240:	f7fb ff98 	bl	8007174 <HAL_RCC_GetPCLK1Freq>
 800b244:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b246:	e014      	b.n	800b272 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b248:	f7fb ffaa 	bl	80071a0 <HAL_RCC_GetPCLK2Freq>
 800b24c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b24e:	e010      	b.n	800b272 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b250:	4b1a      	ldr	r3, [pc, #104]	@ (800b2bc <UART_SetConfig+0x5c0>)
 800b252:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b254:	e00d      	b.n	800b272 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b256:	f7fb ff21 	bl	800709c <HAL_RCC_GetSysClockFreq>
 800b25a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800b25c:	e009      	b.n	800b272 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b25e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b262:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800b264:	e005      	b.n	800b272 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800b266:	2300      	movs	r3, #0
 800b268:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800b270:	bf00      	nop
    }

    if (pclk != 0U)
 800b272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b274:	2b00      	cmp	r3, #0
 800b276:	d028      	beq.n	800b2ca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b27c:	4a10      	ldr	r2, [pc, #64]	@ (800b2c0 <UART_SetConfig+0x5c4>)
 800b27e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b282:	461a      	mov	r2, r3
 800b284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b286:	fbb3 f2f2 	udiv	r2, r3, r2
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	085b      	lsrs	r3, r3, #1
 800b290:	441a      	add	r2, r3
 800b292:	697b      	ldr	r3, [r7, #20]
 800b294:	685b      	ldr	r3, [r3, #4]
 800b296:	fbb2 f3f3 	udiv	r3, r2, r3
 800b29a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b29c:	6a3b      	ldr	r3, [r7, #32]
 800b29e:	2b0f      	cmp	r3, #15
 800b2a0:	d910      	bls.n	800b2c4 <UART_SetConfig+0x5c8>
 800b2a2:	6a3b      	ldr	r3, [r7, #32]
 800b2a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b2a8:	d20c      	bcs.n	800b2c4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b2aa:	6a3b      	ldr	r3, [r7, #32]
 800b2ac:	b29a      	uxth	r2, r3
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	60da      	str	r2, [r3, #12]
 800b2b4:	e009      	b.n	800b2ca <UART_SetConfig+0x5ce>
 800b2b6:	bf00      	nop
 800b2b8:	40008000 	.word	0x40008000
 800b2bc:	00f42400 	.word	0x00f42400
 800b2c0:	0800bef4 	.word	0x0800bef4
      }
      else
      {
        ret = HAL_ERROR;
 800b2c4:	2301      	movs	r3, #1
 800b2c6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b2ca:	697b      	ldr	r3, [r7, #20]
 800b2cc:	2201      	movs	r2, #1
 800b2ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	2201      	movs	r2, #1
 800b2d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b2da:	697b      	ldr	r3, [r7, #20]
 800b2dc:	2200      	movs	r2, #0
 800b2de:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	2200      	movs	r2, #0
 800b2e4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b2e6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3730      	adds	r7, #48	@ 0x30
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800b2f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b2f4:	b480      	push	{r7}
 800b2f6:	b083      	sub	sp, #12
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b300:	f003 0308 	and.w	r3, r3, #8
 800b304:	2b00      	cmp	r3, #0
 800b306:	d00a      	beq.n	800b31e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	430a      	orrs	r2, r1
 800b31c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b322:	f003 0301 	and.w	r3, r3, #1
 800b326:	2b00      	cmp	r3, #0
 800b328:	d00a      	beq.n	800b340 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	430a      	orrs	r2, r1
 800b33e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b344:	f003 0302 	and.w	r3, r3, #2
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d00a      	beq.n	800b362 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	685b      	ldr	r3, [r3, #4]
 800b352:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	430a      	orrs	r2, r1
 800b360:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b366:	f003 0304 	and.w	r3, r3, #4
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d00a      	beq.n	800b384 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	685b      	ldr	r3, [r3, #4]
 800b374:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	430a      	orrs	r2, r1
 800b382:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b388:	f003 0310 	and.w	r3, r3, #16
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d00a      	beq.n	800b3a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	689b      	ldr	r3, [r3, #8]
 800b396:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	430a      	orrs	r2, r1
 800b3a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3aa:	f003 0320 	and.w	r3, r3, #32
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d00a      	beq.n	800b3c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	689b      	ldr	r3, [r3, #8]
 800b3b8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	430a      	orrs	r2, r1
 800b3c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d01a      	beq.n	800b40a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	685b      	ldr	r3, [r3, #4]
 800b3da:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	430a      	orrs	r2, r1
 800b3e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b3ee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b3f2:	d10a      	bne.n	800b40a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	685b      	ldr	r3, [r3, #4]
 800b3fa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	430a      	orrs	r2, r1
 800b408:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b40e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b412:	2b00      	cmp	r3, #0
 800b414:	d00a      	beq.n	800b42c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	685b      	ldr	r3, [r3, #4]
 800b41c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	430a      	orrs	r2, r1
 800b42a:	605a      	str	r2, [r3, #4]
  }
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b098      	sub	sp, #96	@ 0x60
 800b43c:	af02      	add	r7, sp, #8
 800b43e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b448:	f7f8 fc22 	bl	8003c90 <HAL_GetTick>
 800b44c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	f003 0308 	and.w	r3, r3, #8
 800b458:	2b08      	cmp	r3, #8
 800b45a:	d12f      	bne.n	800b4bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b45c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b460:	9300      	str	r3, [sp, #0]
 800b462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b464:	2200      	movs	r2, #0
 800b466:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	f000 f88e 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b470:	4603      	mov	r3, r0
 800b472:	2b00      	cmp	r3, #0
 800b474:	d022      	beq.n	800b4bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b47e:	e853 3f00 	ldrex	r3, [r3]
 800b482:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b486:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b48a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	461a      	mov	r2, r3
 800b492:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b494:	647b      	str	r3, [r7, #68]	@ 0x44
 800b496:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b498:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b49a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b49c:	e841 2300 	strex	r3, r2, [r1]
 800b4a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d1e6      	bne.n	800b476 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	2220      	movs	r2, #32
 800b4ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2200      	movs	r2, #0
 800b4b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b4b8:	2303      	movs	r3, #3
 800b4ba:	e063      	b.n	800b584 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f003 0304 	and.w	r3, r3, #4
 800b4c6:	2b04      	cmp	r3, #4
 800b4c8:	d149      	bne.n	800b55e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b4ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b4ce:	9300      	str	r3, [sp, #0]
 800b4d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f000 f857 	bl	800b58c <UART_WaitOnFlagUntilTimeout>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d03c      	beq.n	800b55e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ec:	e853 3f00 	ldrex	r3, [r3]
 800b4f0:	623b      	str	r3, [r7, #32]
   return(result);
 800b4f2:	6a3b      	ldr	r3, [r7, #32]
 800b4f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b4f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	461a      	mov	r2, r3
 800b500:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b502:	633b      	str	r3, [r7, #48]	@ 0x30
 800b504:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b506:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b508:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b50a:	e841 2300 	strex	r3, r2, [r1]
 800b50e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b510:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b512:	2b00      	cmp	r3, #0
 800b514:	d1e6      	bne.n	800b4e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	3308      	adds	r3, #8
 800b51c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b51e:	693b      	ldr	r3, [r7, #16]
 800b520:	e853 3f00 	ldrex	r3, [r3]
 800b524:	60fb      	str	r3, [r7, #12]
   return(result);
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f023 0301 	bic.w	r3, r3, #1
 800b52c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	3308      	adds	r3, #8
 800b534:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b536:	61fa      	str	r2, [r7, #28]
 800b538:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b53a:	69b9      	ldr	r1, [r7, #24]
 800b53c:	69fa      	ldr	r2, [r7, #28]
 800b53e:	e841 2300 	strex	r3, r2, [r1]
 800b542:	617b      	str	r3, [r7, #20]
   return(result);
 800b544:	697b      	ldr	r3, [r7, #20]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d1e5      	bne.n	800b516 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	2220      	movs	r2, #32
 800b54e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2200      	movs	r2, #0
 800b556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b55a:	2303      	movs	r3, #3
 800b55c:	e012      	b.n	800b584 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	2220      	movs	r2, #32
 800b562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2220      	movs	r2, #32
 800b56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2200      	movs	r2, #0
 800b572:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	2200      	movs	r2, #0
 800b57e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b582:	2300      	movs	r3, #0
}
 800b584:	4618      	mov	r0, r3
 800b586:	3758      	adds	r7, #88	@ 0x58
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	60f8      	str	r0, [r7, #12]
 800b594:	60b9      	str	r1, [r7, #8]
 800b596:	603b      	str	r3, [r7, #0]
 800b598:	4613      	mov	r3, r2
 800b59a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b59c:	e04f      	b.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b59e:	69bb      	ldr	r3, [r7, #24]
 800b5a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5a4:	d04b      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5a6:	f7f8 fb73 	bl	8003c90 <HAL_GetTick>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	1ad3      	subs	r3, r2, r3
 800b5b0:	69ba      	ldr	r2, [r7, #24]
 800b5b2:	429a      	cmp	r2, r3
 800b5b4:	d302      	bcc.n	800b5bc <UART_WaitOnFlagUntilTimeout+0x30>
 800b5b6:	69bb      	ldr	r3, [r7, #24]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d101      	bne.n	800b5c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b5bc:	2303      	movs	r3, #3
 800b5be:	e04e      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	f003 0304 	and.w	r3, r3, #4
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d037      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	2b80      	cmp	r3, #128	@ 0x80
 800b5d2:	d034      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	2b40      	cmp	r3, #64	@ 0x40
 800b5d8:	d031      	beq.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	69db      	ldr	r3, [r3, #28]
 800b5e0:	f003 0308 	and.w	r3, r3, #8
 800b5e4:	2b08      	cmp	r3, #8
 800b5e6:	d110      	bne.n	800b60a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	2208      	movs	r2, #8
 800b5ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b5f0:	68f8      	ldr	r0, [r7, #12]
 800b5f2:	f000 f920 	bl	800b836 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	2208      	movs	r2, #8
 800b5fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	2200      	movs	r2, #0
 800b602:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b606:	2301      	movs	r3, #1
 800b608:	e029      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b60a:	68fb      	ldr	r3, [r7, #12]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	69db      	ldr	r3, [r3, #28]
 800b610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b618:	d111      	bne.n	800b63e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	681b      	ldr	r3, [r3, #0]
 800b61e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b622:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b624:	68f8      	ldr	r0, [r7, #12]
 800b626:	f000 f906 	bl	800b836 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2220      	movs	r2, #32
 800b62e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	2200      	movs	r2, #0
 800b636:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b63a:	2303      	movs	r3, #3
 800b63c:	e00f      	b.n	800b65e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	69da      	ldr	r2, [r3, #28]
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	4013      	ands	r3, r2
 800b648:	68ba      	ldr	r2, [r7, #8]
 800b64a:	429a      	cmp	r2, r3
 800b64c:	bf0c      	ite	eq
 800b64e:	2301      	moveq	r3, #1
 800b650:	2300      	movne	r3, #0
 800b652:	b2db      	uxtb	r3, r3
 800b654:	461a      	mov	r2, r3
 800b656:	79fb      	ldrb	r3, [r7, #7]
 800b658:	429a      	cmp	r2, r3
 800b65a:	d0a0      	beq.n	800b59e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b65c:	2300      	movs	r3, #0
}
 800b65e:	4618      	mov	r0, r3
 800b660:	3710      	adds	r7, #16
 800b662:	46bd      	mov	sp, r7
 800b664:	bd80      	pop	{r7, pc}
	...

0800b668 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b668:	b580      	push	{r7, lr}
 800b66a:	b096      	sub	sp, #88	@ 0x58
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	4613      	mov	r3, r2
 800b674:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	68ba      	ldr	r2, [r7, #8]
 800b67a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	88fa      	ldrh	r2, [r7, #6]
 800b680:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	2222      	movs	r2, #34	@ 0x22
 800b690:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d02d      	beq.n	800b6fa <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6a4:	4a40      	ldr	r2, [pc, #256]	@ (800b7a8 <UART_Start_Receive_DMA+0x140>)
 800b6a6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6ae:	4a3f      	ldr	r2, [pc, #252]	@ (800b7ac <UART_Start_Receive_DMA+0x144>)
 800b6b0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6b8:	4a3d      	ldr	r2, [pc, #244]	@ (800b7b0 <UART_Start_Receive_DMA+0x148>)
 800b6ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	3324      	adds	r3, #36	@ 0x24
 800b6d2:	4619      	mov	r1, r3
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b6d8:	461a      	mov	r2, r3
 800b6da:	88fb      	ldrh	r3, [r7, #6]
 800b6dc:	f7fa f834 	bl	8005748 <HAL_DMA_Start_IT>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d009      	beq.n	800b6fa <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2210      	movs	r2, #16
 800b6ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800b6f6:	2301      	movs	r3, #1
 800b6f8:	e051      	b.n	800b79e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	691b      	ldr	r3, [r3, #16]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d018      	beq.n	800b734 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b70a:	e853 3f00 	ldrex	r3, [r3]
 800b70e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b716:	657b      	str	r3, [r7, #84]	@ 0x54
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	461a      	mov	r2, r3
 800b71e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b720:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b722:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b724:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b728:	e841 2300 	strex	r3, r2, [r1]
 800b72c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800b72e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b730:	2b00      	cmp	r3, #0
 800b732:	d1e6      	bne.n	800b702 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	3308      	adds	r3, #8
 800b73a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b73c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b73e:	e853 3f00 	ldrex	r3, [r3]
 800b742:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b746:	f043 0301 	orr.w	r3, r3, #1
 800b74a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	3308      	adds	r3, #8
 800b752:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b754:	637a      	str	r2, [r7, #52]	@ 0x34
 800b756:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b758:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b75a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b75c:	e841 2300 	strex	r3, r2, [r1]
 800b760:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800b762:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b764:	2b00      	cmp	r3, #0
 800b766:	d1e5      	bne.n	800b734 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	3308      	adds	r3, #8
 800b76e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b770:	697b      	ldr	r3, [r7, #20]
 800b772:	e853 3f00 	ldrex	r3, [r3]
 800b776:	613b      	str	r3, [r7, #16]
   return(result);
 800b778:	693b      	ldr	r3, [r7, #16]
 800b77a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b77e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	3308      	adds	r3, #8
 800b786:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b788:	623a      	str	r2, [r7, #32]
 800b78a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b78c:	69f9      	ldr	r1, [r7, #28]
 800b78e:	6a3a      	ldr	r2, [r7, #32]
 800b790:	e841 2300 	strex	r3, r2, [r1]
 800b794:	61bb      	str	r3, [r7, #24]
   return(result);
 800b796:	69bb      	ldr	r3, [r7, #24]
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d1e5      	bne.n	800b768 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800b79c:	2300      	movs	r3, #0
}
 800b79e:	4618      	mov	r0, r3
 800b7a0:	3758      	adds	r7, #88	@ 0x58
 800b7a2:	46bd      	mov	sp, r7
 800b7a4:	bd80      	pop	{r7, pc}
 800b7a6:	bf00      	nop
 800b7a8:	0800b903 	.word	0x0800b903
 800b7ac:	0800ba2f 	.word	0x0800ba2f
 800b7b0:	0800ba6d 	.word	0x0800ba6d

0800b7b4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b7b4:	b480      	push	{r7}
 800b7b6:	b08f      	sub	sp, #60	@ 0x3c
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7c2:	6a3b      	ldr	r3, [r7, #32]
 800b7c4:	e853 3f00 	ldrex	r3, [r3]
 800b7c8:	61fb      	str	r3, [r7, #28]
   return(result);
 800b7ca:	69fb      	ldr	r3, [r7, #28]
 800b7cc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b7d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7dc:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b7e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7e2:	e841 2300 	strex	r3, r2, [r1]
 800b7e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d1e6      	bne.n	800b7bc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	3308      	adds	r3, #8
 800b7f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	e853 3f00 	ldrex	r3, [r3]
 800b7fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b7fe:	68bb      	ldr	r3, [r7, #8]
 800b800:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b804:	633b      	str	r3, [r7, #48]	@ 0x30
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	3308      	adds	r3, #8
 800b80c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b80e:	61ba      	str	r2, [r7, #24]
 800b810:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b812:	6979      	ldr	r1, [r7, #20]
 800b814:	69ba      	ldr	r2, [r7, #24]
 800b816:	e841 2300 	strex	r3, r2, [r1]
 800b81a:	613b      	str	r3, [r7, #16]
   return(result);
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d1e5      	bne.n	800b7ee <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2220      	movs	r2, #32
 800b826:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800b82a:	bf00      	nop
 800b82c:	373c      	adds	r7, #60	@ 0x3c
 800b82e:	46bd      	mov	sp, r7
 800b830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b834:	4770      	bx	lr

0800b836 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b836:	b480      	push	{r7}
 800b838:	b095      	sub	sp, #84	@ 0x54
 800b83a:	af00      	add	r7, sp, #0
 800b83c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b846:	e853 3f00 	ldrex	r3, [r3]
 800b84a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b84e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	461a      	mov	r2, r3
 800b85a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b85c:	643b      	str	r3, [r7, #64]	@ 0x40
 800b85e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b860:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b862:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b864:	e841 2300 	strex	r3, r2, [r1]
 800b868:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d1e6      	bne.n	800b83e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	3308      	adds	r3, #8
 800b876:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b878:	6a3b      	ldr	r3, [r7, #32]
 800b87a:	e853 3f00 	ldrex	r3, [r3]
 800b87e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b880:	69fb      	ldr	r3, [r7, #28]
 800b882:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b886:	f023 0301 	bic.w	r3, r3, #1
 800b88a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	3308      	adds	r3, #8
 800b892:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b894:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b896:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b898:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b89a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b89c:	e841 2300 	strex	r3, r2, [r1]
 800b8a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b8a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d1e3      	bne.n	800b870 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b8ac:	2b01      	cmp	r3, #1
 800b8ae:	d118      	bne.n	800b8e2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	e853 3f00 	ldrex	r3, [r3]
 800b8bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	f023 0310 	bic.w	r3, r3, #16
 800b8c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	461a      	mov	r2, r3
 800b8cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8ce:	61bb      	str	r3, [r7, #24]
 800b8d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8d2:	6979      	ldr	r1, [r7, #20]
 800b8d4:	69ba      	ldr	r2, [r7, #24]
 800b8d6:	e841 2300 	strex	r3, r2, [r1]
 800b8da:	613b      	str	r3, [r7, #16]
   return(result);
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d1e6      	bne.n	800b8b0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2220      	movs	r2, #32
 800b8e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b8f6:	bf00      	nop
 800b8f8:	3754      	adds	r7, #84	@ 0x54
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b900:	4770      	bx	lr

0800b902 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b902:	b580      	push	{r7, lr}
 800b904:	b09c      	sub	sp, #112	@ 0x70
 800b906:	af00      	add	r7, sp, #0
 800b908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b90e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f003 0320 	and.w	r3, r3, #32
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d171      	bne.n	800ba02 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800b91e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b920:	2200      	movs	r2, #0
 800b922:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b926:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b92e:	e853 3f00 	ldrex	r3, [r3]
 800b932:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b936:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b93a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b93c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	461a      	mov	r2, r3
 800b942:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b944:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b946:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b948:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b94a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b94c:	e841 2300 	strex	r3, r2, [r1]
 800b950:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b952:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b954:	2b00      	cmp	r3, #0
 800b956:	d1e6      	bne.n	800b926 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	3308      	adds	r3, #8
 800b95e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b962:	e853 3f00 	ldrex	r3, [r3]
 800b966:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b96a:	f023 0301 	bic.w	r3, r3, #1
 800b96e:	667b      	str	r3, [r7, #100]	@ 0x64
 800b970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	3308      	adds	r3, #8
 800b976:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800b978:	647a      	str	r2, [r7, #68]	@ 0x44
 800b97a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b97c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b97e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b980:	e841 2300 	strex	r3, r2, [r1]
 800b984:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b986:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d1e5      	bne.n	800b958 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b98c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	3308      	adds	r3, #8
 800b992:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b996:	e853 3f00 	ldrex	r3, [r3]
 800b99a:	623b      	str	r3, [r7, #32]
   return(result);
 800b99c:	6a3b      	ldr	r3, [r7, #32]
 800b99e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b9a2:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	3308      	adds	r3, #8
 800b9aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b9ac:	633a      	str	r2, [r7, #48]	@ 0x30
 800b9ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b9b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9b4:	e841 2300 	strex	r3, r2, [r1]
 800b9b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b9ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d1e5      	bne.n	800b98c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b9c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9c2:	2220      	movs	r2, #32
 800b9c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b9c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b9cc:	2b01      	cmp	r3, #1
 800b9ce:	d118      	bne.n	800ba02 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b9d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9d6:	693b      	ldr	r3, [r7, #16]
 800b9d8:	e853 3f00 	ldrex	r3, [r3]
 800b9dc:	60fb      	str	r3, [r7, #12]
   return(result);
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f023 0310 	bic.w	r3, r3, #16
 800b9e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b9e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	461a      	mov	r2, r3
 800b9ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b9ee:	61fb      	str	r3, [r7, #28]
 800b9f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9f2:	69b9      	ldr	r1, [r7, #24]
 800b9f4:	69fa      	ldr	r2, [r7, #28]
 800b9f6:	e841 2300 	strex	r3, r2, [r1]
 800b9fa:	617b      	str	r3, [r7, #20]
   return(result);
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d1e6      	bne.n	800b9d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ba02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba04:	2200      	movs	r2, #0
 800ba06:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba08:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba0c:	2b01      	cmp	r3, #1
 800ba0e:	d107      	bne.n	800ba20 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ba10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ba12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba16:	4619      	mov	r1, r3
 800ba18:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba1a:	f7f6 f91f 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba1e:	e002      	b.n	800ba26 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800ba20:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800ba22:	f7ff f94d 	bl	800acc0 <HAL_UART_RxCpltCallback>
}
 800ba26:	bf00      	nop
 800ba28:	3770      	adds	r7, #112	@ 0x70
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	bd80      	pop	{r7, pc}

0800ba2e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ba2e:	b580      	push	{r7, lr}
 800ba30:	b084      	sub	sp, #16
 800ba32:	af00      	add	r7, sp, #0
 800ba34:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba3a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	2201      	movs	r2, #1
 800ba40:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ba46:	2b01      	cmp	r3, #1
 800ba48:	d109      	bne.n	800ba5e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ba50:	085b      	lsrs	r3, r3, #1
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	4619      	mov	r1, r3
 800ba56:	68f8      	ldr	r0, [r7, #12]
 800ba58:	f7f6 f900 	bl	8001c5c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ba5c:	e002      	b.n	800ba64 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800ba5e:	68f8      	ldr	r0, [r7, #12]
 800ba60:	f7ff f938 	bl	800acd4 <HAL_UART_RxHalfCpltCallback>
}
 800ba64:	bf00      	nop
 800ba66:	3710      	adds	r7, #16
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	bd80      	pop	{r7, pc}

0800ba6c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b086      	sub	sp, #24
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba78:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba80:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ba82:	697b      	ldr	r3, [r7, #20]
 800ba84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba88:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	689b      	ldr	r3, [r3, #8]
 800ba90:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba94:	2b80      	cmp	r3, #128	@ 0x80
 800ba96:	d109      	bne.n	800baac <UART_DMAError+0x40>
 800ba98:	693b      	ldr	r3, [r7, #16]
 800ba9a:	2b21      	cmp	r3, #33	@ 0x21
 800ba9c:	d106      	bne.n	800baac <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	2200      	movs	r2, #0
 800baa2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800baa6:	6978      	ldr	r0, [r7, #20]
 800baa8:	f7ff fe84 	bl	800b7b4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800baac:	697b      	ldr	r3, [r7, #20]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bab6:	2b40      	cmp	r3, #64	@ 0x40
 800bab8:	d109      	bne.n	800bace <UART_DMAError+0x62>
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	2b22      	cmp	r3, #34	@ 0x22
 800babe:	d106      	bne.n	800bace <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800bac0:	697b      	ldr	r3, [r7, #20]
 800bac2:	2200      	movs	r2, #0
 800bac4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800bac8:	6978      	ldr	r0, [r7, #20]
 800baca:	f7ff feb4 	bl	800b836 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bace:	697b      	ldr	r3, [r7, #20]
 800bad0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bad4:	f043 0210 	orr.w	r2, r3, #16
 800bad8:	697b      	ldr	r3, [r7, #20]
 800bada:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bade:	6978      	ldr	r0, [r7, #20]
 800bae0:	f7ff f902 	bl	800ace8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bae4:	bf00      	nop
 800bae6:	3718      	adds	r7, #24
 800bae8:	46bd      	mov	sp, r7
 800baea:	bd80      	pop	{r7, pc}

0800baec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800baf8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	2200      	movs	r2, #0
 800bafe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bb02:	68f8      	ldr	r0, [r7, #12]
 800bb04:	f7ff f8f0 	bl	800ace8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb08:	bf00      	nop
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b088      	sub	sp, #32
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	e853 3f00 	ldrex	r3, [r3]
 800bb24:	60bb      	str	r3, [r7, #8]
   return(result);
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bb2c:	61fb      	str	r3, [r7, #28]
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	461a      	mov	r2, r3
 800bb34:	69fb      	ldr	r3, [r7, #28]
 800bb36:	61bb      	str	r3, [r7, #24]
 800bb38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb3a:	6979      	ldr	r1, [r7, #20]
 800bb3c:	69ba      	ldr	r2, [r7, #24]
 800bb3e:	e841 2300 	strex	r3, r2, [r1]
 800bb42:	613b      	str	r3, [r7, #16]
   return(result);
 800bb44:	693b      	ldr	r3, [r7, #16]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d1e6      	bne.n	800bb18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2220      	movs	r2, #32
 800bb4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	2200      	movs	r2, #0
 800bb56:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	f7ff f8a7 	bl	800acac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bb5e:	bf00      	nop
 800bb60:	3720      	adds	r7, #32
 800bb62:	46bd      	mov	sp, r7
 800bb64:	bd80      	pop	{r7, pc}

0800bb66 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800bb66:	b480      	push	{r7}
 800bb68:	b083      	sub	sp, #12
 800bb6a:	af00      	add	r7, sp, #0
 800bb6c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800bb6e:	bf00      	nop
 800bb70:	370c      	adds	r7, #12
 800bb72:	46bd      	mov	sp, r7
 800bb74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb78:	4770      	bx	lr

0800bb7a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800bb7a:	b480      	push	{r7}
 800bb7c:	b083      	sub	sp, #12
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800bb82:	bf00      	nop
 800bb84:	370c      	adds	r7, #12
 800bb86:	46bd      	mov	sp, r7
 800bb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8c:	4770      	bx	lr

0800bb8e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800bb8e:	b480      	push	{r7}
 800bb90:	b083      	sub	sp, #12
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800bb96:	bf00      	nop
 800bb98:	370c      	adds	r7, #12
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba0:	4770      	bx	lr

0800bba2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bba2:	b480      	push	{r7}
 800bba4:	b085      	sub	sp, #20
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bbb0:	2b01      	cmp	r3, #1
 800bbb2:	d101      	bne.n	800bbb8 <HAL_UARTEx_DisableFifoMode+0x16>
 800bbb4:	2302      	movs	r3, #2
 800bbb6:	e027      	b.n	800bc08 <HAL_UARTEx_DisableFifoMode+0x66>
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2201      	movs	r2, #1
 800bbbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2224      	movs	r2, #36	@ 0x24
 800bbc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	681a      	ldr	r2, [r3, #0]
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f022 0201 	bic.w	r2, r2, #1
 800bbde:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800bbe6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2200      	movs	r2, #0
 800bbec:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	68fa      	ldr	r2, [r7, #12]
 800bbf4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2220      	movs	r2, #32
 800bbfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	2200      	movs	r2, #0
 800bc02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc06:	2300      	movs	r3, #0
}
 800bc08:	4618      	mov	r0, r3
 800bc0a:	3714      	adds	r7, #20
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc12:	4770      	bx	lr

0800bc14 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bc24:	2b01      	cmp	r3, #1
 800bc26:	d101      	bne.n	800bc2c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bc28:	2302      	movs	r3, #2
 800bc2a:	e02d      	b.n	800bc88 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2201      	movs	r2, #1
 800bc30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2224      	movs	r2, #36	@ 0x24
 800bc38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	f022 0201 	bic.w	r2, r2, #1
 800bc52:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	689b      	ldr	r3, [r3, #8]
 800bc5a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	683a      	ldr	r2, [r7, #0]
 800bc64:	430a      	orrs	r2, r1
 800bc66:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f000 f8a3 	bl	800bdb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	68fa      	ldr	r2, [r7, #12]
 800bc74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	2220      	movs	r2, #32
 800bc7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	2200      	movs	r2, #0
 800bc82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bc86:	2300      	movs	r3, #0
}
 800bc88:	4618      	mov	r0, r3
 800bc8a:	3710      	adds	r7, #16
 800bc8c:	46bd      	mov	sp, r7
 800bc8e:	bd80      	pop	{r7, pc}

0800bc90 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800bca0:	2b01      	cmp	r3, #1
 800bca2:	d101      	bne.n	800bca8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800bca4:	2302      	movs	r3, #2
 800bca6:	e02d      	b.n	800bd04 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	2201      	movs	r2, #1
 800bcac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2224      	movs	r2, #36	@ 0x24
 800bcb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	681a      	ldr	r2, [r3, #0]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f022 0201 	bic.w	r2, r2, #1
 800bcce:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	689b      	ldr	r3, [r3, #8]
 800bcd6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	683a      	ldr	r2, [r7, #0]
 800bce0:	430a      	orrs	r2, r1
 800bce2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 f865 	bl	800bdb4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	68fa      	ldr	r2, [r7, #12]
 800bcf0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2220      	movs	r2, #32
 800bcf6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800bd02:	2300      	movs	r3, #0
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3710      	adds	r7, #16
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08c      	sub	sp, #48	@ 0x30
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	60f8      	str	r0, [r7, #12]
 800bd14:	60b9      	str	r1, [r7, #8]
 800bd16:	4613      	mov	r3, r2
 800bd18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd20:	2b20      	cmp	r3, #32
 800bd22:	d142      	bne.n	800bdaa <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd24:	68bb      	ldr	r3, [r7, #8]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d002      	beq.n	800bd30 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 800bd2a:	88fb      	ldrh	r3, [r7, #6]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d101      	bne.n	800bd34 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800bd30:	2301      	movs	r3, #1
 800bd32:	e03b      	b.n	800bdac <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	2201      	movs	r2, #1
 800bd38:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800bd40:	88fb      	ldrh	r3, [r7, #6]
 800bd42:	461a      	mov	r2, r3
 800bd44:	68b9      	ldr	r1, [r7, #8]
 800bd46:	68f8      	ldr	r0, [r7, #12]
 800bd48:	f7ff fc8e 	bl	800b668 <UART_Start_Receive_DMA>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800bd52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d124      	bne.n	800bda4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d11d      	bne.n	800bd9e <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	2210      	movs	r2, #16
 800bd68:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd70:	69bb      	ldr	r3, [r7, #24]
 800bd72:	e853 3f00 	ldrex	r3, [r3]
 800bd76:	617b      	str	r3, [r7, #20]
   return(result);
 800bd78:	697b      	ldr	r3, [r7, #20]
 800bd7a:	f043 0310 	orr.w	r3, r3, #16
 800bd7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	461a      	mov	r2, r3
 800bd86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd88:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd8a:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd8c:	6a39      	ldr	r1, [r7, #32]
 800bd8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd90:	e841 2300 	strex	r3, r2, [r1]
 800bd94:	61fb      	str	r3, [r7, #28]
   return(result);
 800bd96:	69fb      	ldr	r3, [r7, #28]
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d1e6      	bne.n	800bd6a <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 800bd9c:	e002      	b.n	800bda4 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800bd9e:	2301      	movs	r3, #1
 800bda0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800bda4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bda8:	e000      	b.n	800bdac <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800bdaa:	2302      	movs	r3, #2
  }
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3730      	adds	r7, #48	@ 0x30
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800bdb4:	b480      	push	{r7}
 800bdb6:	b085      	sub	sp, #20
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d108      	bne.n	800bdd6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	2201      	movs	r2, #1
 800bdc8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800bdd4:	e031      	b.n	800be3a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800bdda:	2308      	movs	r3, #8
 800bddc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	689b      	ldr	r3, [r3, #8]
 800bde4:	0e5b      	lsrs	r3, r3, #25
 800bde6:	b2db      	uxtb	r3, r3
 800bde8:	f003 0307 	and.w	r3, r3, #7
 800bdec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	689b      	ldr	r3, [r3, #8]
 800bdf4:	0f5b      	lsrs	r3, r3, #29
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	f003 0307 	and.w	r3, r3, #7
 800bdfc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800bdfe:	7bbb      	ldrb	r3, [r7, #14]
 800be00:	7b3a      	ldrb	r2, [r7, #12]
 800be02:	4911      	ldr	r1, [pc, #68]	@ (800be48 <UARTEx_SetNbDataToProcess+0x94>)
 800be04:	5c8a      	ldrb	r2, [r1, r2]
 800be06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800be0a:	7b3a      	ldrb	r2, [r7, #12]
 800be0c:	490f      	ldr	r1, [pc, #60]	@ (800be4c <UARTEx_SetNbDataToProcess+0x98>)
 800be0e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800be10:	fb93 f3f2 	sdiv	r3, r3, r2
 800be14:	b29a      	uxth	r2, r3
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be1c:	7bfb      	ldrb	r3, [r7, #15]
 800be1e:	7b7a      	ldrb	r2, [r7, #13]
 800be20:	4909      	ldr	r1, [pc, #36]	@ (800be48 <UARTEx_SetNbDataToProcess+0x94>)
 800be22:	5c8a      	ldrb	r2, [r1, r2]
 800be24:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800be28:	7b7a      	ldrb	r2, [r7, #13]
 800be2a:	4908      	ldr	r1, [pc, #32]	@ (800be4c <UARTEx_SetNbDataToProcess+0x98>)
 800be2c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800be2e:	fb93 f3f2 	sdiv	r3, r3, r2
 800be32:	b29a      	uxth	r2, r3
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800be3a:	bf00      	nop
 800be3c:	3714      	adds	r7, #20
 800be3e:	46bd      	mov	sp, r7
 800be40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be44:	4770      	bx	lr
 800be46:	bf00      	nop
 800be48:	0800bf0c 	.word	0x0800bf0c
 800be4c:	0800bf14 	.word	0x0800bf14

0800be50 <memset>:
 800be50:	4402      	add	r2, r0
 800be52:	4603      	mov	r3, r0
 800be54:	4293      	cmp	r3, r2
 800be56:	d100      	bne.n	800be5a <memset+0xa>
 800be58:	4770      	bx	lr
 800be5a:	f803 1b01 	strb.w	r1, [r3], #1
 800be5e:	e7f9      	b.n	800be54 <memset+0x4>

0800be60 <__libc_init_array>:
 800be60:	b570      	push	{r4, r5, r6, lr}
 800be62:	4d0d      	ldr	r5, [pc, #52]	@ (800be98 <__libc_init_array+0x38>)
 800be64:	4c0d      	ldr	r4, [pc, #52]	@ (800be9c <__libc_init_array+0x3c>)
 800be66:	1b64      	subs	r4, r4, r5
 800be68:	10a4      	asrs	r4, r4, #2
 800be6a:	2600      	movs	r6, #0
 800be6c:	42a6      	cmp	r6, r4
 800be6e:	d109      	bne.n	800be84 <__libc_init_array+0x24>
 800be70:	4d0b      	ldr	r5, [pc, #44]	@ (800bea0 <__libc_init_array+0x40>)
 800be72:	4c0c      	ldr	r4, [pc, #48]	@ (800bea4 <__libc_init_array+0x44>)
 800be74:	f000 f826 	bl	800bec4 <_init>
 800be78:	1b64      	subs	r4, r4, r5
 800be7a:	10a4      	asrs	r4, r4, #2
 800be7c:	2600      	movs	r6, #0
 800be7e:	42a6      	cmp	r6, r4
 800be80:	d105      	bne.n	800be8e <__libc_init_array+0x2e>
 800be82:	bd70      	pop	{r4, r5, r6, pc}
 800be84:	f855 3b04 	ldr.w	r3, [r5], #4
 800be88:	4798      	blx	r3
 800be8a:	3601      	adds	r6, #1
 800be8c:	e7ee      	b.n	800be6c <__libc_init_array+0xc>
 800be8e:	f855 3b04 	ldr.w	r3, [r5], #4
 800be92:	4798      	blx	r3
 800be94:	3601      	adds	r6, #1
 800be96:	e7f2      	b.n	800be7e <__libc_init_array+0x1e>
 800be98:	0800bf24 	.word	0x0800bf24
 800be9c:	0800bf24 	.word	0x0800bf24
 800bea0:	0800bf24 	.word	0x0800bf24
 800bea4:	0800bf28 	.word	0x0800bf28

0800bea8 <memcpy>:
 800bea8:	440a      	add	r2, r1
 800beaa:	4291      	cmp	r1, r2
 800beac:	f100 33ff 	add.w	r3, r0, #4294967295
 800beb0:	d100      	bne.n	800beb4 <memcpy+0xc>
 800beb2:	4770      	bx	lr
 800beb4:	b510      	push	{r4, lr}
 800beb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800beba:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bebe:	4291      	cmp	r1, r2
 800bec0:	d1f9      	bne.n	800beb6 <memcpy+0xe>
 800bec2:	bd10      	pop	{r4, pc}

0800bec4 <_init>:
 800bec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bec6:	bf00      	nop
 800bec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800beca:	bc08      	pop	{r3}
 800becc:	469e      	mov	lr, r3
 800bece:	4770      	bx	lr

0800bed0 <_fini>:
 800bed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bed2:	bf00      	nop
 800bed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bed6:	bc08      	pop	{r3}
 800bed8:	469e      	mov	lr, r3
 800beda:	4770      	bx	lr
