Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:07:24 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -file ./report/fn1_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (186)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (186)
--------------------------------
 There are 186 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.327        0.000                      0                 4050        0.109        0.000                      0                 4050        4.020        0.000                       0                  2300  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.327        0.000                      0                 4050        0.109        0.000                      0                 4050        4.020        0.000                       0                  2300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.327ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ush_1_reg_957_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 3.948ns (45.635%)  route 4.703ns (54.365%))
  Logic Levels:           21  (CARRY4=16 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2303, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X38Y72         FDRE                                         r  bd_0_i/hls_inst/inst/ush_1_reg_957_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  bd_0_i/hls_inst/inst/ush_1_reg_957_reg[0]/Q
                         net (fo=54, routed)          1.232     2.683    bd_0_i/hls_inst/inst/ush_1_reg_957[0]
    SLICE_X40Y70         LUT4 (Prop_lut4_I2_O)        0.301     2.984 r  bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_31/O
                         net (fo=1, routed)           0.669     3.653    bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_31_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.124     3.777 r  bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_29/O
                         net (fo=2, routed)           0.638     4.415    bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_29_n_0
    SLICE_X40Y71         LUT3 (Prop_lut3_I2_O)        0.152     4.567 r  bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_23/O
                         net (fo=3, routed)           0.700     5.268    bd_0_i/hls_inst/inst/add_ln29_reg_967[61]_i_23_n_0
    SLICE_X43Y73         LUT3 (Prop_lut3_I0_O)        0.332     5.600 r  bd_0_i/hls_inst/inst/add_ln29_reg_967[53]_i_10/O
                         net (fo=5, routed)           0.842     6.442    bd_0_i/hls_inst/inst/add_ln29_reg_967[53]_i_10_n_0
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.124     6.566 r  bd_0_i/hls_inst/inst/add_ln29_reg_967[5]_i_4/O
                         net (fo=1, routed)           0.612     7.178    bd_0_i/hls_inst/inst/val_fu_570_p3__0[3]
    SLICE_X44Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.685 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.685    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[5]_i_1_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.799 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.799    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[9]_i_1_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.913 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.913    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[13]_i_1_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.027 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.027    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[17]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.141 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[21]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.141    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[21]_i_1_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.255 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[25]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.255    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[25]_i_1_n_0
    SLICE_X44Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.369 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.369    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[29]_i_1_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.483 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.483    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[33]_i_1_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.597 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.597    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[37]_i_1_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.711 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.711    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[41]_i_1_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.825 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.834    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[45]_i_1_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.948    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[49]_i_1_n_0
    SLICE_X44Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.062 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[53]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.062    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[53]_i_1_n_0
    SLICE_X44Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[57]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.176    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[57]_i_1_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[61]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.290    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[61]_i_1_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.624 r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[63]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.624    bd_0_i/hls_inst/inst/add_ln29_fu_577_p2[63]
    SLICE_X44Y79         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2303, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y79         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[63]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X44Y79         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/add_ln29_reg_967_reg[63]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  1.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2303, unset)         0.410     0.410    bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X33Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=2, routed)           0.065     0.616    bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg_n_0_[22]
    SLICE_X32Y64         LUT3 (Prop_lut3_I1_O)        0.045     0.661 r  bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000     0.661    bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]_0
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2303, unset)         0.432     0.432    bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X32Y64         FDRE                                         r  bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y64         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/sitofp_64ns_32_6_no_dsp_1_U2/fn1_ap_sitofp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10   bd_0_i/hls_inst/inst/mul_64ns_66ns_129_5_1_U9/fn1_mul_64ns_66ns_129_5_1_Multiplier_3_U/buff0_reg__2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y43  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y43  bd_0_i/hls_inst/inst/uitodp_64ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_64_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



