{
  "module_name": "tps65218.h",
  "hash_id": "02ef1b316bd3e1734c1ab4ecebf450503016a7057e8ca23703720f9b57faaea0",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/tps65218.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_TPS65218_H\n#define __LINUX_MFD_TPS65218_H\n\n#include <linux/i2c.h>\n#include <linux/regulator/driver.h>\n#include <linux/regulator/machine.h>\n#include <linux/bitops.h>\n\n \n#define TPS65218\t\t\t0xF0\n\n \n#define TPS65218_I2C_ID\t\t\t0x24\n\n \n#define TPS65218_REG_CHIPID\t\t0x00\n#define TPS65218_REG_INT1\t\t0x01\n#define TPS65218_REG_INT2\t\t0x02\n#define TPS65218_REG_INT_MASK1\t\t0x03\n#define TPS65218_REG_INT_MASK2\t\t0x04\n#define TPS65218_REG_STATUS\t\t0x05\n#define TPS65218_REG_CONTROL\t\t0x06\n#define TPS65218_REG_FLAG\t\t0x07\n\n#define TPS65218_REG_PASSWORD\t\t0x10\n#define TPS65218_REG_ENABLE1\t\t0x11\n#define TPS65218_REG_ENABLE2\t\t0x12\n#define TPS65218_REG_CONFIG1\t\t0x13\n#define TPS65218_REG_CONFIG2\t\t0x14\n#define TPS65218_REG_CONFIG3\t\t0x15\n#define TPS65218_REG_CONTROL_DCDC1\t0x16\n#define TPS65218_REG_CONTROL_DCDC2\t0x17\n#define TPS65218_REG_CONTROL_DCDC3\t0x18\n#define TPS65218_REG_CONTROL_DCDC4\t0x19\n#define TPS65218_REG_CONTRL_SLEW_RATE\t0x1A\n#define TPS65218_REG_CONTROL_LDO1\t0x1B\n#define TPS65218_REG_SEQ1\t\t0x20\n#define TPS65218_REG_SEQ2\t\t0x21\n#define TPS65218_REG_SEQ3\t\t0x22\n#define TPS65218_REG_SEQ4\t\t0x23\n#define TPS65218_REG_SEQ5\t\t0x24\n#define TPS65218_REG_SEQ6\t\t0x25\n#define TPS65218_REG_SEQ7\t\t0x26\n\n \n#define TPS65218_CHIPID_CHIP_MASK\t0xF8\n#define TPS65218_CHIPID_REV_MASK\t0x07\n\n#define TPS65218_REV_1_0\t\t0x0\n#define TPS65218_REV_1_1\t\t0x1\n#define TPS65218_REV_2_0\t\t0x2\n#define TPS65218_REV_2_1\t\t0x3\n\n#define TPS65218_INT1_VPRG\t\tBIT(5)\n#define TPS65218_INT1_AC\t\tBIT(4)\n#define TPS65218_INT1_PB\t\tBIT(3)\n#define TPS65218_INT1_HOT\t\tBIT(2)\n#define TPS65218_INT1_CC_AQC\t\tBIT(1)\n#define TPS65218_INT1_PRGC\t\tBIT(0)\n\n#define TPS65218_INT2_LS3_F\t\tBIT(5)\n#define TPS65218_INT2_LS2_F\t\tBIT(4)\n#define TPS65218_INT2_LS1_F\t\tBIT(3)\n#define TPS65218_INT2_LS3_I\t\tBIT(2)\n#define TPS65218_INT2_LS2_I\t\tBIT(1)\n#define TPS65218_INT2_LS1_I\t\tBIT(0)\n\n#define TPS65218_INT_MASK1_VPRG\t\tBIT(5)\n#define TPS65218_INT_MASK1_AC\t\tBIT(4)\n#define TPS65218_INT_MASK1_PB\t\tBIT(3)\n#define TPS65218_INT_MASK1_HOT\t\tBIT(2)\n#define TPS65218_INT_MASK1_CC_AQC\tBIT(1)\n#define TPS65218_INT_MASK1_PRGC\t\tBIT(0)\n\n#define TPS65218_INT_MASK2_LS3_F\tBIT(5)\n#define TPS65218_INT_MASK2_LS2_F\tBIT(4)\n#define TPS65218_INT_MASK2_LS1_F\tBIT(3)\n#define TPS65218_INT_MASK2_LS3_I\tBIT(2)\n#define TPS65218_INT_MASK2_LS2_I\tBIT(1)\n#define TPS65218_INT_MASK2_LS1_I\tBIT(0)\n\n#define TPS65218_STATUS_FSEAL\t\tBIT(7)\n#define TPS65218_STATUS_EE\t\tBIT(6)\n#define TPS65218_STATUS_AC_STATE\tBIT(5)\n#define TPS65218_STATUS_PB_STATE\tBIT(4)\n#define TPS65218_STATUS_STATE_MASK\t0xC\n#define TPS65218_STATUS_CC_STAT\t\t0x3\n\n#define TPS65218_CONTROL_OFFNPFO\tBIT(1)\n#define TPS65218_CONTROL_CC_AQ\tBIT(0)\n\n#define TPS65218_FLAG_GPO3_FLG\t\tBIT(7)\n#define TPS65218_FLAG_GPO2_FLG\t\tBIT(6)\n#define TPS65218_FLAG_GPO1_FLG\t\tBIT(5)\n#define TPS65218_FLAG_LDO1_FLG\t\tBIT(4)\n#define TPS65218_FLAG_DC4_FLG\t\tBIT(3)\n#define TPS65218_FLAG_DC3_FLG\t\tBIT(2)\n#define TPS65218_FLAG_DC2_FLG\t\tBIT(1)\n#define TPS65218_FLAG_DC1_FLG\t\tBIT(0)\n\n#define TPS65218_ENABLE1_DC6_EN\t\tBIT(5)\n#define TPS65218_ENABLE1_DC5_EN\t\tBIT(4)\n#define TPS65218_ENABLE1_DC4_EN\t\tBIT(3)\n#define TPS65218_ENABLE1_DC3_EN\t\tBIT(2)\n#define TPS65218_ENABLE1_DC2_EN\t\tBIT(1)\n#define TPS65218_ENABLE1_DC1_EN\t\tBIT(0)\n\n#define TPS65218_ENABLE2_GPIO3\t\tBIT(6)\n#define TPS65218_ENABLE2_GPIO2\t\tBIT(5)\n#define TPS65218_ENABLE2_GPIO1\t\tBIT(4)\n#define TPS65218_ENABLE2_LS3_EN\t\tBIT(3)\n#define TPS65218_ENABLE2_LS2_EN\t\tBIT(2)\n#define TPS65218_ENABLE2_LS1_EN\t\tBIT(1)\n#define TPS65218_ENABLE2_LDO1_EN\tBIT(0)\n\n\n#define TPS65218_CONFIG1_TRST\t\tBIT(7)\n#define TPS65218_CONFIG1_GPO2_BUF\tBIT(6)\n#define TPS65218_CONFIG1_IO1_SEL\tBIT(5)\n#define TPS65218_CONFIG1_PGDLY_MASK\t0x18\n#define TPS65218_CONFIG1_STRICT\t\tBIT(2)\n#define TPS65218_CONFIG1_UVLO_MASK\t0x3\n#define TPS65218_CONFIG1_UVLO_2750000\t0x0\n#define TPS65218_CONFIG1_UVLO_2950000\t0x1\n#define TPS65218_CONFIG1_UVLO_3250000\t0x2\n#define TPS65218_CONFIG1_UVLO_3350000\t0x3\n\n#define TPS65218_CONFIG2_DC12_RST\tBIT(7)\n#define TPS65218_CONFIG2_UVLOHYS\tBIT(6)\n#define TPS65218_CONFIG2_LS3ILIM_MASK\t0xC\n#define TPS65218_CONFIG2_LS2ILIM_MASK\t0x3\n\n#define TPS65218_CONFIG3_LS3NPFO\tBIT(5)\n#define TPS65218_CONFIG3_LS2NPFO\tBIT(4)\n#define TPS65218_CONFIG3_LS1NPFO\tBIT(3)\n#define TPS65218_CONFIG3_LS3DCHRG\tBIT(2)\n#define TPS65218_CONFIG3_LS2DCHRG\tBIT(1)\n#define TPS65218_CONFIG3_LS1DCHRG\tBIT(0)\n\n#define TPS65218_CONTROL_DCDC1_PFM\tBIT(7)\n#define TPS65218_CONTROL_DCDC1_MASK\t0x7F\n\n#define TPS65218_CONTROL_DCDC2_PFM\tBIT(7)\n#define TPS65218_CONTROL_DCDC2_MASK\t0x3F\n\n#define TPS65218_CONTROL_DCDC3_PFM\tBIT(7)\n#define TPS65218_CONTROL_DCDC3_MASK\t0x3F\n\n#define TPS65218_CONTROL_DCDC4_PFM\tBIT(7)\n#define TPS65218_CONTROL_DCDC4_MASK\t0x3F\n\n#define TPS65218_SLEW_RATE_GO\t\tBIT(7)\n#define TPS65218_SLEW_RATE_GODSBL\tBIT(6)\n#define TPS65218_SLEW_RATE_SLEW_MASK\t0x7\n\n#define TPS65218_CONTROL_LDO1_MASK\t0x3F\n\n#define TPS65218_SEQ1_DLY8\t\tBIT(7)\n#define TPS65218_SEQ1_DLY7\t\tBIT(6)\n#define TPS65218_SEQ1_DLY6\t\tBIT(5)\n#define TPS65218_SEQ1_DLY5\t\tBIT(4)\n#define TPS65218_SEQ1_DLY4\t\tBIT(3)\n#define TPS65218_SEQ1_DLY3\t\tBIT(2)\n#define TPS65218_SEQ1_DLY2\t\tBIT(1)\n#define TPS65218_SEQ1_DLY1\t\tBIT(0)\n\n#define TPS65218_SEQ2_DLYFCTR\t\tBIT(7)\n#define TPS65218_SEQ2_DLY9\t\tBIT(0)\n\n#define TPS65218_SEQ3_DC2_SEQ_MASK\t0xF0\n#define TPS65218_SEQ3_DC1_SEQ_MASK\t0xF\n\n#define TPS65218_SEQ4_DC4_SEQ_MASK\t0xF0\n#define TPS65218_SEQ4_DC3_SEQ_MASK\t0xF\n\n#define TPS65218_SEQ5_DC6_SEQ_MASK\t0xF0\n#define TPS65218_SEQ5_DC5_SEQ_MASK\t0xF\n\n#define TPS65218_SEQ6_LS1_SEQ_MASK\t0xF0\n#define TPS65218_SEQ6_LDO1_SEQ_MASK\t0xF\n\n#define TPS65218_SEQ7_GPO3_SEQ_MASK\t0xF0\n#define TPS65218_SEQ7_GPO1_SEQ_MASK\t0xF\n#define TPS65218_PROTECT_NONE\t\t0\n#define TPS65218_PROTECT_L1\t\t1\n\nenum tps65218_regulator_id {\n\t \n\tTPS65218_DCDC_1,\n\tTPS65218_DCDC_2,\n\tTPS65218_DCDC_3,\n\tTPS65218_DCDC_4,\n\tTPS65218_DCDC_5,\n\tTPS65218_DCDC_6,\n\t \n\tTPS65218_LDO_1,\n\t \n\tTPS65218_LS_2,\n\tTPS65218_LS_3,\n};\n\n#define TPS65218_MAX_REG_ID\t\tTPS65218_LDO_1\n\n \n#define TPS65218_NUM_DCDC\t\t6\n \n#define TPS65218_NUM_LDO\t\t1\n \n#define TPS65218_NUM_LS\t\t\t2\n \n#define TPS65218_NUM_REGULATOR\t\t(TPS65218_NUM_DCDC + TPS65218_NUM_LDO \\\n\t\t\t\t\t + TPS65218_NUM_LS)\n\n \nenum tps65218_irqs {\n\t \n\tTPS65218_PRGC_IRQ,\n\tTPS65218_CC_AQC_IRQ,\n\tTPS65218_HOT_IRQ,\n\tTPS65218_PB_IRQ,\n\tTPS65218_AC_IRQ,\n\tTPS65218_VPRG_IRQ,\n\tTPS65218_INVALID1_IRQ,\n\tTPS65218_INVALID2_IRQ,\n\t \n\tTPS65218_LS1_I_IRQ,\n\tTPS65218_LS2_I_IRQ,\n\tTPS65218_LS3_I_IRQ,\n\tTPS65218_LS1_F_IRQ,\n\tTPS65218_LS2_F_IRQ,\n\tTPS65218_LS3_F_IRQ,\n\tTPS65218_INVALID3_IRQ,\n\tTPS65218_INVALID4_IRQ,\n};\n\n \n\nstruct tps65218 {\n\tstruct device *dev;\n\tunsigned int id;\n\tu8 rev;\n\n\tstruct mutex tps_lock;\t\t \n\t \n\tint irq;\n\tu32 irq_mask;\n\tstruct regmap_irq_chip_data *irq_data;\n\tstruct regulator_desc desc[TPS65218_NUM_REGULATOR];\n\tstruct regmap *regmap;\n\tu8 *strobes;\n};\n\nint tps65218_reg_write(struct tps65218 *tps, unsigned int reg,\n\t\t\tunsigned int val, unsigned int level);\nint tps65218_set_bits(struct tps65218 *tps, unsigned int reg,\n\t\tunsigned int mask, unsigned int val, unsigned int level);\nint tps65218_clear_bits(struct tps65218 *tps, unsigned int reg,\n\t\tunsigned int mask, unsigned int level);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}