--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml sramtester.twx sramtester.ncd -o sramtester.twr
sramtester.pcf

Design file:              sramtester.ncd
Physical constraint file: sramtester.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
data_f2s<0>  |    1.310(R)|      SLOW  |    0.064(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<1>  |    0.974(R)|      SLOW  |    0.388(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<2>  |    1.239(R)|      SLOW  |    0.137(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<3>  |    0.873(R)|      SLOW  |    0.486(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<4>  |    0.412(R)|      SLOW  |    1.056(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<5>  |    0.487(R)|      SLOW  |    0.984(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<6>  |    0.486(R)|      SLOW  |    0.988(R)|      SLOW  |clk_BUFGP         |   0.000|
data_f2s<7>  |    1.002(R)|      SLOW  |    0.372(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<0>     |    1.411(R)|      SLOW  |    0.101(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<1>     |    1.145(R)|      SLOW  |    0.358(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<2>     |    1.526(R)|      SLOW  |   -0.011(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<3>     |    1.894(R)|      SLOW  |   -0.360(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<4>     |    1.428(R)|      SLOW  |    0.085(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<5>     |    1.807(R)|      SLOW  |   -0.276(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<6>     |    1.837(R)|      SLOW  |   -0.306(R)|      SLOW  |clk_BUFGP         |   0.000|
dio_a<7>     |    1.675(R)|      SLOW  |   -0.150(R)|      SLOW  |clk_BUFGP         |   0.000|
mem          |    4.472(R)|      SLOW  |   -0.334(R)|      SLOW  |clk_BUFGP         |   0.000|
reset        |    3.868(R)|      SLOW  |   -0.225(R)|      SLOW  |clk_BUFGP         |   0.000|
rw           |    2.197(R)|      SLOW  |    0.106(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<0> |    2.073(R)|      SLOW  |   -0.593(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<1> |    2.067(R)|      SLOW  |   -0.500(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<2> |    1.882(R)|      SLOW  |   -0.429(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<3> |    2.415(R)|      SLOW  |   -0.741(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<4> |    1.770(R)|      SLOW  |   -0.324(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<5> |    2.019(R)|      SLOW  |   -0.560(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<6> |    2.658(R)|      SLOW  |   -0.864(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<7> |    2.514(R)|      SLOW  |   -0.851(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<8> |    4.007(R)|      SLOW  |   -1.754(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<9> |    3.927(R)|      SLOW  |   -1.674(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<10>|    3.961(R)|      SLOW  |   -1.690(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<11>|    3.530(R)|      SLOW  |   -1.414(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<12>|    3.306(R)|      SLOW  |   -1.369(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<13>|    3.695(R)|      SLOW  |   -1.435(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<14>|    3.172(R)|      SLOW  |   -1.284(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<15>|    2.067(R)|      SLOW  |   -0.608(R)|      SLOW  |clk_BUFGP         |   0.000|
sram_addr<16>|    2.296(R)|      SLOW  |   -0.794(R)|      FAST  |clk_BUFGP         |   0.000|
sram_addr<17>|    3.394(R)|      SLOW  |   -1.282(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
ad<0>        |        10.084(R)|      SLOW  |         4.354(R)|      FAST  |clk_BUFGP         |   0.000|
ad<1>        |         9.974(R)|      SLOW  |         4.293(R)|      FAST  |clk_BUFGP         |   0.000|
ad<2>        |         9.694(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
ad<3>        |         9.709(R)|      SLOW  |         4.123(R)|      FAST  |clk_BUFGP         |   0.000|
ad<4>        |        10.089(R)|      SLOW  |         4.359(R)|      FAST  |clk_BUFGP         |   0.000|
ad<5>        |        10.651(R)|      SLOW  |         4.651(R)|      FAST  |clk_BUFGP         |   0.000|
ad<6>        |        10.848(R)|      SLOW  |         4.751(R)|      FAST  |clk_BUFGP         |   0.000|
ad<7>        |        10.848(R)|      SLOW  |         4.751(R)|      FAST  |clk_BUFGP         |   0.000|
ad<8>        |         9.704(R)|      SLOW  |         4.118(R)|      FAST  |clk_BUFGP         |   0.000|
ad<9>        |         9.847(R)|      SLOW  |         4.186(R)|      FAST  |clk_BUFGP         |   0.000|
ad<10>       |         9.830(R)|      SLOW  |         4.148(R)|      FAST  |clk_BUFGP         |   0.000|
ad<11>       |         9.830(R)|      SLOW  |         4.148(R)|      FAST  |clk_BUFGP         |   0.000|
ad<12>       |        10.058(R)|      SLOW  |         4.279(R)|      FAST  |clk_BUFGP         |   0.000|
ad<13>       |         9.880(R)|      SLOW  |         4.203(R)|      FAST  |clk_BUFGP         |   0.000|
ad<14>       |         9.988(R)|      SLOW  |         4.273(R)|      FAST  |clk_BUFGP         |   0.000|
ad<15>       |         9.954(R)|      SLOW  |         4.239(R)|      FAST  |clk_BUFGP         |   0.000|
ad<16>       |         9.747(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
ad<17>       |         9.937(R)|      SLOW  |         4.217(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<0>|         9.665(R)|      SLOW  |         4.095(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<1>|         9.665(R)|      SLOW  |         4.095(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<2>|         9.759(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<3>|         9.695(R)|      SLOW  |         4.134(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<4>|         9.865(R)|      SLOW  |         4.252(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<5>|         9.815(R)|      SLOW  |         4.202(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<6>|         9.984(R)|      SLOW  |         4.286(R)|      FAST  |clk_BUFGP         |   0.000|
data_s2f_r<7>|        10.209(R)|      SLOW  |         4.477(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<0>     |         9.765(R)|      SLOW  |         4.045(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<1>     |         9.561(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<2>     |        10.090(R)|      SLOW  |         4.282(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<3>     |        10.362(R)|      SLOW  |         4.458(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<4>     |         9.992(R)|      SLOW  |         4.362(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<5>     |        10.221(R)|      SLOW  |         4.362(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<6>     |        10.308(R)|      SLOW  |         4.443(R)|      FAST  |clk_BUFGP         |   0.000|
dio_a<7>     |        10.307(R)|      SLOW  |         4.397(R)|      FAST  |clk_BUFGP         |   0.000|
oe_n         |        10.976(R)|      SLOW  |         4.769(R)|      FAST  |clk_BUFGP         |   0.000|
ready        |        12.177(R)|      SLOW  |         5.301(R)|      FAST  |clk_BUFGP         |   0.000|
we_n         |        10.274(R)|      SLOW  |         4.443(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.362|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dio_a<0>       |data_s2f_ur<0> |   12.367|
dio_a<1>       |data_s2f_ur<1> |   11.453|
dio_a<2>       |data_s2f_ur<2> |   11.350|
dio_a<3>       |data_s2f_ur<3> |   10.849|
dio_a<4>       |data_s2f_ur<4> |    9.783|
dio_a<5>       |data_s2f_ur<5> |   10.986|
dio_a<6>       |data_s2f_ur<6> |   11.709|
dio_a<7>       |data_s2f_ur<7> |   10.751|
---------------+---------------+---------+


Analysis completed Fri Apr 23 11:25:26 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



