

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22'
================================================================
* Date:           Mon Mar  3 00:05:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val"   --->   Operation 11 'read' 'RoundKey_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%round_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %round"   --->   Operation 12 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten13"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 0, i3 %i" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 14 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 0, i3 %j" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 15 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i22"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i5 %indvar_flatten13" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 17 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.78ns)   --->   "%icmp_ln240 = icmp_eq  i5 %indvar_flatten13_load, i5 16" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 18 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln240 = add i5 %indvar_flatten13_load, i5 1" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 19 'add' 'add_ln240' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc18.i25, void %for.inc.i35.preheader.exitStub" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 20 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln240 = store i5 %add_ln240, i5 %indvar_flatten13" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 21 'store' 'store_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.86>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 22 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 23 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln240_2 = add i3 %i_load, i3 1" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 24 'add' 'add_ln240_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.65ns)   --->   "%icmp_ln242 = icmp_eq  i3 %j_load, i3 4" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 25 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.98ns)   --->   "%select_ln239 = select i1 %icmp_ln242, i3 0, i3 %j_load" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 26 'select' 'select_ln239' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln240 = select i1 %icmp_ln242, i3 %add_ln240_2, i3 %i_load" [../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 27 'select' 'select_ln240' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln244 = trunc i3 %select_ln240" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 28 'trunc' 'trunc_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln244_3 = trunc i3 %select_ln239" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 29 'trunc' 'trunc_ln244_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln242 = add i3 %select_ln239, i3 1" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 30 'add' 'add_ln242' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 %select_ln240, i3 %i" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 31 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln239 = store i3 %add_ln242, i3 %j" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 32 'store' 'store_ln239' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln244, i2 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i3 %select_ln239" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 34 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln244 = add i4 %tmp_s, i4 %zext_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 35 'add' 'add_ln244' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln244_4 = zext i4 %add_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 36 'zext' 'zext_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 37 'getelementptr' 'buf_r_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln244_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i2.i2.i3, i4 %round_read, i2 %trunc_ln244, i2 %trunc_ln244_3, i3 0" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 38 'bitconcatenate' 'shl_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln244_2 = zext i11 %shl_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 39 'zext' 'zext_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (5.94ns)   --->   "%lshr_ln244 = lshr i1536 %RoundKey_val_read, i1536 %zext_ln244_2" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 40 'lshr' 'lshr_ln244' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln244_4 = trunc i1536 %lshr_ln244" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 41 'trunc' 'trunc_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 42 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.63>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_1_VITIS_LOOP_242_2_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln239 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 45 'specpipeline' 'specpipeline_ln239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%buf_r_load = load i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 46 'load' 'buf_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%xor_ln244 = xor i8 %buf_r_load, i8 %trunc_ln244_4" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 47 'xor' 'xor_ln244' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (2.32ns)   --->   "%store_ln244 = store i8 %xor_ln244, i4 %buf_r_addr" [../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 48 'store' 'store_ln244' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln242 = br void %for.inc.i22" [../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432]   --->   Operation 49 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten13' [10]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten13_load', ../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432) on local variable 'indvar_flatten13' [15]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln240', ../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432) [16]  (1.780 ns)
	'store' operation 0 bit ('store_ln240', ../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432) of variable 'add_ln240', ../../tiny-AES-c-mod/aes.c:240->../../tiny-AES-c-mod/aes.c:432 on local variable 'indvar_flatten13' [44]  (1.588 ns)

 <State 2>: 5.868ns
The critical path consists of the following:
	'load' operation 3 bit ('j_load', ../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432) on local variable 'j', ../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln242', ../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432) [25]  (1.650 ns)
	'select' operation 3 bit ('select_ln239', ../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432) [26]  (0.980 ns)
	'add' operation 3 bit ('add_ln242', ../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432) [43]  (1.650 ns)
	'store' operation 0 bit ('store_ln239', ../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432) of variable 'add_ln242', ../../tiny-AES-c-mod/aes.c:242->../../tiny-AES-c-mod/aes.c:432 on local variable 'j', ../../tiny-AES-c-mod/aes.c:239->../../tiny-AES-c-mod/aes.c:432 [46]  (1.588 ns)

 <State 3>: 5.944ns
The critical path consists of the following:
	'lshr' operation 1536 bit ('lshr_ln244', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [38]  (5.944 ns)

 <State 4>: 5.634ns
The critical path consists of the following:
	'load' operation 8 bit ('buf_r_load', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) on array 'buf_r' [40]  (2.322 ns)
	'xor' operation 8 bit ('xor_ln244', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) [41]  (0.990 ns)
	'store' operation 0 bit ('store_ln244', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432) of variable 'xor_ln244', ../../tiny-AES-c-mod/aes.c:244->../../tiny-AES-c-mod/aes.c:432 on array 'buf_r' [42]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
