
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000008c8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a50  08000a58  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a50  08000a50  00001a58  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000a50  08000a50  00001a58  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000a50  08000a58  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a50  08000a50  00001a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a54  08000a54  00001a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001a58  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00001a58  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a69  00000000  00000000  00001a82  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000029f  00000000  00000000  000024eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00002790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000099  00000000  00000000  00002858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000215b  00000000  00000000  000028f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001237  00000000  00000000  00004a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000090aa  00000000  00000000  00005c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000ed2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0000ed70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000082  00000000  00000000  0000eff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000a38 	.word	0x08000a38

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	08000a38 	.word	0x08000a38

080001c8 <delay>:
 *      Author: ggpai
 */

#include "stm32f407xx.h"

void delay(void){
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
	for(uint32_t i=0;i<500000;i++);
 80001ce:	2300      	movs	r3, #0
 80001d0:	607b      	str	r3, [r7, #4]
 80001d2:	e002      	b.n	80001da <delay+0x12>
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	3301      	adds	r3, #1
 80001d8:	607b      	str	r3, [r7, #4]
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	4a04      	ldr	r2, [pc, #16]	@ (80001f0 <delay+0x28>)
 80001de:	4293      	cmp	r3, r2
 80001e0:	d9f8      	bls.n	80001d4 <delay+0xc>

}
 80001e2:	bf00      	nop
 80001e4:	bf00      	nop
 80001e6:	370c      	adds	r7, #12
 80001e8:	46bd      	mov	sp, r7
 80001ea:	bc80      	pop	{r7}
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop
 80001f0:	0007a11f 	.word	0x0007a11f

080001f4 <main>:

int main()
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b086      	sub	sp, #24
 80001f8:	af00      	add	r7, sp, #0
	// connect the Button to PD5  external Led to P12
	GPIO_Handle_t GPIOLed,GPIOButton;

	//initialize the GPIOLed and GPIO Button
    memset(&GPIOButton,0,sizeof(GPIOButton));
 80001fa:	463b      	mov	r3, r7
 80001fc:	220c      	movs	r2, #12
 80001fe:	2100      	movs	r1, #0
 8000200:	4618      	mov	r0, r3
 8000202:	f000 fbed 	bl	80009e0 <memset>
    memset(&GPIOLed,0,sizeof(GPIOLed));
 8000206:	f107 030c 	add.w	r3, r7, #12
 800020a:	220c      	movs	r2, #12
 800020c:	2100      	movs	r1, #0
 800020e:	4618      	mov	r0, r3
 8000210:	f000 fbe6 	bl	80009e0 <memset>
	GPIOLed.pGPIOx=GPIOD;
 8000214:	4b19      	ldr	r3, [pc, #100]	@ (800027c <main+0x88>)
 8000216:	60fb      	str	r3, [r7, #12]
	GPIOLed.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_OUT;
 8000218:	2301      	movs	r3, #1
 800021a:	747b      	strb	r3, [r7, #17]
	GPIOLed.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_12;
 800021c:	230c      	movs	r3, #12
 800021e:	743b      	strb	r3, [r7, #16]
	GPIOLed.GPIO_PinConfig.GPIO_PinOPType=GPIO_OP_TYPE_PP;
 8000220:	2300      	movs	r3, #0
 8000222:	753b      	strb	r3, [r7, #20]
	GPIOLed.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 8000224:	2302      	movs	r3, #2
 8000226:	74bb      	strb	r3, [r7, #18]
	GPIOLed.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_NO_PUPD;
 8000228:	2300      	movs	r3, #0
 800022a:	74fb      	strb	r3, [r7, #19]

	GPIOButton.pGPIOx=GPIOD;
 800022c:	4b13      	ldr	r3, [pc, #76]	@ (800027c <main+0x88>)
 800022e:	603b      	str	r3, [r7, #0]
	GPIOButton.GPIO_PinConfig.GPIO_PinMode=GPIO_MODE_IT_FT;
 8000230:	2304      	movs	r3, #4
 8000232:	717b      	strb	r3, [r7, #5]
	GPIOButton.GPIO_PinConfig.GPIO_PinNumber=GPIO_PIN_NO_5;
 8000234:	2305      	movs	r3, #5
 8000236:	713b      	strb	r3, [r7, #4]
	GPIOButton.GPIO_PinConfig.GPIO_PinPuPdControl=GPIO_PIN_PU;
 8000238:	2301      	movs	r3, #1
 800023a:	71fb      	strb	r3, [r7, #7]
	GPIOButton.GPIO_PinConfig.GPIO_PinSpeed=GPIO_SPEED_FAST;
 800023c:	2302      	movs	r3, #2
 800023e:	71bb      	strb	r3, [r7, #6]


	// enable the peripheral clock control
	GPIO_PeripheralClockControl(GPIOLed.pGPIOx, ENABLE);
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	2101      	movs	r1, #1
 8000244:	4618      	mov	r0, r3
 8000246:	f000 fa01 	bl	800064c <GPIO_PeripheralClockControl>
	GPIO_PeripheralClockControl(GPIOButton.pGPIOx, ENABLE);
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	2101      	movs	r1, #1
 800024e:	4618      	mov	r0, r3
 8000250:	f000 f9fc 	bl	800064c <GPIO_PeripheralClockControl>


	//initialize the configuration using init-function
	GPIO_Init(&GPIOButton);
 8000254:	463b      	mov	r3, r7
 8000256:	4618      	mov	r0, r3
 8000258:	f000 f84c 	bl	80002f4 <GPIO_Init>
	GPIO_Init(&GPIOLed);
 800025c:	f107 030c 	add.w	r3, r7, #12
 8000260:	4618      	mov	r0, r3
 8000262:	f000 f847 	bl	80002f4 <GPIO_Init>

	//call the functions to configure the interrupt on the Processor side (NVIC)
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI9_5, ENABLE);
 8000266:	2101      	movs	r1, #1
 8000268:	2017      	movs	r0, #23
 800026a:	f000 faeb 	bl	8000844 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI9_5, 15);
 800026e:	210f      	movs	r1, #15
 8000270:	2017      	movs	r0, #23
 8000272:	f000 fb6b 	bl	800094c <GPIO_IRQPriorityConfig>


	while(1);
 8000276:	bf00      	nop
 8000278:	e7fd      	b.n	8000276 <main+0x82>
 800027a:	bf00      	nop
 800027c:	40020c00 	.word	0x40020c00

08000280 <EXTI9_5_IRQHandler>:


}

void EXTI9_5_IRQHandler(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	af00      	add	r7, sp, #0
	// ISR which will call  the GPIO_handler

	delay(); // to settle the vibrations
 8000284:	f7ff ffa0 	bl	80001c8 <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_5);
 8000288:	2005      	movs	r0, #5
 800028a:	f000 fb89 	bl	80009a0 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOD, GPIO_PIN_NO_12);
 800028e:	210c      	movs	r1, #12
 8000290:	4802      	ldr	r0, [pc, #8]	@ (800029c <EXTI9_5_IRQHandler+0x1c>)
 8000292:	f000 fac3 	bl	800081c <GPIO_ToggleOutputPin>

}
 8000296:	bf00      	nop
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40020c00 	.word	0x40020c00

080002a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002a0:	480d      	ldr	r0, [pc, #52]	@ (80002d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002a2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002a4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002a8:	480c      	ldr	r0, [pc, #48]	@ (80002dc <LoopForever+0x6>)
  ldr r1, =_edata
 80002aa:	490d      	ldr	r1, [pc, #52]	@ (80002e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002ac:	4a0d      	ldr	r2, [pc, #52]	@ (80002e4 <LoopForever+0xe>)
  movs r3, #0
 80002ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002b0:	e002      	b.n	80002b8 <LoopCopyDataInit>

080002b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002b6:	3304      	adds	r3, #4

080002b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002bc:	d3f9      	bcc.n	80002b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002be:	4a0a      	ldr	r2, [pc, #40]	@ (80002e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002c0:	4c0a      	ldr	r4, [pc, #40]	@ (80002ec <LoopForever+0x16>)
  movs r3, #0
 80002c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002c4:	e001      	b.n	80002ca <LoopFillZerobss>

080002c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002c8:	3204      	adds	r2, #4

080002ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002cc:	d3fb      	bcc.n	80002c6 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80002ce:	f000 fb8f 	bl	80009f0 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 80002d2:	f7ff ff8f 	bl	80001f4 <main>

080002d6 <LoopForever>:

LoopForever:
  b LoopForever
 80002d6:	e7fe      	b.n	80002d6 <LoopForever>
  ldr   r0, =_estack
 80002d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002e0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002e4:	08000a58 	.word	0x08000a58
  ldr r2, =_sbss
 80002e8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002ec:	2000001c 	.word	0x2000001c

080002f0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002f0:	e7fe      	b.n	80002f0 <ADC_IRQHandler>
	...

080002f4 <GPIO_Init>:
 *  Created on: Sep 20, 2025
 *      Author: LENOVO
 */

#include "stm32f4xx_gpio_driver.h"
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 80002f4:	b480      	push	{r7}
 80002f6:	b087      	sub	sp, #28
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
	uint32_t temp=0;
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]

	//1. configure the mode of gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	795b      	ldrb	r3, [r3, #5]
 8000304:	2b03      	cmp	r3, #3
 8000306:	d820      	bhi.n	800034a <GPIO_Init+0x56>
	{
		// non - interrupt mode
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	795b      	ldrb	r3, [r3, #5]
 800030c:	461a      	mov	r2, r3
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	791b      	ldrb	r3, [r3, #4]
 8000312:	005b      	lsls	r3, r3, #1
 8000314:	fa02 f303 	lsl.w	r3, r2, r3
 8000318:	617b      	str	r3, [r7, #20]
		// now do set this mode in the GPIO register structure which is pointing to actual GPIOx peripheral
		pGPIOHandle->pGPIOx->MODER &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	791b      	ldrb	r3, [r3, #4]
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	2103      	movs	r1, #3
 8000328:	fa01 f303 	lsl.w	r3, r1, r3
 800032c:	43db      	mvns	r3, r3
 800032e:	4619      	mov	r1, r3
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	400a      	ands	r2, r1
 8000336:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	6819      	ldr	r1, [r3, #0]
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	697a      	ldr	r2, [r7, #20]
 8000344:	430a      	orrs	r2, r1
 8000346:	601a      	str	r2, [r3, #0]
 8000348:	e0c5      	b.n	80004d6 <GPIO_Init+0x1e2>

	}
	else
	{
		// interrupt mode - code it later
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_FT)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	795b      	ldrb	r3, [r3, #5]
 800034e:	2b04      	cmp	r3, #4
 8000350:	d817      	bhi.n	8000382 <GPIO_Init+0x8e>
		{
			// configure Falling trigger using FTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000352:	4b47      	ldr	r3, [pc, #284]	@ (8000470 <GPIO_Init+0x17c>)
 8000354:	68db      	ldr	r3, [r3, #12]
 8000356:	687a      	ldr	r2, [r7, #4]
 8000358:	7912      	ldrb	r2, [r2, #4]
 800035a:	4611      	mov	r1, r2
 800035c:	2201      	movs	r2, #1
 800035e:	408a      	lsls	r2, r1
 8000360:	4611      	mov	r1, r2
 8000362:	4a43      	ldr	r2, [pc, #268]	@ (8000470 <GPIO_Init+0x17c>)
 8000364:	430b      	orrs	r3, r1
 8000366:	60d3      	str	r3, [r2, #12]

			//clear the corresponding RTSR bit for safety
			EXTI->RTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000368:	4b41      	ldr	r3, [pc, #260]	@ (8000470 <GPIO_Init+0x17c>)
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	687a      	ldr	r2, [r7, #4]
 800036e:	7912      	ldrb	r2, [r2, #4]
 8000370:	4611      	mov	r1, r2
 8000372:	2201      	movs	r2, #1
 8000374:	408a      	lsls	r2, r1
 8000376:	43d2      	mvns	r2, r2
 8000378:	4611      	mov	r1, r2
 800037a:	4a3d      	ldr	r2, [pc, #244]	@ (8000470 <GPIO_Init+0x17c>)
 800037c:	430b      	orrs	r3, r1
 800037e:	6093      	str	r3, [r2, #8]
 8000380:	e035      	b.n	80003ee <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RT)
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	795b      	ldrb	r3, [r3, #5]
 8000386:	2b05      	cmp	r3, #5
 8000388:	d817      	bhi.n	80003ba <GPIO_Init+0xc6>
		{
			//configure Rising trigger RTSR
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800038a:	4b39      	ldr	r3, [pc, #228]	@ (8000470 <GPIO_Init+0x17c>)
 800038c:	689b      	ldr	r3, [r3, #8]
 800038e:	687a      	ldr	r2, [r7, #4]
 8000390:	7912      	ldrb	r2, [r2, #4]
 8000392:	4611      	mov	r1, r2
 8000394:	2201      	movs	r2, #1
 8000396:	408a      	lsls	r2, r1
 8000398:	4611      	mov	r1, r2
 800039a:	4a35      	ldr	r2, [pc, #212]	@ (8000470 <GPIO_Init+0x17c>)
 800039c:	430b      	orrs	r3, r1
 800039e:	6093      	str	r3, [r2, #8]

			//clear the corresponding FTSR bit for safety
			EXTI->FTSR|= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003a0:	4b33      	ldr	r3, [pc, #204]	@ (8000470 <GPIO_Init+0x17c>)
 80003a2:	68db      	ldr	r3, [r3, #12]
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	7912      	ldrb	r2, [r2, #4]
 80003a8:	4611      	mov	r1, r2
 80003aa:	2201      	movs	r2, #1
 80003ac:	408a      	lsls	r2, r1
 80003ae:	43d2      	mvns	r2, r2
 80003b0:	4611      	mov	r1, r2
 80003b2:	4a2f      	ldr	r2, [pc, #188]	@ (8000470 <GPIO_Init+0x17c>)
 80003b4:	430b      	orrs	r3, r1
 80003b6:	60d3      	str	r3, [r2, #12]
 80003b8:	e019      	b.n	80003ee <GPIO_Init+0xfa>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_IT_RFT)
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	795b      	ldrb	r3, [r3, #5]
 80003be:	2b06      	cmp	r3, #6
 80003c0:	d815      	bhi.n	80003ee <GPIO_Init+0xfa>
		{
			// configure both falling trigger and rising trigger
			// FTSR and RTSR
			EXTI->FTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003c2:	4b2b      	ldr	r3, [pc, #172]	@ (8000470 <GPIO_Init+0x17c>)
 80003c4:	68db      	ldr	r3, [r3, #12]
 80003c6:	687a      	ldr	r2, [r7, #4]
 80003c8:	7912      	ldrb	r2, [r2, #4]
 80003ca:	4611      	mov	r1, r2
 80003cc:	2201      	movs	r2, #1
 80003ce:	408a      	lsls	r2, r1
 80003d0:	4611      	mov	r1, r2
 80003d2:	4a27      	ldr	r2, [pc, #156]	@ (8000470 <GPIO_Init+0x17c>)
 80003d4:	430b      	orrs	r3, r1
 80003d6:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR|= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80003d8:	4b25      	ldr	r3, [pc, #148]	@ (8000470 <GPIO_Init+0x17c>)
 80003da:	689b      	ldr	r3, [r3, #8]
 80003dc:	687a      	ldr	r2, [r7, #4]
 80003de:	7912      	ldrb	r2, [r2, #4]
 80003e0:	4611      	mov	r1, r2
 80003e2:	2201      	movs	r2, #1
 80003e4:	408a      	lsls	r2, r1
 80003e6:	4611      	mov	r1, r2
 80003e8:	4a21      	ldr	r2, [pc, #132]	@ (8000470 <GPIO_Init+0x17c>)
 80003ea:	430b      	orrs	r3, r1
 80003ec:	6093      	str	r3, [r2, #8]

		}

		//2. configure the GPIO port selection in the SYSCFG_EXTICR

		uint8_t temp1=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/4;
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	791b      	ldrb	r3, [r3, #4]
 80003f2:	089b      	lsrs	r3, r3, #2
 80003f4:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2=pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber%4;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	791b      	ldrb	r3, [r3, #4]
 80003fa:	f003 0303 	and.w	r3, r3, #3
 80003fe:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode =GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	4a1b      	ldr	r2, [pc, #108]	@ (8000474 <GPIO_Init+0x180>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d044      	beq.n	8000494 <GPIO_Init+0x1a0>
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	4a1a      	ldr	r2, [pc, #104]	@ (8000478 <GPIO_Init+0x184>)
 8000410:	4293      	cmp	r3, r2
 8000412:	d02b      	beq.n	800046c <GPIO_Init+0x178>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	4a18      	ldr	r2, [pc, #96]	@ (800047c <GPIO_Init+0x188>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d024      	beq.n	8000468 <GPIO_Init+0x174>
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	4a17      	ldr	r2, [pc, #92]	@ (8000480 <GPIO_Init+0x18c>)
 8000424:	4293      	cmp	r3, r2
 8000426:	d01d      	beq.n	8000464 <GPIO_Init+0x170>
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a15      	ldr	r2, [pc, #84]	@ (8000484 <GPIO_Init+0x190>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d016      	beq.n	8000460 <GPIO_Init+0x16c>
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	4a14      	ldr	r2, [pc, #80]	@ (8000488 <GPIO_Init+0x194>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d00f      	beq.n	800045c <GPIO_Init+0x168>
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4a12      	ldr	r2, [pc, #72]	@ (800048c <GPIO_Init+0x198>)
 8000442:	4293      	cmp	r3, r2
 8000444:	d008      	beq.n	8000458 <GPIO_Init+0x164>
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	4a11      	ldr	r2, [pc, #68]	@ (8000490 <GPIO_Init+0x19c>)
 800044c:	4293      	cmp	r3, r2
 800044e:	d101      	bne.n	8000454 <GPIO_Init+0x160>
 8000450:	2307      	movs	r3, #7
 8000452:	e020      	b.n	8000496 <GPIO_Init+0x1a2>
 8000454:	2300      	movs	r3, #0
 8000456:	e01e      	b.n	8000496 <GPIO_Init+0x1a2>
 8000458:	2306      	movs	r3, #6
 800045a:	e01c      	b.n	8000496 <GPIO_Init+0x1a2>
 800045c:	2305      	movs	r3, #5
 800045e:	e01a      	b.n	8000496 <GPIO_Init+0x1a2>
 8000460:	2304      	movs	r3, #4
 8000462:	e018      	b.n	8000496 <GPIO_Init+0x1a2>
 8000464:	2303      	movs	r3, #3
 8000466:	e016      	b.n	8000496 <GPIO_Init+0x1a2>
 8000468:	2302      	movs	r3, #2
 800046a:	e014      	b.n	8000496 <GPIO_Init+0x1a2>
 800046c:	2301      	movs	r3, #1
 800046e:	e012      	b.n	8000496 <GPIO_Init+0x1a2>
 8000470:	40013c00 	.word	0x40013c00
 8000474:	40020000 	.word	0x40020000
 8000478:	40020400 	.word	0x40020400
 800047c:	40020800 	.word	0x40020800
 8000480:	40020c00 	.word	0x40020c00
 8000484:	40021000 	.word	0x40021000
 8000488:	40021800 	.word	0x40021800
 800048c:	40021c00 	.word	0x40021c00
 8000490:	40022000 	.word	0x40022000
 8000494:	2300      	movs	r3, #0
 8000496:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000498:	4b69      	ldr	r3, [pc, #420]	@ (8000640 <GPIO_Init+0x34c>)
 800049a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800049c:	4a68      	ldr	r2, [pc, #416]	@ (8000640 <GPIO_Init+0x34c>)
 800049e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004a2:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1]|= (portcode << (temp2*4));
 80004a4:	4a67      	ldr	r2, [pc, #412]	@ (8000644 <GPIO_Init+0x350>)
 80004a6:	7cfb      	ldrb	r3, [r7, #19]
 80004a8:	3302      	adds	r3, #2
 80004aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004ae:	7c79      	ldrb	r1, [r7, #17]
 80004b0:	7cbb      	ldrb	r3, [r7, #18]
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	fa01 f303 	lsl.w	r3, r1, r3
 80004b8:	4618      	mov	r0, r3
 80004ba:	4962      	ldr	r1, [pc, #392]	@ (8000644 <GPIO_Init+0x350>)
 80004bc:	7cfb      	ldrb	r3, [r7, #19]
 80004be:	4302      	orrs	r2, r0
 80004c0:	3302      	adds	r3, #2
 80004c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]



		//3.  enable the EXTI interrupt Delivery using Interrupt mask register
        // enable that EXTI line  to deliver the interrupt from MCU side
		EXTI->IMR=(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	791b      	ldrb	r3, [r3, #4]
 80004ca:	461a      	mov	r2, r3
 80004cc:	2301      	movs	r3, #1
 80004ce:	fa03 f202 	lsl.w	r2, r3, r2
 80004d2:	4b5d      	ldr	r3, [pc, #372]	@ (8000648 <GPIO_Init+0x354>)
 80004d4:	601a      	str	r2, [r3, #0]

	}

	//2. configure the speed
	temp=0;
 80004d6:	2300      	movs	r3, #0
 80004d8:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	799b      	ldrb	r3, [r3, #6]
 80004de:	461a      	mov	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	791b      	ldrb	r3, [r3, #4]
 80004e4:	005b      	lsls	r3, r3, #1
 80004e6:	fa02 f303 	lsl.w	r3, r2, r3
 80004ea:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	689a      	ldr	r2, [r3, #8]
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	791b      	ldrb	r3, [r3, #4]
 80004f6:	005b      	lsls	r3, r3, #1
 80004f8:	2103      	movs	r1, #3
 80004fa:	fa01 f303 	lsl.w	r3, r1, r3
 80004fe:	43db      	mvns	r3, r3
 8000500:	4619      	mov	r1, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	400a      	ands	r2, r1
 8000508:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	6899      	ldr	r1, [r3, #8]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	697a      	ldr	r2, [r7, #20]
 8000516:	430a      	orrs	r2, r1
 8000518:	609a      	str	r2, [r3, #8]

	//3. configure the pupd settings
	temp=0;
 800051a:	2300      	movs	r3, #0
 800051c:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	79db      	ldrb	r3, [r3, #7]
 8000522:	461a      	mov	r2, r3
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	791b      	ldrb	r3, [r3, #4]
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	fa02 f303 	lsl.w	r3, r2, r3
 800052e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=(~(0x3 <<(2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	68da      	ldr	r2, [r3, #12]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	791b      	ldrb	r3, [r3, #4]
 800053a:	005b      	lsls	r3, r3, #1
 800053c:	2103      	movs	r1, #3
 800053e:	fa01 f303 	lsl.w	r3, r1, r3
 8000542:	43db      	mvns	r3, r3
 8000544:	4619      	mov	r1, r3
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	681b      	ldr	r3, [r3, #0]
 800054a:	400a      	ands	r2, r1
 800054c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	68d9      	ldr	r1, [r3, #12]
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	697a      	ldr	r2, [r7, #20]
 800055a:	430a      	orrs	r2, r1
 800055c:	60da      	str	r2, [r3, #12]
	//4. configure the optype
	// this code should be configured only if the mode is in OUTPUT Mode
	// Need to add checks for this code
	temp=0;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType <<  pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	7a1b      	ldrb	r3, [r3, #8]
 8000566:	461a      	mov	r2, r3
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	791b      	ldrb	r3, [r3, #4]
 800056c:	fa02 f303 	lsl.w	r3, r2, r3
 8000570:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &=(~(0x1 <<(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	685a      	ldr	r2, [r3, #4]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	791b      	ldrb	r3, [r3, #4]
 800057c:	4619      	mov	r1, r3
 800057e:	2301      	movs	r3, #1
 8000580:	408b      	lsls	r3, r1
 8000582:	43db      	mvns	r3, r3
 8000584:	4619      	mov	r1, r3
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	400a      	ands	r2, r1
 800058c:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	6859      	ldr	r1, [r3, #4]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	697a      	ldr	r2, [r7, #20]
 800059a:	430a      	orrs	r2, r1
 800059c:	605a      	str	r2, [r3, #4]

	//5. configure the altfn
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	795b      	ldrb	r3, [r3, #5]
 80005a2:	2b02      	cmp	r3, #2
 80005a4:	d146      	bne.n	8000634 <GPIO_Init+0x340>
	{
			// configure the altfn registers
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode /8;
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	7a5b      	ldrb	r3, [r3, #9]
 80005aa:	08db      	lsrs	r3, r3, #3
 80005ac:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode %8;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	7a5b      	ldrb	r3, [r3, #9]
 80005b2:	f003 0307 	and.w	r3, r3, #7
 80005b6:	73fb      	strb	r3, [r7, #15]

		if(temp1 ==0){
 80005b8:	7c3b      	ldrb	r3, [r7, #16]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d11d      	bne.n	80005fa <GPIO_Init+0x306>
			pGPIOHandle->pGPIOx->AFRL &=~(0xF << (4 * temp2));
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	6a1a      	ldr	r2, [r3, #32]
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	009b      	lsls	r3, r3, #2
 80005c8:	210f      	movs	r1, #15
 80005ca:	fa01 f303 	lsl.w	r3, r1, r3
 80005ce:	43db      	mvns	r3, r3
 80005d0:	4619      	mov	r1, r3
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	400a      	ands	r2, r1
 80005d8:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOx->AFRL |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	6a1a      	ldr	r2, [r3, #32]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	7a5b      	ldrb	r3, [r3, #9]
 80005e4:	4619      	mov	r1, r3
 80005e6:	7bfb      	ldrb	r3, [r7, #15]
 80005e8:	009b      	lsls	r3, r3, #2
 80005ea:	fa01 f303 	lsl.w	r3, r1, r3
 80005ee:	4619      	mov	r1, r3
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	430a      	orrs	r2, r1
 80005f6:	621a      	str	r2, [r3, #32]
		}


	}

}
 80005f8:	e01c      	b.n	8000634 <GPIO_Init+0x340>
			pGPIOHandle->pGPIOx->AFRH &=~(0xF<< (4 * temp2));
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000600:	7bfb      	ldrb	r3, [r7, #15]
 8000602:	009b      	lsls	r3, r3, #2
 8000604:	210f      	movs	r1, #15
 8000606:	fa01 f303 	lsl.w	r3, r1, r3
 800060a:	43db      	mvns	r3, r3
 800060c:	4619      	mov	r1, r3
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	400a      	ands	r2, r1
 8000614:	625a      	str	r2, [r3, #36]	@ 0x24
			pGPIOHandle->pGPIOx->AFRH |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2));
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	7a5b      	ldrb	r3, [r3, #9]
 8000620:	4619      	mov	r1, r3
 8000622:	7bfb      	ldrb	r3, [r7, #15]
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	fa01 f303 	lsl.w	r3, r1, r3
 800062a:	4619      	mov	r1, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	430a      	orrs	r2, r1
 8000632:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000634:	bf00      	nop
 8000636:	371c      	adds	r7, #28
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	40023800 	.word	0x40023800
 8000644:	40013800 	.word	0x40013800
 8000648:	40013c00 	.word	0x40013c00

0800064c <GPIO_PeripheralClockControl>:

void GPIO_PeripheralClockControl(GPIO_RegDef_t *pGPIOx,uint8_t EnorDi){
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	460b      	mov	r3, r1
 8000656:	70fb      	strb	r3, [r7, #3]

	if(EnorDi == ENABLE){
 8000658:	78fb      	ldrb	r3, [r7, #3]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d162      	bne.n	8000724 <GPIO_PeripheralClockControl+0xd8>
		// check *pGIOx is pointing to which GPIO peripheral
		if(pGPIOx == GPIOA){
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	4a64      	ldr	r2, [pc, #400]	@ (80007f4 <GPIO_PeripheralClockControl+0x1a8>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d106      	bne.n	8000674 <GPIO_PeripheralClockControl+0x28>
			GPIOA_PCLK_EN();
 8000666:	4b64      	ldr	r3, [pc, #400]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066a:	4a63      	ldr	r2, [pc, #396]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6313      	str	r3, [r2, #48]	@ 0x30
				}

	}


}
 8000672:	e0b9      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOB){
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	4a61      	ldr	r2, [pc, #388]	@ (80007fc <GPIO_PeripheralClockControl+0x1b0>)
 8000678:	4293      	cmp	r3, r2
 800067a:	d106      	bne.n	800068a <GPIO_PeripheralClockControl+0x3e>
			GPIOB_PCLK_EN();
 800067c:	4b5e      	ldr	r3, [pc, #376]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800067e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000680:	4a5d      	ldr	r2, [pc, #372]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000682:	f043 0302 	orr.w	r3, r3, #2
 8000686:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000688:	e0ae      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOC){
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4a5c      	ldr	r2, [pc, #368]	@ (8000800 <GPIO_PeripheralClockControl+0x1b4>)
 800068e:	4293      	cmp	r3, r2
 8000690:	d106      	bne.n	80006a0 <GPIO_PeripheralClockControl+0x54>
			GPIOC_PCLK_EN();
 8000692:	4b59      	ldr	r3, [pc, #356]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000696:	4a58      	ldr	r2, [pc, #352]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000698:	f043 0304 	orr.w	r3, r3, #4
 800069c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800069e:	e0a3      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOD){
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	4a58      	ldr	r2, [pc, #352]	@ (8000804 <GPIO_PeripheralClockControl+0x1b8>)
 80006a4:	4293      	cmp	r3, r2
 80006a6:	d106      	bne.n	80006b6 <GPIO_PeripheralClockControl+0x6a>
			GPIOD_PCLK_EN();
 80006a8:	4b53      	ldr	r3, [pc, #332]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ac:	4a52      	ldr	r2, [pc, #328]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006ae:	f043 0308 	orr.w	r3, r3, #8
 80006b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006b4:	e098      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOE){
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	4a53      	ldr	r2, [pc, #332]	@ (8000808 <GPIO_PeripheralClockControl+0x1bc>)
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d106      	bne.n	80006cc <GPIO_PeripheralClockControl+0x80>
			GPIOE_PCLK_EN();
 80006be:	4b4e      	ldr	r3, [pc, #312]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	4a4d      	ldr	r2, [pc, #308]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006c4:	f043 0310 	orr.w	r3, r3, #16
 80006c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006ca:	e08d      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOF){
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4a4f      	ldr	r2, [pc, #316]	@ (800080c <GPIO_PeripheralClockControl+0x1c0>)
 80006d0:	4293      	cmp	r3, r2
 80006d2:	d106      	bne.n	80006e2 <GPIO_PeripheralClockControl+0x96>
			GPIOF_PCLK_EN();
 80006d4:	4b48      	ldr	r3, [pc, #288]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d8:	4a47      	ldr	r2, [pc, #284]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006da:	f043 0320 	orr.w	r3, r3, #32
 80006de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006e0:	e082      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOG){
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	4a4a      	ldr	r2, [pc, #296]	@ (8000810 <GPIO_PeripheralClockControl+0x1c4>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d106      	bne.n	80006f8 <GPIO_PeripheralClockControl+0xac>
			GPIOG_PCLK_EN();
 80006ea:	4b43      	ldr	r3, [pc, #268]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a42      	ldr	r2, [pc, #264]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80006f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80006f6:	e077      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOH){
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	4a46      	ldr	r2, [pc, #280]	@ (8000814 <GPIO_PeripheralClockControl+0x1c8>)
 80006fc:	4293      	cmp	r3, r2
 80006fe:	d106      	bne.n	800070e <GPIO_PeripheralClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000700:	4b3d      	ldr	r3, [pc, #244]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000704:	4a3c      	ldr	r2, [pc, #240]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000706:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800070a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800070c:	e06c      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
		else if(pGPIOx == GPIOI){
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	4a41      	ldr	r2, [pc, #260]	@ (8000818 <GPIO_PeripheralClockControl+0x1cc>)
 8000712:	4293      	cmp	r3, r2
 8000714:	d168      	bne.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000716:	4b38      	ldr	r3, [pc, #224]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	4a37      	ldr	r2, [pc, #220]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800071c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000720:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000722:	e061      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				if(pGPIOx == GPIOA){
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	4a33      	ldr	r2, [pc, #204]	@ (80007f4 <GPIO_PeripheralClockControl+0x1a8>)
 8000728:	4293      	cmp	r3, r2
 800072a:	d106      	bne.n	800073a <GPIO_PeripheralClockControl+0xee>
					GPIOA_PCLK_DI();
 800072c:	4b32      	ldr	r3, [pc, #200]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800072e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000730:	4a31      	ldr	r2, [pc, #196]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000732:	f023 0301 	bic.w	r3, r3, #1
 8000736:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000738:	e056      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOB){
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4a2f      	ldr	r2, [pc, #188]	@ (80007fc <GPIO_PeripheralClockControl+0x1b0>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d106      	bne.n	8000750 <GPIO_PeripheralClockControl+0x104>
					GPIOB_PCLK_DI();
 8000742:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000748:	f023 0302 	bic.w	r3, r3, #2
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800074e:	e04b      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOC){
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <GPIO_PeripheralClockControl+0x1b4>)
 8000754:	4293      	cmp	r3, r2
 8000756:	d106      	bne.n	8000766 <GPIO_PeripheralClockControl+0x11a>
					GPIOC_PCLK_DI();
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800075a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075c:	4a26      	ldr	r2, [pc, #152]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800075e:	f023 0304 	bic.w	r3, r3, #4
 8000762:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000764:	e040      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOD){
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	4a26      	ldr	r2, [pc, #152]	@ (8000804 <GPIO_PeripheralClockControl+0x1b8>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d106      	bne.n	800077c <GPIO_PeripheralClockControl+0x130>
					GPIOD_PCLK_DI();
 800076e:	4b22      	ldr	r3, [pc, #136]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	4a21      	ldr	r2, [pc, #132]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000774:	f023 0308 	bic.w	r3, r3, #8
 8000778:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800077a:	e035      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOE){
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	4a22      	ldr	r2, [pc, #136]	@ (8000808 <GPIO_PeripheralClockControl+0x1bc>)
 8000780:	4293      	cmp	r3, r2
 8000782:	d106      	bne.n	8000792 <GPIO_PeripheralClockControl+0x146>
					GPIOE_PCLK_DI();
 8000784:	4b1c      	ldr	r3, [pc, #112]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 8000786:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000788:	4a1b      	ldr	r2, [pc, #108]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800078a:	f023 0310 	bic.w	r3, r3, #16
 800078e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000790:	e02a      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOF){
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	4a1d      	ldr	r2, [pc, #116]	@ (800080c <GPIO_PeripheralClockControl+0x1c0>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d106      	bne.n	80007a8 <GPIO_PeripheralClockControl+0x15c>
					GPIOF_PCLK_DI();
 800079a:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a16      	ldr	r2, [pc, #88]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007a0:	f023 0320 	bic.w	r3, r3, #32
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007a6:	e01f      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOG){
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4a19      	ldr	r2, [pc, #100]	@ (8000810 <GPIO_PeripheralClockControl+0x1c4>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d106      	bne.n	80007be <GPIO_PeripheralClockControl+0x172>
					GPIOG_PCLK_DI();
 80007b0:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b4:	4a10      	ldr	r2, [pc, #64]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80007ba:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007bc:	e014      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOH){
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4a14      	ldr	r2, [pc, #80]	@ (8000814 <GPIO_PeripheralClockControl+0x1c8>)
 80007c2:	4293      	cmp	r3, r2
 80007c4:	d106      	bne.n	80007d4 <GPIO_PeripheralClockControl+0x188>
					GPIOH_PCLK_DI();
 80007c6:	4b0c      	ldr	r3, [pc, #48]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a0b      	ldr	r2, [pc, #44]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007d2:	e009      	b.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
				else if(pGPIOx == GPIOI){
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <GPIO_PeripheralClockControl+0x1cc>)
 80007d8:	4293      	cmp	r3, r2
 80007da:	d105      	bne.n	80007e8 <GPIO_PeripheralClockControl+0x19c>
					GPIOI_PCLK_DI();
 80007dc:	4b06      	ldr	r3, [pc, #24]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e0:	4a05      	ldr	r2, [pc, #20]	@ (80007f8 <GPIO_PeripheralClockControl+0x1ac>)
 80007e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80007e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80007e8:	bf00      	nop
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bc80      	pop	{r7}
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	40020000 	.word	0x40020000
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40020400 	.word	0x40020400
 8000800:	40020800 	.word	0x40020800
 8000804:	40020c00 	.word	0x40020c00
 8000808:	40021000 	.word	0x40021000
 800080c:	40021400 	.word	0x40021400
 8000810:	40021800 	.word	0x40021800
 8000814:	40021c00 	.word	0x40021c00
 8000818:	40022000 	.word	0x40022000

0800081c <GPIO_ToggleOutputPin>:
void GPIO_WriteToOutputPort(GPIO_RegDef_t *pGPIOx,uint16_t Value){

	pGPIOx->ODR=Value;

}
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx,uint8_t PinNumber){
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR^=(1<<PinNumber);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	695b      	ldr	r3, [r3, #20]
 800082c:	78fa      	ldrb	r2, [r7, #3]
 800082e:	2101      	movs	r1, #1
 8000830:	fa01 f202 	lsl.w	r2, r1, r2
 8000834:	405a      	eors	r2, r3
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	615a      	str	r2, [r3, #20]

}
 800083a:	bf00      	nop
 800083c:	370c      	adds	r7, #12
 800083e:	46bd      	mov	sp, r7
 8000840:	bc80      	pop	{r7}
 8000842:	4770      	bx	lr

08000844 <GPIO_IRQInterruptConfig>:
}



/* Interrupt configuration , configuring NVIC registers ISER and ICER */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber,  uint8_t EnorDi){
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	460a      	mov	r2, r1
 800084e:	71fb      	strb	r3, [r7, #7]
 8000850:	4613      	mov	r3, r2
 8000852:	71bb      	strb	r3, [r7, #6]
	// Note only around 96 IRQ are implemented
	// we can use just first three ISER and ICER registers
	if(EnorDi == ENABLE)
 8000854:	79bb      	ldrb	r3, [r7, #6]
 8000856:	2b01      	cmp	r3, #1
 8000858:	d133      	bne.n	80008c2 <GPIO_IRQInterruptConfig+0x7e>
	{
		if(IRQNumber <=31)
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b1f      	cmp	r3, #31
 800085e:	d80a      	bhi.n	8000876 <GPIO_IRQInterruptConfig+0x32>
		{
           *NVIC_ISER0 |=(1 << IRQNumber);
 8000860:	4b34      	ldr	r3, [pc, #208]	@ (8000934 <GPIO_IRQInterruptConfig+0xf0>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	79fa      	ldrb	r2, [r7, #7]
 8000866:	2101      	movs	r1, #1
 8000868:	fa01 f202 	lsl.w	r2, r1, r2
 800086c:	4611      	mov	r1, r2
 800086e:	4a31      	ldr	r2, [pc, #196]	@ (8000934 <GPIO_IRQInterruptConfig+0xf0>)
 8000870:	430b      	orrs	r3, r1
 8000872:	6013      	str	r3, [r2, #0]
			*NVIC_ICER2 |=(1 << (IRQNumber % 32));

		}
	}

}
 8000874:	e059      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=32 && IRQNumber <64)
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	2b1f      	cmp	r3, #31
 800087a:	d90f      	bls.n	800089c <GPIO_IRQInterruptConfig+0x58>
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000880:	d80c      	bhi.n	800089c <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |=(1 << (IRQNumber % 32));
 8000882:	4b2d      	ldr	r3, [pc, #180]	@ (8000938 <GPIO_IRQInterruptConfig+0xf4>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	79fa      	ldrb	r2, [r7, #7]
 8000888:	f002 021f 	and.w	r2, r2, #31
 800088c:	2101      	movs	r1, #1
 800088e:	fa01 f202 	lsl.w	r2, r1, r2
 8000892:	4611      	mov	r1, r2
 8000894:	4a28      	ldr	r2, [pc, #160]	@ (8000938 <GPIO_IRQInterruptConfig+0xf4>)
 8000896:	430b      	orrs	r3, r1
 8000898:	6013      	str	r3, [r2, #0]
 800089a:	e046      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber <96)
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	2b3f      	cmp	r3, #63	@ 0x3f
 80008a0:	d943      	bls.n	800092a <GPIO_IRQInterruptConfig+0xe6>
 80008a2:	79fb      	ldrb	r3, [r7, #7]
 80008a4:	2b5f      	cmp	r3, #95	@ 0x5f
 80008a6:	d840      	bhi.n	800092a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |=(1 << (IRQNumber % 32));
 80008a8:	4b24      	ldr	r3, [pc, #144]	@ (800093c <GPIO_IRQInterruptConfig+0xf8>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	79fa      	ldrb	r2, [r7, #7]
 80008ae:	f002 021f 	and.w	r2, r2, #31
 80008b2:	2101      	movs	r1, #1
 80008b4:	fa01 f202 	lsl.w	r2, r1, r2
 80008b8:	4611      	mov	r1, r2
 80008ba:	4a20      	ldr	r2, [pc, #128]	@ (800093c <GPIO_IRQInterruptConfig+0xf8>)
 80008bc:	430b      	orrs	r3, r1
 80008be:	6013      	str	r3, [r2, #0]
}
 80008c0:	e033      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
		if(IRQNumber <=31)
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	2b1f      	cmp	r3, #31
 80008c6:	d80a      	bhi.n	80008de <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |=(1 << IRQNumber);
 80008c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000940 <GPIO_IRQInterruptConfig+0xfc>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	79fa      	ldrb	r2, [r7, #7]
 80008ce:	2101      	movs	r1, #1
 80008d0:	fa01 f202 	lsl.w	r2, r1, r2
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a1a      	ldr	r2, [pc, #104]	@ (8000940 <GPIO_IRQInterruptConfig+0xfc>)
 80008d8:	430b      	orrs	r3, r1
 80008da:	6013      	str	r3, [r2, #0]
}
 80008dc:	e025      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=32 && IRQNumber <64)
 80008de:	79fb      	ldrb	r3, [r7, #7]
 80008e0:	2b1f      	cmp	r3, #31
 80008e2:	d90f      	bls.n	8000904 <GPIO_IRQInterruptConfig+0xc0>
 80008e4:	79fb      	ldrb	r3, [r7, #7]
 80008e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80008e8:	d80c      	bhi.n	8000904 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |=(1 << (IRQNumber % 32));
 80008ea:	4b16      	ldr	r3, [pc, #88]	@ (8000944 <GPIO_IRQInterruptConfig+0x100>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	79fa      	ldrb	r2, [r7, #7]
 80008f0:	f002 021f 	and.w	r2, r2, #31
 80008f4:	2101      	movs	r1, #1
 80008f6:	fa01 f202 	lsl.w	r2, r1, r2
 80008fa:	4611      	mov	r1, r2
 80008fc:	4a11      	ldr	r2, [pc, #68]	@ (8000944 <GPIO_IRQInterruptConfig+0x100>)
 80008fe:	430b      	orrs	r3, r1
 8000900:	6013      	str	r3, [r2, #0]
 8000902:	e012      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
		else if(IRQNumber >=64 && IRQNumber <96)
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	2b3f      	cmp	r3, #63	@ 0x3f
 8000908:	d90f      	bls.n	800092a <GPIO_IRQInterruptConfig+0xe6>
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	2b5f      	cmp	r3, #95	@ 0x5f
 800090e:	d80c      	bhi.n	800092a <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |=(1 << (IRQNumber % 32));
 8000910:	4b0d      	ldr	r3, [pc, #52]	@ (8000948 <GPIO_IRQInterruptConfig+0x104>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	79fa      	ldrb	r2, [r7, #7]
 8000916:	f002 021f 	and.w	r2, r2, #31
 800091a:	2101      	movs	r1, #1
 800091c:	fa01 f202 	lsl.w	r2, r1, r2
 8000920:	4611      	mov	r1, r2
 8000922:	4a09      	ldr	r2, [pc, #36]	@ (8000948 <GPIO_IRQInterruptConfig+0x104>)
 8000924:	430b      	orrs	r3, r1
 8000926:	6013      	str	r3, [r2, #0]
}
 8000928:	e7ff      	b.n	800092a <GPIO_IRQInterruptConfig+0xe6>
 800092a:	bf00      	nop
 800092c:	370c      	adds	r7, #12
 800092e:	46bd      	mov	sp, r7
 8000930:	bc80      	pop	{r7}
 8000932:	4770      	bx	lr
 8000934:	e000e100 	.word	0xe000e100
 8000938:	e000e104 	.word	0xe000e104
 800093c:	e000e108 	.word	0xe000e108
 8000940:	e000e180 	.word	0xe000e180
 8000944:	e000e184 	.word	0xe000e184
 8000948:	e000e188 	.word	0xe000e188

0800094c <GPIO_IRQPriorityConfig>:

void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 800094c:	b480      	push	{r7}
 800094e:	b085      	sub	sp, #20
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	6039      	str	r1, [r7, #0]
 8000956:	71fb      	strb	r3, [r7, #7]
	uint8_t iprx = IRQNumber/4;
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber%4;
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	f003 0303 	and.w	r3, r3, #3
 8000964:	73bb      	strb	r3, [r7, #14]
	// in each of the section first 4 bits lower half is not implemented , only upper half is implemented
	uint8_t shift_amount = (8 *iprx_section) + (8 - NO_OF_BITS_IMPLEMENTED_IPR);
 8000966:	7bbb      	ldrb	r3, [r7, #14]
 8000968:	00db      	lsls	r3, r3, #3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	3304      	adds	r3, #4
 800096e:	737b      	strb	r3, [r7, #13]

	*(NVIC_PRI_BASE_ADDR + iprx) |= (IRQPriority  << shift_amount);
 8000970:	7bfb      	ldrb	r3, [r7, #15]
 8000972:	009b      	lsls	r3, r3, #2
 8000974:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000978:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 800097c:	6819      	ldr	r1, [r3, #0]
 800097e:	7b7b      	ldrb	r3, [r7, #13]
 8000980:	683a      	ldr	r2, [r7, #0]
 8000982:	409a      	lsls	r2, r3
 8000984:	7bfb      	ldrb	r3, [r7, #15]
 8000986:	009b      	lsls	r3, r3, #2
 8000988:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 800098c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000990:	430a      	orrs	r2, r1
 8000992:	601a      	str	r2, [r3, #0]
}
 8000994:	bf00      	nop
 8000996:	3714      	adds	r7, #20
 8000998:	46bd      	mov	sp, r7
 800099a:	bc80      	pop	{r7}
 800099c:	4770      	bx	lr
	...

080009a0 <GPIO_IRQHandling>:



void GPIO_IRQHandling(uint8_t PinNumber){
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	4603      	mov	r3, r0
 80009a8:	71fb      	strb	r3, [r7, #7]
 //clear EXTI PR register corresponding to the pin number
 if(EXTI->PR &(1 << PinNumber))
 80009aa:	4b0c      	ldr	r3, [pc, #48]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	79fa      	ldrb	r2, [r7, #7]
 80009b0:	2101      	movs	r1, #1
 80009b2:	fa01 f202 	lsl.w	r2, r1, r2
 80009b6:	4013      	ands	r3, r2
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d009      	beq.n	80009d0 <GPIO_IRQHandling+0x30>
 {
	 //clear by writing 1 , this is the procedure mentioned in Documentation
	 EXTI->PR |=(1 << PinNumber);
 80009bc:	4b07      	ldr	r3, [pc, #28]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009be:	695b      	ldr	r3, [r3, #20]
 80009c0:	79fa      	ldrb	r2, [r7, #7]
 80009c2:	2101      	movs	r1, #1
 80009c4:	fa01 f202 	lsl.w	r2, r1, r2
 80009c8:	4611      	mov	r1, r2
 80009ca:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <GPIO_IRQHandling+0x3c>)
 80009cc:	430b      	orrs	r3, r1
 80009ce:	6153      	str	r3, [r2, #20]

 }

}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bc80      	pop	{r7}
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	40013c00 	.word	0x40013c00

080009e0 <memset>:
 80009e0:	4402      	add	r2, r0
 80009e2:	4603      	mov	r3, r0
 80009e4:	4293      	cmp	r3, r2
 80009e6:	d100      	bne.n	80009ea <memset+0xa>
 80009e8:	4770      	bx	lr
 80009ea:	f803 1b01 	strb.w	r1, [r3], #1
 80009ee:	e7f9      	b.n	80009e4 <memset+0x4>

080009f0 <__libc_init_array>:
 80009f0:	b570      	push	{r4, r5, r6, lr}
 80009f2:	4d0d      	ldr	r5, [pc, #52]	@ (8000a28 <__libc_init_array+0x38>)
 80009f4:	4c0d      	ldr	r4, [pc, #52]	@ (8000a2c <__libc_init_array+0x3c>)
 80009f6:	1b64      	subs	r4, r4, r5
 80009f8:	10a4      	asrs	r4, r4, #2
 80009fa:	2600      	movs	r6, #0
 80009fc:	42a6      	cmp	r6, r4
 80009fe:	d109      	bne.n	8000a14 <__libc_init_array+0x24>
 8000a00:	4d0b      	ldr	r5, [pc, #44]	@ (8000a30 <__libc_init_array+0x40>)
 8000a02:	4c0c      	ldr	r4, [pc, #48]	@ (8000a34 <__libc_init_array+0x44>)
 8000a04:	f000 f818 	bl	8000a38 <_init>
 8000a08:	1b64      	subs	r4, r4, r5
 8000a0a:	10a4      	asrs	r4, r4, #2
 8000a0c:	2600      	movs	r6, #0
 8000a0e:	42a6      	cmp	r6, r4
 8000a10:	d105      	bne.n	8000a1e <__libc_init_array+0x2e>
 8000a12:	bd70      	pop	{r4, r5, r6, pc}
 8000a14:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a18:	4798      	blx	r3
 8000a1a:	3601      	adds	r6, #1
 8000a1c:	e7ee      	b.n	80009fc <__libc_init_array+0xc>
 8000a1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a22:	4798      	blx	r3
 8000a24:	3601      	adds	r6, #1
 8000a26:	e7f2      	b.n	8000a0e <__libc_init_array+0x1e>
 8000a28:	08000a50 	.word	0x08000a50
 8000a2c:	08000a50 	.word	0x08000a50
 8000a30:	08000a50 	.word	0x08000a50
 8000a34:	08000a54 	.word	0x08000a54

08000a38 <_init>:
 8000a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a3a:	bf00      	nop
 8000a3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a3e:	bc08      	pop	{r3}
 8000a40:	469e      	mov	lr, r3
 8000a42:	4770      	bx	lr

08000a44 <_fini>:
 8000a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a46:	bf00      	nop
 8000a48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a4a:	bc08      	pop	{r3}
 8000a4c:	469e      	mov	lr, r3
 8000a4e:	4770      	bx	lr
