################################################
#                                              #
#  FirstEncounter Input configuration file     #
#                                              #
################################################
global rda_Input
set cwd .

# the verilog file to import
	set rda_Input(ui_netlist) src/fpga_top_compiled.v 

# the name of the top cell
	set rda_Input(ui_topcell) fpga_top 

# the name of the file with I/O placement information
#	set rda_Input(ui_io_file) "./alu_placement.io"

# the name of the fiel with timing constraints
#	set rda_Input(ui_timingcon_file) src/fpga_top_default.sdc 

########### Stuff below here should be okay for all designs, but take
########### a quick look at the comments starting each section.

## This defines the LEF files to import, for the
## 9metal (6X1Z1U) technology

set rda_Input(ui_leffile) "/CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Back_End/lef/tpzn65gpgv2_140c/mt_2/9lm/lef/antenna_9lm.lef /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Back_End/lef/tpzn65gpgv2_140c/mt_2/9lm/lef/tpzn65gpgv2_9lm.lef"

## You might wish to change the min/max timing libraries for
## different corners.

set rda_Input(ui_timelib,min) "/CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2bc.lib"
set rda_Input(ui_timelib,max) "/CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2wc.lib"
set rda_Input(ui_timelib) "/CMC/kits/tsmc_65nm_libs/tcbn65gplus/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib /CMC/kits/tsmc_65nm_libs/tpzn65gpgv2/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tpzn65gpgv2_140c/tpzn65gpgv2tc.lib"


## cells from the library: buffer, delay, inverter

set rda_Input(ui_buf_footprint) {BUFFD1}
set rda_Input(ui_delay_footprint) {DEL0}
set rda_Input(ui_inv_footprint) {INVD0}

## define connections for VDD, VSS, TIEHI and TIELO pins and networks

set rda_Input(ui_pwrnet) {VDD}
set rda_Input(ui_gndnet) {VSS}
set rda_Input(ui_pg_connections) [list \
                        {PIN:VSS:} \
                        {PIN:VDD:} \
                        {NET:VSS:} \
                        {NET:VDD:} \
                        {TIEH::} \
                        {TIEL::} \
                              ]
set rda_Input(PIN:VSS:) {VSS}
set rda_Input(PIN:VDD:) {VDD}
set rda_Input(NET:VSS:) {VSS}
set rda_Input(NET:VDD:) {VDD}
set rda_Input(TIEH::) {VDD}
set rda_Input(TIEL::) {VSS}

## other stuff ;-)

set rda_Input(ui_netlisttype) {Verilog}
set rda_Input(import_mode) {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1 }
set rda_Input(ui_ilmlist) {}
set rda_Input(ui_ilmspef) {}
set rda_Input(ui_settop) {1}
set rda_Input(ui_celllib) {}
set rda_Input(ui_iolib) {}
set rda_Input(ui_areaiolib) {}
set rda_Input(ui_blklib) {}
set rda_Input(ui_kboxlib) {}
set rda_Input(ui_gds_file) {}
set rda_Input(ui_smodDef) {}
set rda_Input(ui_smodData) {}
set rda_Input(ui_dpath) {}
set rda_Input(ui_tech_file) {}
set rda_Input(ui_latency_file) {}
set rda_Input(ui_scheduling_file) {}
set rda_Input(ui_cts_cell_footprint) {}
set rda_Input(ui_cts_cell_list) {}
set rda_Input(ui_core_cntl) {aspect}
set rda_Input(ui_aspect_ratio) {1.0}
set rda_Input(ui_core_util) {0.059563}
set rda_Input(ui_core_height) {90.0}
set rda_Input(ui_core_width) {91.8}
set rda_Input(ui_core_to_left) {100.2}
set rda_Input(ui_core_to_right) {100.0}
set rda_Input(ui_core_to_top) {101.8}
set rda_Input(ui_core_to_bottom) {100.2}
set rda_Input(ui_max_io_height) {0}
set rda_Input(ui_row_height) {3.6}
set rda_Input(ui_isHorTrackHalfPitch) {0}
set rda_Input(ui_isVerTrackHalfPitch) {1}
set rda_Input(ui_ioOri) {R0}
set rda_Input(ui_isOrigCenter) {0}
set rda_Input(ui_exc_net) {}
set rda_Input(ui_delay_limit) {1000}
set rda_Input(ui_net_delay) {1000.0ps}
set rda_Input(ui_net_load) {0.5pf}
set rda_Input(ui_in_tran_delay) {0.1ps}
set rda_Input(ui_captbl_file) {}
set rda_Input(ui_defcap_scale) {1.0}
set rda_Input(ui_detcap_scale) {1.0}
set rda_Input(ui_xcap_scale) {1.0}
set rda_Input(ui_res_scale) {1.0}
set rda_Input(ui_shr_scale) {1.0}
set rda_Input(ui_time_unit) {none}
set rda_Input(ui_cap_unit) {}
set rda_Input(ui_oa_reflib) {}
set rda_Input(ui_oa_abstractname) {}
set rda_Input(ui_oa_layoutname) {}
set rda_Input(ui_sigstormlib) {}
set rda_Input(ui_cdb_file) {}
set rda_Input(ui_echo_file) {}
set rda_Input(ui_xilm_file) {}
set rda_Input(ui_qxtech_file) {}
set rda_Input(ui_qxlib_file) {}
set rda_Input(ui_qxconf_file) {}
set rda_Input(flip_first) {1}
set rda_Input(double_back) {1}
set rda_Input(assign_buffer) {1}
set rda_Input(ui_gen_footprint) {0}
