// Seed: 2256119998
module module_0 (
    output uwire id_0,
    input tri id_1,
    output uwire id_2,
    output wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6
);
  supply0 id_8;
  assign id_2 = id_5 <= 1;
  assign id_8 = id_5 ? 1 : 1'b0;
  assign id_4 = 1'b0;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    input uwire id_5
);
  logic [7:0] id_7;
  assign id_7[1] = 1;
  module_0(
      id_0, id_5, id_0, id_2, id_2, id_3, id_1
  );
  supply0 id_8 = 1;
endmodule
