{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1484085274875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1484085274875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 22:54:34 2017 " "Processing started: Tue Jan 10 22:54:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1484085274875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1484085274875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freqcounter -c freqcounter " "Command: quartus_map --read_settings_files=on --write_settings_files=off freqcounter -c freqcounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1484085274875 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1484085275468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-arch " "Found design unit 1: uart-arch" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateled-arch " "Found design unit 1: gateled-arch" {  } { { "gateled.vhd" "" { Text "D:/Documents/Altera/freqcounter/gateled.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateled " "Found entity 1: gateled" {  } { { "gateled.vhd" "" { Text "D:/Documents/Altera/freqcounter/gateled.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartxmt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartxmt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTxmt-UART " "Found design unit 1: UARTxmt-UART" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTxmt " "Found entity 1: UARTxmt" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTRx-UART " "Found design unit 1: UARTRx-UART" {  } { { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTRx " "Found entity 1: UARTRx" {  } { { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegment-Behavioral " "Found design unit 1: sevensegment-Behavioral" {  } { { "sevensegment.vhd" "" { Text "D:/Documents/Altera/freqcounter/sevensegment.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.vhd" "" { Text "D:/Documents/Altera/freqcounter/sevensegment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznikasynch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file licznikasynch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licznikasynch-arch " "Found design unit 1: licznikasynch-arch" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""} { "Info" "ISGN_ENTITY_NAME" "1 licznikasynch " "Found entity 1: licznikasynch" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymultipl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaymultipl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaymultipl-arch " "Found design unit 1: displaymultipl-arch" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaymultipl " "Found entity 1: displaymultipl" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behaviour " "Found design unit 1: binary_bcd-behaviour" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/Altera/freqcounter/binary_bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "D:/Documents/Altera/freqcounter/binary_bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microswitch-arch " "Found design unit 1: microswitch-arch" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""} { "Info" "ISGN_ENTITY_NAME" "1 microswitch " "Found entity 1: microswitch" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1484085276263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sterbramki.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sterbramki.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sterbramki-arch " "Found design unit 1: sterbramki-arch" {  } { { "sterbramki.vhd" "" { Text "D:/Documents/Altera/freqcounter/sterbramki.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""} { "Info" "ISGN_ENTITY_NAME" "1 sterbramki " "Found entity 1: sterbramki" {  } { { "sterbramki.vhd" "" { Text "D:/Documents/Altera/freqcounter/sterbramki.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxvector-arch " "Found design unit 1: muxvector-arch" {  } { { "muxvector.vhd" "" { Text "D:/Documents/Altera/freqcounter/muxvector.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxvector " "Found entity 1: muxvector" {  } { { "muxvector.vhd" "" { Text "D:/Documents/Altera/freqcounter/muxvector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file weled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 weled-arch " "Found design unit 1: weled-arch" {  } { { "weled.vhd" "" { Text "D:/Documents/Altera/freqcounter/weled.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""} { "Info" "ISGN_ENTITY_NAME" "1 weled " "Found entity 1: weled" {  } { { "weled.vhd" "" { Text "D:/Documents/Altera/freqcounter/weled.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gatepik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gatepik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gatepik-arch " "Found design unit 1: gatepik-arch" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""} { "Info" "ISGN_ENTITY_NAME" "1 gatepik " "Found entity 1: gatepik" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1484085276279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1484085276326 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "buzz top.vhd(16) " "VHDL Signal Declaration warning at top.vhd(16): used explicit default value for signal \"buzz\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484085276326 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled0 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled0\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484085276326 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled1 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled1\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484085276326 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unitled2 top.vhd(19) " "VHDL Signal Declaration warning at top.vhd(19): used explicit default value for signal \"unitled2\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset top.vhd(94) " "Verilog HDL or VHDL warning at top.vhd(94): object \"reset\" assigned a value but never read" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetfast top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): signal \"resetfast\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wesel top.vhd(191) " "VHDL Process Statement warning at top.vhd(191): signal \"wesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wesel top.vhd(193) " "VHDL Process Statement warning at top.vhd(193): signal \"wesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0a top.vhd(198) " "VHDL Process Statement warning at top.vhd(198): signal \"sw0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0a top.vhd(201) " "VHDL Process Statement warning at top.vhd(201): signal \"sw0a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sw0a top.vhd(188) " "VHDL Process Statement warning at top.vhd(188): inferring latch(es) for signal or variable \"sw0a\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(209) " "VHDL Process Statement warning at top.vhd(209): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(211) " "VHDL Process Statement warning at top.vhd(211): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatesel top.vhd(213) " "VHDL Process Statement warning at top.vhd(213): signal \"gatesel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1a top.vhd(218) " "VHDL Process Statement warning at top.vhd(218): signal \"sw1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1a top.vhd(221) " "VHDL Process Statement warning at top.vhd(221): signal \"sw1a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sw1a top.vhd(206) " "VHDL Process Statement warning at top.vhd(206): inferring latch(es) for signal or variable \"sw1a\", which holds its previous value in one or more paths through the process" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw1a\[0\] top.vhd(206) " "Inferred latch for \"sw1a\[0\]\" at top.vhd(206)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw1a\[1\] top.vhd(206) " "Inferred latch for \"sw1a\[1\]\" at top.vhd(206)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sw0a top.vhd(188) " "Inferred latch for \"sw0a\" at top.vhd(188)" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1484085276341 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider1\"" {  } { { "top.vhd" "clkdivider1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276373 "|top|clock_divider:clkdivider1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider2 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider2\"" {  } { { "top.vhd" "clkdivider2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276388 "|top|clock_divider:clkdivider2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider3 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider3\"" {  } { { "top.vhd" "clkdivider3" { Text "D:/Documents/Altera/freqcounter/top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276388 "|top|clock_divider:clkdivider3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider4 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider4\"" {  } { { "top.vhd" "clkdivider4" { Text "D:/Documents/Altera/freqcounter/top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276388 "|top|clock_divider:clkdivider4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clkdivider5 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clkdivider5\"" {  } { { "top.vhd" "clkdivider5" { Text "D:/Documents/Altera/freqcounter/top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276388 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temporal clock_divider.vhd(31) " "VHDL Process Statement warning at clock_divider.vhd(31): signal \"temporal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "D:/Documents/Altera/freqcounter/clock_divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276388 "|top|clock_divider:clkdivider5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microswitch microswitch:switch1 " "Elaborating entity \"microswitch\" for hierarchy \"microswitch:switch1\"" {  } { { "top.vhd" "switch1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276404 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset microswitch.vhd(15) " "VHDL Signal Declaration warning at microswitch.vhd(15): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1484085276404 "|top|microswitch:switch1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset microswitch.vhd(21) " "VHDL Process Statement warning at microswitch.vhd(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microswitch.vhd" "" { Text "D:/Documents/Altera/freqcounter/microswitch.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276404 "|top|microswitch:switch1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "licznikasynch licznikasynch:licznik1 " "Elaborating entity \"licznikasynch\" for hierarchy \"licznikasynch:licznik1\"" {  } { { "top.vhd" "licznik1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276404 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count licznikasynch.vhd(21) " "VHDL Process Statement warning at licznikasynch.vhd(21): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "licznikasynch.vhd" "" { Text "D:/Documents/Altera/freqcounter/licznikasynch.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276404 "|top|licznikasynch:licznik1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxvector muxvector:mux1 " "Elaborating entity \"muxvector\" for hierarchy \"muxvector:mux1\"" {  } { { "top.vhd" "mux1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:mux2 " "Elaborating entity \"mux\" for hierarchy \"mux:mux2\"" {  } { { "top.vhd" "mux2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weled weled:ledbar1 " "Elaborating entity \"weled\" for hierarchy \"weled:ledbar1\"" {  } { { "top.vhd" "ledbar1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateled gateled:ledbar2 " "Elaborating entity \"gateled\" for hierarchy \"gateled:ledbar2\"" {  } { { "top.vhd" "ledbar2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gatepik gatepik:ledbar3 " "Elaborating entity \"gatepik\" for hierarchy \"gatepik:ledbar3\"" {  } { { "top.vhd" "ledbar3" { Text "D:/Documents/Altera/freqcounter/top.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276419 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gateb gatepik.vhd(16) " "VHDL Process Statement warning at gatepik.vhd(16): signal \"gateb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276419 "|top|gatepik:ledbar3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gatea gatepik.vhd(26) " "VHDL Process Statement warning at gatepik.vhd(26): signal \"gatea\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276419 "|top|gatepik:ledbar3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:uart1\"" {  } { { "top.vhd" "uart1" { Text "D:/Documents/Altera/freqcounter/top.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datauartrx uart.vhd(172) " "VHDL Process Statement warning at uart.vhd(172): signal \"datauartrx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|uart:uart1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTxmt uart:uart1\|UARTxmt:uarttx1 " "Elaborating entity \"UARTxmt\" for hierarchy \"uart:uart1\|UARTxmt:uarttx1\"" {  } { { "uart.vhd" "uarttx1" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTRx uart:uart1\|UARTRx:uartrx1 " "Elaborating entity \"UARTRx\" for hierarchy \"uart:uart1\|UARTRx:uartrx1\"" {  } { { "uart.vhd" "uartrx1" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaymultipl displaymultipl:disp2 " "Elaborating entity \"displaymultipl\" for hierarchy \"displaymultipl:disp2\"" {  } { { "top.vhd" "disp2" { Text "D:/Documents/Altera/freqcounter/top.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit0 displaymultipl.vhd(47) " "VHDL Process Statement warning at displaymultipl.vhd(47): signal \"digit0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit1 displaymultipl.vhd(48) " "VHDL Process Statement warning at displaymultipl.vhd(48): signal \"digit1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit2 displaymultipl.vhd(49) " "VHDL Process Statement warning at displaymultipl.vhd(49): signal \"digit2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit3 displaymultipl.vhd(50) " "VHDL Process Statement warning at displaymultipl.vhd(50): signal \"digit3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit4 displaymultipl.vhd(51) " "VHDL Process Statement warning at displaymultipl.vhd(51): signal \"digit4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit5 displaymultipl.vhd(52) " "VHDL Process Statement warning at displaymultipl.vhd(52): signal \"digit5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit6 displaymultipl.vhd(53) " "VHDL Process Statement warning at displaymultipl.vhd(53): signal \"digit6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit7 displaymultipl.vhd(54) " "VHDL Process Statement warning at displaymultipl.vhd(54): signal \"digit7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displaymultipl.vhd" "" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1484085276435 "|top|displaymultipl:disp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd displaymultipl:disp2\|binary_bcd:bcd1 " "Elaborating entity \"binary_bcd\" for hierarchy \"displaymultipl:disp2\|binary_bcd:bcd1\"" {  } { { "displaymultipl.vhd" "bcd1" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment displaymultipl:disp2\|sevensegment:segment0 " "Elaborating entity \"sevensegment\" for hierarchy \"displaymultipl:disp2\|sevensegment:segment0\"" {  } { { "displaymultipl.vhd" "segment0" { Text "D:/Documents/Altera/freqcounter/displaymultipl.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1484085276451 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:mux2\|wy " "Found clock multiplexer mux:mux2\|wy" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484085276700 "|top|mux:mux2|wy"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux:mux2\|wy~synth " "Found clock multiplexer mux:mux2\|wy~synth" {  } { { "mux.vhd" "" { Text "D:/Documents/Altera/freqcounter/mux.vhd" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1484085276700 "|top|mux:mux2|wy"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1484085276700 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw0a " "Latch sw0a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|conf " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|conf" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484085277527 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484085277527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw1a\[1\] " "Latch sw1a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|gatesel\[1\] " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|gatesel\[1\]" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484085277527 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484085277527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sw1a\[0\] " "Latch sw1a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart:uart1\|confgate " "Ports D and ENA on the latch are fed by the same signal uart:uart1\|confgate" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1484085277527 ""}  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 206 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1484085277527 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } } { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 16 -1 0 } } { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 37 -1 0 } } { "UARTRx.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTRx.vhd" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1484085277543 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1484085277543 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[0\] uart:uart1\|datauartrx1\[0\]~_emulated uart:uart1\|datauartrx1\[0\]~1 " "Register \"uart:uart1\|datauartrx1\[0\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[0\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[0\]~1\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[7\] uart:uart1\|datauartrx1\[7\]~_emulated uart:uart1\|datauartrx1\[7\]~5 " "Register \"uart:uart1\|datauartrx1\[7\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[7\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[7\]~5\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[6\] uart:uart1\|datauartrx1\[6\]~_emulated uart:uart1\|datauartrx1\[6\]~9 " "Register \"uart:uart1\|datauartrx1\[6\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[6\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[6\]~9\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[5\] uart:uart1\|datauartrx1\[5\]~_emulated uart:uart1\|datauartrx1\[5\]~13 " "Register \"uart:uart1\|datauartrx1\[5\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[5\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[5\]~13\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[4\] uart:uart1\|datauartrx1\[4\]~_emulated uart:uart1\|datauartrx1\[4\]~17 " "Register \"uart:uart1\|datauartrx1\[4\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[4\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[4\]~17\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[3\] uart:uart1\|datauartrx1\[3\]~_emulated uart:uart1\|datauartrx1\[3\]~21 " "Register \"uart:uart1\|datauartrx1\[3\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[3\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[3\]~21\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[2\] uart:uart1\|datauartrx1\[2\]~_emulated uart:uart1\|datauartrx1\[2\]~25 " "Register \"uart:uart1\|datauartrx1\[2\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[2\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[2\]~25\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uart:uart1\|datauartrx1\[1\] uart:uart1\|datauartrx1\[1\]~_emulated uart:uart1\|datauartrx1\[1\]~29 " "Register \"uart:uart1\|datauartrx1\[1\]\" is converted into an equivalent circuit using register \"uart:uart1\|datauartrx1\[1\]~_emulated\" and latch \"uart:uart1\|datauartrx1\[1\]~29\"" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 170 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1484085277543 "|top|uart:uart1|datauartrx1[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1484085277543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "buzz VCC " "Pin \"buzz\" is stuck at VCC" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 "|top|buzz"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled0 GND " "Pin \"unitled0\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 "|top|unitled0"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled1 GND " "Pin \"unitled1\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 "|top|unitled1"} { "Warning" "WMLS_MLS_STUCK_PIN" "unitled2 GND " "Pin \"unitled2\" is stuck at GND" {  } { { "top.vhd" "" { Text "D:/Documents/Altera/freqcounter/top.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 "|top|unitled2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1484085277792 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gatepik:ledbar3\|gateb Low " "Register gatepik:ledbar3\|gateb will power up to Low" {  } { { "gatepik.vhd" "" { Text "D:/Documents/Altera/freqcounter/gatepik.vhd" 11 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|UARTxmt:uarttx1\|count\[0\] High " "Register uart:uart1\|UARTxmt:uarttx1\|count\[0\] will power up to High" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|UARTxmt:uarttx1\|count\[3\] High " "Register uart:uart1\|UARTxmt:uarttx1\|count\[3\] will power up to High" {  } { { "UARTxmt.vhd" "" { Text "D:/Documents/Altera/freqcounter/UARTxmt.vhd" 18 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "uart:uart1\|rxdready1 High " "Register uart:uart1\|rxdready1 will power up to High" {  } { { "uart.vhd" "" { Text "D:/Documents/Altera/freqcounter/uart.vhd" 37 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1484085277792 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1484085277792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1484085277964 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1484085278775 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1484085279025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1484085279025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "657 " "Implemented 657 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1484085279149 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1484085279149 ""} { "Info" "ICUT_CUT_TM_LCELLS" "625 " "Implemented 625 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1484085279149 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1484085279149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1484085279181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 22:54:39 2017 " "Processing ended: Tue Jan 10 22:54:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1484085279181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1484085279181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1484085279181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1484085279181 ""}
