Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri May 25 15:21:18 2018
| Host         : fedora running 64-bit Fedora release 27 (Twenty Seven)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_level_entity_timing_summary_routed.rpt -rpx top_level_entity_timing_summary_routed.rpx
| Design       : top_level_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.233        0.000                      0                  911        0.083        0.000                      0                  911        4.500        0.000                       0                   352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               2.233        0.000                      0                  911        0.083        0.000                      0                  911        4.500        0.000                       0                   352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.753ns  (logic 5.056ns (65.216%)  route 2.697ns (34.784%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.492    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.826 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.826    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_6
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[29]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    i_source_multiplexer_entity/s_x_dir_reg[29]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.732ns  (logic 5.035ns (65.122%)  route 2.697ns (34.878%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.492    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.805 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.805    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_4
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[31]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    i_source_multiplexer_entity/s_x_dir_reg[31]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 4.961ns (64.785%)  route 2.697ns (35.215%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.492    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.731 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.731    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_5
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[30]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    i_source_multiplexer_entity/s_x_dir_reg[30]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.731    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 4.945ns (64.711%)  route 2.697ns (35.289%))
  Logic Levels:           20  (CARRY4=17 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.492 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.492    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.715 r  i_source_multiplexer_entity/s_x_dir_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.715    i_source_multiplexer_entity/s_x_dir_reg[28]_i_1_n_7
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.431    14.772    i_source_multiplexer_entity/CLK
    SLICE_X31Y27         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[28]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X31Y27         FDCE (Setup_fdce_C_D)        0.062    15.059    i_source_multiplexer_entity/s_x_dir_reg[28]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.715    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 4.942ns (64.697%)  route 2.697ns (35.303%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.712 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.712    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_6
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.771    i_source_multiplexer_entity/CLK
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[25]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    i_source_multiplexer_entity/s_x_dir_reg[25]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 4.921ns (64.600%)  route 2.697ns (35.400%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.691 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.691    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_4
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.771    i_source_multiplexer_entity/CLK
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[27]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    i_source_multiplexer_entity/s_x_dir_reg[27]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 4.847ns (64.252%)  route 2.697ns (35.748%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.617 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.617    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_5
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.771    i_source_multiplexer_entity/CLK
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[26]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    i_source_multiplexer_entity/s_x_dir_reg[26]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.617    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 4.831ns (64.176%)  route 2.697ns (35.824%))
  Logic Levels:           19  (CARRY4=16 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.378 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.378    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.601 r  i_source_multiplexer_entity/s_x_dir_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.601    i_source_multiplexer_entity/s_x_dir_reg[24]_i_1_n_7
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.430    14.771    i_source_multiplexer_entity/CLK
    SLICE_X31Y26         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[24]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X31Y26         FDCE (Setup_fdce_C_D)        0.062    15.058    i_source_multiplexer_entity/s_x_dir_reg[24]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -12.601    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 4.828ns (64.162%)  route 2.697ns (35.838%))
  Logic Levels:           18  (CARRY4=15 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.598 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.598    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_6
    SLICE_X31Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.428    14.769    i_source_multiplexer_entity/CLK
    SLICE_X31Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[21]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    i_source_multiplexer_entity/s_x_dir_reg[21]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.479ns  (required time - arrival time)
  Source:                 i_source_multiplexer_entity/s_x_dir_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_source_multiplexer_entity/s_x_dir_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 4.807ns (64.062%)  route 2.697ns (35.938%))
  Logic Levels:           18  (CARRY4=15 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.552     5.073    i_source_multiplexer_entity/CLK
    SLICE_X31Y20         FDPE                                         r  i_source_multiplexer_entity/s_x_dir_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDPE (Prop_fdpe_C_Q)         0.456     5.529 f  i_source_multiplexer_entity/s_x_dir_reg[1]/Q
                         net (fo=17, routed)          0.621     6.151    i_source_multiplexer_entity/s_x_dir_reg[11]_0[1]
    SLICE_X33Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.275 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3/O
                         net (fo=1, routed)           0.000     6.275    i_source_multiplexer_entity/s_x_dir0__0_carry__7_i_3_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.825 r  i_source_multiplexer_entity/s_x_dir0__0_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.825    i_source_multiplexer_entity/s_x_dir0__0_carry__7_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.939 r  i_source_multiplexer_entity/s_x_dir0__0_carry__8/CO[3]
                         net (fo=1, routed)           0.009     6.948    i_source_multiplexer_entity/s_x_dir0__0_carry__8_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.062 r  i_source_multiplexer_entity/s_x_dir0__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.062    i_source_multiplexer_entity/s_x_dir0__0_carry__9_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  i_source_multiplexer_entity/s_x_dir0__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.176    i_source_multiplexer_entity/s_x_dir0__0_carry__10_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  i_source_multiplexer_entity/s_x_dir0__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.290    i_source_multiplexer_entity/s_x_dir0__0_carry__11_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  i_source_multiplexer_entity/s_x_dir0__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.404    i_source_multiplexer_entity/s_x_dir0__0_carry__12_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 f  i_source_multiplexer_entity/s_x_dir0__0_carry__13/O[1]
                         net (fo=1, routed)           0.567     8.304    i_source_multiplexer_entity/s_x_dir2[25]
    SLICE_X32Y28         LUT2 (Prop_lut2_I1_O)        0.303     8.607 r  i_source_multiplexer_entity/s_x_dir1_carry__1_i_3/O
                         net (fo=1, routed)           0.000     8.607    i_source_multiplexer_entity/s_x_dir1_carry__1_i_3_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.157 r  i_source_multiplexer_entity/s_x_dir1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.157    i_source_multiplexer_entity/s_x_dir1_carry__1_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.428 r  i_source_multiplexer_entity/s_x_dir1_carry__2/CO[0]
                         net (fo=60, routed)          0.970    10.398    i_source_multiplexer_entity/s_x_dir1_carry__2_n_3
    SLICE_X30Y20         LUT6 (Prop_lut6_I4_O)        0.373    10.771 r  i_source_multiplexer_entity/s_x_dir[0]_i_4/O
                         net (fo=1, routed)           0.521    11.292    i_source_multiplexer_entity/s_x_dir[0]_i_4_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.799 r  i_source_multiplexer_entity/s_x_dir_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.799    i_source_multiplexer_entity/s_x_dir_reg[0]_i_2_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  i_source_multiplexer_entity/s_x_dir_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    i_source_multiplexer_entity/s_x_dir_reg[4]_i_1_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  i_source_multiplexer_entity/s_x_dir_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    i_source_multiplexer_entity/s_x_dir_reg[8]_i_1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  i_source_multiplexer_entity/s_x_dir_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    i_source_multiplexer_entity/s_x_dir_reg[12]_i_1_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  i_source_multiplexer_entity/s_x_dir_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.264    i_source_multiplexer_entity/s_x_dir_reg[16]_i_1_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.577 r  i_source_multiplexer_entity/s_x_dir_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.577    i_source_multiplexer_entity/s_x_dir_reg[20]_i_1_n_4
    SLICE_X31Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         1.428    14.769    i_source_multiplexer_entity/CLK
    SLICE_X31Y25         FDCE                                         r  i_source_multiplexer_entity/s_x_dir_reg[23]/C
                         clock pessimism              0.260    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X31Y25         FDCE (Setup_fdce_C_D)        0.062    15.056    i_source_multiplexer_entity/s_x_dir_reg[23]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                  2.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.618%)  route 0.182ns (56.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y13          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.182     1.768    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y4          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.686    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.464%)  route 0.183ns (56.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y13          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.183     1.770    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.686    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.499%)  route 0.199ns (58.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y13          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.199     1.785    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y4          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.686    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.377%)  route 0.200ns (58.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y13          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.200     1.786    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.686    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.931%)  route 0.177ns (58.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y13          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDCE (Prop_fdce_C_Q)         0.128     1.573 r  i_memory_control_2_entity/s_rom_addr_reg[5]/Q
                         net (fo=7, routed)           0.177     1.750    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.633    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y15          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[10]/Q
                         net (fo=7, routed)           0.224     1.810    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y3          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.869     1.997    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.499    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.682    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_current_val_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.828%)  route 0.077ns (35.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.553     1.436    i_memory_control_1_entity/CLK
    SLICE_X43Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  i_memory_control_1_entity/s_rom_addr_reg[8]/Q
                         net (fo=30, routed)          0.077     1.654    i_memory_control_1_entity/addra[8]
    SLICE_X42Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.821     1.948    i_memory_control_1_entity/CLK
    SLICE_X42Y21         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[8]/C
                         clock pessimism             -0.499     1.449    
    SLICE_X42Y21         FDCE (Hold_fdce_C_D)         0.076     1.525    i_memory_control_1_entity/s_rom_current_val_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_memory_control_1_entity/s_rom_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_1_entity/s_rom_current_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.237%)  route 0.079ns (35.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.554     1.437    i_memory_control_1_entity/CLK
    SLICE_X43Y20         FDCE                                         r  i_memory_control_1_entity/s_rom_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  i_memory_control_1_entity/s_rom_addr_reg[3]/Q
                         net (fo=30, routed)          0.079     1.657    i_memory_control_1_entity/addra[3]
    SLICE_X42Y20         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.822     1.949    i_memory_control_1_entity/CLK
    SLICE_X42Y20         FDCE                                         r  i_memory_control_1_entity/s_rom_current_val_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X42Y20         FDCE (Hold_fdce_C_D)         0.076     1.526    i_memory_control_1_entity/s_rom_current_val_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 i_memory_control_2_entity/s_rom_addr_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.151%)  route 0.239ns (62.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.562     1.445    i_memory_control_2_entity/CLK
    SLICE_X9Y15          FDCE                                         r  i_memory_control_2_entity/s_rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  i_memory_control_2_entity/s_rom_addr_reg[11]/Q
                         net (fo=8, routed)           0.239     1.825    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.873     2.001    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y5          RAMB18E1                                     r  i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X0Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.686    i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_vga_control_entity/s_enctr_v_sync_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_vga_control_entity/s_enctr_v_sync_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.570%)  route 0.089ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.559     1.442    i_vga_control_entity/CLK
    SLICE_X39Y15         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 f  i_vga_control_entity/s_enctr_v_sync_reg[9]/Q
                         net (fo=14, routed)          0.089     1.672    i_vga_control_entity/s_enctr_v_sync_reg[9]_0[6]
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  i_vga_control_entity/s_enctr_v_sync[3]_i_1/O
                         net (fo=1, routed)           0.000     1.717    i_vga_control_entity/s_enctr_v_sync[3]_i_1_n_0
    SLICE_X38Y15         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=351, routed)         0.826     1.953    i_vga_control_entity/CLK
    SLICE_X38Y15         FDCE                                         r  i_vga_control_entity/s_enctr_v_sync_reg[3]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X38Y15         FDCE (Hold_fdce_C_D)         0.121     1.576    i_vga_control_entity/s_enctr_v_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y12  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y14   i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_81_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   i_memory_control_2_entity/s_rom_addr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   i_memory_control_2_entity/s_rom_addr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   i_memory_control_2_entity/s_rom_addr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   i_memory_control_2_entity/s_rom_addr_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X9Y13   i_memory_control_2_entity/s_rom_addr_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X8Y12   i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/i_memory_control_2_entity/i_rom_mem2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_88_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y37  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_36_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y35  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  i_io_logic_entity/pbsync_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  i_io_logic_entity/pbsync_1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  i_io_logic_entity/pbsync_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y12  i_io_logic_entity/pbsync_1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y12  i_io_logic_entity/pbsync_2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y12  i_io_logic_entity/pbsync_2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y12  i_io_logic_entity/pbsync_2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y12  i_io_logic_entity/pbsync_2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y22  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_2_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y32  i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/i_memory_control_1_entity/i_rom_mem1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_39_cooolDelFlop/C



