{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx.v@224:244@HdlStmProcess", "  .out_clk(device_clk),\n  .out_resetn(1'b1),\n  .out_bits(dev_all_buffer_ready_n)\n);\n\nalways @(posedge device_clk) begin\n  if (device_reset == 1'b1) begin\n    buffer_release_n <= 1'b1;\n  end else begin\n    if (buffer_release_opportunity == 1'b1) begin\n      buffer_release_n <= dev_all_buffer_ready_n;\n    end\n  end\n  buffer_release_d1 <= ~buffer_release_n;\n  eof_reset <= buffer_release_n;\nend\n\npipeline_stage #(\n  .WIDTH(NUM_LANES + (3 * CW) + HW + DW),\n  .REGISTERED(NUM_INPUT_PIPELINE)\n) i_input_pipeline_stage (\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[229, "always @(posedge device_clk) begin\n"], [230, "  if (device_reset == 1'b1) begin\n"], [231, "    buffer_release_n <= 1'b1;\n"], [232, "  end else begin\n"], [233, "    if (buffer_release_opportunity == 1'b1) begin\n"], [234, "      buffer_release_n <= dev_all_buffer_ready_n;\n"], [237, "  buffer_release_d1 <= ~buffer_release_n;\n"], [238, "  eof_reset <= buffer_release_n;\n"], [239, "end\n"]], "Add": [[234, "  assign all_buffer_ready_n = |(buffer_ready_n & ~cfg_lanes_disable);\n"], [234, "  sync_bits #(\n"], [234, "    .NUM_OF_BITS (1),\n"], [234, "    .ASYNC_CLK(ASYNC_CLK)\n"], [234, "  ) i_all_buffer_ready_cdc (\n"], [234, "    .in_bits(all_buffer_ready_n),\n"], [234, "    .out_clk(device_clk),\n"], [234, "    .out_resetn(1'b1),\n"], [234, "    .out_bits(dev_all_buffer_ready_n));\n"], [234, "  always @(posedge device_clk) begin\n"], [234, "    if (device_reset == 1'b1) begin\n"], [234, "      buffer_release_n <= 1'b1;\n"], [234, "    end else begin\n"], [234, "      if (buffer_release_opportunity == 1'b1) begin\n"], [234, "        buffer_release_n <= dev_all_buffer_ready_n;\n"], [234, "      end\n"], [235, "    buffer_release_d1 <= ~buffer_release_n;\n"], [235, "    eof_reset <= buffer_release_n;\n"]]}}