$date
  Tue Jan 14 17:28:44 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module signext_tb $end
$var reg 16 ! a[15:0] $end
$var reg 32 " aext[31:0] $end
$scope module verz $end
$var reg 16 # a[15:0] $end
$var reg 32 $ aext[31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000 !
b00000000000000000000000000000000 "
b0000000000000000 #
b00000000000000000000000000000000 $
#10000000
b0110101100101011 !
b00000000000000000110101100101011 "
b0110101100101011 #
b00000000000000000110101100101011 $
#20000000
b1100110011001100 !
b11111111111111111100110011001100 "
b1100110011001100 #
b11111111111111111100110011001100 $
#30000000
b0101010101010101 !
b00000000000000000101010101010101 "
b0101010101010101 #
b00000000000000000101010101010101 $
#40000000
