/* structural Verilog generated by gnetlist */
/* WARNING: This is a generated file, edits */
/*        made here will be lost next time  */
/*        you run gnetlist!                 */
/* Id ..........$Id$ */
/* Source.......$Source$ */
/* Revision.....$Revision$ */
/* Author.......$Author$ */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire unnamed_net6 ;
wire unnamed_net5 ;
wire unnamed_net4 ;
wire unnamed_net3 ;
wire unnamed_net2 ;
wire unnamed_net1 ;
wire GND ;

/* continuous assignments */

/* Package instantiations */
\cascade-amp  AMP2 ( 
    .\1  ( unnamed_net6 )
    );

\cascade-transformer  T1 ( 
    .\1  ( unnamed_net5 ),
    .\2  ( unnamed_net6 )
    );

\cascade-mixer  MX1 ( 
    .\1  ( unnamed_net4 ),
    .\2  ( unnamed_net5 )
    );

\cascade-filter  FL1 ( 
    .\1  ( unnamed_net3 ),
    .\2  ( unnamed_net4 )
    );

\cascade-defaults  DEF1 ( 
    .\1  ( unnamed_net2 ),
    .\2  ( unnamed_net3 )
    );

\cascade-amp  AMP1 ( 
    .\1  ( unnamed_net1 ),
    .\2  ( unnamed_net2 )
    );

\cascade-source  SOURCE ( 
    .\1  ( unnamed_net1 )
    );

\cascade-defaults-top  DEFAULTS ( 
    .\1  ( GND )
    );

endmodule
