
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003646                       # Number of seconds simulated
sim_ticks                                  3645567500                       # Number of ticks simulated
final_tick                                 3645567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 294744                       # Simulator instruction rate (inst/s)
host_op_rate                                   294743                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              214901310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    16.96                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          100480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          249344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        93888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           93888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27562238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68396484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95958722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27562238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27562238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25754015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25754015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25754015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27562238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68396484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121712737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1467                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 349760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   91840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                93888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               62                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3644412000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.722663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.844156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.448213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          410     25.05%     25.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          527     32.19%     57.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397     24.25%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      4.76%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.48%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.59%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.04%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.92%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.754744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    220.785936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            82     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            84                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.083333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.044050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.174101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     51.19%     51.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.19%     52.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     36.90%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      9.52%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            84                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     59451250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161920000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10878.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29628.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     525661.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5412960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2953500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18704400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4374000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            939820275                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1362131250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2571402465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.610237                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2261057250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1261697250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6962760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3799125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23914800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4924800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1557038790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            820703250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2655349605                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.648649                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1356470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2166075000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265518                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48810                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2696                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152955                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145188                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.922036                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106795                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473922                       # DTB read hits
system.cpu.dtb.read_misses                        225                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   474147                       # DTB read accesses
system.cpu.dtb.write_hits                       58265                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58515                       # DTB write accesses
system.cpu.dtb.data_hits                       532187                       # DTB hits
system.cpu.dtb.data_misses                        475                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532662                       # DTB accesses
system.cpu.itb.fetch_hits                      619546                       # ITB hits
system.cpu.itb.fetch_misses                       135                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619681                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7291136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             657273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5083716                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265518                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             251983                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6484818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6002                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5362                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    619546                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1860                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7150530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.710957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.915807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6078988     85.01%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4601      0.06%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291222      4.07%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3649      0.05%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363640      5.09%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3069      0.04%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112318      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2433      0.03%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290610      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7150530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036417                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.697246                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   247543                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6255924                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37000                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607932                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2131                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108473                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   894                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5065938                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3549                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2131                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   351858                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3097922                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          21707                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419615                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3257297                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5060480                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   441                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067222                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    385                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  67954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4825635                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7299692                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1061783                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31282                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                551                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            427                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151767                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471216                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60565                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2825                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1114                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5035434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 746                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5031752                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           36079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7150530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.703689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3319364     46.42%     46.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924446     40.90%     87.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675259      9.44%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202212      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8771      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12554      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4488      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2118      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1318      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7150530                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     801      3.12%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     74.47%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3446     13.43%     91.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2302      8.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526409     10.46%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.61%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               475143      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59089      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5031752                       # Type of FU issued
system.cpu.iq.rate                           0.690119                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25651                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005098                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8361617                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            640480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592198                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878507                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431968                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 608565                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448838                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2513                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5041                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2131                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  753141                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234853                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5052056                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1031                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471216                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60565                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95472                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18407                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            537                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1643                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2180                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5028731                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                474148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3020                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15876                       # number of nop insts executed
system.cpu.iew.exec_refs                       532664                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258745                       # Number of branches executed
system.cpu.iew.exec_stores                      58516                       # Number of stores executed
system.cpu.iew.exec_rate                     0.689705                       # Inst execution rate
system.cpu.iew.wb_sent                        5022802                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5021839                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242275                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5243787                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.688759                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809010                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37291                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1826                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7144627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.701716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4352056     60.91%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716492     24.02%     84.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720811     10.09%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157222      2.20%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3079      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52797      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1649      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26644      0.37%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113877      1.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7144627                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113877                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12079811                       # The number of ROB reads
system.cpu.rob.rob_writes                    10107636                       # The number of ROB writes
system.cpu.timesIdled                            1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.458227                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.458227                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.685764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.685764                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040325                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407390                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3569                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.832827                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.847096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         117212250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.832827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2093209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2093209                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465257                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47739                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512996                       # number of overall hits
system.cpu.dcache.overall_hits::total          512996                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1194                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7494                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8688                       # number of overall misses
system.cpu.dcache.overall_misses::total          8688                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     78719250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     78719250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    532492059                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    532492059                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       572250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       572250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    611211309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    611211309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    611211309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    611211309                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521684                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135680                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65929.020101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65929.020101                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71055.785829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71055.785829                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 47687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70351.209599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70351.209599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70351.209599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70351.209599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.312067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3251                       # number of writebacks
system.cpu.dcache.writebacks::total              3251                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4615                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          789                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     54117750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54117750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    243516657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    243516657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       240250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    297634407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297634407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    297634407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297634407                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68590.304183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68590.304183                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74152.453410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74152.453410                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 30031.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30031.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1394                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.776089                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              616954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            323.860367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.776089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480089                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480089                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       616954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616954                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        616954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       616954                       # number of overall hits
system.cpu.icache.overall_hits::total          616954                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2592                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2592                       # number of overall misses
system.cpu.icache.overall_misses::total          2592                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    167309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167309000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    167309000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167309000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    167309000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167309000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619546                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64548.225309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64548.225309                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64548.225309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64548.225309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64548.225309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64548.225309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1905                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1905                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    123981250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123981250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    123981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    123981250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123981250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003075                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65082.020997                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65082.020997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65082.020997                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2955                       # number of replacements
system.l2.tags.tagsinuse                  1846.539004                       # Cycle average of tags in use
system.l2.tags.total_refs                         960                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.192269                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1000.770558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        640.099536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        205.668910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.488657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.312549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.100424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.901630                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     45225                       # Number of tag accesses
system.l2.tags.data_accesses                    45225                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  335                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  143                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     478                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3251                       # number of Writeback hits
system.l2.Writeback_hits::total                  3251                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   185                       # number of demand (read+write) hits
system.l2.demand_hits::total                      520                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  335                       # number of overall hits
system.l2.overall_hits::cpu.data                  185                       # number of overall hits
system.l2.overall_hits::total                     520                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1570                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                654                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2224                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3242                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1570                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3896                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5466                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1570                       # number of overall misses
system.l2.overall_misses::cpu.data               3896                       # number of overall misses
system.l2.overall_misses::total                  5466                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    118546500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51995000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       170541500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    239662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     239662500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     291657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        410204000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118546500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    291657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       410204000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2702                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3251                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3251                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3284                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5986                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5986                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.824147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.820577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.823094                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987211                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.824147                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.954668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913131                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.824147                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.954668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913131                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75507.324841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79503.058104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76682.329137                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 73924.275139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73924.275139                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75507.324841                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74860.754620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75046.469082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75507.324841                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74860.754620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75046.469082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1467                       # number of writebacks
system.l2.writebacks::total                      1467                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2224                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3242                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5466                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    100574500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44518000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    145092500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    202699500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    202699500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    100574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    347792000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    100574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    347792000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.820577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.823094                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987211                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.954668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.954668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913131                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68070.336391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65239.433453                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62522.979642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62522.979642                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63454.183778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63628.247347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63454.183778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63628.247347                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2224                       # Transaction distribution
system.membus.trans_dist::ReadResp               2224                       # Transaction distribution
system.membus.trans_dist::Writeback              1467                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3242                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       443712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  443712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6933                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6400500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14808000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2702                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2702                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9237    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7869500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3207750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6913500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003646                       # Number of seconds simulated
sim_ticks                                  3645567500                       # Number of ticks simulated
final_tick                                 3645567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297687                       # Simulator instruction rate (inst/s)
host_op_rate                                   297687                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              217047171                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    16.80                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          100480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          249344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        93888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           93888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1467                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1467                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           27562238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           68396484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              95958722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      27562238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27562238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        25754015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25754015                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        25754015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          27562238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          68396484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            121712737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1467                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1467                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 349760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   91840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                93888                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                39                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               62                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3644412000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1467                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.722663                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.844156                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.448213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          410     25.05%     25.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          527     32.19%     57.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          397     24.25%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           78      4.76%     86.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.48%     89.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      1.59%     91.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      1.04%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.92%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          110      6.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1637                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           84                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.754744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    220.785936                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            82     97.62%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      1.19%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            84                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           84                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.083333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.044050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.174101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               43     51.19%     51.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.19%     52.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     36.90%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      9.52%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            84                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     59451250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               161920000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10878.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29628.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        95.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     95.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4239                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     525661.62                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5412960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2953500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18704400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4374000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            939820275                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1362131250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2571402465                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            705.610237                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2261057250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     121680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1261697250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  6962760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3799125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23914800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4924800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            238006080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1557038790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            820703250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2655349605                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.648649                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1356470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     121680000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2166075000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  265518                       # Number of BP lookups
system.cpu.branchPred.condPredicted             48810                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2696                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               152955                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  145188                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.922036                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106795                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       473922                       # DTB read hits
system.cpu.dtb.read_misses                        225                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   474147                       # DTB read accesses
system.cpu.dtb.write_hits                       58265                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   58515                       # DTB write accesses
system.cpu.dtb.data_hits                       532187                       # DTB hits
system.cpu.dtb.data_misses                        475                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532662                       # DTB accesses
system.cpu.itb.fetch_hits                      619546                       # ITB hits
system.cpu.itb.fetch_misses                       135                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  619681                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7291136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             657273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5083716                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      265518                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             251983                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6484818                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6002                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5362                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    619546                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1860                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7150530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.710957                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.915807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6078988     85.01%     85.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4601      0.06%     85.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   291222      4.07%     89.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3649      0.05%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   363640      5.09%     94.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     3069      0.04%     94.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   112318      1.57%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2433      0.03%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   290610      4.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7150530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.036417                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.697246                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   247543                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6255924                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     37000                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                607932                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2131                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               108473                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   894                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5065938                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3549                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2131                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   351858                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3097922                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          21707                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    419615                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3257297                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5060480                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   441                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067222                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    385                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  67954                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4825635                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7299692                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1061783                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237828                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    31282                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                551                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            427                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4151767                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               471216                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               60565                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              2825                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1114                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5035434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 746                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5031752                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               440                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           36079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        17344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            104                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7150530                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.703689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.811468                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3319364     46.42%     46.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2924446     40.90%     87.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              675259      9.44%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              202212      2.83%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8771      0.12%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               12554      0.18%     99.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4488      0.06%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2118      0.03%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1318      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7150530                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     801      3.12%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     74.47%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3446     13.43%     91.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2302      8.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                526409     10.46%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647416     52.61%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  11      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.30%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               475143      9.44%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               59089      1.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5031752                       # Type of FU issued
system.cpu.iq.rate                           0.690119                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       25651                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005098                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8361617                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            640480                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       592198                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878507                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431968                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429641                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 608565                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448838                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2513                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         6599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5041                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5167                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2131                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  753141                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                234853                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5052056                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1031                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                471216                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                60565                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                402                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95472                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 18407                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            537                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1643                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2180                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5028731                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                474148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3020                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         15876                       # number of nop insts executed
system.cpu.iew.exec_refs                       532664                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   258745                       # Number of branches executed
system.cpu.iew.exec_stores                      58516                       # Number of stores executed
system.cpu.iew.exec_rate                     0.689705                       # Inst execution rate
system.cpu.iew.wb_sent                        5022802                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5021839                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4242275                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5243787                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.688759                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809010                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           37291                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1826                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7144627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.701716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.323712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4352056     60.91%     60.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1716492     24.02%     84.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       720811     10.09%     95.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157222      2.20%     97.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3079      0.04%     97.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        52797      0.74%     98.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1649      0.02%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26644      0.37%     98.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       113877      1.59%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7144627                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                113877                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12079811                       # The number of ROB reads
system.cpu.rob.rob_writes                    10107636                       # The number of ROB writes
system.cpu.timesIdled                            1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          140606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.458227                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.458227                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.685764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.685764                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1040325                       # number of integer regfile reads
system.cpu.int_regfile_writes                  407390                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236451                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403527                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3569                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.832827                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              513582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4081                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.847096                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         117212250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.832827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.991861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2093209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2093209                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       465257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          465257                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        47739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47739                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        512996                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           512996                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       512996                       # number of overall hits
system.cpu.dcache.overall_hits::total          512996                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1194                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         7494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         7494                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           12                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8688                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8688                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8688                       # number of overall misses
system.cpu.dcache.overall_misses::total          8688                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     78719250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     78719250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    532492059                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    532492059                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       572250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       572250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    611211309                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    611211309                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    611211309                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    611211309                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       466451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       466451                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       521684                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       521684                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       521684                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       521684                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.135680                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.135680                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.039088                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016654                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016654                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016654                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65929.020101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65929.020101                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71055.785829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71055.785829                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 47687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70351.209599                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70351.209599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70351.209599                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70351.209599                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        34833                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.312067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         3251                       # number of writebacks
system.cpu.dcache.writebacks::total              3251                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          405                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         4615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4615                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          789                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3284                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4073                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     54117750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54117750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    243516657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    243516657                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       240250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    297634407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    297634407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    297634407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    297634407                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.059457                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026059                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007807                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68590.304183                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68590.304183                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74152.453410                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74152.453410                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 30031.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30031.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73074.983305                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              1394                       # number of replacements
system.cpu.icache.tags.tagsinuse           506.776089                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              616954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1905                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            323.860367                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   506.776089                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2480089                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2480089                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       616954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          616954                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        616954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           616954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       616954                       # number of overall hits
system.cpu.icache.overall_hits::total          616954                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2592                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2592                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2592                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2592                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2592                       # number of overall misses
system.cpu.icache.overall_misses::total          2592                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    167309000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167309000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    167309000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167309000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    167309000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167309000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       619546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       619546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       619546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       619546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       619546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       619546                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004184                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004184                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004184                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004184                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004184                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64548.225309                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64548.225309                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64548.225309                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64548.225309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64548.225309                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64548.225309                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          687                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          687                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          687                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          687                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          687                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1905                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1905                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1905                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1905                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1905                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    123981250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123981250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    123981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123981250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    123981250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123981250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003075                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65082.020997                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65082.020997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65082.020997                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65082.020997                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      2955                       # number of replacements
system.l2.tags.tagsinuse                  1846.539004                       # Cycle average of tags in use
system.l2.tags.total_refs                         960                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.192269                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1000.770558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        640.099536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        205.668910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.488657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.312549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.100424                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.901630                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2038                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1578                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     45225                       # Number of tag accesses
system.l2.tags.data_accesses                    45225                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  335                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  143                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     478                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3251                       # number of Writeback hits
system.l2.Writeback_hits::total                  3251                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    42                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   335                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   185                       # number of demand (read+write) hits
system.l2.demand_hits::total                      520                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  335                       # number of overall hits
system.l2.overall_hits::cpu.data                  185                       # number of overall hits
system.l2.overall_hits::total                     520                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1570                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                654                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2224                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3242                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3242                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1570                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3896                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5466                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1570                       # number of overall misses
system.l2.overall_misses::cpu.data               3896                       # number of overall misses
system.l2.overall_misses::total                  5466                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    118546500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     51995000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       170541500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    239662500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     239662500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     291657500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        410204000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118546500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    291657500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       410204000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1905                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              797                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2702                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3251                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3251                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3284                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3284                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1905                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5986                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1905                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5986                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.824147                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.820577                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.823094                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.987211                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987211                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.824147                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.954668                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913131                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.824147                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.954668                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913131                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75507.324841                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79503.058104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76682.329137                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 73924.275139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73924.275139                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75507.324841                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 74860.754620                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75046.469082                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75507.324841                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 74860.754620                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75046.469082                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1467                       # number of writebacks
system.l2.writebacks::total                      1467                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1570                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           654                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2224                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3242                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3242                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5466                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5466                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst    100574500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44518000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    145092500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    202699500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    202699500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    100574500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    247217500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    347792000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    100574500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    247217500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    347792000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.820577                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.823094                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.987211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987211                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.954668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.824147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.954668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913131                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 68070.336391                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65239.433453                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 62522.979642                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62522.979642                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63454.183778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63628.247347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64060.191083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63454.183778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63628.247347                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2224                       # Transaction distribution
system.membus.trans_dist::ReadResp               2224                       # Transaction distribution
system.membus.trans_dist::Writeback              1467                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3242                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       443712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  443712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6933                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6933    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6933                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6400500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14808000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               2702                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              2702                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             3251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3284                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       121920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       469248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 591168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             9237                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9237    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9237                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7869500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3207750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6913500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
