module PC_Module(PC_NEXT , PC, rst);
    input [31:0] PC_NEXT;
    input rst;
    output reg [31:0] PC;
    always @( posedge clk)
    begin
     if (rst== 1'b0)
      begin
      PC <= 32'h00000000;
     end
     else
      begin
       PC <= PC_NEXT;
     end
    end

endmodule

