--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml safe.twx safe.ncd -o safe.twr safe.pcf

Design file:              safe.ncd
Physical constraint file: safe.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    3.721(R)|      SLOW  |   -0.145(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
output      |         8.825(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.907|         |         |         |
key<0>         |    3.259|    8.885|         |         |
key<1>         |    3.210|   10.657|         |         |
key<2>         |    3.296|   10.657|         |         |
key<3>         |    3.732|   10.657|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.377|         |
key<0>         |         |         |    0.966|    0.966|
key<1>         |         |         |    0.463|    0.471|
key<2>         |         |         |    1.016|    1.016|
key<3>         |         |         |    0.644|    0.644|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.538|         |
key<0>         |         |         |    0.815|    0.815|
key<1>         |         |         |    0.312|    1.837|
key<2>         |         |         |    0.865|    1.837|
key<3>         |         |         |    0.493|    1.837|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.538|         |
key<0>         |         |         |    0.065|    0.065|
key<1>         |         |         |    0.279|    1.837|
key<2>         |         |         |    0.124|    1.837|
key<3>         |         |         |    0.055|    1.837|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock key<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.538|         |
key<0>         |         |         |    0.292|    0.292|
key<1>         |         |         |    0.529|    1.837|
key<2>         |         |         |    0.387|    1.837|
key<3>         |         |         |    0.216|    1.837|
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 01 12:47:38 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4545 MB



