
demedukit_sicaklik.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008bb4  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000024a8  08008c70  08008c70  00009c70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b118  0800b118  0000d1e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800b118  0800b118  0000d1e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b118  0800b118  0000d1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b118  0800b118  0000c118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b11c  0800b11c  0000c11c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800b120  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006ac  200001e8  0800b304  0000d1e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000894  0800b304  0000d894  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cef7  00000000  00000000  0000d20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024c5  00000000  00000000  0001a103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d68  00000000  00000000  0001c5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a32  00000000  00000000  0001d330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001712a  00000000  00000000  0001dd62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f98  00000000  00000000  00034e8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b957  00000000  00000000  00045e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d177b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004138  00000000  00000000  000d17c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000d58f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	200001e8 	.word	0x200001e8
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08008c54 	.word	0x08008c54

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	200001ec 	.word	0x200001ec
 80000fc:	08008c54 	.word	0x08008c54

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__gnu_thumb1_case_uqi>:
 8000110:	b402      	push	{r1}
 8000112:	4671      	mov	r1, lr
 8000114:	0849      	lsrs	r1, r1, #1
 8000116:	0049      	lsls	r1, r1, #1
 8000118:	5c09      	ldrb	r1, [r1, r0]
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	448e      	add	lr, r1
 800011e:	bc02      	pop	{r1}
 8000120:	4770      	bx	lr
 8000122:	46c0      	nop			@ (mov r8, r8)

08000124 <__gnu_thumb1_case_shi>:
 8000124:	b403      	push	{r0, r1}
 8000126:	4671      	mov	r1, lr
 8000128:	0849      	lsrs	r1, r1, #1
 800012a:	0040      	lsls	r0, r0, #1
 800012c:	0049      	lsls	r1, r1, #1
 800012e:	5e09      	ldrsh	r1, [r1, r0]
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	448e      	add	lr, r1
 8000134:	bc03      	pop	{r0, r1}
 8000136:	4770      	bx	lr

08000138 <__udivsi3>:
 8000138:	2200      	movs	r2, #0
 800013a:	0843      	lsrs	r3, r0, #1
 800013c:	428b      	cmp	r3, r1
 800013e:	d374      	bcc.n	800022a <__udivsi3+0xf2>
 8000140:	0903      	lsrs	r3, r0, #4
 8000142:	428b      	cmp	r3, r1
 8000144:	d35f      	bcc.n	8000206 <__udivsi3+0xce>
 8000146:	0a03      	lsrs	r3, r0, #8
 8000148:	428b      	cmp	r3, r1
 800014a:	d344      	bcc.n	80001d6 <__udivsi3+0x9e>
 800014c:	0b03      	lsrs	r3, r0, #12
 800014e:	428b      	cmp	r3, r1
 8000150:	d328      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d30d      	bcc.n	8000174 <__udivsi3+0x3c>
 8000158:	22ff      	movs	r2, #255	@ 0xff
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	ba12      	rev	r2, r2
 800015e:	0c03      	lsrs	r3, r0, #16
 8000160:	428b      	cmp	r3, r1
 8000162:	d302      	bcc.n	800016a <__udivsi3+0x32>
 8000164:	1212      	asrs	r2, r2, #8
 8000166:	0209      	lsls	r1, r1, #8
 8000168:	d065      	beq.n	8000236 <__udivsi3+0xfe>
 800016a:	0b03      	lsrs	r3, r0, #12
 800016c:	428b      	cmp	r3, r1
 800016e:	d319      	bcc.n	80001a4 <__udivsi3+0x6c>
 8000170:	e000      	b.n	8000174 <__udivsi3+0x3c>
 8000172:	0a09      	lsrs	r1, r1, #8
 8000174:	0bc3      	lsrs	r3, r0, #15
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x46>
 800017a:	03cb      	lsls	r3, r1, #15
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b83      	lsrs	r3, r0, #14
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x52>
 8000186:	038b      	lsls	r3, r1, #14
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b43      	lsrs	r3, r0, #13
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x5e>
 8000192:	034b      	lsls	r3, r1, #13
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b03      	lsrs	r3, r0, #12
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x6a>
 800019e:	030b      	lsls	r3, r1, #12
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0ac3      	lsrs	r3, r0, #11
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x76>
 80001aa:	02cb      	lsls	r3, r1, #11
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a83      	lsrs	r3, r0, #10
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x82>
 80001b6:	028b      	lsls	r3, r1, #10
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a43      	lsrs	r3, r0, #9
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x8e>
 80001c2:	024b      	lsls	r3, r1, #9
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a03      	lsrs	r3, r0, #8
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x9a>
 80001ce:	020b      	lsls	r3, r1, #8
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	d2cd      	bcs.n	8000172 <__udivsi3+0x3a>
 80001d6:	09c3      	lsrs	r3, r0, #7
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xa8>
 80001dc:	01cb      	lsls	r3, r1, #7
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0983      	lsrs	r3, r0, #6
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xb4>
 80001e8:	018b      	lsls	r3, r1, #6
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0943      	lsrs	r3, r0, #5
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xc0>
 80001f4:	014b      	lsls	r3, r1, #5
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0903      	lsrs	r3, r0, #4
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xcc>
 8000200:	010b      	lsls	r3, r1, #4
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	08c3      	lsrs	r3, r0, #3
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xd8>
 800020c:	00cb      	lsls	r3, r1, #3
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0883      	lsrs	r3, r0, #2
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xe4>
 8000218:	008b      	lsls	r3, r1, #2
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	0843      	lsrs	r3, r0, #1
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xf0>
 8000224:	004b      	lsls	r3, r1, #1
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	1a41      	subs	r1, r0, r1
 800022c:	d200      	bcs.n	8000230 <__udivsi3+0xf8>
 800022e:	4601      	mov	r1, r0
 8000230:	4152      	adcs	r2, r2
 8000232:	4610      	mov	r0, r2
 8000234:	4770      	bx	lr
 8000236:	e7ff      	b.n	8000238 <__udivsi3+0x100>
 8000238:	b501      	push	{r0, lr}
 800023a:	2000      	movs	r0, #0
 800023c:	f000 f8f0 	bl	8000420 <__aeabi_idiv0>
 8000240:	bd02      	pop	{r1, pc}
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uidivmod>:
 8000244:	2900      	cmp	r1, #0
 8000246:	d0f7      	beq.n	8000238 <__udivsi3+0x100>
 8000248:	e776      	b.n	8000138 <__udivsi3>
 800024a:	4770      	bx	lr

0800024c <__divsi3>:
 800024c:	4603      	mov	r3, r0
 800024e:	430b      	orrs	r3, r1
 8000250:	d47f      	bmi.n	8000352 <__divsi3+0x106>
 8000252:	2200      	movs	r2, #0
 8000254:	0843      	lsrs	r3, r0, #1
 8000256:	428b      	cmp	r3, r1
 8000258:	d374      	bcc.n	8000344 <__divsi3+0xf8>
 800025a:	0903      	lsrs	r3, r0, #4
 800025c:	428b      	cmp	r3, r1
 800025e:	d35f      	bcc.n	8000320 <__divsi3+0xd4>
 8000260:	0a03      	lsrs	r3, r0, #8
 8000262:	428b      	cmp	r3, r1
 8000264:	d344      	bcc.n	80002f0 <__divsi3+0xa4>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d328      	bcc.n	80002be <__divsi3+0x72>
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d30d      	bcc.n	800028e <__divsi3+0x42>
 8000272:	22ff      	movs	r2, #255	@ 0xff
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	ba12      	rev	r2, r2
 8000278:	0c03      	lsrs	r3, r0, #16
 800027a:	428b      	cmp	r3, r1
 800027c:	d302      	bcc.n	8000284 <__divsi3+0x38>
 800027e:	1212      	asrs	r2, r2, #8
 8000280:	0209      	lsls	r1, r1, #8
 8000282:	d065      	beq.n	8000350 <__divsi3+0x104>
 8000284:	0b03      	lsrs	r3, r0, #12
 8000286:	428b      	cmp	r3, r1
 8000288:	d319      	bcc.n	80002be <__divsi3+0x72>
 800028a:	e000      	b.n	800028e <__divsi3+0x42>
 800028c:	0a09      	lsrs	r1, r1, #8
 800028e:	0bc3      	lsrs	r3, r0, #15
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x4c>
 8000294:	03cb      	lsls	r3, r1, #15
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b83      	lsrs	r3, r0, #14
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x58>
 80002a0:	038b      	lsls	r3, r1, #14
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b43      	lsrs	r3, r0, #13
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x64>
 80002ac:	034b      	lsls	r3, r1, #13
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b03      	lsrs	r3, r0, #12
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x70>
 80002b8:	030b      	lsls	r3, r1, #12
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0ac3      	lsrs	r3, r0, #11
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x7c>
 80002c4:	02cb      	lsls	r3, r1, #11
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a83      	lsrs	r3, r0, #10
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x88>
 80002d0:	028b      	lsls	r3, r1, #10
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a43      	lsrs	r3, r0, #9
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x94>
 80002dc:	024b      	lsls	r3, r1, #9
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a03      	lsrs	r3, r0, #8
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0xa0>
 80002e8:	020b      	lsls	r3, r1, #8
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	d2cd      	bcs.n	800028c <__divsi3+0x40>
 80002f0:	09c3      	lsrs	r3, r0, #7
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xae>
 80002f6:	01cb      	lsls	r3, r1, #7
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0983      	lsrs	r3, r0, #6
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xba>
 8000302:	018b      	lsls	r3, r1, #6
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0943      	lsrs	r3, r0, #5
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xc6>
 800030e:	014b      	lsls	r3, r1, #5
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0903      	lsrs	r3, r0, #4
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xd2>
 800031a:	010b      	lsls	r3, r1, #4
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	08c3      	lsrs	r3, r0, #3
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xde>
 8000326:	00cb      	lsls	r3, r1, #3
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0883      	lsrs	r3, r0, #2
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xea>
 8000332:	008b      	lsls	r3, r1, #2
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	0843      	lsrs	r3, r0, #1
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xf6>
 800033e:	004b      	lsls	r3, r1, #1
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	1a41      	subs	r1, r0, r1
 8000346:	d200      	bcs.n	800034a <__divsi3+0xfe>
 8000348:	4601      	mov	r1, r0
 800034a:	4152      	adcs	r2, r2
 800034c:	4610      	mov	r0, r2
 800034e:	4770      	bx	lr
 8000350:	e05d      	b.n	800040e <__divsi3+0x1c2>
 8000352:	0fca      	lsrs	r2, r1, #31
 8000354:	d000      	beq.n	8000358 <__divsi3+0x10c>
 8000356:	4249      	negs	r1, r1
 8000358:	1003      	asrs	r3, r0, #32
 800035a:	d300      	bcc.n	800035e <__divsi3+0x112>
 800035c:	4240      	negs	r0, r0
 800035e:	4053      	eors	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	469c      	mov	ip, r3
 8000364:	0903      	lsrs	r3, r0, #4
 8000366:	428b      	cmp	r3, r1
 8000368:	d32d      	bcc.n	80003c6 <__divsi3+0x17a>
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d312      	bcc.n	8000396 <__divsi3+0x14a>
 8000370:	22fc      	movs	r2, #252	@ 0xfc
 8000372:	0189      	lsls	r1, r1, #6
 8000374:	ba12      	rev	r2, r2
 8000376:	0a03      	lsrs	r3, r0, #8
 8000378:	428b      	cmp	r3, r1
 800037a:	d30c      	bcc.n	8000396 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d308      	bcc.n	8000396 <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d304      	bcc.n	8000396 <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	d03a      	beq.n	8000406 <__divsi3+0x1ba>
 8000390:	1192      	asrs	r2, r2, #6
 8000392:	e000      	b.n	8000396 <__divsi3+0x14a>
 8000394:	0989      	lsrs	r1, r1, #6
 8000396:	09c3      	lsrs	r3, r0, #7
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x154>
 800039c:	01cb      	lsls	r3, r1, #7
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0983      	lsrs	r3, r0, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x160>
 80003a8:	018b      	lsls	r3, r1, #6
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0943      	lsrs	r3, r0, #5
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x16c>
 80003b4:	014b      	lsls	r3, r1, #5
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0903      	lsrs	r3, r0, #4
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x178>
 80003c0:	010b      	lsls	r3, r1, #4
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	08c3      	lsrs	r3, r0, #3
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x184>
 80003cc:	00cb      	lsls	r3, r1, #3
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0883      	lsrs	r3, r0, #2
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x190>
 80003d8:	008b      	lsls	r3, r1, #2
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	d2d9      	bcs.n	8000394 <__divsi3+0x148>
 80003e0:	0843      	lsrs	r3, r0, #1
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d301      	bcc.n	80003ea <__divsi3+0x19e>
 80003e6:	004b      	lsls	r3, r1, #1
 80003e8:	1ac0      	subs	r0, r0, r3
 80003ea:	4152      	adcs	r2, r2
 80003ec:	1a41      	subs	r1, r0, r1
 80003ee:	d200      	bcs.n	80003f2 <__divsi3+0x1a6>
 80003f0:	4601      	mov	r1, r0
 80003f2:	4663      	mov	r3, ip
 80003f4:	4152      	adcs	r2, r2
 80003f6:	105b      	asrs	r3, r3, #1
 80003f8:	4610      	mov	r0, r2
 80003fa:	d301      	bcc.n	8000400 <__divsi3+0x1b4>
 80003fc:	4240      	negs	r0, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d500      	bpl.n	8000404 <__divsi3+0x1b8>
 8000402:	4249      	negs	r1, r1
 8000404:	4770      	bx	lr
 8000406:	4663      	mov	r3, ip
 8000408:	105b      	asrs	r3, r3, #1
 800040a:	d300      	bcc.n	800040e <__divsi3+0x1c2>
 800040c:	4240      	negs	r0, r0
 800040e:	b501      	push	{r0, lr}
 8000410:	2000      	movs	r0, #0
 8000412:	f000 f805 	bl	8000420 <__aeabi_idiv0>
 8000416:	bd02      	pop	{r1, pc}

08000418 <__aeabi_idivmod>:
 8000418:	2900      	cmp	r1, #0
 800041a:	d0f8      	beq.n	800040e <__divsi3+0x1c2>
 800041c:	e716      	b.n	800024c <__divsi3>
 800041e:	4770      	bx	lr

08000420 <__aeabi_idiv0>:
 8000420:	4770      	bx	lr
 8000422:	46c0      	nop			@ (mov r8, r8)

08000424 <__aeabi_cdrcmple>:
 8000424:	4684      	mov	ip, r0
 8000426:	0010      	movs	r0, r2
 8000428:	4662      	mov	r2, ip
 800042a:	468c      	mov	ip, r1
 800042c:	0019      	movs	r1, r3
 800042e:	4663      	mov	r3, ip
 8000430:	e000      	b.n	8000434 <__aeabi_cdcmpeq>
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__aeabi_cdcmpeq>:
 8000434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000436:	f000 ff69 	bl	800130c <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	d401      	bmi.n	8000442 <__aeabi_cdcmpeq+0xe>
 800043e:	2100      	movs	r1, #0
 8000440:	42c8      	cmn	r0, r1
 8000442:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000444 <__aeabi_dcmpeq>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fea9 	bl	800119c <__eqdf2>
 800044a:	4240      	negs	r0, r0
 800044c:	3001      	adds	r0, #1
 800044e:	bd10      	pop	{r4, pc}

08000450 <__aeabi_dcmplt>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 ff5b 	bl	800130c <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	db01      	blt.n	800045e <__aeabi_dcmplt+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_dcmple>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 ff51 	bl	800130c <__ledf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dd01      	ble.n	8000472 <__aeabi_dcmple+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_dcmpgt>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 fed3 	bl	8001224 <__gedf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	dc01      	bgt.n	8000486 <__aeabi_dcmpgt+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__aeabi_dcmpge>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fec9 	bl	8001224 <__gedf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	da01      	bge.n	800049a <__aeabi_dcmpge+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			@ (mov r8, r8)

080004a0 <__aeabi_dadd>:
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	4657      	mov	r7, sl
 80004a4:	464e      	mov	r6, r9
 80004a6:	4645      	mov	r5, r8
 80004a8:	46de      	mov	lr, fp
 80004aa:	b5e0      	push	{r5, r6, r7, lr}
 80004ac:	b083      	sub	sp, #12
 80004ae:	9000      	str	r0, [sp, #0]
 80004b0:	9101      	str	r1, [sp, #4]
 80004b2:	030c      	lsls	r4, r1, #12
 80004b4:	004f      	lsls	r7, r1, #1
 80004b6:	0fce      	lsrs	r6, r1, #31
 80004b8:	0a61      	lsrs	r1, r4, #9
 80004ba:	9c00      	ldr	r4, [sp, #0]
 80004bc:	031d      	lsls	r5, r3, #12
 80004be:	0f64      	lsrs	r4, r4, #29
 80004c0:	430c      	orrs	r4, r1
 80004c2:	9900      	ldr	r1, [sp, #0]
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	00c8      	lsls	r0, r1, #3
 80004ca:	0059      	lsls	r1, r3, #1
 80004cc:	0d4b      	lsrs	r3, r1, #21
 80004ce:	4699      	mov	r9, r3
 80004d0:	9a00      	ldr	r2, [sp, #0]
 80004d2:	9b01      	ldr	r3, [sp, #4]
 80004d4:	0a6d      	lsrs	r5, r5, #9
 80004d6:	0fd9      	lsrs	r1, r3, #31
 80004d8:	0f53      	lsrs	r3, r2, #29
 80004da:	432b      	orrs	r3, r5
 80004dc:	469a      	mov	sl, r3
 80004de:	9b00      	ldr	r3, [sp, #0]
 80004e0:	0d7f      	lsrs	r7, r7, #21
 80004e2:	00da      	lsls	r2, r3, #3
 80004e4:	4694      	mov	ip, r2
 80004e6:	464a      	mov	r2, r9
 80004e8:	46b0      	mov	r8, r6
 80004ea:	1aba      	subs	r2, r7, r2
 80004ec:	428e      	cmp	r6, r1
 80004ee:	d100      	bne.n	80004f2 <__aeabi_dadd+0x52>
 80004f0:	e0b0      	b.n	8000654 <__aeabi_dadd+0x1b4>
 80004f2:	2a00      	cmp	r2, #0
 80004f4:	dc00      	bgt.n	80004f8 <__aeabi_dadd+0x58>
 80004f6:	e078      	b.n	80005ea <__aeabi_dadd+0x14a>
 80004f8:	4649      	mov	r1, r9
 80004fa:	2900      	cmp	r1, #0
 80004fc:	d100      	bne.n	8000500 <__aeabi_dadd+0x60>
 80004fe:	e0e9      	b.n	80006d4 <__aeabi_dadd+0x234>
 8000500:	49c9      	ldr	r1, [pc, #804]	@ (8000828 <__aeabi_dadd+0x388>)
 8000502:	428f      	cmp	r7, r1
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0x68>
 8000506:	e195      	b.n	8000834 <__aeabi_dadd+0x394>
 8000508:	2501      	movs	r5, #1
 800050a:	2a38      	cmp	r2, #56	@ 0x38
 800050c:	dc16      	bgt.n	800053c <__aeabi_dadd+0x9c>
 800050e:	2180      	movs	r1, #128	@ 0x80
 8000510:	4653      	mov	r3, sl
 8000512:	0409      	lsls	r1, r1, #16
 8000514:	430b      	orrs	r3, r1
 8000516:	469a      	mov	sl, r3
 8000518:	2a1f      	cmp	r2, #31
 800051a:	dd00      	ble.n	800051e <__aeabi_dadd+0x7e>
 800051c:	e1e7      	b.n	80008ee <__aeabi_dadd+0x44e>
 800051e:	2120      	movs	r1, #32
 8000520:	4655      	mov	r5, sl
 8000522:	1a8b      	subs	r3, r1, r2
 8000524:	4661      	mov	r1, ip
 8000526:	409d      	lsls	r5, r3
 8000528:	40d1      	lsrs	r1, r2
 800052a:	430d      	orrs	r5, r1
 800052c:	4661      	mov	r1, ip
 800052e:	4099      	lsls	r1, r3
 8000530:	1e4b      	subs	r3, r1, #1
 8000532:	4199      	sbcs	r1, r3
 8000534:	4653      	mov	r3, sl
 8000536:	40d3      	lsrs	r3, r2
 8000538:	430d      	orrs	r5, r1
 800053a:	1ae4      	subs	r4, r4, r3
 800053c:	1b45      	subs	r5, r0, r5
 800053e:	42a8      	cmp	r0, r5
 8000540:	4180      	sbcs	r0, r0
 8000542:	4240      	negs	r0, r0
 8000544:	1a24      	subs	r4, r4, r0
 8000546:	0223      	lsls	r3, r4, #8
 8000548:	d400      	bmi.n	800054c <__aeabi_dadd+0xac>
 800054a:	e10f      	b.n	800076c <__aeabi_dadd+0x2cc>
 800054c:	0264      	lsls	r4, r4, #9
 800054e:	0a64      	lsrs	r4, r4, #9
 8000550:	2c00      	cmp	r4, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_dadd+0xb6>
 8000554:	e139      	b.n	80007ca <__aeabi_dadd+0x32a>
 8000556:	0020      	movs	r0, r4
 8000558:	f001 fe5e 	bl	8002218 <__clzsi2>
 800055c:	0003      	movs	r3, r0
 800055e:	3b08      	subs	r3, #8
 8000560:	2120      	movs	r1, #32
 8000562:	0028      	movs	r0, r5
 8000564:	1aca      	subs	r2, r1, r3
 8000566:	40d0      	lsrs	r0, r2
 8000568:	409c      	lsls	r4, r3
 800056a:	0002      	movs	r2, r0
 800056c:	409d      	lsls	r5, r3
 800056e:	4322      	orrs	r2, r4
 8000570:	429f      	cmp	r7, r3
 8000572:	dd00      	ble.n	8000576 <__aeabi_dadd+0xd6>
 8000574:	e173      	b.n	800085e <__aeabi_dadd+0x3be>
 8000576:	1bd8      	subs	r0, r3, r7
 8000578:	3001      	adds	r0, #1
 800057a:	1a09      	subs	r1, r1, r0
 800057c:	002c      	movs	r4, r5
 800057e:	408d      	lsls	r5, r1
 8000580:	40c4      	lsrs	r4, r0
 8000582:	1e6b      	subs	r3, r5, #1
 8000584:	419d      	sbcs	r5, r3
 8000586:	0013      	movs	r3, r2
 8000588:	40c2      	lsrs	r2, r0
 800058a:	408b      	lsls	r3, r1
 800058c:	4325      	orrs	r5, r4
 800058e:	2700      	movs	r7, #0
 8000590:	0014      	movs	r4, r2
 8000592:	431d      	orrs	r5, r3
 8000594:	076b      	lsls	r3, r5, #29
 8000596:	d009      	beq.n	80005ac <__aeabi_dadd+0x10c>
 8000598:	230f      	movs	r3, #15
 800059a:	402b      	ands	r3, r5
 800059c:	2b04      	cmp	r3, #4
 800059e:	d005      	beq.n	80005ac <__aeabi_dadd+0x10c>
 80005a0:	1d2b      	adds	r3, r5, #4
 80005a2:	42ab      	cmp	r3, r5
 80005a4:	41ad      	sbcs	r5, r5
 80005a6:	426d      	negs	r5, r5
 80005a8:	1964      	adds	r4, r4, r5
 80005aa:	001d      	movs	r5, r3
 80005ac:	0223      	lsls	r3, r4, #8
 80005ae:	d400      	bmi.n	80005b2 <__aeabi_dadd+0x112>
 80005b0:	e12d      	b.n	800080e <__aeabi_dadd+0x36e>
 80005b2:	4a9d      	ldr	r2, [pc, #628]	@ (8000828 <__aeabi_dadd+0x388>)
 80005b4:	3701      	adds	r7, #1
 80005b6:	4297      	cmp	r7, r2
 80005b8:	d100      	bne.n	80005bc <__aeabi_dadd+0x11c>
 80005ba:	e0d3      	b.n	8000764 <__aeabi_dadd+0x2c4>
 80005bc:	4646      	mov	r6, r8
 80005be:	499b      	ldr	r1, [pc, #620]	@ (800082c <__aeabi_dadd+0x38c>)
 80005c0:	08ed      	lsrs	r5, r5, #3
 80005c2:	4021      	ands	r1, r4
 80005c4:	074a      	lsls	r2, r1, #29
 80005c6:	432a      	orrs	r2, r5
 80005c8:	057c      	lsls	r4, r7, #21
 80005ca:	024d      	lsls	r5, r1, #9
 80005cc:	0b2d      	lsrs	r5, r5, #12
 80005ce:	0d64      	lsrs	r4, r4, #21
 80005d0:	0524      	lsls	r4, r4, #20
 80005d2:	432c      	orrs	r4, r5
 80005d4:	07f6      	lsls	r6, r6, #31
 80005d6:	4334      	orrs	r4, r6
 80005d8:	0010      	movs	r0, r2
 80005da:	0021      	movs	r1, r4
 80005dc:	b003      	add	sp, #12
 80005de:	bcf0      	pop	{r4, r5, r6, r7}
 80005e0:	46bb      	mov	fp, r7
 80005e2:	46b2      	mov	sl, r6
 80005e4:	46a9      	mov	r9, r5
 80005e6:	46a0      	mov	r8, r4
 80005e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005ea:	2a00      	cmp	r2, #0
 80005ec:	d100      	bne.n	80005f0 <__aeabi_dadd+0x150>
 80005ee:	e084      	b.n	80006fa <__aeabi_dadd+0x25a>
 80005f0:	464a      	mov	r2, r9
 80005f2:	1bd2      	subs	r2, r2, r7
 80005f4:	2f00      	cmp	r7, #0
 80005f6:	d000      	beq.n	80005fa <__aeabi_dadd+0x15a>
 80005f8:	e16d      	b.n	80008d6 <__aeabi_dadd+0x436>
 80005fa:	0025      	movs	r5, r4
 80005fc:	4305      	orrs	r5, r0
 80005fe:	d100      	bne.n	8000602 <__aeabi_dadd+0x162>
 8000600:	e127      	b.n	8000852 <__aeabi_dadd+0x3b2>
 8000602:	1e56      	subs	r6, r2, #1
 8000604:	2a01      	cmp	r2, #1
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x16a>
 8000608:	e23b      	b.n	8000a82 <__aeabi_dadd+0x5e2>
 800060a:	4d87      	ldr	r5, [pc, #540]	@ (8000828 <__aeabi_dadd+0x388>)
 800060c:	42aa      	cmp	r2, r5
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x172>
 8000610:	e26a      	b.n	8000ae8 <__aeabi_dadd+0x648>
 8000612:	2501      	movs	r5, #1
 8000614:	2e38      	cmp	r6, #56	@ 0x38
 8000616:	dc12      	bgt.n	800063e <__aeabi_dadd+0x19e>
 8000618:	0032      	movs	r2, r6
 800061a:	2a1f      	cmp	r2, #31
 800061c:	dd00      	ble.n	8000620 <__aeabi_dadd+0x180>
 800061e:	e1f8      	b.n	8000a12 <__aeabi_dadd+0x572>
 8000620:	2620      	movs	r6, #32
 8000622:	0025      	movs	r5, r4
 8000624:	1ab6      	subs	r6, r6, r2
 8000626:	0007      	movs	r7, r0
 8000628:	4653      	mov	r3, sl
 800062a:	40b0      	lsls	r0, r6
 800062c:	40d4      	lsrs	r4, r2
 800062e:	40b5      	lsls	r5, r6
 8000630:	40d7      	lsrs	r7, r2
 8000632:	1e46      	subs	r6, r0, #1
 8000634:	41b0      	sbcs	r0, r6
 8000636:	1b1b      	subs	r3, r3, r4
 8000638:	469a      	mov	sl, r3
 800063a:	433d      	orrs	r5, r7
 800063c:	4305      	orrs	r5, r0
 800063e:	4662      	mov	r2, ip
 8000640:	1b55      	subs	r5, r2, r5
 8000642:	45ac      	cmp	ip, r5
 8000644:	4192      	sbcs	r2, r2
 8000646:	4653      	mov	r3, sl
 8000648:	4252      	negs	r2, r2
 800064a:	000e      	movs	r6, r1
 800064c:	464f      	mov	r7, r9
 800064e:	4688      	mov	r8, r1
 8000650:	1a9c      	subs	r4, r3, r2
 8000652:	e778      	b.n	8000546 <__aeabi_dadd+0xa6>
 8000654:	2a00      	cmp	r2, #0
 8000656:	dc00      	bgt.n	800065a <__aeabi_dadd+0x1ba>
 8000658:	e08e      	b.n	8000778 <__aeabi_dadd+0x2d8>
 800065a:	4649      	mov	r1, r9
 800065c:	2900      	cmp	r1, #0
 800065e:	d175      	bne.n	800074c <__aeabi_dadd+0x2ac>
 8000660:	4661      	mov	r1, ip
 8000662:	4653      	mov	r3, sl
 8000664:	4319      	orrs	r1, r3
 8000666:	d100      	bne.n	800066a <__aeabi_dadd+0x1ca>
 8000668:	e0f6      	b.n	8000858 <__aeabi_dadd+0x3b8>
 800066a:	1e51      	subs	r1, r2, #1
 800066c:	2a01      	cmp	r2, #1
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1d2>
 8000670:	e191      	b.n	8000996 <__aeabi_dadd+0x4f6>
 8000672:	4d6d      	ldr	r5, [pc, #436]	@ (8000828 <__aeabi_dadd+0x388>)
 8000674:	42aa      	cmp	r2, r5
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1da>
 8000678:	e0dc      	b.n	8000834 <__aeabi_dadd+0x394>
 800067a:	2501      	movs	r5, #1
 800067c:	2938      	cmp	r1, #56	@ 0x38
 800067e:	dc14      	bgt.n	80006aa <__aeabi_dadd+0x20a>
 8000680:	000a      	movs	r2, r1
 8000682:	2a1f      	cmp	r2, #31
 8000684:	dd00      	ble.n	8000688 <__aeabi_dadd+0x1e8>
 8000686:	e1a2      	b.n	80009ce <__aeabi_dadd+0x52e>
 8000688:	2120      	movs	r1, #32
 800068a:	4653      	mov	r3, sl
 800068c:	1a89      	subs	r1, r1, r2
 800068e:	408b      	lsls	r3, r1
 8000690:	001d      	movs	r5, r3
 8000692:	4663      	mov	r3, ip
 8000694:	40d3      	lsrs	r3, r2
 8000696:	431d      	orrs	r5, r3
 8000698:	4663      	mov	r3, ip
 800069a:	408b      	lsls	r3, r1
 800069c:	0019      	movs	r1, r3
 800069e:	1e4b      	subs	r3, r1, #1
 80006a0:	4199      	sbcs	r1, r3
 80006a2:	4653      	mov	r3, sl
 80006a4:	40d3      	lsrs	r3, r2
 80006a6:	430d      	orrs	r5, r1
 80006a8:	18e4      	adds	r4, r4, r3
 80006aa:	182d      	adds	r5, r5, r0
 80006ac:	4285      	cmp	r5, r0
 80006ae:	4180      	sbcs	r0, r0
 80006b0:	4240      	negs	r0, r0
 80006b2:	1824      	adds	r4, r4, r0
 80006b4:	0223      	lsls	r3, r4, #8
 80006b6:	d559      	bpl.n	800076c <__aeabi_dadd+0x2cc>
 80006b8:	4b5b      	ldr	r3, [pc, #364]	@ (8000828 <__aeabi_dadd+0x388>)
 80006ba:	3701      	adds	r7, #1
 80006bc:	429f      	cmp	r7, r3
 80006be:	d051      	beq.n	8000764 <__aeabi_dadd+0x2c4>
 80006c0:	2101      	movs	r1, #1
 80006c2:	4b5a      	ldr	r3, [pc, #360]	@ (800082c <__aeabi_dadd+0x38c>)
 80006c4:	086a      	lsrs	r2, r5, #1
 80006c6:	401c      	ands	r4, r3
 80006c8:	4029      	ands	r1, r5
 80006ca:	430a      	orrs	r2, r1
 80006cc:	07e5      	lsls	r5, r4, #31
 80006ce:	4315      	orrs	r5, r2
 80006d0:	0864      	lsrs	r4, r4, #1
 80006d2:	e75f      	b.n	8000594 <__aeabi_dadd+0xf4>
 80006d4:	4661      	mov	r1, ip
 80006d6:	4653      	mov	r3, sl
 80006d8:	4319      	orrs	r1, r3
 80006da:	d100      	bne.n	80006de <__aeabi_dadd+0x23e>
 80006dc:	e0bc      	b.n	8000858 <__aeabi_dadd+0x3b8>
 80006de:	1e51      	subs	r1, r2, #1
 80006e0:	2a01      	cmp	r2, #1
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x246>
 80006e4:	e164      	b.n	80009b0 <__aeabi_dadd+0x510>
 80006e6:	4d50      	ldr	r5, [pc, #320]	@ (8000828 <__aeabi_dadd+0x388>)
 80006e8:	42aa      	cmp	r2, r5
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x24e>
 80006ec:	e16a      	b.n	80009c4 <__aeabi_dadd+0x524>
 80006ee:	2501      	movs	r5, #1
 80006f0:	2938      	cmp	r1, #56	@ 0x38
 80006f2:	dd00      	ble.n	80006f6 <__aeabi_dadd+0x256>
 80006f4:	e722      	b.n	800053c <__aeabi_dadd+0x9c>
 80006f6:	000a      	movs	r2, r1
 80006f8:	e70e      	b.n	8000518 <__aeabi_dadd+0x78>
 80006fa:	4a4d      	ldr	r2, [pc, #308]	@ (8000830 <__aeabi_dadd+0x390>)
 80006fc:	1c7d      	adds	r5, r7, #1
 80006fe:	4215      	tst	r5, r2
 8000700:	d000      	beq.n	8000704 <__aeabi_dadd+0x264>
 8000702:	e0d0      	b.n	80008a6 <__aeabi_dadd+0x406>
 8000704:	0025      	movs	r5, r4
 8000706:	4662      	mov	r2, ip
 8000708:	4653      	mov	r3, sl
 800070a:	4305      	orrs	r5, r0
 800070c:	431a      	orrs	r2, r3
 800070e:	2f00      	cmp	r7, #0
 8000710:	d000      	beq.n	8000714 <__aeabi_dadd+0x274>
 8000712:	e137      	b.n	8000984 <__aeabi_dadd+0x4e4>
 8000714:	2d00      	cmp	r5, #0
 8000716:	d100      	bne.n	800071a <__aeabi_dadd+0x27a>
 8000718:	e1a8      	b.n	8000a6c <__aeabi_dadd+0x5cc>
 800071a:	2a00      	cmp	r2, #0
 800071c:	d100      	bne.n	8000720 <__aeabi_dadd+0x280>
 800071e:	e16a      	b.n	80009f6 <__aeabi_dadd+0x556>
 8000720:	4663      	mov	r3, ip
 8000722:	1ac5      	subs	r5, r0, r3
 8000724:	4653      	mov	r3, sl
 8000726:	1ae2      	subs	r2, r4, r3
 8000728:	42a8      	cmp	r0, r5
 800072a:	419b      	sbcs	r3, r3
 800072c:	425b      	negs	r3, r3
 800072e:	1ad3      	subs	r3, r2, r3
 8000730:	021a      	lsls	r2, r3, #8
 8000732:	d400      	bmi.n	8000736 <__aeabi_dadd+0x296>
 8000734:	e203      	b.n	8000b3e <__aeabi_dadd+0x69e>
 8000736:	4663      	mov	r3, ip
 8000738:	1a1d      	subs	r5, r3, r0
 800073a:	45ac      	cmp	ip, r5
 800073c:	4192      	sbcs	r2, r2
 800073e:	4653      	mov	r3, sl
 8000740:	4252      	negs	r2, r2
 8000742:	1b1c      	subs	r4, r3, r4
 8000744:	000e      	movs	r6, r1
 8000746:	4688      	mov	r8, r1
 8000748:	1aa4      	subs	r4, r4, r2
 800074a:	e723      	b.n	8000594 <__aeabi_dadd+0xf4>
 800074c:	4936      	ldr	r1, [pc, #216]	@ (8000828 <__aeabi_dadd+0x388>)
 800074e:	428f      	cmp	r7, r1
 8000750:	d070      	beq.n	8000834 <__aeabi_dadd+0x394>
 8000752:	2501      	movs	r5, #1
 8000754:	2a38      	cmp	r2, #56	@ 0x38
 8000756:	dca8      	bgt.n	80006aa <__aeabi_dadd+0x20a>
 8000758:	2180      	movs	r1, #128	@ 0x80
 800075a:	4653      	mov	r3, sl
 800075c:	0409      	lsls	r1, r1, #16
 800075e:	430b      	orrs	r3, r1
 8000760:	469a      	mov	sl, r3
 8000762:	e78e      	b.n	8000682 <__aeabi_dadd+0x1e2>
 8000764:	003c      	movs	r4, r7
 8000766:	2500      	movs	r5, #0
 8000768:	2200      	movs	r2, #0
 800076a:	e731      	b.n	80005d0 <__aeabi_dadd+0x130>
 800076c:	2307      	movs	r3, #7
 800076e:	402b      	ands	r3, r5
 8000770:	2b00      	cmp	r3, #0
 8000772:	d000      	beq.n	8000776 <__aeabi_dadd+0x2d6>
 8000774:	e710      	b.n	8000598 <__aeabi_dadd+0xf8>
 8000776:	e093      	b.n	80008a0 <__aeabi_dadd+0x400>
 8000778:	2a00      	cmp	r2, #0
 800077a:	d074      	beq.n	8000866 <__aeabi_dadd+0x3c6>
 800077c:	464a      	mov	r2, r9
 800077e:	1bd2      	subs	r2, r2, r7
 8000780:	2f00      	cmp	r7, #0
 8000782:	d100      	bne.n	8000786 <__aeabi_dadd+0x2e6>
 8000784:	e0c7      	b.n	8000916 <__aeabi_dadd+0x476>
 8000786:	4928      	ldr	r1, [pc, #160]	@ (8000828 <__aeabi_dadd+0x388>)
 8000788:	4589      	cmp	r9, r1
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0x2ee>
 800078c:	e185      	b.n	8000a9a <__aeabi_dadd+0x5fa>
 800078e:	2501      	movs	r5, #1
 8000790:	2a38      	cmp	r2, #56	@ 0x38
 8000792:	dc12      	bgt.n	80007ba <__aeabi_dadd+0x31a>
 8000794:	2180      	movs	r1, #128	@ 0x80
 8000796:	0409      	lsls	r1, r1, #16
 8000798:	430c      	orrs	r4, r1
 800079a:	2a1f      	cmp	r2, #31
 800079c:	dd00      	ble.n	80007a0 <__aeabi_dadd+0x300>
 800079e:	e1ab      	b.n	8000af8 <__aeabi_dadd+0x658>
 80007a0:	2120      	movs	r1, #32
 80007a2:	0025      	movs	r5, r4
 80007a4:	1a89      	subs	r1, r1, r2
 80007a6:	0007      	movs	r7, r0
 80007a8:	4088      	lsls	r0, r1
 80007aa:	408d      	lsls	r5, r1
 80007ac:	40d7      	lsrs	r7, r2
 80007ae:	1e41      	subs	r1, r0, #1
 80007b0:	4188      	sbcs	r0, r1
 80007b2:	40d4      	lsrs	r4, r2
 80007b4:	433d      	orrs	r5, r7
 80007b6:	4305      	orrs	r5, r0
 80007b8:	44a2      	add	sl, r4
 80007ba:	4465      	add	r5, ip
 80007bc:	4565      	cmp	r5, ip
 80007be:	4192      	sbcs	r2, r2
 80007c0:	4252      	negs	r2, r2
 80007c2:	4452      	add	r2, sl
 80007c4:	0014      	movs	r4, r2
 80007c6:	464f      	mov	r7, r9
 80007c8:	e774      	b.n	80006b4 <__aeabi_dadd+0x214>
 80007ca:	0028      	movs	r0, r5
 80007cc:	f001 fd24 	bl	8002218 <__clzsi2>
 80007d0:	0003      	movs	r3, r0
 80007d2:	3318      	adds	r3, #24
 80007d4:	2b1f      	cmp	r3, #31
 80007d6:	dc00      	bgt.n	80007da <__aeabi_dadd+0x33a>
 80007d8:	e6c2      	b.n	8000560 <__aeabi_dadd+0xc0>
 80007da:	002a      	movs	r2, r5
 80007dc:	3808      	subs	r0, #8
 80007de:	4082      	lsls	r2, r0
 80007e0:	429f      	cmp	r7, r3
 80007e2:	dd00      	ble.n	80007e6 <__aeabi_dadd+0x346>
 80007e4:	e0a9      	b.n	800093a <__aeabi_dadd+0x49a>
 80007e6:	1bdb      	subs	r3, r3, r7
 80007e8:	1c58      	adds	r0, r3, #1
 80007ea:	281f      	cmp	r0, #31
 80007ec:	dc00      	bgt.n	80007f0 <__aeabi_dadd+0x350>
 80007ee:	e1ac      	b.n	8000b4a <__aeabi_dadd+0x6aa>
 80007f0:	0015      	movs	r5, r2
 80007f2:	3b1f      	subs	r3, #31
 80007f4:	40dd      	lsrs	r5, r3
 80007f6:	2820      	cmp	r0, #32
 80007f8:	d005      	beq.n	8000806 <__aeabi_dadd+0x366>
 80007fa:	2340      	movs	r3, #64	@ 0x40
 80007fc:	1a1b      	subs	r3, r3, r0
 80007fe:	409a      	lsls	r2, r3
 8000800:	1e53      	subs	r3, r2, #1
 8000802:	419a      	sbcs	r2, r3
 8000804:	4315      	orrs	r5, r2
 8000806:	2307      	movs	r3, #7
 8000808:	2700      	movs	r7, #0
 800080a:	402b      	ands	r3, r5
 800080c:	e7b0      	b.n	8000770 <__aeabi_dadd+0x2d0>
 800080e:	08ed      	lsrs	r5, r5, #3
 8000810:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <__aeabi_dadd+0x388>)
 8000812:	0762      	lsls	r2, r4, #29
 8000814:	432a      	orrs	r2, r5
 8000816:	08e4      	lsrs	r4, r4, #3
 8000818:	429f      	cmp	r7, r3
 800081a:	d00f      	beq.n	800083c <__aeabi_dadd+0x39c>
 800081c:	0324      	lsls	r4, r4, #12
 800081e:	0b25      	lsrs	r5, r4, #12
 8000820:	057c      	lsls	r4, r7, #21
 8000822:	0d64      	lsrs	r4, r4, #21
 8000824:	e6d4      	b.n	80005d0 <__aeabi_dadd+0x130>
 8000826:	46c0      	nop			@ (mov r8, r8)
 8000828:	000007ff 	.word	0x000007ff
 800082c:	ff7fffff 	.word	0xff7fffff
 8000830:	000007fe 	.word	0x000007fe
 8000834:	08c0      	lsrs	r0, r0, #3
 8000836:	0762      	lsls	r2, r4, #29
 8000838:	4302      	orrs	r2, r0
 800083a:	08e4      	lsrs	r4, r4, #3
 800083c:	0013      	movs	r3, r2
 800083e:	4323      	orrs	r3, r4
 8000840:	d100      	bne.n	8000844 <__aeabi_dadd+0x3a4>
 8000842:	e186      	b.n	8000b52 <__aeabi_dadd+0x6b2>
 8000844:	2580      	movs	r5, #128	@ 0x80
 8000846:	032d      	lsls	r5, r5, #12
 8000848:	4325      	orrs	r5, r4
 800084a:	032d      	lsls	r5, r5, #12
 800084c:	4cc3      	ldr	r4, [pc, #780]	@ (8000b5c <__aeabi_dadd+0x6bc>)
 800084e:	0b2d      	lsrs	r5, r5, #12
 8000850:	e6be      	b.n	80005d0 <__aeabi_dadd+0x130>
 8000852:	4660      	mov	r0, ip
 8000854:	4654      	mov	r4, sl
 8000856:	000e      	movs	r6, r1
 8000858:	0017      	movs	r7, r2
 800085a:	08c5      	lsrs	r5, r0, #3
 800085c:	e7d8      	b.n	8000810 <__aeabi_dadd+0x370>
 800085e:	4cc0      	ldr	r4, [pc, #768]	@ (8000b60 <__aeabi_dadd+0x6c0>)
 8000860:	1aff      	subs	r7, r7, r3
 8000862:	4014      	ands	r4, r2
 8000864:	e696      	b.n	8000594 <__aeabi_dadd+0xf4>
 8000866:	4abf      	ldr	r2, [pc, #764]	@ (8000b64 <__aeabi_dadd+0x6c4>)
 8000868:	1c79      	adds	r1, r7, #1
 800086a:	4211      	tst	r1, r2
 800086c:	d16b      	bne.n	8000946 <__aeabi_dadd+0x4a6>
 800086e:	0022      	movs	r2, r4
 8000870:	4302      	orrs	r2, r0
 8000872:	2f00      	cmp	r7, #0
 8000874:	d000      	beq.n	8000878 <__aeabi_dadd+0x3d8>
 8000876:	e0db      	b.n	8000a30 <__aeabi_dadd+0x590>
 8000878:	2a00      	cmp	r2, #0
 800087a:	d100      	bne.n	800087e <__aeabi_dadd+0x3de>
 800087c:	e12d      	b.n	8000ada <__aeabi_dadd+0x63a>
 800087e:	4662      	mov	r2, ip
 8000880:	4653      	mov	r3, sl
 8000882:	431a      	orrs	r2, r3
 8000884:	d100      	bne.n	8000888 <__aeabi_dadd+0x3e8>
 8000886:	e0b6      	b.n	80009f6 <__aeabi_dadd+0x556>
 8000888:	4663      	mov	r3, ip
 800088a:	18c5      	adds	r5, r0, r3
 800088c:	4285      	cmp	r5, r0
 800088e:	4180      	sbcs	r0, r0
 8000890:	4454      	add	r4, sl
 8000892:	4240      	negs	r0, r0
 8000894:	1824      	adds	r4, r4, r0
 8000896:	0223      	lsls	r3, r4, #8
 8000898:	d502      	bpl.n	80008a0 <__aeabi_dadd+0x400>
 800089a:	000f      	movs	r7, r1
 800089c:	4bb0      	ldr	r3, [pc, #704]	@ (8000b60 <__aeabi_dadd+0x6c0>)
 800089e:	401c      	ands	r4, r3
 80008a0:	003a      	movs	r2, r7
 80008a2:	0028      	movs	r0, r5
 80008a4:	e7d8      	b.n	8000858 <__aeabi_dadd+0x3b8>
 80008a6:	4662      	mov	r2, ip
 80008a8:	1a85      	subs	r5, r0, r2
 80008aa:	42a8      	cmp	r0, r5
 80008ac:	4192      	sbcs	r2, r2
 80008ae:	4653      	mov	r3, sl
 80008b0:	4252      	negs	r2, r2
 80008b2:	4691      	mov	r9, r2
 80008b4:	1ae3      	subs	r3, r4, r3
 80008b6:	001a      	movs	r2, r3
 80008b8:	464b      	mov	r3, r9
 80008ba:	1ad2      	subs	r2, r2, r3
 80008bc:	0013      	movs	r3, r2
 80008be:	4691      	mov	r9, r2
 80008c0:	021a      	lsls	r2, r3, #8
 80008c2:	d454      	bmi.n	800096e <__aeabi_dadd+0x4ce>
 80008c4:	464a      	mov	r2, r9
 80008c6:	464c      	mov	r4, r9
 80008c8:	432a      	orrs	r2, r5
 80008ca:	d000      	beq.n	80008ce <__aeabi_dadd+0x42e>
 80008cc:	e640      	b.n	8000550 <__aeabi_dadd+0xb0>
 80008ce:	2600      	movs	r6, #0
 80008d0:	2400      	movs	r4, #0
 80008d2:	2500      	movs	r5, #0
 80008d4:	e67c      	b.n	80005d0 <__aeabi_dadd+0x130>
 80008d6:	4da1      	ldr	r5, [pc, #644]	@ (8000b5c <__aeabi_dadd+0x6bc>)
 80008d8:	45a9      	cmp	r9, r5
 80008da:	d100      	bne.n	80008de <__aeabi_dadd+0x43e>
 80008dc:	e090      	b.n	8000a00 <__aeabi_dadd+0x560>
 80008de:	2501      	movs	r5, #1
 80008e0:	2a38      	cmp	r2, #56	@ 0x38
 80008e2:	dd00      	ble.n	80008e6 <__aeabi_dadd+0x446>
 80008e4:	e6ab      	b.n	800063e <__aeabi_dadd+0x19e>
 80008e6:	2580      	movs	r5, #128	@ 0x80
 80008e8:	042d      	lsls	r5, r5, #16
 80008ea:	432c      	orrs	r4, r5
 80008ec:	e695      	b.n	800061a <__aeabi_dadd+0x17a>
 80008ee:	0011      	movs	r1, r2
 80008f0:	4655      	mov	r5, sl
 80008f2:	3920      	subs	r1, #32
 80008f4:	40cd      	lsrs	r5, r1
 80008f6:	46a9      	mov	r9, r5
 80008f8:	2a20      	cmp	r2, #32
 80008fa:	d006      	beq.n	800090a <__aeabi_dadd+0x46a>
 80008fc:	2140      	movs	r1, #64	@ 0x40
 80008fe:	4653      	mov	r3, sl
 8000900:	1a8a      	subs	r2, r1, r2
 8000902:	4093      	lsls	r3, r2
 8000904:	4662      	mov	r2, ip
 8000906:	431a      	orrs	r2, r3
 8000908:	4694      	mov	ip, r2
 800090a:	4665      	mov	r5, ip
 800090c:	1e6b      	subs	r3, r5, #1
 800090e:	419d      	sbcs	r5, r3
 8000910:	464b      	mov	r3, r9
 8000912:	431d      	orrs	r5, r3
 8000914:	e612      	b.n	800053c <__aeabi_dadd+0x9c>
 8000916:	0021      	movs	r1, r4
 8000918:	4301      	orrs	r1, r0
 800091a:	d100      	bne.n	800091e <__aeabi_dadd+0x47e>
 800091c:	e0c4      	b.n	8000aa8 <__aeabi_dadd+0x608>
 800091e:	1e51      	subs	r1, r2, #1
 8000920:	2a01      	cmp	r2, #1
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x486>
 8000924:	e0fb      	b.n	8000b1e <__aeabi_dadd+0x67e>
 8000926:	4d8d      	ldr	r5, [pc, #564]	@ (8000b5c <__aeabi_dadd+0x6bc>)
 8000928:	42aa      	cmp	r2, r5
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x48e>
 800092c:	e0b5      	b.n	8000a9a <__aeabi_dadd+0x5fa>
 800092e:	2501      	movs	r5, #1
 8000930:	2938      	cmp	r1, #56	@ 0x38
 8000932:	dd00      	ble.n	8000936 <__aeabi_dadd+0x496>
 8000934:	e741      	b.n	80007ba <__aeabi_dadd+0x31a>
 8000936:	000a      	movs	r2, r1
 8000938:	e72f      	b.n	800079a <__aeabi_dadd+0x2fa>
 800093a:	4c89      	ldr	r4, [pc, #548]	@ (8000b60 <__aeabi_dadd+0x6c0>)
 800093c:	1aff      	subs	r7, r7, r3
 800093e:	4014      	ands	r4, r2
 8000940:	0762      	lsls	r2, r4, #29
 8000942:	08e4      	lsrs	r4, r4, #3
 8000944:	e76a      	b.n	800081c <__aeabi_dadd+0x37c>
 8000946:	4a85      	ldr	r2, [pc, #532]	@ (8000b5c <__aeabi_dadd+0x6bc>)
 8000948:	4291      	cmp	r1, r2
 800094a:	d100      	bne.n	800094e <__aeabi_dadd+0x4ae>
 800094c:	e0e3      	b.n	8000b16 <__aeabi_dadd+0x676>
 800094e:	4663      	mov	r3, ip
 8000950:	18c2      	adds	r2, r0, r3
 8000952:	4282      	cmp	r2, r0
 8000954:	4180      	sbcs	r0, r0
 8000956:	0023      	movs	r3, r4
 8000958:	4240      	negs	r0, r0
 800095a:	4453      	add	r3, sl
 800095c:	181b      	adds	r3, r3, r0
 800095e:	07dd      	lsls	r5, r3, #31
 8000960:	085c      	lsrs	r4, r3, #1
 8000962:	2307      	movs	r3, #7
 8000964:	0852      	lsrs	r2, r2, #1
 8000966:	4315      	orrs	r5, r2
 8000968:	000f      	movs	r7, r1
 800096a:	402b      	ands	r3, r5
 800096c:	e700      	b.n	8000770 <__aeabi_dadd+0x2d0>
 800096e:	4663      	mov	r3, ip
 8000970:	1a1d      	subs	r5, r3, r0
 8000972:	45ac      	cmp	ip, r5
 8000974:	4192      	sbcs	r2, r2
 8000976:	4653      	mov	r3, sl
 8000978:	4252      	negs	r2, r2
 800097a:	1b1c      	subs	r4, r3, r4
 800097c:	000e      	movs	r6, r1
 800097e:	4688      	mov	r8, r1
 8000980:	1aa4      	subs	r4, r4, r2
 8000982:	e5e5      	b.n	8000550 <__aeabi_dadd+0xb0>
 8000984:	2d00      	cmp	r5, #0
 8000986:	d000      	beq.n	800098a <__aeabi_dadd+0x4ea>
 8000988:	e091      	b.n	8000aae <__aeabi_dadd+0x60e>
 800098a:	2a00      	cmp	r2, #0
 800098c:	d138      	bne.n	8000a00 <__aeabi_dadd+0x560>
 800098e:	2480      	movs	r4, #128	@ 0x80
 8000990:	2600      	movs	r6, #0
 8000992:	0324      	lsls	r4, r4, #12
 8000994:	e756      	b.n	8000844 <__aeabi_dadd+0x3a4>
 8000996:	4663      	mov	r3, ip
 8000998:	18c5      	adds	r5, r0, r3
 800099a:	4285      	cmp	r5, r0
 800099c:	4180      	sbcs	r0, r0
 800099e:	4454      	add	r4, sl
 80009a0:	4240      	negs	r0, r0
 80009a2:	1824      	adds	r4, r4, r0
 80009a4:	2701      	movs	r7, #1
 80009a6:	0223      	lsls	r3, r4, #8
 80009a8:	d400      	bmi.n	80009ac <__aeabi_dadd+0x50c>
 80009aa:	e6df      	b.n	800076c <__aeabi_dadd+0x2cc>
 80009ac:	2702      	movs	r7, #2
 80009ae:	e687      	b.n	80006c0 <__aeabi_dadd+0x220>
 80009b0:	4663      	mov	r3, ip
 80009b2:	1ac5      	subs	r5, r0, r3
 80009b4:	42a8      	cmp	r0, r5
 80009b6:	4180      	sbcs	r0, r0
 80009b8:	4653      	mov	r3, sl
 80009ba:	4240      	negs	r0, r0
 80009bc:	1ae4      	subs	r4, r4, r3
 80009be:	2701      	movs	r7, #1
 80009c0:	1a24      	subs	r4, r4, r0
 80009c2:	e5c0      	b.n	8000546 <__aeabi_dadd+0xa6>
 80009c4:	0762      	lsls	r2, r4, #29
 80009c6:	08c0      	lsrs	r0, r0, #3
 80009c8:	4302      	orrs	r2, r0
 80009ca:	08e4      	lsrs	r4, r4, #3
 80009cc:	e736      	b.n	800083c <__aeabi_dadd+0x39c>
 80009ce:	0011      	movs	r1, r2
 80009d0:	4653      	mov	r3, sl
 80009d2:	3920      	subs	r1, #32
 80009d4:	40cb      	lsrs	r3, r1
 80009d6:	4699      	mov	r9, r3
 80009d8:	2a20      	cmp	r2, #32
 80009da:	d006      	beq.n	80009ea <__aeabi_dadd+0x54a>
 80009dc:	2140      	movs	r1, #64	@ 0x40
 80009de:	4653      	mov	r3, sl
 80009e0:	1a8a      	subs	r2, r1, r2
 80009e2:	4093      	lsls	r3, r2
 80009e4:	4662      	mov	r2, ip
 80009e6:	431a      	orrs	r2, r3
 80009e8:	4694      	mov	ip, r2
 80009ea:	4665      	mov	r5, ip
 80009ec:	1e6b      	subs	r3, r5, #1
 80009ee:	419d      	sbcs	r5, r3
 80009f0:	464b      	mov	r3, r9
 80009f2:	431d      	orrs	r5, r3
 80009f4:	e659      	b.n	80006aa <__aeabi_dadd+0x20a>
 80009f6:	0762      	lsls	r2, r4, #29
 80009f8:	08c0      	lsrs	r0, r0, #3
 80009fa:	4302      	orrs	r2, r0
 80009fc:	08e4      	lsrs	r4, r4, #3
 80009fe:	e70d      	b.n	800081c <__aeabi_dadd+0x37c>
 8000a00:	4653      	mov	r3, sl
 8000a02:	075a      	lsls	r2, r3, #29
 8000a04:	4663      	mov	r3, ip
 8000a06:	08d8      	lsrs	r0, r3, #3
 8000a08:	4653      	mov	r3, sl
 8000a0a:	000e      	movs	r6, r1
 8000a0c:	4302      	orrs	r2, r0
 8000a0e:	08dc      	lsrs	r4, r3, #3
 8000a10:	e714      	b.n	800083c <__aeabi_dadd+0x39c>
 8000a12:	0015      	movs	r5, r2
 8000a14:	0026      	movs	r6, r4
 8000a16:	3d20      	subs	r5, #32
 8000a18:	40ee      	lsrs	r6, r5
 8000a1a:	2a20      	cmp	r2, #32
 8000a1c:	d003      	beq.n	8000a26 <__aeabi_dadd+0x586>
 8000a1e:	2540      	movs	r5, #64	@ 0x40
 8000a20:	1aaa      	subs	r2, r5, r2
 8000a22:	4094      	lsls	r4, r2
 8000a24:	4320      	orrs	r0, r4
 8000a26:	1e42      	subs	r2, r0, #1
 8000a28:	4190      	sbcs	r0, r2
 8000a2a:	0005      	movs	r5, r0
 8000a2c:	4335      	orrs	r5, r6
 8000a2e:	e606      	b.n	800063e <__aeabi_dadd+0x19e>
 8000a30:	2a00      	cmp	r2, #0
 8000a32:	d07c      	beq.n	8000b2e <__aeabi_dadd+0x68e>
 8000a34:	4662      	mov	r2, ip
 8000a36:	4653      	mov	r3, sl
 8000a38:	08c0      	lsrs	r0, r0, #3
 8000a3a:	431a      	orrs	r2, r3
 8000a3c:	d100      	bne.n	8000a40 <__aeabi_dadd+0x5a0>
 8000a3e:	e6fa      	b.n	8000836 <__aeabi_dadd+0x396>
 8000a40:	0762      	lsls	r2, r4, #29
 8000a42:	4310      	orrs	r0, r2
 8000a44:	2280      	movs	r2, #128	@ 0x80
 8000a46:	08e4      	lsrs	r4, r4, #3
 8000a48:	0312      	lsls	r2, r2, #12
 8000a4a:	4214      	tst	r4, r2
 8000a4c:	d008      	beq.n	8000a60 <__aeabi_dadd+0x5c0>
 8000a4e:	08d9      	lsrs	r1, r3, #3
 8000a50:	4211      	tst	r1, r2
 8000a52:	d105      	bne.n	8000a60 <__aeabi_dadd+0x5c0>
 8000a54:	4663      	mov	r3, ip
 8000a56:	08d8      	lsrs	r0, r3, #3
 8000a58:	4653      	mov	r3, sl
 8000a5a:	000c      	movs	r4, r1
 8000a5c:	075b      	lsls	r3, r3, #29
 8000a5e:	4318      	orrs	r0, r3
 8000a60:	0f42      	lsrs	r2, r0, #29
 8000a62:	00c0      	lsls	r0, r0, #3
 8000a64:	08c0      	lsrs	r0, r0, #3
 8000a66:	0752      	lsls	r2, r2, #29
 8000a68:	4302      	orrs	r2, r0
 8000a6a:	e6e7      	b.n	800083c <__aeabi_dadd+0x39c>
 8000a6c:	2a00      	cmp	r2, #0
 8000a6e:	d100      	bne.n	8000a72 <__aeabi_dadd+0x5d2>
 8000a70:	e72d      	b.n	80008ce <__aeabi_dadd+0x42e>
 8000a72:	4663      	mov	r3, ip
 8000a74:	08d8      	lsrs	r0, r3, #3
 8000a76:	4653      	mov	r3, sl
 8000a78:	075a      	lsls	r2, r3, #29
 8000a7a:	000e      	movs	r6, r1
 8000a7c:	4302      	orrs	r2, r0
 8000a7e:	08dc      	lsrs	r4, r3, #3
 8000a80:	e6cc      	b.n	800081c <__aeabi_dadd+0x37c>
 8000a82:	4663      	mov	r3, ip
 8000a84:	1a1d      	subs	r5, r3, r0
 8000a86:	45ac      	cmp	ip, r5
 8000a88:	4192      	sbcs	r2, r2
 8000a8a:	4653      	mov	r3, sl
 8000a8c:	4252      	negs	r2, r2
 8000a8e:	1b1c      	subs	r4, r3, r4
 8000a90:	000e      	movs	r6, r1
 8000a92:	4688      	mov	r8, r1
 8000a94:	1aa4      	subs	r4, r4, r2
 8000a96:	3701      	adds	r7, #1
 8000a98:	e555      	b.n	8000546 <__aeabi_dadd+0xa6>
 8000a9a:	4663      	mov	r3, ip
 8000a9c:	08d9      	lsrs	r1, r3, #3
 8000a9e:	4653      	mov	r3, sl
 8000aa0:	075a      	lsls	r2, r3, #29
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	08dc      	lsrs	r4, r3, #3
 8000aa6:	e6c9      	b.n	800083c <__aeabi_dadd+0x39c>
 8000aa8:	4660      	mov	r0, ip
 8000aaa:	4654      	mov	r4, sl
 8000aac:	e6d4      	b.n	8000858 <__aeabi_dadd+0x3b8>
 8000aae:	08c0      	lsrs	r0, r0, #3
 8000ab0:	2a00      	cmp	r2, #0
 8000ab2:	d100      	bne.n	8000ab6 <__aeabi_dadd+0x616>
 8000ab4:	e6bf      	b.n	8000836 <__aeabi_dadd+0x396>
 8000ab6:	0762      	lsls	r2, r4, #29
 8000ab8:	4310      	orrs	r0, r2
 8000aba:	2280      	movs	r2, #128	@ 0x80
 8000abc:	08e4      	lsrs	r4, r4, #3
 8000abe:	0312      	lsls	r2, r2, #12
 8000ac0:	4214      	tst	r4, r2
 8000ac2:	d0cd      	beq.n	8000a60 <__aeabi_dadd+0x5c0>
 8000ac4:	08dd      	lsrs	r5, r3, #3
 8000ac6:	4215      	tst	r5, r2
 8000ac8:	d1ca      	bne.n	8000a60 <__aeabi_dadd+0x5c0>
 8000aca:	4663      	mov	r3, ip
 8000acc:	08d8      	lsrs	r0, r3, #3
 8000ace:	4653      	mov	r3, sl
 8000ad0:	075b      	lsls	r3, r3, #29
 8000ad2:	000e      	movs	r6, r1
 8000ad4:	002c      	movs	r4, r5
 8000ad6:	4318      	orrs	r0, r3
 8000ad8:	e7c2      	b.n	8000a60 <__aeabi_dadd+0x5c0>
 8000ada:	4663      	mov	r3, ip
 8000adc:	08d9      	lsrs	r1, r3, #3
 8000ade:	4653      	mov	r3, sl
 8000ae0:	075a      	lsls	r2, r3, #29
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	08dc      	lsrs	r4, r3, #3
 8000ae6:	e699      	b.n	800081c <__aeabi_dadd+0x37c>
 8000ae8:	4663      	mov	r3, ip
 8000aea:	08d8      	lsrs	r0, r3, #3
 8000aec:	4653      	mov	r3, sl
 8000aee:	075a      	lsls	r2, r3, #29
 8000af0:	000e      	movs	r6, r1
 8000af2:	4302      	orrs	r2, r0
 8000af4:	08dc      	lsrs	r4, r3, #3
 8000af6:	e6a1      	b.n	800083c <__aeabi_dadd+0x39c>
 8000af8:	0011      	movs	r1, r2
 8000afa:	0027      	movs	r7, r4
 8000afc:	3920      	subs	r1, #32
 8000afe:	40cf      	lsrs	r7, r1
 8000b00:	2a20      	cmp	r2, #32
 8000b02:	d003      	beq.n	8000b0c <__aeabi_dadd+0x66c>
 8000b04:	2140      	movs	r1, #64	@ 0x40
 8000b06:	1a8a      	subs	r2, r1, r2
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	4320      	orrs	r0, r4
 8000b0c:	1e42      	subs	r2, r0, #1
 8000b0e:	4190      	sbcs	r0, r2
 8000b10:	0005      	movs	r5, r0
 8000b12:	433d      	orrs	r5, r7
 8000b14:	e651      	b.n	80007ba <__aeabi_dadd+0x31a>
 8000b16:	000c      	movs	r4, r1
 8000b18:	2500      	movs	r5, #0
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	e558      	b.n	80005d0 <__aeabi_dadd+0x130>
 8000b1e:	4460      	add	r0, ip
 8000b20:	4560      	cmp	r0, ip
 8000b22:	4192      	sbcs	r2, r2
 8000b24:	4454      	add	r4, sl
 8000b26:	4252      	negs	r2, r2
 8000b28:	0005      	movs	r5, r0
 8000b2a:	18a4      	adds	r4, r4, r2
 8000b2c:	e73a      	b.n	80009a4 <__aeabi_dadd+0x504>
 8000b2e:	4653      	mov	r3, sl
 8000b30:	075a      	lsls	r2, r3, #29
 8000b32:	4663      	mov	r3, ip
 8000b34:	08d9      	lsrs	r1, r3, #3
 8000b36:	4653      	mov	r3, sl
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	08dc      	lsrs	r4, r3, #3
 8000b3c:	e67e      	b.n	800083c <__aeabi_dadd+0x39c>
 8000b3e:	001a      	movs	r2, r3
 8000b40:	001c      	movs	r4, r3
 8000b42:	432a      	orrs	r2, r5
 8000b44:	d000      	beq.n	8000b48 <__aeabi_dadd+0x6a8>
 8000b46:	e6ab      	b.n	80008a0 <__aeabi_dadd+0x400>
 8000b48:	e6c1      	b.n	80008ce <__aeabi_dadd+0x42e>
 8000b4a:	2120      	movs	r1, #32
 8000b4c:	2500      	movs	r5, #0
 8000b4e:	1a09      	subs	r1, r1, r0
 8000b50:	e519      	b.n	8000586 <__aeabi_dadd+0xe6>
 8000b52:	2200      	movs	r2, #0
 8000b54:	2500      	movs	r5, #0
 8000b56:	4c01      	ldr	r4, [pc, #4]	@ (8000b5c <__aeabi_dadd+0x6bc>)
 8000b58:	e53a      	b.n	80005d0 <__aeabi_dadd+0x130>
 8000b5a:	46c0      	nop			@ (mov r8, r8)
 8000b5c:	000007ff 	.word	0x000007ff
 8000b60:	ff7fffff 	.word	0xff7fffff
 8000b64:	000007fe 	.word	0x000007fe

08000b68 <__aeabi_ddiv>:
 8000b68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b6a:	46de      	mov	lr, fp
 8000b6c:	4645      	mov	r5, r8
 8000b6e:	4657      	mov	r7, sl
 8000b70:	464e      	mov	r6, r9
 8000b72:	b5e0      	push	{r5, r6, r7, lr}
 8000b74:	b087      	sub	sp, #28
 8000b76:	9200      	str	r2, [sp, #0]
 8000b78:	9301      	str	r3, [sp, #4]
 8000b7a:	030b      	lsls	r3, r1, #12
 8000b7c:	0b1b      	lsrs	r3, r3, #12
 8000b7e:	469b      	mov	fp, r3
 8000b80:	0fca      	lsrs	r2, r1, #31
 8000b82:	004b      	lsls	r3, r1, #1
 8000b84:	0004      	movs	r4, r0
 8000b86:	4680      	mov	r8, r0
 8000b88:	0d5b      	lsrs	r3, r3, #21
 8000b8a:	9202      	str	r2, [sp, #8]
 8000b8c:	d100      	bne.n	8000b90 <__aeabi_ddiv+0x28>
 8000b8e:	e16a      	b.n	8000e66 <__aeabi_ddiv+0x2fe>
 8000b90:	4ad4      	ldr	r2, [pc, #848]	@ (8000ee4 <__aeabi_ddiv+0x37c>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0x30>
 8000b96:	e18c      	b.n	8000eb2 <__aeabi_ddiv+0x34a>
 8000b98:	4659      	mov	r1, fp
 8000b9a:	0f42      	lsrs	r2, r0, #29
 8000b9c:	00c9      	lsls	r1, r1, #3
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	2180      	movs	r1, #128	@ 0x80
 8000ba2:	0409      	lsls	r1, r1, #16
 8000ba4:	4311      	orrs	r1, r2
 8000ba6:	00c2      	lsls	r2, r0, #3
 8000ba8:	4690      	mov	r8, r2
 8000baa:	4acf      	ldr	r2, [pc, #828]	@ (8000ee8 <__aeabi_ddiv+0x380>)
 8000bac:	4689      	mov	r9, r1
 8000bae:	4692      	mov	sl, r2
 8000bb0:	449a      	add	sl, r3
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	9303      	str	r3, [sp, #12]
 8000bb8:	9e00      	ldr	r6, [sp, #0]
 8000bba:	9f01      	ldr	r7, [sp, #4]
 8000bbc:	033b      	lsls	r3, r7, #12
 8000bbe:	0b1b      	lsrs	r3, r3, #12
 8000bc0:	469b      	mov	fp, r3
 8000bc2:	007b      	lsls	r3, r7, #1
 8000bc4:	0030      	movs	r0, r6
 8000bc6:	0d5b      	lsrs	r3, r3, #21
 8000bc8:	0ffd      	lsrs	r5, r7, #31
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_ddiv+0x68>
 8000bce:	e128      	b.n	8000e22 <__aeabi_ddiv+0x2ba>
 8000bd0:	4ac4      	ldr	r2, [pc, #784]	@ (8000ee4 <__aeabi_ddiv+0x37c>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_ddiv+0x70>
 8000bd6:	e177      	b.n	8000ec8 <__aeabi_ddiv+0x360>
 8000bd8:	4659      	mov	r1, fp
 8000bda:	0f72      	lsrs	r2, r6, #29
 8000bdc:	00c9      	lsls	r1, r1, #3
 8000bde:	430a      	orrs	r2, r1
 8000be0:	2180      	movs	r1, #128	@ 0x80
 8000be2:	0409      	lsls	r1, r1, #16
 8000be4:	4311      	orrs	r1, r2
 8000be6:	468b      	mov	fp, r1
 8000be8:	49bf      	ldr	r1, [pc, #764]	@ (8000ee8 <__aeabi_ddiv+0x380>)
 8000bea:	00f2      	lsls	r2, r6, #3
 8000bec:	468c      	mov	ip, r1
 8000bee:	4651      	mov	r1, sl
 8000bf0:	4463      	add	r3, ip
 8000bf2:	1acb      	subs	r3, r1, r3
 8000bf4:	469a      	mov	sl, r3
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	9e02      	ldr	r6, [sp, #8]
 8000bfa:	406e      	eors	r6, r5
 8000bfc:	2c0f      	cmp	r4, #15
 8000bfe:	d827      	bhi.n	8000c50 <__aeabi_ddiv+0xe8>
 8000c00:	49ba      	ldr	r1, [pc, #744]	@ (8000eec <__aeabi_ddiv+0x384>)
 8000c02:	00a4      	lsls	r4, r4, #2
 8000c04:	5909      	ldr	r1, [r1, r4]
 8000c06:	468f      	mov	pc, r1
 8000c08:	46cb      	mov	fp, r9
 8000c0a:	4642      	mov	r2, r8
 8000c0c:	9e02      	ldr	r6, [sp, #8]
 8000c0e:	9b03      	ldr	r3, [sp, #12]
 8000c10:	2b02      	cmp	r3, #2
 8000c12:	d016      	beq.n	8000c42 <__aeabi_ddiv+0xda>
 8000c14:	2b03      	cmp	r3, #3
 8000c16:	d100      	bne.n	8000c1a <__aeabi_ddiv+0xb2>
 8000c18:	e2a6      	b.n	8001168 <__aeabi_ddiv+0x600>
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d000      	beq.n	8000c20 <__aeabi_ddiv+0xb8>
 8000c1e:	e0df      	b.n	8000de0 <__aeabi_ddiv+0x278>
 8000c20:	2200      	movs	r2, #0
 8000c22:	2300      	movs	r3, #0
 8000c24:	2400      	movs	r4, #0
 8000c26:	4690      	mov	r8, r2
 8000c28:	051b      	lsls	r3, r3, #20
 8000c2a:	4323      	orrs	r3, r4
 8000c2c:	07f6      	lsls	r6, r6, #31
 8000c2e:	4333      	orrs	r3, r6
 8000c30:	4640      	mov	r0, r8
 8000c32:	0019      	movs	r1, r3
 8000c34:	b007      	add	sp, #28
 8000c36:	bcf0      	pop	{r4, r5, r6, r7}
 8000c38:	46bb      	mov	fp, r7
 8000c3a:	46b2      	mov	sl, r6
 8000c3c:	46a9      	mov	r9, r5
 8000c3e:	46a0      	mov	r8, r4
 8000c40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c42:	2200      	movs	r2, #0
 8000c44:	2400      	movs	r4, #0
 8000c46:	4690      	mov	r8, r2
 8000c48:	4ba6      	ldr	r3, [pc, #664]	@ (8000ee4 <__aeabi_ddiv+0x37c>)
 8000c4a:	e7ed      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000c4c:	002e      	movs	r6, r5
 8000c4e:	e7df      	b.n	8000c10 <__aeabi_ddiv+0xa8>
 8000c50:	45cb      	cmp	fp, r9
 8000c52:	d200      	bcs.n	8000c56 <__aeabi_ddiv+0xee>
 8000c54:	e1d4      	b.n	8001000 <__aeabi_ddiv+0x498>
 8000c56:	d100      	bne.n	8000c5a <__aeabi_ddiv+0xf2>
 8000c58:	e1cf      	b.n	8000ffa <__aeabi_ddiv+0x492>
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	425b      	negs	r3, r3
 8000c5e:	469c      	mov	ip, r3
 8000c60:	4644      	mov	r4, r8
 8000c62:	4648      	mov	r0, r9
 8000c64:	2700      	movs	r7, #0
 8000c66:	44e2      	add	sl, ip
 8000c68:	465b      	mov	r3, fp
 8000c6a:	0e15      	lsrs	r5, r2, #24
 8000c6c:	021b      	lsls	r3, r3, #8
 8000c6e:	431d      	orrs	r5, r3
 8000c70:	0c19      	lsrs	r1, r3, #16
 8000c72:	042b      	lsls	r3, r5, #16
 8000c74:	0212      	lsls	r2, r2, #8
 8000c76:	9500      	str	r5, [sp, #0]
 8000c78:	0c1d      	lsrs	r5, r3, #16
 8000c7a:	4691      	mov	r9, r2
 8000c7c:	9102      	str	r1, [sp, #8]
 8000c7e:	9503      	str	r5, [sp, #12]
 8000c80:	f7ff fae0 	bl	8000244 <__aeabi_uidivmod>
 8000c84:	0002      	movs	r2, r0
 8000c86:	436a      	muls	r2, r5
 8000c88:	040b      	lsls	r3, r1, #16
 8000c8a:	0c21      	lsrs	r1, r4, #16
 8000c8c:	4680      	mov	r8, r0
 8000c8e:	4319      	orrs	r1, r3
 8000c90:	428a      	cmp	r2, r1
 8000c92:	d909      	bls.n	8000ca8 <__aeabi_ddiv+0x140>
 8000c94:	9d00      	ldr	r5, [sp, #0]
 8000c96:	2301      	movs	r3, #1
 8000c98:	46ac      	mov	ip, r5
 8000c9a:	425b      	negs	r3, r3
 8000c9c:	4461      	add	r1, ip
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	44e0      	add	r8, ip
 8000ca2:	428d      	cmp	r5, r1
 8000ca4:	d800      	bhi.n	8000ca8 <__aeabi_ddiv+0x140>
 8000ca6:	e1fb      	b.n	80010a0 <__aeabi_ddiv+0x538>
 8000ca8:	1a88      	subs	r0, r1, r2
 8000caa:	9902      	ldr	r1, [sp, #8]
 8000cac:	f7ff faca 	bl	8000244 <__aeabi_uidivmod>
 8000cb0:	9a03      	ldr	r2, [sp, #12]
 8000cb2:	0424      	lsls	r4, r4, #16
 8000cb4:	4342      	muls	r2, r0
 8000cb6:	0409      	lsls	r1, r1, #16
 8000cb8:	0c24      	lsrs	r4, r4, #16
 8000cba:	0003      	movs	r3, r0
 8000cbc:	430c      	orrs	r4, r1
 8000cbe:	42a2      	cmp	r2, r4
 8000cc0:	d906      	bls.n	8000cd0 <__aeabi_ddiv+0x168>
 8000cc2:	9900      	ldr	r1, [sp, #0]
 8000cc4:	3b01      	subs	r3, #1
 8000cc6:	468c      	mov	ip, r1
 8000cc8:	4464      	add	r4, ip
 8000cca:	42a1      	cmp	r1, r4
 8000ccc:	d800      	bhi.n	8000cd0 <__aeabi_ddiv+0x168>
 8000cce:	e1e1      	b.n	8001094 <__aeabi_ddiv+0x52c>
 8000cd0:	1aa0      	subs	r0, r4, r2
 8000cd2:	4642      	mov	r2, r8
 8000cd4:	0412      	lsls	r2, r2, #16
 8000cd6:	431a      	orrs	r2, r3
 8000cd8:	4693      	mov	fp, r2
 8000cda:	464b      	mov	r3, r9
 8000cdc:	4659      	mov	r1, fp
 8000cde:	0c1b      	lsrs	r3, r3, #16
 8000ce0:	001d      	movs	r5, r3
 8000ce2:	9304      	str	r3, [sp, #16]
 8000ce4:	040b      	lsls	r3, r1, #16
 8000ce6:	4649      	mov	r1, r9
 8000ce8:	0409      	lsls	r1, r1, #16
 8000cea:	0c09      	lsrs	r1, r1, #16
 8000cec:	000c      	movs	r4, r1
 8000cee:	0c1b      	lsrs	r3, r3, #16
 8000cf0:	435c      	muls	r4, r3
 8000cf2:	0c12      	lsrs	r2, r2, #16
 8000cf4:	436b      	muls	r3, r5
 8000cf6:	4688      	mov	r8, r1
 8000cf8:	4351      	muls	r1, r2
 8000cfa:	436a      	muls	r2, r5
 8000cfc:	0c25      	lsrs	r5, r4, #16
 8000cfe:	46ac      	mov	ip, r5
 8000d00:	185b      	adds	r3, r3, r1
 8000d02:	4463      	add	r3, ip
 8000d04:	4299      	cmp	r1, r3
 8000d06:	d903      	bls.n	8000d10 <__aeabi_ddiv+0x1a8>
 8000d08:	2180      	movs	r1, #128	@ 0x80
 8000d0a:	0249      	lsls	r1, r1, #9
 8000d0c:	468c      	mov	ip, r1
 8000d0e:	4462      	add	r2, ip
 8000d10:	0c19      	lsrs	r1, r3, #16
 8000d12:	0424      	lsls	r4, r4, #16
 8000d14:	041b      	lsls	r3, r3, #16
 8000d16:	0c24      	lsrs	r4, r4, #16
 8000d18:	188a      	adds	r2, r1, r2
 8000d1a:	191c      	adds	r4, r3, r4
 8000d1c:	4290      	cmp	r0, r2
 8000d1e:	d302      	bcc.n	8000d26 <__aeabi_ddiv+0x1be>
 8000d20:	d116      	bne.n	8000d50 <__aeabi_ddiv+0x1e8>
 8000d22:	42a7      	cmp	r7, r4
 8000d24:	d214      	bcs.n	8000d50 <__aeabi_ddiv+0x1e8>
 8000d26:	465b      	mov	r3, fp
 8000d28:	9d00      	ldr	r5, [sp, #0]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	444f      	add	r7, r9
 8000d2e:	9305      	str	r3, [sp, #20]
 8000d30:	454f      	cmp	r7, r9
 8000d32:	419b      	sbcs	r3, r3
 8000d34:	46ac      	mov	ip, r5
 8000d36:	425b      	negs	r3, r3
 8000d38:	4463      	add	r3, ip
 8000d3a:	18c0      	adds	r0, r0, r3
 8000d3c:	4285      	cmp	r5, r0
 8000d3e:	d300      	bcc.n	8000d42 <__aeabi_ddiv+0x1da>
 8000d40:	e1a1      	b.n	8001086 <__aeabi_ddiv+0x51e>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	d900      	bls.n	8000d48 <__aeabi_ddiv+0x1e0>
 8000d46:	e1f6      	b.n	8001136 <__aeabi_ddiv+0x5ce>
 8000d48:	d100      	bne.n	8000d4c <__aeabi_ddiv+0x1e4>
 8000d4a:	e1f1      	b.n	8001130 <__aeabi_ddiv+0x5c8>
 8000d4c:	9b05      	ldr	r3, [sp, #20]
 8000d4e:	469b      	mov	fp, r3
 8000d50:	1b3c      	subs	r4, r7, r4
 8000d52:	42a7      	cmp	r7, r4
 8000d54:	41bf      	sbcs	r7, r7
 8000d56:	9d00      	ldr	r5, [sp, #0]
 8000d58:	1a80      	subs	r0, r0, r2
 8000d5a:	427f      	negs	r7, r7
 8000d5c:	1bc0      	subs	r0, r0, r7
 8000d5e:	4285      	cmp	r5, r0
 8000d60:	d100      	bne.n	8000d64 <__aeabi_ddiv+0x1fc>
 8000d62:	e1d0      	b.n	8001106 <__aeabi_ddiv+0x59e>
 8000d64:	9902      	ldr	r1, [sp, #8]
 8000d66:	f7ff fa6d 	bl	8000244 <__aeabi_uidivmod>
 8000d6a:	9a03      	ldr	r2, [sp, #12]
 8000d6c:	040b      	lsls	r3, r1, #16
 8000d6e:	4342      	muls	r2, r0
 8000d70:	0c21      	lsrs	r1, r4, #16
 8000d72:	0007      	movs	r7, r0
 8000d74:	4319      	orrs	r1, r3
 8000d76:	428a      	cmp	r2, r1
 8000d78:	d900      	bls.n	8000d7c <__aeabi_ddiv+0x214>
 8000d7a:	e178      	b.n	800106e <__aeabi_ddiv+0x506>
 8000d7c:	1a88      	subs	r0, r1, r2
 8000d7e:	9902      	ldr	r1, [sp, #8]
 8000d80:	f7ff fa60 	bl	8000244 <__aeabi_uidivmod>
 8000d84:	9a03      	ldr	r2, [sp, #12]
 8000d86:	0424      	lsls	r4, r4, #16
 8000d88:	4342      	muls	r2, r0
 8000d8a:	0409      	lsls	r1, r1, #16
 8000d8c:	0c24      	lsrs	r4, r4, #16
 8000d8e:	0003      	movs	r3, r0
 8000d90:	430c      	orrs	r4, r1
 8000d92:	42a2      	cmp	r2, r4
 8000d94:	d900      	bls.n	8000d98 <__aeabi_ddiv+0x230>
 8000d96:	e15d      	b.n	8001054 <__aeabi_ddiv+0x4ec>
 8000d98:	4641      	mov	r1, r8
 8000d9a:	1aa4      	subs	r4, r4, r2
 8000d9c:	043a      	lsls	r2, r7, #16
 8000d9e:	431a      	orrs	r2, r3
 8000da0:	9d04      	ldr	r5, [sp, #16]
 8000da2:	0413      	lsls	r3, r2, #16
 8000da4:	0c1b      	lsrs	r3, r3, #16
 8000da6:	4359      	muls	r1, r3
 8000da8:	4647      	mov	r7, r8
 8000daa:	436b      	muls	r3, r5
 8000dac:	469c      	mov	ip, r3
 8000dae:	0c10      	lsrs	r0, r2, #16
 8000db0:	4347      	muls	r7, r0
 8000db2:	0c0b      	lsrs	r3, r1, #16
 8000db4:	44bc      	add	ip, r7
 8000db6:	4463      	add	r3, ip
 8000db8:	4368      	muls	r0, r5
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d903      	bls.n	8000dc6 <__aeabi_ddiv+0x25e>
 8000dbe:	2580      	movs	r5, #128	@ 0x80
 8000dc0:	026d      	lsls	r5, r5, #9
 8000dc2:	46ac      	mov	ip, r5
 8000dc4:	4460      	add	r0, ip
 8000dc6:	0c1f      	lsrs	r7, r3, #16
 8000dc8:	0409      	lsls	r1, r1, #16
 8000dca:	041b      	lsls	r3, r3, #16
 8000dcc:	0c09      	lsrs	r1, r1, #16
 8000dce:	183f      	adds	r7, r7, r0
 8000dd0:	185b      	adds	r3, r3, r1
 8000dd2:	42bc      	cmp	r4, r7
 8000dd4:	d200      	bcs.n	8000dd8 <__aeabi_ddiv+0x270>
 8000dd6:	e102      	b.n	8000fde <__aeabi_ddiv+0x476>
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_ddiv+0x274>
 8000dda:	e0fd      	b.n	8000fd8 <__aeabi_ddiv+0x470>
 8000ddc:	2301      	movs	r3, #1
 8000dde:	431a      	orrs	r2, r3
 8000de0:	4b43      	ldr	r3, [pc, #268]	@ (8000ef0 <__aeabi_ddiv+0x388>)
 8000de2:	4453      	add	r3, sl
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	dc00      	bgt.n	8000dea <__aeabi_ddiv+0x282>
 8000de8:	e0ae      	b.n	8000f48 <__aeabi_ddiv+0x3e0>
 8000dea:	0751      	lsls	r1, r2, #29
 8000dec:	d000      	beq.n	8000df0 <__aeabi_ddiv+0x288>
 8000dee:	e198      	b.n	8001122 <__aeabi_ddiv+0x5ba>
 8000df0:	4659      	mov	r1, fp
 8000df2:	01c9      	lsls	r1, r1, #7
 8000df4:	d506      	bpl.n	8000e04 <__aeabi_ddiv+0x29c>
 8000df6:	4659      	mov	r1, fp
 8000df8:	4b3e      	ldr	r3, [pc, #248]	@ (8000ef4 <__aeabi_ddiv+0x38c>)
 8000dfa:	4019      	ands	r1, r3
 8000dfc:	2380      	movs	r3, #128	@ 0x80
 8000dfe:	468b      	mov	fp, r1
 8000e00:	00db      	lsls	r3, r3, #3
 8000e02:	4453      	add	r3, sl
 8000e04:	493c      	ldr	r1, [pc, #240]	@ (8000ef8 <__aeabi_ddiv+0x390>)
 8000e06:	428b      	cmp	r3, r1
 8000e08:	dd00      	ble.n	8000e0c <__aeabi_ddiv+0x2a4>
 8000e0a:	e71a      	b.n	8000c42 <__aeabi_ddiv+0xda>
 8000e0c:	4659      	mov	r1, fp
 8000e0e:	08d2      	lsrs	r2, r2, #3
 8000e10:	0749      	lsls	r1, r1, #29
 8000e12:	4311      	orrs	r1, r2
 8000e14:	465a      	mov	r2, fp
 8000e16:	055b      	lsls	r3, r3, #21
 8000e18:	0254      	lsls	r4, r2, #9
 8000e1a:	4688      	mov	r8, r1
 8000e1c:	0b24      	lsrs	r4, r4, #12
 8000e1e:	0d5b      	lsrs	r3, r3, #21
 8000e20:	e702      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000e22:	465a      	mov	r2, fp
 8000e24:	9b00      	ldr	r3, [sp, #0]
 8000e26:	431a      	orrs	r2, r3
 8000e28:	d100      	bne.n	8000e2c <__aeabi_ddiv+0x2c4>
 8000e2a:	e07e      	b.n	8000f2a <__aeabi_ddiv+0x3c2>
 8000e2c:	465b      	mov	r3, fp
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x2cc>
 8000e32:	e100      	b.n	8001036 <__aeabi_ddiv+0x4ce>
 8000e34:	4658      	mov	r0, fp
 8000e36:	f001 f9ef 	bl	8002218 <__clzsi2>
 8000e3a:	0002      	movs	r2, r0
 8000e3c:	0003      	movs	r3, r0
 8000e3e:	3a0b      	subs	r2, #11
 8000e40:	271d      	movs	r7, #29
 8000e42:	9e00      	ldr	r6, [sp, #0]
 8000e44:	1aba      	subs	r2, r7, r2
 8000e46:	0019      	movs	r1, r3
 8000e48:	4658      	mov	r0, fp
 8000e4a:	40d6      	lsrs	r6, r2
 8000e4c:	3908      	subs	r1, #8
 8000e4e:	4088      	lsls	r0, r1
 8000e50:	0032      	movs	r2, r6
 8000e52:	4302      	orrs	r2, r0
 8000e54:	4693      	mov	fp, r2
 8000e56:	9a00      	ldr	r2, [sp, #0]
 8000e58:	408a      	lsls	r2, r1
 8000e5a:	4928      	ldr	r1, [pc, #160]	@ (8000efc <__aeabi_ddiv+0x394>)
 8000e5c:	4453      	add	r3, sl
 8000e5e:	468a      	mov	sl, r1
 8000e60:	449a      	add	sl, r3
 8000e62:	2300      	movs	r3, #0
 8000e64:	e6c8      	b.n	8000bf8 <__aeabi_ddiv+0x90>
 8000e66:	465b      	mov	r3, fp
 8000e68:	4303      	orrs	r3, r0
 8000e6a:	4699      	mov	r9, r3
 8000e6c:	d056      	beq.n	8000f1c <__aeabi_ddiv+0x3b4>
 8000e6e:	465b      	mov	r3, fp
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d100      	bne.n	8000e76 <__aeabi_ddiv+0x30e>
 8000e74:	e0cd      	b.n	8001012 <__aeabi_ddiv+0x4aa>
 8000e76:	4658      	mov	r0, fp
 8000e78:	f001 f9ce 	bl	8002218 <__clzsi2>
 8000e7c:	230b      	movs	r3, #11
 8000e7e:	425b      	negs	r3, r3
 8000e80:	469c      	mov	ip, r3
 8000e82:	0002      	movs	r2, r0
 8000e84:	4484      	add	ip, r0
 8000e86:	4666      	mov	r6, ip
 8000e88:	231d      	movs	r3, #29
 8000e8a:	1b9b      	subs	r3, r3, r6
 8000e8c:	0026      	movs	r6, r4
 8000e8e:	0011      	movs	r1, r2
 8000e90:	4658      	mov	r0, fp
 8000e92:	40de      	lsrs	r6, r3
 8000e94:	3908      	subs	r1, #8
 8000e96:	4088      	lsls	r0, r1
 8000e98:	0033      	movs	r3, r6
 8000e9a:	4303      	orrs	r3, r0
 8000e9c:	4699      	mov	r9, r3
 8000e9e:	0023      	movs	r3, r4
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	4698      	mov	r8, r3
 8000ea4:	4b16      	ldr	r3, [pc, #88]	@ (8000f00 <__aeabi_ddiv+0x398>)
 8000ea6:	2400      	movs	r4, #0
 8000ea8:	1a9b      	subs	r3, r3, r2
 8000eaa:	469a      	mov	sl, r3
 8000eac:	2300      	movs	r3, #0
 8000eae:	9303      	str	r3, [sp, #12]
 8000eb0:	e682      	b.n	8000bb8 <__aeabi_ddiv+0x50>
 8000eb2:	465a      	mov	r2, fp
 8000eb4:	4302      	orrs	r2, r0
 8000eb6:	4691      	mov	r9, r2
 8000eb8:	d12a      	bne.n	8000f10 <__aeabi_ddiv+0x3a8>
 8000eba:	2200      	movs	r2, #0
 8000ebc:	469a      	mov	sl, r3
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	4690      	mov	r8, r2
 8000ec2:	2408      	movs	r4, #8
 8000ec4:	9303      	str	r3, [sp, #12]
 8000ec6:	e677      	b.n	8000bb8 <__aeabi_ddiv+0x50>
 8000ec8:	465a      	mov	r2, fp
 8000eca:	9b00      	ldr	r3, [sp, #0]
 8000ecc:	431a      	orrs	r2, r3
 8000ece:	4b0d      	ldr	r3, [pc, #52]	@ (8000f04 <__aeabi_ddiv+0x39c>)
 8000ed0:	469c      	mov	ip, r3
 8000ed2:	44e2      	add	sl, ip
 8000ed4:	2a00      	cmp	r2, #0
 8000ed6:	d117      	bne.n	8000f08 <__aeabi_ddiv+0x3a0>
 8000ed8:	2302      	movs	r3, #2
 8000eda:	431c      	orrs	r4, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	469b      	mov	fp, r3
 8000ee0:	3302      	adds	r3, #2
 8000ee2:	e689      	b.n	8000bf8 <__aeabi_ddiv+0x90>
 8000ee4:	000007ff 	.word	0x000007ff
 8000ee8:	fffffc01 	.word	0xfffffc01
 8000eec:	08008c80 	.word	0x08008c80
 8000ef0:	000003ff 	.word	0x000003ff
 8000ef4:	feffffff 	.word	0xfeffffff
 8000ef8:	000007fe 	.word	0x000007fe
 8000efc:	000003f3 	.word	0x000003f3
 8000f00:	fffffc0d 	.word	0xfffffc0d
 8000f04:	fffff801 	.word	0xfffff801
 8000f08:	2303      	movs	r3, #3
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	431c      	orrs	r4, r3
 8000f0e:	e673      	b.n	8000bf8 <__aeabi_ddiv+0x90>
 8000f10:	469a      	mov	sl, r3
 8000f12:	2303      	movs	r3, #3
 8000f14:	46d9      	mov	r9, fp
 8000f16:	240c      	movs	r4, #12
 8000f18:	9303      	str	r3, [sp, #12]
 8000f1a:	e64d      	b.n	8000bb8 <__aeabi_ddiv+0x50>
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	4698      	mov	r8, r3
 8000f20:	469a      	mov	sl, r3
 8000f22:	3301      	adds	r3, #1
 8000f24:	2404      	movs	r4, #4
 8000f26:	9303      	str	r3, [sp, #12]
 8000f28:	e646      	b.n	8000bb8 <__aeabi_ddiv+0x50>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	431c      	orrs	r4, r3
 8000f2e:	2300      	movs	r3, #0
 8000f30:	469b      	mov	fp, r3
 8000f32:	3301      	adds	r3, #1
 8000f34:	e660      	b.n	8000bf8 <__aeabi_ddiv+0x90>
 8000f36:	2300      	movs	r3, #0
 8000f38:	2480      	movs	r4, #128	@ 0x80
 8000f3a:	4698      	mov	r8, r3
 8000f3c:	2600      	movs	r6, #0
 8000f3e:	4b92      	ldr	r3, [pc, #584]	@ (8001188 <__aeabi_ddiv+0x620>)
 8000f40:	0324      	lsls	r4, r4, #12
 8000f42:	e671      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000f44:	2201      	movs	r2, #1
 8000f46:	4252      	negs	r2, r2
 8000f48:	2101      	movs	r1, #1
 8000f4a:	1ac9      	subs	r1, r1, r3
 8000f4c:	2938      	cmp	r1, #56	@ 0x38
 8000f4e:	dd00      	ble.n	8000f52 <__aeabi_ddiv+0x3ea>
 8000f50:	e666      	b.n	8000c20 <__aeabi_ddiv+0xb8>
 8000f52:	291f      	cmp	r1, #31
 8000f54:	dc00      	bgt.n	8000f58 <__aeabi_ddiv+0x3f0>
 8000f56:	e0ab      	b.n	80010b0 <__aeabi_ddiv+0x548>
 8000f58:	201f      	movs	r0, #31
 8000f5a:	4240      	negs	r0, r0
 8000f5c:	1ac3      	subs	r3, r0, r3
 8000f5e:	4658      	mov	r0, fp
 8000f60:	40d8      	lsrs	r0, r3
 8000f62:	0003      	movs	r3, r0
 8000f64:	2920      	cmp	r1, #32
 8000f66:	d004      	beq.n	8000f72 <__aeabi_ddiv+0x40a>
 8000f68:	4658      	mov	r0, fp
 8000f6a:	4988      	ldr	r1, [pc, #544]	@ (800118c <__aeabi_ddiv+0x624>)
 8000f6c:	4451      	add	r1, sl
 8000f6e:	4088      	lsls	r0, r1
 8000f70:	4302      	orrs	r2, r0
 8000f72:	1e51      	subs	r1, r2, #1
 8000f74:	418a      	sbcs	r2, r1
 8000f76:	431a      	orrs	r2, r3
 8000f78:	2307      	movs	r3, #7
 8000f7a:	0019      	movs	r1, r3
 8000f7c:	2400      	movs	r4, #0
 8000f7e:	4011      	ands	r1, r2
 8000f80:	4213      	tst	r3, r2
 8000f82:	d00c      	beq.n	8000f9e <__aeabi_ddiv+0x436>
 8000f84:	230f      	movs	r3, #15
 8000f86:	4013      	ands	r3, r2
 8000f88:	2b04      	cmp	r3, #4
 8000f8a:	d100      	bne.n	8000f8e <__aeabi_ddiv+0x426>
 8000f8c:	e0f9      	b.n	8001182 <__aeabi_ddiv+0x61a>
 8000f8e:	1d11      	adds	r1, r2, #4
 8000f90:	4291      	cmp	r1, r2
 8000f92:	419b      	sbcs	r3, r3
 8000f94:	000a      	movs	r2, r1
 8000f96:	425b      	negs	r3, r3
 8000f98:	0759      	lsls	r1, r3, #29
 8000f9a:	025b      	lsls	r3, r3, #9
 8000f9c:	0b1c      	lsrs	r4, r3, #12
 8000f9e:	08d2      	lsrs	r2, r2, #3
 8000fa0:	430a      	orrs	r2, r1
 8000fa2:	4690      	mov	r8, r2
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e63f      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000fa8:	2480      	movs	r4, #128	@ 0x80
 8000faa:	464b      	mov	r3, r9
 8000fac:	0324      	lsls	r4, r4, #12
 8000fae:	4223      	tst	r3, r4
 8000fb0:	d009      	beq.n	8000fc6 <__aeabi_ddiv+0x45e>
 8000fb2:	465b      	mov	r3, fp
 8000fb4:	4223      	tst	r3, r4
 8000fb6:	d106      	bne.n	8000fc6 <__aeabi_ddiv+0x45e>
 8000fb8:	431c      	orrs	r4, r3
 8000fba:	0324      	lsls	r4, r4, #12
 8000fbc:	002e      	movs	r6, r5
 8000fbe:	4690      	mov	r8, r2
 8000fc0:	4b71      	ldr	r3, [pc, #452]	@ (8001188 <__aeabi_ddiv+0x620>)
 8000fc2:	0b24      	lsrs	r4, r4, #12
 8000fc4:	e630      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000fc6:	2480      	movs	r4, #128	@ 0x80
 8000fc8:	464b      	mov	r3, r9
 8000fca:	0324      	lsls	r4, r4, #12
 8000fcc:	431c      	orrs	r4, r3
 8000fce:	0324      	lsls	r4, r4, #12
 8000fd0:	9e02      	ldr	r6, [sp, #8]
 8000fd2:	4b6d      	ldr	r3, [pc, #436]	@ (8001188 <__aeabi_ddiv+0x620>)
 8000fd4:	0b24      	lsrs	r4, r4, #12
 8000fd6:	e627      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d100      	bne.n	8000fde <__aeabi_ddiv+0x476>
 8000fdc:	e700      	b.n	8000de0 <__aeabi_ddiv+0x278>
 8000fde:	9800      	ldr	r0, [sp, #0]
 8000fe0:	1e51      	subs	r1, r2, #1
 8000fe2:	4684      	mov	ip, r0
 8000fe4:	4464      	add	r4, ip
 8000fe6:	4284      	cmp	r4, r0
 8000fe8:	d200      	bcs.n	8000fec <__aeabi_ddiv+0x484>
 8000fea:	e084      	b.n	80010f6 <__aeabi_ddiv+0x58e>
 8000fec:	42bc      	cmp	r4, r7
 8000fee:	d200      	bcs.n	8000ff2 <__aeabi_ddiv+0x48a>
 8000ff0:	e0ae      	b.n	8001150 <__aeabi_ddiv+0x5e8>
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_ddiv+0x48e>
 8000ff4:	e0c1      	b.n	800117a <__aeabi_ddiv+0x612>
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	e6f0      	b.n	8000ddc <__aeabi_ddiv+0x274>
 8000ffa:	4542      	cmp	r2, r8
 8000ffc:	d900      	bls.n	8001000 <__aeabi_ddiv+0x498>
 8000ffe:	e62c      	b.n	8000c5a <__aeabi_ddiv+0xf2>
 8001000:	464b      	mov	r3, r9
 8001002:	07dc      	lsls	r4, r3, #31
 8001004:	0858      	lsrs	r0, r3, #1
 8001006:	4643      	mov	r3, r8
 8001008:	085b      	lsrs	r3, r3, #1
 800100a:	431c      	orrs	r4, r3
 800100c:	4643      	mov	r3, r8
 800100e:	07df      	lsls	r7, r3, #31
 8001010:	e62a      	b.n	8000c68 <__aeabi_ddiv+0x100>
 8001012:	f001 f901 	bl	8002218 <__clzsi2>
 8001016:	2315      	movs	r3, #21
 8001018:	469c      	mov	ip, r3
 800101a:	4484      	add	ip, r0
 800101c:	0002      	movs	r2, r0
 800101e:	4663      	mov	r3, ip
 8001020:	3220      	adds	r2, #32
 8001022:	2b1c      	cmp	r3, #28
 8001024:	dc00      	bgt.n	8001028 <__aeabi_ddiv+0x4c0>
 8001026:	e72e      	b.n	8000e86 <__aeabi_ddiv+0x31e>
 8001028:	0023      	movs	r3, r4
 800102a:	3808      	subs	r0, #8
 800102c:	4083      	lsls	r3, r0
 800102e:	4699      	mov	r9, r3
 8001030:	2300      	movs	r3, #0
 8001032:	4698      	mov	r8, r3
 8001034:	e736      	b.n	8000ea4 <__aeabi_ddiv+0x33c>
 8001036:	f001 f8ef 	bl	8002218 <__clzsi2>
 800103a:	0002      	movs	r2, r0
 800103c:	0003      	movs	r3, r0
 800103e:	3215      	adds	r2, #21
 8001040:	3320      	adds	r3, #32
 8001042:	2a1c      	cmp	r2, #28
 8001044:	dc00      	bgt.n	8001048 <__aeabi_ddiv+0x4e0>
 8001046:	e6fb      	b.n	8000e40 <__aeabi_ddiv+0x2d8>
 8001048:	9900      	ldr	r1, [sp, #0]
 800104a:	3808      	subs	r0, #8
 800104c:	4081      	lsls	r1, r0
 800104e:	2200      	movs	r2, #0
 8001050:	468b      	mov	fp, r1
 8001052:	e702      	b.n	8000e5a <__aeabi_ddiv+0x2f2>
 8001054:	9900      	ldr	r1, [sp, #0]
 8001056:	3b01      	subs	r3, #1
 8001058:	468c      	mov	ip, r1
 800105a:	4464      	add	r4, ip
 800105c:	42a1      	cmp	r1, r4
 800105e:	d900      	bls.n	8001062 <__aeabi_ddiv+0x4fa>
 8001060:	e69a      	b.n	8000d98 <__aeabi_ddiv+0x230>
 8001062:	42a2      	cmp	r2, r4
 8001064:	d800      	bhi.n	8001068 <__aeabi_ddiv+0x500>
 8001066:	e697      	b.n	8000d98 <__aeabi_ddiv+0x230>
 8001068:	1e83      	subs	r3, r0, #2
 800106a:	4464      	add	r4, ip
 800106c:	e694      	b.n	8000d98 <__aeabi_ddiv+0x230>
 800106e:	46ac      	mov	ip, r5
 8001070:	4461      	add	r1, ip
 8001072:	3f01      	subs	r7, #1
 8001074:	428d      	cmp	r5, r1
 8001076:	d900      	bls.n	800107a <__aeabi_ddiv+0x512>
 8001078:	e680      	b.n	8000d7c <__aeabi_ddiv+0x214>
 800107a:	428a      	cmp	r2, r1
 800107c:	d800      	bhi.n	8001080 <__aeabi_ddiv+0x518>
 800107e:	e67d      	b.n	8000d7c <__aeabi_ddiv+0x214>
 8001080:	1e87      	subs	r7, r0, #2
 8001082:	4461      	add	r1, ip
 8001084:	e67a      	b.n	8000d7c <__aeabi_ddiv+0x214>
 8001086:	4285      	cmp	r5, r0
 8001088:	d000      	beq.n	800108c <__aeabi_ddiv+0x524>
 800108a:	e65f      	b.n	8000d4c <__aeabi_ddiv+0x1e4>
 800108c:	45b9      	cmp	r9, r7
 800108e:	d900      	bls.n	8001092 <__aeabi_ddiv+0x52a>
 8001090:	e65c      	b.n	8000d4c <__aeabi_ddiv+0x1e4>
 8001092:	e656      	b.n	8000d42 <__aeabi_ddiv+0x1da>
 8001094:	42a2      	cmp	r2, r4
 8001096:	d800      	bhi.n	800109a <__aeabi_ddiv+0x532>
 8001098:	e61a      	b.n	8000cd0 <__aeabi_ddiv+0x168>
 800109a:	1e83      	subs	r3, r0, #2
 800109c:	4464      	add	r4, ip
 800109e:	e617      	b.n	8000cd0 <__aeabi_ddiv+0x168>
 80010a0:	428a      	cmp	r2, r1
 80010a2:	d800      	bhi.n	80010a6 <__aeabi_ddiv+0x53e>
 80010a4:	e600      	b.n	8000ca8 <__aeabi_ddiv+0x140>
 80010a6:	46ac      	mov	ip, r5
 80010a8:	1e83      	subs	r3, r0, #2
 80010aa:	4698      	mov	r8, r3
 80010ac:	4461      	add	r1, ip
 80010ae:	e5fb      	b.n	8000ca8 <__aeabi_ddiv+0x140>
 80010b0:	4837      	ldr	r0, [pc, #220]	@ (8001190 <__aeabi_ddiv+0x628>)
 80010b2:	0014      	movs	r4, r2
 80010b4:	4450      	add	r0, sl
 80010b6:	4082      	lsls	r2, r0
 80010b8:	465b      	mov	r3, fp
 80010ba:	0017      	movs	r7, r2
 80010bc:	4083      	lsls	r3, r0
 80010be:	40cc      	lsrs	r4, r1
 80010c0:	1e7a      	subs	r2, r7, #1
 80010c2:	4197      	sbcs	r7, r2
 80010c4:	4323      	orrs	r3, r4
 80010c6:	433b      	orrs	r3, r7
 80010c8:	001a      	movs	r2, r3
 80010ca:	465b      	mov	r3, fp
 80010cc:	40cb      	lsrs	r3, r1
 80010ce:	0751      	lsls	r1, r2, #29
 80010d0:	d009      	beq.n	80010e6 <__aeabi_ddiv+0x57e>
 80010d2:	210f      	movs	r1, #15
 80010d4:	4011      	ands	r1, r2
 80010d6:	2904      	cmp	r1, #4
 80010d8:	d005      	beq.n	80010e6 <__aeabi_ddiv+0x57e>
 80010da:	1d11      	adds	r1, r2, #4
 80010dc:	4291      	cmp	r1, r2
 80010de:	4192      	sbcs	r2, r2
 80010e0:	4252      	negs	r2, r2
 80010e2:	189b      	adds	r3, r3, r2
 80010e4:	000a      	movs	r2, r1
 80010e6:	0219      	lsls	r1, r3, #8
 80010e8:	d400      	bmi.n	80010ec <__aeabi_ddiv+0x584>
 80010ea:	e755      	b.n	8000f98 <__aeabi_ddiv+0x430>
 80010ec:	2200      	movs	r2, #0
 80010ee:	2301      	movs	r3, #1
 80010f0:	2400      	movs	r4, #0
 80010f2:	4690      	mov	r8, r2
 80010f4:	e598      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 80010f6:	000a      	movs	r2, r1
 80010f8:	42bc      	cmp	r4, r7
 80010fa:	d000      	beq.n	80010fe <__aeabi_ddiv+0x596>
 80010fc:	e66e      	b.n	8000ddc <__aeabi_ddiv+0x274>
 80010fe:	454b      	cmp	r3, r9
 8001100:	d000      	beq.n	8001104 <__aeabi_ddiv+0x59c>
 8001102:	e66b      	b.n	8000ddc <__aeabi_ddiv+0x274>
 8001104:	e66c      	b.n	8000de0 <__aeabi_ddiv+0x278>
 8001106:	4b23      	ldr	r3, [pc, #140]	@ (8001194 <__aeabi_ddiv+0x62c>)
 8001108:	4a23      	ldr	r2, [pc, #140]	@ (8001198 <__aeabi_ddiv+0x630>)
 800110a:	4453      	add	r3, sl
 800110c:	4592      	cmp	sl, r2
 800110e:	da00      	bge.n	8001112 <__aeabi_ddiv+0x5aa>
 8001110:	e718      	b.n	8000f44 <__aeabi_ddiv+0x3dc>
 8001112:	2101      	movs	r1, #1
 8001114:	4249      	negs	r1, r1
 8001116:	1d0a      	adds	r2, r1, #4
 8001118:	428a      	cmp	r2, r1
 800111a:	4189      	sbcs	r1, r1
 800111c:	4249      	negs	r1, r1
 800111e:	448b      	add	fp, r1
 8001120:	e666      	b.n	8000df0 <__aeabi_ddiv+0x288>
 8001122:	210f      	movs	r1, #15
 8001124:	4011      	ands	r1, r2
 8001126:	2904      	cmp	r1, #4
 8001128:	d100      	bne.n	800112c <__aeabi_ddiv+0x5c4>
 800112a:	e661      	b.n	8000df0 <__aeabi_ddiv+0x288>
 800112c:	0011      	movs	r1, r2
 800112e:	e7f2      	b.n	8001116 <__aeabi_ddiv+0x5ae>
 8001130:	42bc      	cmp	r4, r7
 8001132:	d800      	bhi.n	8001136 <__aeabi_ddiv+0x5ce>
 8001134:	e60a      	b.n	8000d4c <__aeabi_ddiv+0x1e4>
 8001136:	2302      	movs	r3, #2
 8001138:	425b      	negs	r3, r3
 800113a:	469c      	mov	ip, r3
 800113c:	9900      	ldr	r1, [sp, #0]
 800113e:	444f      	add	r7, r9
 8001140:	454f      	cmp	r7, r9
 8001142:	419b      	sbcs	r3, r3
 8001144:	44e3      	add	fp, ip
 8001146:	468c      	mov	ip, r1
 8001148:	425b      	negs	r3, r3
 800114a:	4463      	add	r3, ip
 800114c:	18c0      	adds	r0, r0, r3
 800114e:	e5ff      	b.n	8000d50 <__aeabi_ddiv+0x1e8>
 8001150:	4649      	mov	r1, r9
 8001152:	9d00      	ldr	r5, [sp, #0]
 8001154:	0048      	lsls	r0, r1, #1
 8001156:	4548      	cmp	r0, r9
 8001158:	4189      	sbcs	r1, r1
 800115a:	46ac      	mov	ip, r5
 800115c:	4249      	negs	r1, r1
 800115e:	4461      	add	r1, ip
 8001160:	4681      	mov	r9, r0
 8001162:	3a02      	subs	r2, #2
 8001164:	1864      	adds	r4, r4, r1
 8001166:	e7c7      	b.n	80010f8 <__aeabi_ddiv+0x590>
 8001168:	2480      	movs	r4, #128	@ 0x80
 800116a:	465b      	mov	r3, fp
 800116c:	0324      	lsls	r4, r4, #12
 800116e:	431c      	orrs	r4, r3
 8001170:	0324      	lsls	r4, r4, #12
 8001172:	4690      	mov	r8, r2
 8001174:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <__aeabi_ddiv+0x620>)
 8001176:	0b24      	lsrs	r4, r4, #12
 8001178:	e556      	b.n	8000c28 <__aeabi_ddiv+0xc0>
 800117a:	4599      	cmp	r9, r3
 800117c:	d3e8      	bcc.n	8001150 <__aeabi_ddiv+0x5e8>
 800117e:	000a      	movs	r2, r1
 8001180:	e7bd      	b.n	80010fe <__aeabi_ddiv+0x596>
 8001182:	2300      	movs	r3, #0
 8001184:	e708      	b.n	8000f98 <__aeabi_ddiv+0x430>
 8001186:	46c0      	nop			@ (mov r8, r8)
 8001188:	000007ff 	.word	0x000007ff
 800118c:	0000043e 	.word	0x0000043e
 8001190:	0000041e 	.word	0x0000041e
 8001194:	000003ff 	.word	0x000003ff
 8001198:	fffffc02 	.word	0xfffffc02

0800119c <__eqdf2>:
 800119c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800119e:	4657      	mov	r7, sl
 80011a0:	46de      	mov	lr, fp
 80011a2:	464e      	mov	r6, r9
 80011a4:	4645      	mov	r5, r8
 80011a6:	b5e0      	push	{r5, r6, r7, lr}
 80011a8:	000d      	movs	r5, r1
 80011aa:	0004      	movs	r4, r0
 80011ac:	0fe8      	lsrs	r0, r5, #31
 80011ae:	4683      	mov	fp, r0
 80011b0:	0309      	lsls	r1, r1, #12
 80011b2:	0fd8      	lsrs	r0, r3, #31
 80011b4:	0b09      	lsrs	r1, r1, #12
 80011b6:	4682      	mov	sl, r0
 80011b8:	4819      	ldr	r0, [pc, #100]	@ (8001220 <__eqdf2+0x84>)
 80011ba:	468c      	mov	ip, r1
 80011bc:	031f      	lsls	r7, r3, #12
 80011be:	0069      	lsls	r1, r5, #1
 80011c0:	005e      	lsls	r6, r3, #1
 80011c2:	0d49      	lsrs	r1, r1, #21
 80011c4:	0b3f      	lsrs	r7, r7, #12
 80011c6:	0d76      	lsrs	r6, r6, #21
 80011c8:	4281      	cmp	r1, r0
 80011ca:	d018      	beq.n	80011fe <__eqdf2+0x62>
 80011cc:	4286      	cmp	r6, r0
 80011ce:	d00f      	beq.n	80011f0 <__eqdf2+0x54>
 80011d0:	2001      	movs	r0, #1
 80011d2:	42b1      	cmp	r1, r6
 80011d4:	d10d      	bne.n	80011f2 <__eqdf2+0x56>
 80011d6:	45bc      	cmp	ip, r7
 80011d8:	d10b      	bne.n	80011f2 <__eqdf2+0x56>
 80011da:	4294      	cmp	r4, r2
 80011dc:	d109      	bne.n	80011f2 <__eqdf2+0x56>
 80011de:	45d3      	cmp	fp, sl
 80011e0:	d01c      	beq.n	800121c <__eqdf2+0x80>
 80011e2:	2900      	cmp	r1, #0
 80011e4:	d105      	bne.n	80011f2 <__eqdf2+0x56>
 80011e6:	4660      	mov	r0, ip
 80011e8:	4320      	orrs	r0, r4
 80011ea:	1e43      	subs	r3, r0, #1
 80011ec:	4198      	sbcs	r0, r3
 80011ee:	e000      	b.n	80011f2 <__eqdf2+0x56>
 80011f0:	2001      	movs	r0, #1
 80011f2:	bcf0      	pop	{r4, r5, r6, r7}
 80011f4:	46bb      	mov	fp, r7
 80011f6:	46b2      	mov	sl, r6
 80011f8:	46a9      	mov	r9, r5
 80011fa:	46a0      	mov	r8, r4
 80011fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fe:	2001      	movs	r0, #1
 8001200:	428e      	cmp	r6, r1
 8001202:	d1f6      	bne.n	80011f2 <__eqdf2+0x56>
 8001204:	4661      	mov	r1, ip
 8001206:	4339      	orrs	r1, r7
 8001208:	000f      	movs	r7, r1
 800120a:	4317      	orrs	r7, r2
 800120c:	4327      	orrs	r7, r4
 800120e:	d1f0      	bne.n	80011f2 <__eqdf2+0x56>
 8001210:	465b      	mov	r3, fp
 8001212:	4652      	mov	r2, sl
 8001214:	1a98      	subs	r0, r3, r2
 8001216:	1e43      	subs	r3, r0, #1
 8001218:	4198      	sbcs	r0, r3
 800121a:	e7ea      	b.n	80011f2 <__eqdf2+0x56>
 800121c:	2000      	movs	r0, #0
 800121e:	e7e8      	b.n	80011f2 <__eqdf2+0x56>
 8001220:	000007ff 	.word	0x000007ff

08001224 <__gedf2>:
 8001224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001226:	4657      	mov	r7, sl
 8001228:	464e      	mov	r6, r9
 800122a:	4645      	mov	r5, r8
 800122c:	46de      	mov	lr, fp
 800122e:	b5e0      	push	{r5, r6, r7, lr}
 8001230:	000d      	movs	r5, r1
 8001232:	030f      	lsls	r7, r1, #12
 8001234:	0b39      	lsrs	r1, r7, #12
 8001236:	b083      	sub	sp, #12
 8001238:	0004      	movs	r4, r0
 800123a:	4680      	mov	r8, r0
 800123c:	9101      	str	r1, [sp, #4]
 800123e:	0058      	lsls	r0, r3, #1
 8001240:	0fe9      	lsrs	r1, r5, #31
 8001242:	4f31      	ldr	r7, [pc, #196]	@ (8001308 <__gedf2+0xe4>)
 8001244:	0d40      	lsrs	r0, r0, #21
 8001246:	468c      	mov	ip, r1
 8001248:	006e      	lsls	r6, r5, #1
 800124a:	0319      	lsls	r1, r3, #12
 800124c:	4682      	mov	sl, r0
 800124e:	4691      	mov	r9, r2
 8001250:	0d76      	lsrs	r6, r6, #21
 8001252:	0b09      	lsrs	r1, r1, #12
 8001254:	0fd8      	lsrs	r0, r3, #31
 8001256:	42be      	cmp	r6, r7
 8001258:	d01f      	beq.n	800129a <__gedf2+0x76>
 800125a:	45ba      	cmp	sl, r7
 800125c:	d00f      	beq.n	800127e <__gedf2+0x5a>
 800125e:	2e00      	cmp	r6, #0
 8001260:	d12f      	bne.n	80012c2 <__gedf2+0x9e>
 8001262:	4655      	mov	r5, sl
 8001264:	9e01      	ldr	r6, [sp, #4]
 8001266:	4334      	orrs	r4, r6
 8001268:	2d00      	cmp	r5, #0
 800126a:	d127      	bne.n	80012bc <__gedf2+0x98>
 800126c:	430a      	orrs	r2, r1
 800126e:	d03a      	beq.n	80012e6 <__gedf2+0xc2>
 8001270:	2c00      	cmp	r4, #0
 8001272:	d145      	bne.n	8001300 <__gedf2+0xdc>
 8001274:	2800      	cmp	r0, #0
 8001276:	d11a      	bne.n	80012ae <__gedf2+0x8a>
 8001278:	2001      	movs	r0, #1
 800127a:	4240      	negs	r0, r0
 800127c:	e017      	b.n	80012ae <__gedf2+0x8a>
 800127e:	4311      	orrs	r1, r2
 8001280:	d13b      	bne.n	80012fa <__gedf2+0xd6>
 8001282:	2e00      	cmp	r6, #0
 8001284:	d102      	bne.n	800128c <__gedf2+0x68>
 8001286:	9f01      	ldr	r7, [sp, #4]
 8001288:	4327      	orrs	r7, r4
 800128a:	d0f3      	beq.n	8001274 <__gedf2+0x50>
 800128c:	4584      	cmp	ip, r0
 800128e:	d109      	bne.n	80012a4 <__gedf2+0x80>
 8001290:	4663      	mov	r3, ip
 8001292:	2b00      	cmp	r3, #0
 8001294:	d0f0      	beq.n	8001278 <__gedf2+0x54>
 8001296:	4660      	mov	r0, ip
 8001298:	e009      	b.n	80012ae <__gedf2+0x8a>
 800129a:	9f01      	ldr	r7, [sp, #4]
 800129c:	4327      	orrs	r7, r4
 800129e:	d12c      	bne.n	80012fa <__gedf2+0xd6>
 80012a0:	45b2      	cmp	sl, r6
 80012a2:	d024      	beq.n	80012ee <__gedf2+0xca>
 80012a4:	4663      	mov	r3, ip
 80012a6:	2002      	movs	r0, #2
 80012a8:	3b01      	subs	r3, #1
 80012aa:	4018      	ands	r0, r3
 80012ac:	3801      	subs	r0, #1
 80012ae:	b003      	add	sp, #12
 80012b0:	bcf0      	pop	{r4, r5, r6, r7}
 80012b2:	46bb      	mov	fp, r7
 80012b4:	46b2      	mov	sl, r6
 80012b6:	46a9      	mov	r9, r5
 80012b8:	46a0      	mov	r8, r4
 80012ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012bc:	2c00      	cmp	r4, #0
 80012be:	d0d9      	beq.n	8001274 <__gedf2+0x50>
 80012c0:	e7e4      	b.n	800128c <__gedf2+0x68>
 80012c2:	4654      	mov	r4, sl
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d0ed      	beq.n	80012a4 <__gedf2+0x80>
 80012c8:	4584      	cmp	ip, r0
 80012ca:	d1eb      	bne.n	80012a4 <__gedf2+0x80>
 80012cc:	4556      	cmp	r6, sl
 80012ce:	dce9      	bgt.n	80012a4 <__gedf2+0x80>
 80012d0:	dbde      	blt.n	8001290 <__gedf2+0x6c>
 80012d2:	9b01      	ldr	r3, [sp, #4]
 80012d4:	428b      	cmp	r3, r1
 80012d6:	d8e5      	bhi.n	80012a4 <__gedf2+0x80>
 80012d8:	d1da      	bne.n	8001290 <__gedf2+0x6c>
 80012da:	45c8      	cmp	r8, r9
 80012dc:	d8e2      	bhi.n	80012a4 <__gedf2+0x80>
 80012de:	2000      	movs	r0, #0
 80012e0:	45c8      	cmp	r8, r9
 80012e2:	d2e4      	bcs.n	80012ae <__gedf2+0x8a>
 80012e4:	e7d4      	b.n	8001290 <__gedf2+0x6c>
 80012e6:	2000      	movs	r0, #0
 80012e8:	2c00      	cmp	r4, #0
 80012ea:	d0e0      	beq.n	80012ae <__gedf2+0x8a>
 80012ec:	e7da      	b.n	80012a4 <__gedf2+0x80>
 80012ee:	4311      	orrs	r1, r2
 80012f0:	d103      	bne.n	80012fa <__gedf2+0xd6>
 80012f2:	4584      	cmp	ip, r0
 80012f4:	d1d6      	bne.n	80012a4 <__gedf2+0x80>
 80012f6:	2000      	movs	r0, #0
 80012f8:	e7d9      	b.n	80012ae <__gedf2+0x8a>
 80012fa:	2002      	movs	r0, #2
 80012fc:	4240      	negs	r0, r0
 80012fe:	e7d6      	b.n	80012ae <__gedf2+0x8a>
 8001300:	4584      	cmp	ip, r0
 8001302:	d0e6      	beq.n	80012d2 <__gedf2+0xae>
 8001304:	e7ce      	b.n	80012a4 <__gedf2+0x80>
 8001306:	46c0      	nop			@ (mov r8, r8)
 8001308:	000007ff 	.word	0x000007ff

0800130c <__ledf2>:
 800130c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800130e:	4657      	mov	r7, sl
 8001310:	464e      	mov	r6, r9
 8001312:	4645      	mov	r5, r8
 8001314:	46de      	mov	lr, fp
 8001316:	b5e0      	push	{r5, r6, r7, lr}
 8001318:	000d      	movs	r5, r1
 800131a:	030f      	lsls	r7, r1, #12
 800131c:	0004      	movs	r4, r0
 800131e:	4680      	mov	r8, r0
 8001320:	0fe8      	lsrs	r0, r5, #31
 8001322:	0b39      	lsrs	r1, r7, #12
 8001324:	4684      	mov	ip, r0
 8001326:	b083      	sub	sp, #12
 8001328:	0058      	lsls	r0, r3, #1
 800132a:	4f30      	ldr	r7, [pc, #192]	@ (80013ec <__ledf2+0xe0>)
 800132c:	0d40      	lsrs	r0, r0, #21
 800132e:	9101      	str	r1, [sp, #4]
 8001330:	031e      	lsls	r6, r3, #12
 8001332:	0069      	lsls	r1, r5, #1
 8001334:	4682      	mov	sl, r0
 8001336:	4691      	mov	r9, r2
 8001338:	0d49      	lsrs	r1, r1, #21
 800133a:	0b36      	lsrs	r6, r6, #12
 800133c:	0fd8      	lsrs	r0, r3, #31
 800133e:	42b9      	cmp	r1, r7
 8001340:	d020      	beq.n	8001384 <__ledf2+0x78>
 8001342:	45ba      	cmp	sl, r7
 8001344:	d00f      	beq.n	8001366 <__ledf2+0x5a>
 8001346:	2900      	cmp	r1, #0
 8001348:	d12b      	bne.n	80013a2 <__ledf2+0x96>
 800134a:	9901      	ldr	r1, [sp, #4]
 800134c:	430c      	orrs	r4, r1
 800134e:	4651      	mov	r1, sl
 8001350:	2900      	cmp	r1, #0
 8001352:	d137      	bne.n	80013c4 <__ledf2+0xb8>
 8001354:	4332      	orrs	r2, r6
 8001356:	d038      	beq.n	80013ca <__ledf2+0xbe>
 8001358:	2c00      	cmp	r4, #0
 800135a:	d144      	bne.n	80013e6 <__ledf2+0xda>
 800135c:	2800      	cmp	r0, #0
 800135e:	d119      	bne.n	8001394 <__ledf2+0x88>
 8001360:	2001      	movs	r0, #1
 8001362:	4240      	negs	r0, r0
 8001364:	e016      	b.n	8001394 <__ledf2+0x88>
 8001366:	4316      	orrs	r6, r2
 8001368:	d113      	bne.n	8001392 <__ledf2+0x86>
 800136a:	2900      	cmp	r1, #0
 800136c:	d102      	bne.n	8001374 <__ledf2+0x68>
 800136e:	9f01      	ldr	r7, [sp, #4]
 8001370:	4327      	orrs	r7, r4
 8001372:	d0f3      	beq.n	800135c <__ledf2+0x50>
 8001374:	4584      	cmp	ip, r0
 8001376:	d020      	beq.n	80013ba <__ledf2+0xae>
 8001378:	4663      	mov	r3, ip
 800137a:	2002      	movs	r0, #2
 800137c:	3b01      	subs	r3, #1
 800137e:	4018      	ands	r0, r3
 8001380:	3801      	subs	r0, #1
 8001382:	e007      	b.n	8001394 <__ledf2+0x88>
 8001384:	9f01      	ldr	r7, [sp, #4]
 8001386:	4327      	orrs	r7, r4
 8001388:	d103      	bne.n	8001392 <__ledf2+0x86>
 800138a:	458a      	cmp	sl, r1
 800138c:	d1f4      	bne.n	8001378 <__ledf2+0x6c>
 800138e:	4316      	orrs	r6, r2
 8001390:	d01f      	beq.n	80013d2 <__ledf2+0xc6>
 8001392:	2002      	movs	r0, #2
 8001394:	b003      	add	sp, #12
 8001396:	bcf0      	pop	{r4, r5, r6, r7}
 8001398:	46bb      	mov	fp, r7
 800139a:	46b2      	mov	sl, r6
 800139c:	46a9      	mov	r9, r5
 800139e:	46a0      	mov	r8, r4
 80013a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013a2:	4654      	mov	r4, sl
 80013a4:	2c00      	cmp	r4, #0
 80013a6:	d0e7      	beq.n	8001378 <__ledf2+0x6c>
 80013a8:	4584      	cmp	ip, r0
 80013aa:	d1e5      	bne.n	8001378 <__ledf2+0x6c>
 80013ac:	4551      	cmp	r1, sl
 80013ae:	dce3      	bgt.n	8001378 <__ledf2+0x6c>
 80013b0:	db03      	blt.n	80013ba <__ledf2+0xae>
 80013b2:	9b01      	ldr	r3, [sp, #4]
 80013b4:	42b3      	cmp	r3, r6
 80013b6:	d8df      	bhi.n	8001378 <__ledf2+0x6c>
 80013b8:	d00f      	beq.n	80013da <__ledf2+0xce>
 80013ba:	4663      	mov	r3, ip
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0cf      	beq.n	8001360 <__ledf2+0x54>
 80013c0:	4660      	mov	r0, ip
 80013c2:	e7e7      	b.n	8001394 <__ledf2+0x88>
 80013c4:	2c00      	cmp	r4, #0
 80013c6:	d0c9      	beq.n	800135c <__ledf2+0x50>
 80013c8:	e7d4      	b.n	8001374 <__ledf2+0x68>
 80013ca:	2000      	movs	r0, #0
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0e1      	beq.n	8001394 <__ledf2+0x88>
 80013d0:	e7d2      	b.n	8001378 <__ledf2+0x6c>
 80013d2:	4584      	cmp	ip, r0
 80013d4:	d1d0      	bne.n	8001378 <__ledf2+0x6c>
 80013d6:	2000      	movs	r0, #0
 80013d8:	e7dc      	b.n	8001394 <__ledf2+0x88>
 80013da:	45c8      	cmp	r8, r9
 80013dc:	d8cc      	bhi.n	8001378 <__ledf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	45c8      	cmp	r8, r9
 80013e2:	d2d7      	bcs.n	8001394 <__ledf2+0x88>
 80013e4:	e7e9      	b.n	80013ba <__ledf2+0xae>
 80013e6:	4584      	cmp	ip, r0
 80013e8:	d0e3      	beq.n	80013b2 <__ledf2+0xa6>
 80013ea:	e7c5      	b.n	8001378 <__ledf2+0x6c>
 80013ec:	000007ff 	.word	0x000007ff

080013f0 <__aeabi_dmul>:
 80013f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f2:	4657      	mov	r7, sl
 80013f4:	46de      	mov	lr, fp
 80013f6:	464e      	mov	r6, r9
 80013f8:	4645      	mov	r5, r8
 80013fa:	b5e0      	push	{r5, r6, r7, lr}
 80013fc:	001f      	movs	r7, r3
 80013fe:	030b      	lsls	r3, r1, #12
 8001400:	0b1b      	lsrs	r3, r3, #12
 8001402:	0016      	movs	r6, r2
 8001404:	469a      	mov	sl, r3
 8001406:	0fca      	lsrs	r2, r1, #31
 8001408:	004b      	lsls	r3, r1, #1
 800140a:	0004      	movs	r4, r0
 800140c:	4693      	mov	fp, r2
 800140e:	b087      	sub	sp, #28
 8001410:	0d5b      	lsrs	r3, r3, #21
 8001412:	d100      	bne.n	8001416 <__aeabi_dmul+0x26>
 8001414:	e0d5      	b.n	80015c2 <__aeabi_dmul+0x1d2>
 8001416:	4abb      	ldr	r2, [pc, #748]	@ (8001704 <__aeabi_dmul+0x314>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d100      	bne.n	800141e <__aeabi_dmul+0x2e>
 800141c:	e0f8      	b.n	8001610 <__aeabi_dmul+0x220>
 800141e:	4651      	mov	r1, sl
 8001420:	0f42      	lsrs	r2, r0, #29
 8001422:	00c9      	lsls	r1, r1, #3
 8001424:	430a      	orrs	r2, r1
 8001426:	2180      	movs	r1, #128	@ 0x80
 8001428:	0409      	lsls	r1, r1, #16
 800142a:	4311      	orrs	r1, r2
 800142c:	00c2      	lsls	r2, r0, #3
 800142e:	4691      	mov	r9, r2
 8001430:	4ab5      	ldr	r2, [pc, #724]	@ (8001708 <__aeabi_dmul+0x318>)
 8001432:	468a      	mov	sl, r1
 8001434:	189d      	adds	r5, r3, r2
 8001436:	2300      	movs	r3, #0
 8001438:	4698      	mov	r8, r3
 800143a:	9302      	str	r3, [sp, #8]
 800143c:	033c      	lsls	r4, r7, #12
 800143e:	007b      	lsls	r3, r7, #1
 8001440:	0ffa      	lsrs	r2, r7, #31
 8001442:	0030      	movs	r0, r6
 8001444:	0b24      	lsrs	r4, r4, #12
 8001446:	0d5b      	lsrs	r3, r3, #21
 8001448:	9200      	str	r2, [sp, #0]
 800144a:	d100      	bne.n	800144e <__aeabi_dmul+0x5e>
 800144c:	e096      	b.n	800157c <__aeabi_dmul+0x18c>
 800144e:	4aad      	ldr	r2, [pc, #692]	@ (8001704 <__aeabi_dmul+0x314>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d031      	beq.n	80014b8 <__aeabi_dmul+0xc8>
 8001454:	0f72      	lsrs	r2, r6, #29
 8001456:	00e4      	lsls	r4, r4, #3
 8001458:	4322      	orrs	r2, r4
 800145a:	2480      	movs	r4, #128	@ 0x80
 800145c:	0424      	lsls	r4, r4, #16
 800145e:	4314      	orrs	r4, r2
 8001460:	4aa9      	ldr	r2, [pc, #676]	@ (8001708 <__aeabi_dmul+0x318>)
 8001462:	00f0      	lsls	r0, r6, #3
 8001464:	4694      	mov	ip, r2
 8001466:	4463      	add	r3, ip
 8001468:	195b      	adds	r3, r3, r5
 800146a:	1c5a      	adds	r2, r3, #1
 800146c:	9201      	str	r2, [sp, #4]
 800146e:	4642      	mov	r2, r8
 8001470:	2600      	movs	r6, #0
 8001472:	2a0a      	cmp	r2, #10
 8001474:	dc42      	bgt.n	80014fc <__aeabi_dmul+0x10c>
 8001476:	465a      	mov	r2, fp
 8001478:	9900      	ldr	r1, [sp, #0]
 800147a:	404a      	eors	r2, r1
 800147c:	4693      	mov	fp, r2
 800147e:	4642      	mov	r2, r8
 8001480:	2a02      	cmp	r2, #2
 8001482:	dc32      	bgt.n	80014ea <__aeabi_dmul+0xfa>
 8001484:	3a01      	subs	r2, #1
 8001486:	2a01      	cmp	r2, #1
 8001488:	d900      	bls.n	800148c <__aeabi_dmul+0x9c>
 800148a:	e149      	b.n	8001720 <__aeabi_dmul+0x330>
 800148c:	2e02      	cmp	r6, #2
 800148e:	d100      	bne.n	8001492 <__aeabi_dmul+0xa2>
 8001490:	e0ca      	b.n	8001628 <__aeabi_dmul+0x238>
 8001492:	2e01      	cmp	r6, #1
 8001494:	d13d      	bne.n	8001512 <__aeabi_dmul+0x122>
 8001496:	2300      	movs	r3, #0
 8001498:	2400      	movs	r4, #0
 800149a:	2200      	movs	r2, #0
 800149c:	0010      	movs	r0, r2
 800149e:	465a      	mov	r2, fp
 80014a0:	051b      	lsls	r3, r3, #20
 80014a2:	4323      	orrs	r3, r4
 80014a4:	07d2      	lsls	r2, r2, #31
 80014a6:	4313      	orrs	r3, r2
 80014a8:	0019      	movs	r1, r3
 80014aa:	b007      	add	sp, #28
 80014ac:	bcf0      	pop	{r4, r5, r6, r7}
 80014ae:	46bb      	mov	fp, r7
 80014b0:	46b2      	mov	sl, r6
 80014b2:	46a9      	mov	r9, r5
 80014b4:	46a0      	mov	r8, r4
 80014b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014b8:	4b92      	ldr	r3, [pc, #584]	@ (8001704 <__aeabi_dmul+0x314>)
 80014ba:	4326      	orrs	r6, r4
 80014bc:	18eb      	adds	r3, r5, r3
 80014be:	2e00      	cmp	r6, #0
 80014c0:	d100      	bne.n	80014c4 <__aeabi_dmul+0xd4>
 80014c2:	e0bb      	b.n	800163c <__aeabi_dmul+0x24c>
 80014c4:	2203      	movs	r2, #3
 80014c6:	4641      	mov	r1, r8
 80014c8:	4311      	orrs	r1, r2
 80014ca:	465a      	mov	r2, fp
 80014cc:	4688      	mov	r8, r1
 80014ce:	9900      	ldr	r1, [sp, #0]
 80014d0:	404a      	eors	r2, r1
 80014d2:	2180      	movs	r1, #128	@ 0x80
 80014d4:	0109      	lsls	r1, r1, #4
 80014d6:	468c      	mov	ip, r1
 80014d8:	0029      	movs	r1, r5
 80014da:	4461      	add	r1, ip
 80014dc:	9101      	str	r1, [sp, #4]
 80014de:	4641      	mov	r1, r8
 80014e0:	290a      	cmp	r1, #10
 80014e2:	dd00      	ble.n	80014e6 <__aeabi_dmul+0xf6>
 80014e4:	e233      	b.n	800194e <__aeabi_dmul+0x55e>
 80014e6:	4693      	mov	fp, r2
 80014e8:	2603      	movs	r6, #3
 80014ea:	4642      	mov	r2, r8
 80014ec:	2701      	movs	r7, #1
 80014ee:	4097      	lsls	r7, r2
 80014f0:	21a6      	movs	r1, #166	@ 0xa6
 80014f2:	003a      	movs	r2, r7
 80014f4:	00c9      	lsls	r1, r1, #3
 80014f6:	400a      	ands	r2, r1
 80014f8:	420f      	tst	r7, r1
 80014fa:	d031      	beq.n	8001560 <__aeabi_dmul+0x170>
 80014fc:	9e02      	ldr	r6, [sp, #8]
 80014fe:	2e02      	cmp	r6, #2
 8001500:	d100      	bne.n	8001504 <__aeabi_dmul+0x114>
 8001502:	e235      	b.n	8001970 <__aeabi_dmul+0x580>
 8001504:	2e03      	cmp	r6, #3
 8001506:	d100      	bne.n	800150a <__aeabi_dmul+0x11a>
 8001508:	e1d2      	b.n	80018b0 <__aeabi_dmul+0x4c0>
 800150a:	4654      	mov	r4, sl
 800150c:	4648      	mov	r0, r9
 800150e:	2e01      	cmp	r6, #1
 8001510:	d0c1      	beq.n	8001496 <__aeabi_dmul+0xa6>
 8001512:	9a01      	ldr	r2, [sp, #4]
 8001514:	4b7d      	ldr	r3, [pc, #500]	@ (800170c <__aeabi_dmul+0x31c>)
 8001516:	4694      	mov	ip, r2
 8001518:	4463      	add	r3, ip
 800151a:	2b00      	cmp	r3, #0
 800151c:	dc00      	bgt.n	8001520 <__aeabi_dmul+0x130>
 800151e:	e0c0      	b.n	80016a2 <__aeabi_dmul+0x2b2>
 8001520:	0742      	lsls	r2, r0, #29
 8001522:	d009      	beq.n	8001538 <__aeabi_dmul+0x148>
 8001524:	220f      	movs	r2, #15
 8001526:	4002      	ands	r2, r0
 8001528:	2a04      	cmp	r2, #4
 800152a:	d005      	beq.n	8001538 <__aeabi_dmul+0x148>
 800152c:	1d02      	adds	r2, r0, #4
 800152e:	4282      	cmp	r2, r0
 8001530:	4180      	sbcs	r0, r0
 8001532:	4240      	negs	r0, r0
 8001534:	1824      	adds	r4, r4, r0
 8001536:	0010      	movs	r0, r2
 8001538:	01e2      	lsls	r2, r4, #7
 800153a:	d506      	bpl.n	800154a <__aeabi_dmul+0x15a>
 800153c:	4b74      	ldr	r3, [pc, #464]	@ (8001710 <__aeabi_dmul+0x320>)
 800153e:	9a01      	ldr	r2, [sp, #4]
 8001540:	401c      	ands	r4, r3
 8001542:	2380      	movs	r3, #128	@ 0x80
 8001544:	4694      	mov	ip, r2
 8001546:	00db      	lsls	r3, r3, #3
 8001548:	4463      	add	r3, ip
 800154a:	4a72      	ldr	r2, [pc, #456]	@ (8001714 <__aeabi_dmul+0x324>)
 800154c:	4293      	cmp	r3, r2
 800154e:	dc6b      	bgt.n	8001628 <__aeabi_dmul+0x238>
 8001550:	0762      	lsls	r2, r4, #29
 8001552:	08c0      	lsrs	r0, r0, #3
 8001554:	0264      	lsls	r4, r4, #9
 8001556:	055b      	lsls	r3, r3, #21
 8001558:	4302      	orrs	r2, r0
 800155a:	0b24      	lsrs	r4, r4, #12
 800155c:	0d5b      	lsrs	r3, r3, #21
 800155e:	e79d      	b.n	800149c <__aeabi_dmul+0xac>
 8001560:	2190      	movs	r1, #144	@ 0x90
 8001562:	0089      	lsls	r1, r1, #2
 8001564:	420f      	tst	r7, r1
 8001566:	d163      	bne.n	8001630 <__aeabi_dmul+0x240>
 8001568:	2288      	movs	r2, #136	@ 0x88
 800156a:	423a      	tst	r2, r7
 800156c:	d100      	bne.n	8001570 <__aeabi_dmul+0x180>
 800156e:	e0d7      	b.n	8001720 <__aeabi_dmul+0x330>
 8001570:	9b00      	ldr	r3, [sp, #0]
 8001572:	46a2      	mov	sl, r4
 8001574:	469b      	mov	fp, r3
 8001576:	4681      	mov	r9, r0
 8001578:	9602      	str	r6, [sp, #8]
 800157a:	e7bf      	b.n	80014fc <__aeabi_dmul+0x10c>
 800157c:	0023      	movs	r3, r4
 800157e:	4333      	orrs	r3, r6
 8001580:	d100      	bne.n	8001584 <__aeabi_dmul+0x194>
 8001582:	e07f      	b.n	8001684 <__aeabi_dmul+0x294>
 8001584:	2c00      	cmp	r4, #0
 8001586:	d100      	bne.n	800158a <__aeabi_dmul+0x19a>
 8001588:	e1ad      	b.n	80018e6 <__aeabi_dmul+0x4f6>
 800158a:	0020      	movs	r0, r4
 800158c:	f000 fe44 	bl	8002218 <__clzsi2>
 8001590:	0002      	movs	r2, r0
 8001592:	0003      	movs	r3, r0
 8001594:	3a0b      	subs	r2, #11
 8001596:	201d      	movs	r0, #29
 8001598:	0019      	movs	r1, r3
 800159a:	1a82      	subs	r2, r0, r2
 800159c:	0030      	movs	r0, r6
 800159e:	3908      	subs	r1, #8
 80015a0:	40d0      	lsrs	r0, r2
 80015a2:	408c      	lsls	r4, r1
 80015a4:	4304      	orrs	r4, r0
 80015a6:	0030      	movs	r0, r6
 80015a8:	4088      	lsls	r0, r1
 80015aa:	4a5b      	ldr	r2, [pc, #364]	@ (8001718 <__aeabi_dmul+0x328>)
 80015ac:	1aeb      	subs	r3, r5, r3
 80015ae:	4694      	mov	ip, r2
 80015b0:	4463      	add	r3, ip
 80015b2:	1c5a      	adds	r2, r3, #1
 80015b4:	9201      	str	r2, [sp, #4]
 80015b6:	4642      	mov	r2, r8
 80015b8:	2600      	movs	r6, #0
 80015ba:	2a0a      	cmp	r2, #10
 80015bc:	dc00      	bgt.n	80015c0 <__aeabi_dmul+0x1d0>
 80015be:	e75a      	b.n	8001476 <__aeabi_dmul+0x86>
 80015c0:	e79c      	b.n	80014fc <__aeabi_dmul+0x10c>
 80015c2:	4653      	mov	r3, sl
 80015c4:	4303      	orrs	r3, r0
 80015c6:	4699      	mov	r9, r3
 80015c8:	d054      	beq.n	8001674 <__aeabi_dmul+0x284>
 80015ca:	4653      	mov	r3, sl
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d100      	bne.n	80015d2 <__aeabi_dmul+0x1e2>
 80015d0:	e177      	b.n	80018c2 <__aeabi_dmul+0x4d2>
 80015d2:	4650      	mov	r0, sl
 80015d4:	f000 fe20 	bl	8002218 <__clzsi2>
 80015d8:	230b      	movs	r3, #11
 80015da:	425b      	negs	r3, r3
 80015dc:	469c      	mov	ip, r3
 80015de:	0002      	movs	r2, r0
 80015e0:	4484      	add	ip, r0
 80015e2:	0011      	movs	r1, r2
 80015e4:	4650      	mov	r0, sl
 80015e6:	3908      	subs	r1, #8
 80015e8:	4088      	lsls	r0, r1
 80015ea:	231d      	movs	r3, #29
 80015ec:	4680      	mov	r8, r0
 80015ee:	4660      	mov	r0, ip
 80015f0:	1a1b      	subs	r3, r3, r0
 80015f2:	0020      	movs	r0, r4
 80015f4:	40d8      	lsrs	r0, r3
 80015f6:	0003      	movs	r3, r0
 80015f8:	4640      	mov	r0, r8
 80015fa:	4303      	orrs	r3, r0
 80015fc:	469a      	mov	sl, r3
 80015fe:	0023      	movs	r3, r4
 8001600:	408b      	lsls	r3, r1
 8001602:	4699      	mov	r9, r3
 8001604:	2300      	movs	r3, #0
 8001606:	4d44      	ldr	r5, [pc, #272]	@ (8001718 <__aeabi_dmul+0x328>)
 8001608:	4698      	mov	r8, r3
 800160a:	1aad      	subs	r5, r5, r2
 800160c:	9302      	str	r3, [sp, #8]
 800160e:	e715      	b.n	800143c <__aeabi_dmul+0x4c>
 8001610:	4652      	mov	r2, sl
 8001612:	4302      	orrs	r2, r0
 8001614:	4691      	mov	r9, r2
 8001616:	d126      	bne.n	8001666 <__aeabi_dmul+0x276>
 8001618:	2200      	movs	r2, #0
 800161a:	001d      	movs	r5, r3
 800161c:	2302      	movs	r3, #2
 800161e:	4692      	mov	sl, r2
 8001620:	3208      	adds	r2, #8
 8001622:	4690      	mov	r8, r2
 8001624:	9302      	str	r3, [sp, #8]
 8001626:	e709      	b.n	800143c <__aeabi_dmul+0x4c>
 8001628:	2400      	movs	r4, #0
 800162a:	2200      	movs	r2, #0
 800162c:	4b35      	ldr	r3, [pc, #212]	@ (8001704 <__aeabi_dmul+0x314>)
 800162e:	e735      	b.n	800149c <__aeabi_dmul+0xac>
 8001630:	2300      	movs	r3, #0
 8001632:	2480      	movs	r4, #128	@ 0x80
 8001634:	469b      	mov	fp, r3
 8001636:	0324      	lsls	r4, r4, #12
 8001638:	4b32      	ldr	r3, [pc, #200]	@ (8001704 <__aeabi_dmul+0x314>)
 800163a:	e72f      	b.n	800149c <__aeabi_dmul+0xac>
 800163c:	2202      	movs	r2, #2
 800163e:	4641      	mov	r1, r8
 8001640:	4311      	orrs	r1, r2
 8001642:	2280      	movs	r2, #128	@ 0x80
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	4694      	mov	ip, r2
 8001648:	002a      	movs	r2, r5
 800164a:	4462      	add	r2, ip
 800164c:	4688      	mov	r8, r1
 800164e:	9201      	str	r2, [sp, #4]
 8001650:	290a      	cmp	r1, #10
 8001652:	dd00      	ble.n	8001656 <__aeabi_dmul+0x266>
 8001654:	e752      	b.n	80014fc <__aeabi_dmul+0x10c>
 8001656:	465a      	mov	r2, fp
 8001658:	2000      	movs	r0, #0
 800165a:	9900      	ldr	r1, [sp, #0]
 800165c:	0004      	movs	r4, r0
 800165e:	404a      	eors	r2, r1
 8001660:	4693      	mov	fp, r2
 8001662:	2602      	movs	r6, #2
 8001664:	e70b      	b.n	800147e <__aeabi_dmul+0x8e>
 8001666:	220c      	movs	r2, #12
 8001668:	001d      	movs	r5, r3
 800166a:	2303      	movs	r3, #3
 800166c:	4681      	mov	r9, r0
 800166e:	4690      	mov	r8, r2
 8001670:	9302      	str	r3, [sp, #8]
 8001672:	e6e3      	b.n	800143c <__aeabi_dmul+0x4c>
 8001674:	2300      	movs	r3, #0
 8001676:	469a      	mov	sl, r3
 8001678:	3304      	adds	r3, #4
 800167a:	4698      	mov	r8, r3
 800167c:	3b03      	subs	r3, #3
 800167e:	2500      	movs	r5, #0
 8001680:	9302      	str	r3, [sp, #8]
 8001682:	e6db      	b.n	800143c <__aeabi_dmul+0x4c>
 8001684:	4642      	mov	r2, r8
 8001686:	3301      	adds	r3, #1
 8001688:	431a      	orrs	r2, r3
 800168a:	002b      	movs	r3, r5
 800168c:	4690      	mov	r8, r2
 800168e:	1c5a      	adds	r2, r3, #1
 8001690:	9201      	str	r2, [sp, #4]
 8001692:	4642      	mov	r2, r8
 8001694:	2400      	movs	r4, #0
 8001696:	2000      	movs	r0, #0
 8001698:	2601      	movs	r6, #1
 800169a:	2a0a      	cmp	r2, #10
 800169c:	dc00      	bgt.n	80016a0 <__aeabi_dmul+0x2b0>
 800169e:	e6ea      	b.n	8001476 <__aeabi_dmul+0x86>
 80016a0:	e72c      	b.n	80014fc <__aeabi_dmul+0x10c>
 80016a2:	2201      	movs	r2, #1
 80016a4:	1ad2      	subs	r2, r2, r3
 80016a6:	2a38      	cmp	r2, #56	@ 0x38
 80016a8:	dd00      	ble.n	80016ac <__aeabi_dmul+0x2bc>
 80016aa:	e6f4      	b.n	8001496 <__aeabi_dmul+0xa6>
 80016ac:	2a1f      	cmp	r2, #31
 80016ae:	dc00      	bgt.n	80016b2 <__aeabi_dmul+0x2c2>
 80016b0:	e12a      	b.n	8001908 <__aeabi_dmul+0x518>
 80016b2:	211f      	movs	r1, #31
 80016b4:	4249      	negs	r1, r1
 80016b6:	1acb      	subs	r3, r1, r3
 80016b8:	0021      	movs	r1, r4
 80016ba:	40d9      	lsrs	r1, r3
 80016bc:	000b      	movs	r3, r1
 80016be:	2a20      	cmp	r2, #32
 80016c0:	d005      	beq.n	80016ce <__aeabi_dmul+0x2de>
 80016c2:	4a16      	ldr	r2, [pc, #88]	@ (800171c <__aeabi_dmul+0x32c>)
 80016c4:	9d01      	ldr	r5, [sp, #4]
 80016c6:	4694      	mov	ip, r2
 80016c8:	4465      	add	r5, ip
 80016ca:	40ac      	lsls	r4, r5
 80016cc:	4320      	orrs	r0, r4
 80016ce:	1e42      	subs	r2, r0, #1
 80016d0:	4190      	sbcs	r0, r2
 80016d2:	4318      	orrs	r0, r3
 80016d4:	2307      	movs	r3, #7
 80016d6:	0019      	movs	r1, r3
 80016d8:	2400      	movs	r4, #0
 80016da:	4001      	ands	r1, r0
 80016dc:	4203      	tst	r3, r0
 80016de:	d00c      	beq.n	80016fa <__aeabi_dmul+0x30a>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4003      	ands	r3, r0
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d100      	bne.n	80016ea <__aeabi_dmul+0x2fa>
 80016e8:	e140      	b.n	800196c <__aeabi_dmul+0x57c>
 80016ea:	1d03      	adds	r3, r0, #4
 80016ec:	4283      	cmp	r3, r0
 80016ee:	41a4      	sbcs	r4, r4
 80016f0:	0018      	movs	r0, r3
 80016f2:	4264      	negs	r4, r4
 80016f4:	0761      	lsls	r1, r4, #29
 80016f6:	0264      	lsls	r4, r4, #9
 80016f8:	0b24      	lsrs	r4, r4, #12
 80016fa:	08c2      	lsrs	r2, r0, #3
 80016fc:	2300      	movs	r3, #0
 80016fe:	430a      	orrs	r2, r1
 8001700:	e6cc      	b.n	800149c <__aeabi_dmul+0xac>
 8001702:	46c0      	nop			@ (mov r8, r8)
 8001704:	000007ff 	.word	0x000007ff
 8001708:	fffffc01 	.word	0xfffffc01
 800170c:	000003ff 	.word	0x000003ff
 8001710:	feffffff 	.word	0xfeffffff
 8001714:	000007fe 	.word	0x000007fe
 8001718:	fffffc0d 	.word	0xfffffc0d
 800171c:	0000043e 	.word	0x0000043e
 8001720:	4649      	mov	r1, r9
 8001722:	464a      	mov	r2, r9
 8001724:	0409      	lsls	r1, r1, #16
 8001726:	0c09      	lsrs	r1, r1, #16
 8001728:	000d      	movs	r5, r1
 800172a:	0c16      	lsrs	r6, r2, #16
 800172c:	0c02      	lsrs	r2, r0, #16
 800172e:	0400      	lsls	r0, r0, #16
 8001730:	0c00      	lsrs	r0, r0, #16
 8001732:	4345      	muls	r5, r0
 8001734:	46ac      	mov	ip, r5
 8001736:	0005      	movs	r5, r0
 8001738:	4375      	muls	r5, r6
 800173a:	46a8      	mov	r8, r5
 800173c:	0015      	movs	r5, r2
 800173e:	000f      	movs	r7, r1
 8001740:	4375      	muls	r5, r6
 8001742:	9200      	str	r2, [sp, #0]
 8001744:	9502      	str	r5, [sp, #8]
 8001746:	002a      	movs	r2, r5
 8001748:	9d00      	ldr	r5, [sp, #0]
 800174a:	436f      	muls	r7, r5
 800174c:	4665      	mov	r5, ip
 800174e:	0c2d      	lsrs	r5, r5, #16
 8001750:	46a9      	mov	r9, r5
 8001752:	4447      	add	r7, r8
 8001754:	444f      	add	r7, r9
 8001756:	45b8      	cmp	r8, r7
 8001758:	d905      	bls.n	8001766 <__aeabi_dmul+0x376>
 800175a:	0015      	movs	r5, r2
 800175c:	2280      	movs	r2, #128	@ 0x80
 800175e:	0252      	lsls	r2, r2, #9
 8001760:	4690      	mov	r8, r2
 8001762:	4445      	add	r5, r8
 8001764:	9502      	str	r5, [sp, #8]
 8001766:	0c3d      	lsrs	r5, r7, #16
 8001768:	9503      	str	r5, [sp, #12]
 800176a:	4665      	mov	r5, ip
 800176c:	042d      	lsls	r5, r5, #16
 800176e:	043f      	lsls	r7, r7, #16
 8001770:	0c2d      	lsrs	r5, r5, #16
 8001772:	46ac      	mov	ip, r5
 8001774:	003d      	movs	r5, r7
 8001776:	4465      	add	r5, ip
 8001778:	9504      	str	r5, [sp, #16]
 800177a:	0c25      	lsrs	r5, r4, #16
 800177c:	0424      	lsls	r4, r4, #16
 800177e:	0c24      	lsrs	r4, r4, #16
 8001780:	46ac      	mov	ip, r5
 8001782:	0025      	movs	r5, r4
 8001784:	4375      	muls	r5, r6
 8001786:	46a8      	mov	r8, r5
 8001788:	4665      	mov	r5, ip
 800178a:	000f      	movs	r7, r1
 800178c:	4369      	muls	r1, r5
 800178e:	4441      	add	r1, r8
 8001790:	4689      	mov	r9, r1
 8001792:	4367      	muls	r7, r4
 8001794:	0c39      	lsrs	r1, r7, #16
 8001796:	4449      	add	r1, r9
 8001798:	436e      	muls	r6, r5
 800179a:	4588      	cmp	r8, r1
 800179c:	d903      	bls.n	80017a6 <__aeabi_dmul+0x3b6>
 800179e:	2280      	movs	r2, #128	@ 0x80
 80017a0:	0252      	lsls	r2, r2, #9
 80017a2:	4690      	mov	r8, r2
 80017a4:	4446      	add	r6, r8
 80017a6:	0c0d      	lsrs	r5, r1, #16
 80017a8:	46a8      	mov	r8, r5
 80017aa:	0035      	movs	r5, r6
 80017ac:	4445      	add	r5, r8
 80017ae:	9505      	str	r5, [sp, #20]
 80017b0:	9d03      	ldr	r5, [sp, #12]
 80017b2:	043f      	lsls	r7, r7, #16
 80017b4:	46a8      	mov	r8, r5
 80017b6:	0c3f      	lsrs	r7, r7, #16
 80017b8:	0409      	lsls	r1, r1, #16
 80017ba:	19c9      	adds	r1, r1, r7
 80017bc:	4488      	add	r8, r1
 80017be:	4645      	mov	r5, r8
 80017c0:	9503      	str	r5, [sp, #12]
 80017c2:	4655      	mov	r5, sl
 80017c4:	042e      	lsls	r6, r5, #16
 80017c6:	0c36      	lsrs	r6, r6, #16
 80017c8:	0c2f      	lsrs	r7, r5, #16
 80017ca:	0035      	movs	r5, r6
 80017cc:	4345      	muls	r5, r0
 80017ce:	4378      	muls	r0, r7
 80017d0:	4681      	mov	r9, r0
 80017d2:	0038      	movs	r0, r7
 80017d4:	46a8      	mov	r8, r5
 80017d6:	0c2d      	lsrs	r5, r5, #16
 80017d8:	46aa      	mov	sl, r5
 80017da:	9a00      	ldr	r2, [sp, #0]
 80017dc:	4350      	muls	r0, r2
 80017de:	4372      	muls	r2, r6
 80017e0:	444a      	add	r2, r9
 80017e2:	4452      	add	r2, sl
 80017e4:	4591      	cmp	r9, r2
 80017e6:	d903      	bls.n	80017f0 <__aeabi_dmul+0x400>
 80017e8:	2580      	movs	r5, #128	@ 0x80
 80017ea:	026d      	lsls	r5, r5, #9
 80017ec:	46a9      	mov	r9, r5
 80017ee:	4448      	add	r0, r9
 80017f0:	0c15      	lsrs	r5, r2, #16
 80017f2:	46a9      	mov	r9, r5
 80017f4:	4645      	mov	r5, r8
 80017f6:	042d      	lsls	r5, r5, #16
 80017f8:	0c2d      	lsrs	r5, r5, #16
 80017fa:	46a8      	mov	r8, r5
 80017fc:	4665      	mov	r5, ip
 80017fe:	437d      	muls	r5, r7
 8001800:	0412      	lsls	r2, r2, #16
 8001802:	4448      	add	r0, r9
 8001804:	4490      	add	r8, r2
 8001806:	46a9      	mov	r9, r5
 8001808:	0032      	movs	r2, r6
 800180a:	4665      	mov	r5, ip
 800180c:	4362      	muls	r2, r4
 800180e:	436e      	muls	r6, r5
 8001810:	437c      	muls	r4, r7
 8001812:	0c17      	lsrs	r7, r2, #16
 8001814:	1936      	adds	r6, r6, r4
 8001816:	19bf      	adds	r7, r7, r6
 8001818:	42bc      	cmp	r4, r7
 800181a:	d903      	bls.n	8001824 <__aeabi_dmul+0x434>
 800181c:	2480      	movs	r4, #128	@ 0x80
 800181e:	0264      	lsls	r4, r4, #9
 8001820:	46a4      	mov	ip, r4
 8001822:	44e1      	add	r9, ip
 8001824:	9c02      	ldr	r4, [sp, #8]
 8001826:	9e03      	ldr	r6, [sp, #12]
 8001828:	46a4      	mov	ip, r4
 800182a:	9d05      	ldr	r5, [sp, #20]
 800182c:	4466      	add	r6, ip
 800182e:	428e      	cmp	r6, r1
 8001830:	4189      	sbcs	r1, r1
 8001832:	46ac      	mov	ip, r5
 8001834:	0412      	lsls	r2, r2, #16
 8001836:	043c      	lsls	r4, r7, #16
 8001838:	0c12      	lsrs	r2, r2, #16
 800183a:	18a2      	adds	r2, r4, r2
 800183c:	4462      	add	r2, ip
 800183e:	4249      	negs	r1, r1
 8001840:	1854      	adds	r4, r2, r1
 8001842:	4446      	add	r6, r8
 8001844:	46a4      	mov	ip, r4
 8001846:	4546      	cmp	r6, r8
 8001848:	41a4      	sbcs	r4, r4
 800184a:	4682      	mov	sl, r0
 800184c:	4264      	negs	r4, r4
 800184e:	46a0      	mov	r8, r4
 8001850:	42aa      	cmp	r2, r5
 8001852:	4192      	sbcs	r2, r2
 8001854:	458c      	cmp	ip, r1
 8001856:	4189      	sbcs	r1, r1
 8001858:	44e2      	add	sl, ip
 800185a:	44d0      	add	r8, sl
 800185c:	4249      	negs	r1, r1
 800185e:	4252      	negs	r2, r2
 8001860:	430a      	orrs	r2, r1
 8001862:	45a0      	cmp	r8, r4
 8001864:	41a4      	sbcs	r4, r4
 8001866:	4582      	cmp	sl, r0
 8001868:	4189      	sbcs	r1, r1
 800186a:	4264      	negs	r4, r4
 800186c:	4249      	negs	r1, r1
 800186e:	430c      	orrs	r4, r1
 8001870:	4641      	mov	r1, r8
 8001872:	0c3f      	lsrs	r7, r7, #16
 8001874:	19d2      	adds	r2, r2, r7
 8001876:	1912      	adds	r2, r2, r4
 8001878:	0dcc      	lsrs	r4, r1, #23
 800187a:	9904      	ldr	r1, [sp, #16]
 800187c:	0270      	lsls	r0, r6, #9
 800187e:	4308      	orrs	r0, r1
 8001880:	1e41      	subs	r1, r0, #1
 8001882:	4188      	sbcs	r0, r1
 8001884:	4641      	mov	r1, r8
 8001886:	444a      	add	r2, r9
 8001888:	0df6      	lsrs	r6, r6, #23
 800188a:	0252      	lsls	r2, r2, #9
 800188c:	4330      	orrs	r0, r6
 800188e:	0249      	lsls	r1, r1, #9
 8001890:	4314      	orrs	r4, r2
 8001892:	4308      	orrs	r0, r1
 8001894:	01d2      	lsls	r2, r2, #7
 8001896:	d535      	bpl.n	8001904 <__aeabi_dmul+0x514>
 8001898:	2201      	movs	r2, #1
 800189a:	0843      	lsrs	r3, r0, #1
 800189c:	4002      	ands	r2, r0
 800189e:	4313      	orrs	r3, r2
 80018a0:	07e0      	lsls	r0, r4, #31
 80018a2:	4318      	orrs	r0, r3
 80018a4:	0864      	lsrs	r4, r4, #1
 80018a6:	e634      	b.n	8001512 <__aeabi_dmul+0x122>
 80018a8:	9b00      	ldr	r3, [sp, #0]
 80018aa:	46a2      	mov	sl, r4
 80018ac:	469b      	mov	fp, r3
 80018ae:	4681      	mov	r9, r0
 80018b0:	2480      	movs	r4, #128	@ 0x80
 80018b2:	4653      	mov	r3, sl
 80018b4:	0324      	lsls	r4, r4, #12
 80018b6:	431c      	orrs	r4, r3
 80018b8:	0324      	lsls	r4, r4, #12
 80018ba:	464a      	mov	r2, r9
 80018bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001978 <__aeabi_dmul+0x588>)
 80018be:	0b24      	lsrs	r4, r4, #12
 80018c0:	e5ec      	b.n	800149c <__aeabi_dmul+0xac>
 80018c2:	f000 fca9 	bl	8002218 <__clzsi2>
 80018c6:	2315      	movs	r3, #21
 80018c8:	469c      	mov	ip, r3
 80018ca:	4484      	add	ip, r0
 80018cc:	0002      	movs	r2, r0
 80018ce:	4663      	mov	r3, ip
 80018d0:	3220      	adds	r2, #32
 80018d2:	2b1c      	cmp	r3, #28
 80018d4:	dc00      	bgt.n	80018d8 <__aeabi_dmul+0x4e8>
 80018d6:	e684      	b.n	80015e2 <__aeabi_dmul+0x1f2>
 80018d8:	2300      	movs	r3, #0
 80018da:	4699      	mov	r9, r3
 80018dc:	0023      	movs	r3, r4
 80018de:	3808      	subs	r0, #8
 80018e0:	4083      	lsls	r3, r0
 80018e2:	469a      	mov	sl, r3
 80018e4:	e68e      	b.n	8001604 <__aeabi_dmul+0x214>
 80018e6:	f000 fc97 	bl	8002218 <__clzsi2>
 80018ea:	0002      	movs	r2, r0
 80018ec:	0003      	movs	r3, r0
 80018ee:	3215      	adds	r2, #21
 80018f0:	3320      	adds	r3, #32
 80018f2:	2a1c      	cmp	r2, #28
 80018f4:	dc00      	bgt.n	80018f8 <__aeabi_dmul+0x508>
 80018f6:	e64e      	b.n	8001596 <__aeabi_dmul+0x1a6>
 80018f8:	0002      	movs	r2, r0
 80018fa:	0034      	movs	r4, r6
 80018fc:	3a08      	subs	r2, #8
 80018fe:	2000      	movs	r0, #0
 8001900:	4094      	lsls	r4, r2
 8001902:	e652      	b.n	80015aa <__aeabi_dmul+0x1ba>
 8001904:	9301      	str	r3, [sp, #4]
 8001906:	e604      	b.n	8001512 <__aeabi_dmul+0x122>
 8001908:	4b1c      	ldr	r3, [pc, #112]	@ (800197c <__aeabi_dmul+0x58c>)
 800190a:	0021      	movs	r1, r4
 800190c:	469c      	mov	ip, r3
 800190e:	0003      	movs	r3, r0
 8001910:	9d01      	ldr	r5, [sp, #4]
 8001912:	40d3      	lsrs	r3, r2
 8001914:	4465      	add	r5, ip
 8001916:	40a9      	lsls	r1, r5
 8001918:	4319      	orrs	r1, r3
 800191a:	0003      	movs	r3, r0
 800191c:	40ab      	lsls	r3, r5
 800191e:	1e58      	subs	r0, r3, #1
 8001920:	4183      	sbcs	r3, r0
 8001922:	4319      	orrs	r1, r3
 8001924:	0008      	movs	r0, r1
 8001926:	40d4      	lsrs	r4, r2
 8001928:	074b      	lsls	r3, r1, #29
 800192a:	d009      	beq.n	8001940 <__aeabi_dmul+0x550>
 800192c:	230f      	movs	r3, #15
 800192e:	400b      	ands	r3, r1
 8001930:	2b04      	cmp	r3, #4
 8001932:	d005      	beq.n	8001940 <__aeabi_dmul+0x550>
 8001934:	1d0b      	adds	r3, r1, #4
 8001936:	428b      	cmp	r3, r1
 8001938:	4180      	sbcs	r0, r0
 800193a:	4240      	negs	r0, r0
 800193c:	1824      	adds	r4, r4, r0
 800193e:	0018      	movs	r0, r3
 8001940:	0223      	lsls	r3, r4, #8
 8001942:	d400      	bmi.n	8001946 <__aeabi_dmul+0x556>
 8001944:	e6d6      	b.n	80016f4 <__aeabi_dmul+0x304>
 8001946:	2301      	movs	r3, #1
 8001948:	2400      	movs	r4, #0
 800194a:	2200      	movs	r2, #0
 800194c:	e5a6      	b.n	800149c <__aeabi_dmul+0xac>
 800194e:	290f      	cmp	r1, #15
 8001950:	d1aa      	bne.n	80018a8 <__aeabi_dmul+0x4b8>
 8001952:	2380      	movs	r3, #128	@ 0x80
 8001954:	4652      	mov	r2, sl
 8001956:	031b      	lsls	r3, r3, #12
 8001958:	421a      	tst	r2, r3
 800195a:	d0a9      	beq.n	80018b0 <__aeabi_dmul+0x4c0>
 800195c:	421c      	tst	r4, r3
 800195e:	d1a7      	bne.n	80018b0 <__aeabi_dmul+0x4c0>
 8001960:	431c      	orrs	r4, r3
 8001962:	9b00      	ldr	r3, [sp, #0]
 8001964:	0002      	movs	r2, r0
 8001966:	469b      	mov	fp, r3
 8001968:	4b03      	ldr	r3, [pc, #12]	@ (8001978 <__aeabi_dmul+0x588>)
 800196a:	e597      	b.n	800149c <__aeabi_dmul+0xac>
 800196c:	2400      	movs	r4, #0
 800196e:	e6c1      	b.n	80016f4 <__aeabi_dmul+0x304>
 8001970:	2400      	movs	r4, #0
 8001972:	4b01      	ldr	r3, [pc, #4]	@ (8001978 <__aeabi_dmul+0x588>)
 8001974:	0022      	movs	r2, r4
 8001976:	e591      	b.n	800149c <__aeabi_dmul+0xac>
 8001978:	000007ff 	.word	0x000007ff
 800197c:	0000041e 	.word	0x0000041e

08001980 <__aeabi_dsub>:
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	464e      	mov	r6, r9
 8001984:	4645      	mov	r5, r8
 8001986:	46de      	mov	lr, fp
 8001988:	4657      	mov	r7, sl
 800198a:	b5e0      	push	{r5, r6, r7, lr}
 800198c:	b085      	sub	sp, #20
 800198e:	9000      	str	r0, [sp, #0]
 8001990:	9101      	str	r1, [sp, #4]
 8001992:	030c      	lsls	r4, r1, #12
 8001994:	004f      	lsls	r7, r1, #1
 8001996:	0fce      	lsrs	r6, r1, #31
 8001998:	0a61      	lsrs	r1, r4, #9
 800199a:	9c00      	ldr	r4, [sp, #0]
 800199c:	46b0      	mov	r8, r6
 800199e:	0f64      	lsrs	r4, r4, #29
 80019a0:	430c      	orrs	r4, r1
 80019a2:	9900      	ldr	r1, [sp, #0]
 80019a4:	0d7f      	lsrs	r7, r7, #21
 80019a6:	00c8      	lsls	r0, r1, #3
 80019a8:	0011      	movs	r1, r2
 80019aa:	001a      	movs	r2, r3
 80019ac:	031b      	lsls	r3, r3, #12
 80019ae:	469c      	mov	ip, r3
 80019b0:	9100      	str	r1, [sp, #0]
 80019b2:	9201      	str	r2, [sp, #4]
 80019b4:	0051      	lsls	r1, r2, #1
 80019b6:	0d4b      	lsrs	r3, r1, #21
 80019b8:	4699      	mov	r9, r3
 80019ba:	9b01      	ldr	r3, [sp, #4]
 80019bc:	9d00      	ldr	r5, [sp, #0]
 80019be:	0fd9      	lsrs	r1, r3, #31
 80019c0:	4663      	mov	r3, ip
 80019c2:	0f6a      	lsrs	r2, r5, #29
 80019c4:	0a5b      	lsrs	r3, r3, #9
 80019c6:	4313      	orrs	r3, r2
 80019c8:	00ea      	lsls	r2, r5, #3
 80019ca:	4694      	mov	ip, r2
 80019cc:	4693      	mov	fp, r2
 80019ce:	4ac1      	ldr	r2, [pc, #772]	@ (8001cd4 <__aeabi_dsub+0x354>)
 80019d0:	9003      	str	r0, [sp, #12]
 80019d2:	9302      	str	r3, [sp, #8]
 80019d4:	4591      	cmp	r9, r2
 80019d6:	d100      	bne.n	80019da <__aeabi_dsub+0x5a>
 80019d8:	e0cd      	b.n	8001b76 <__aeabi_dsub+0x1f6>
 80019da:	2501      	movs	r5, #1
 80019dc:	4069      	eors	r1, r5
 80019de:	464d      	mov	r5, r9
 80019e0:	1b7d      	subs	r5, r7, r5
 80019e2:	46aa      	mov	sl, r5
 80019e4:	428e      	cmp	r6, r1
 80019e6:	d100      	bne.n	80019ea <__aeabi_dsub+0x6a>
 80019e8:	e080      	b.n	8001aec <__aeabi_dsub+0x16c>
 80019ea:	2d00      	cmp	r5, #0
 80019ec:	dc00      	bgt.n	80019f0 <__aeabi_dsub+0x70>
 80019ee:	e335      	b.n	800205c <__aeabi_dsub+0x6dc>
 80019f0:	4649      	mov	r1, r9
 80019f2:	2900      	cmp	r1, #0
 80019f4:	d100      	bne.n	80019f8 <__aeabi_dsub+0x78>
 80019f6:	e0df      	b.n	8001bb8 <__aeabi_dsub+0x238>
 80019f8:	4297      	cmp	r7, r2
 80019fa:	d100      	bne.n	80019fe <__aeabi_dsub+0x7e>
 80019fc:	e194      	b.n	8001d28 <__aeabi_dsub+0x3a8>
 80019fe:	4652      	mov	r2, sl
 8001a00:	2501      	movs	r5, #1
 8001a02:	2a38      	cmp	r2, #56	@ 0x38
 8001a04:	dc19      	bgt.n	8001a3a <__aeabi_dsub+0xba>
 8001a06:	2280      	movs	r2, #128	@ 0x80
 8001a08:	9b02      	ldr	r3, [sp, #8]
 8001a0a:	0412      	lsls	r2, r2, #16
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	9302      	str	r3, [sp, #8]
 8001a10:	4652      	mov	r2, sl
 8001a12:	2a1f      	cmp	r2, #31
 8001a14:	dd00      	ble.n	8001a18 <__aeabi_dsub+0x98>
 8001a16:	e1e3      	b.n	8001de0 <__aeabi_dsub+0x460>
 8001a18:	4653      	mov	r3, sl
 8001a1a:	2220      	movs	r2, #32
 8001a1c:	4661      	mov	r1, ip
 8001a1e:	9d02      	ldr	r5, [sp, #8]
 8001a20:	1ad2      	subs	r2, r2, r3
 8001a22:	4095      	lsls	r5, r2
 8001a24:	40d9      	lsrs	r1, r3
 8001a26:	430d      	orrs	r5, r1
 8001a28:	4661      	mov	r1, ip
 8001a2a:	4091      	lsls	r1, r2
 8001a2c:	000a      	movs	r2, r1
 8001a2e:	1e51      	subs	r1, r2, #1
 8001a30:	418a      	sbcs	r2, r1
 8001a32:	4315      	orrs	r5, r2
 8001a34:	9a02      	ldr	r2, [sp, #8]
 8001a36:	40da      	lsrs	r2, r3
 8001a38:	1aa4      	subs	r4, r4, r2
 8001a3a:	1b45      	subs	r5, r0, r5
 8001a3c:	42a8      	cmp	r0, r5
 8001a3e:	4180      	sbcs	r0, r0
 8001a40:	4240      	negs	r0, r0
 8001a42:	1a24      	subs	r4, r4, r0
 8001a44:	0223      	lsls	r3, r4, #8
 8001a46:	d400      	bmi.n	8001a4a <__aeabi_dsub+0xca>
 8001a48:	e13d      	b.n	8001cc6 <__aeabi_dsub+0x346>
 8001a4a:	0264      	lsls	r4, r4, #9
 8001a4c:	0a64      	lsrs	r4, r4, #9
 8001a4e:	2c00      	cmp	r4, #0
 8001a50:	d100      	bne.n	8001a54 <__aeabi_dsub+0xd4>
 8001a52:	e147      	b.n	8001ce4 <__aeabi_dsub+0x364>
 8001a54:	0020      	movs	r0, r4
 8001a56:	f000 fbdf 	bl	8002218 <__clzsi2>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	3b08      	subs	r3, #8
 8001a5e:	2120      	movs	r1, #32
 8001a60:	0028      	movs	r0, r5
 8001a62:	1aca      	subs	r2, r1, r3
 8001a64:	40d0      	lsrs	r0, r2
 8001a66:	409c      	lsls	r4, r3
 8001a68:	0002      	movs	r2, r0
 8001a6a:	409d      	lsls	r5, r3
 8001a6c:	4322      	orrs	r2, r4
 8001a6e:	429f      	cmp	r7, r3
 8001a70:	dd00      	ble.n	8001a74 <__aeabi_dsub+0xf4>
 8001a72:	e177      	b.n	8001d64 <__aeabi_dsub+0x3e4>
 8001a74:	1bd8      	subs	r0, r3, r7
 8001a76:	3001      	adds	r0, #1
 8001a78:	1a09      	subs	r1, r1, r0
 8001a7a:	002c      	movs	r4, r5
 8001a7c:	408d      	lsls	r5, r1
 8001a7e:	40c4      	lsrs	r4, r0
 8001a80:	1e6b      	subs	r3, r5, #1
 8001a82:	419d      	sbcs	r5, r3
 8001a84:	0013      	movs	r3, r2
 8001a86:	40c2      	lsrs	r2, r0
 8001a88:	408b      	lsls	r3, r1
 8001a8a:	4325      	orrs	r5, r4
 8001a8c:	2700      	movs	r7, #0
 8001a8e:	0014      	movs	r4, r2
 8001a90:	431d      	orrs	r5, r3
 8001a92:	076b      	lsls	r3, r5, #29
 8001a94:	d009      	beq.n	8001aaa <__aeabi_dsub+0x12a>
 8001a96:	230f      	movs	r3, #15
 8001a98:	402b      	ands	r3, r5
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d005      	beq.n	8001aaa <__aeabi_dsub+0x12a>
 8001a9e:	1d2b      	adds	r3, r5, #4
 8001aa0:	42ab      	cmp	r3, r5
 8001aa2:	41ad      	sbcs	r5, r5
 8001aa4:	426d      	negs	r5, r5
 8001aa6:	1964      	adds	r4, r4, r5
 8001aa8:	001d      	movs	r5, r3
 8001aaa:	0223      	lsls	r3, r4, #8
 8001aac:	d400      	bmi.n	8001ab0 <__aeabi_dsub+0x130>
 8001aae:	e140      	b.n	8001d32 <__aeabi_dsub+0x3b2>
 8001ab0:	4a88      	ldr	r2, [pc, #544]	@ (8001cd4 <__aeabi_dsub+0x354>)
 8001ab2:	3701      	adds	r7, #1
 8001ab4:	4297      	cmp	r7, r2
 8001ab6:	d100      	bne.n	8001aba <__aeabi_dsub+0x13a>
 8001ab8:	e101      	b.n	8001cbe <__aeabi_dsub+0x33e>
 8001aba:	2601      	movs	r6, #1
 8001abc:	4643      	mov	r3, r8
 8001abe:	4986      	ldr	r1, [pc, #536]	@ (8001cd8 <__aeabi_dsub+0x358>)
 8001ac0:	08ed      	lsrs	r5, r5, #3
 8001ac2:	4021      	ands	r1, r4
 8001ac4:	074a      	lsls	r2, r1, #29
 8001ac6:	432a      	orrs	r2, r5
 8001ac8:	057c      	lsls	r4, r7, #21
 8001aca:	024d      	lsls	r5, r1, #9
 8001acc:	0b2d      	lsrs	r5, r5, #12
 8001ace:	0d64      	lsrs	r4, r4, #21
 8001ad0:	401e      	ands	r6, r3
 8001ad2:	0524      	lsls	r4, r4, #20
 8001ad4:	432c      	orrs	r4, r5
 8001ad6:	07f6      	lsls	r6, r6, #31
 8001ad8:	4334      	orrs	r4, r6
 8001ada:	0010      	movs	r0, r2
 8001adc:	0021      	movs	r1, r4
 8001ade:	b005      	add	sp, #20
 8001ae0:	bcf0      	pop	{r4, r5, r6, r7}
 8001ae2:	46bb      	mov	fp, r7
 8001ae4:	46b2      	mov	sl, r6
 8001ae6:	46a9      	mov	r9, r5
 8001ae8:	46a0      	mov	r8, r4
 8001aea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aec:	2d00      	cmp	r5, #0
 8001aee:	dc00      	bgt.n	8001af2 <__aeabi_dsub+0x172>
 8001af0:	e2d0      	b.n	8002094 <__aeabi_dsub+0x714>
 8001af2:	4649      	mov	r1, r9
 8001af4:	2900      	cmp	r1, #0
 8001af6:	d000      	beq.n	8001afa <__aeabi_dsub+0x17a>
 8001af8:	e0d4      	b.n	8001ca4 <__aeabi_dsub+0x324>
 8001afa:	4661      	mov	r1, ip
 8001afc:	9b02      	ldr	r3, [sp, #8]
 8001afe:	4319      	orrs	r1, r3
 8001b00:	d100      	bne.n	8001b04 <__aeabi_dsub+0x184>
 8001b02:	e12b      	b.n	8001d5c <__aeabi_dsub+0x3dc>
 8001b04:	1e69      	subs	r1, r5, #1
 8001b06:	2d01      	cmp	r5, #1
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x18c>
 8001b0a:	e1d9      	b.n	8001ec0 <__aeabi_dsub+0x540>
 8001b0c:	4295      	cmp	r5, r2
 8001b0e:	d100      	bne.n	8001b12 <__aeabi_dsub+0x192>
 8001b10:	e10a      	b.n	8001d28 <__aeabi_dsub+0x3a8>
 8001b12:	2501      	movs	r5, #1
 8001b14:	2938      	cmp	r1, #56	@ 0x38
 8001b16:	dc17      	bgt.n	8001b48 <__aeabi_dsub+0x1c8>
 8001b18:	468a      	mov	sl, r1
 8001b1a:	4653      	mov	r3, sl
 8001b1c:	2b1f      	cmp	r3, #31
 8001b1e:	dd00      	ble.n	8001b22 <__aeabi_dsub+0x1a2>
 8001b20:	e1e7      	b.n	8001ef2 <__aeabi_dsub+0x572>
 8001b22:	2220      	movs	r2, #32
 8001b24:	1ad2      	subs	r2, r2, r3
 8001b26:	9b02      	ldr	r3, [sp, #8]
 8001b28:	4661      	mov	r1, ip
 8001b2a:	4093      	lsls	r3, r2
 8001b2c:	001d      	movs	r5, r3
 8001b2e:	4653      	mov	r3, sl
 8001b30:	40d9      	lsrs	r1, r3
 8001b32:	4663      	mov	r3, ip
 8001b34:	4093      	lsls	r3, r2
 8001b36:	001a      	movs	r2, r3
 8001b38:	430d      	orrs	r5, r1
 8001b3a:	1e51      	subs	r1, r2, #1
 8001b3c:	418a      	sbcs	r2, r1
 8001b3e:	4653      	mov	r3, sl
 8001b40:	4315      	orrs	r5, r2
 8001b42:	9a02      	ldr	r2, [sp, #8]
 8001b44:	40da      	lsrs	r2, r3
 8001b46:	18a4      	adds	r4, r4, r2
 8001b48:	182d      	adds	r5, r5, r0
 8001b4a:	4285      	cmp	r5, r0
 8001b4c:	4180      	sbcs	r0, r0
 8001b4e:	4240      	negs	r0, r0
 8001b50:	1824      	adds	r4, r4, r0
 8001b52:	0223      	lsls	r3, r4, #8
 8001b54:	d400      	bmi.n	8001b58 <__aeabi_dsub+0x1d8>
 8001b56:	e0b6      	b.n	8001cc6 <__aeabi_dsub+0x346>
 8001b58:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd4 <__aeabi_dsub+0x354>)
 8001b5a:	3701      	adds	r7, #1
 8001b5c:	429f      	cmp	r7, r3
 8001b5e:	d100      	bne.n	8001b62 <__aeabi_dsub+0x1e2>
 8001b60:	e0ad      	b.n	8001cbe <__aeabi_dsub+0x33e>
 8001b62:	2101      	movs	r1, #1
 8001b64:	4b5c      	ldr	r3, [pc, #368]	@ (8001cd8 <__aeabi_dsub+0x358>)
 8001b66:	086a      	lsrs	r2, r5, #1
 8001b68:	401c      	ands	r4, r3
 8001b6a:	4029      	ands	r1, r5
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	07e5      	lsls	r5, r4, #31
 8001b70:	4315      	orrs	r5, r2
 8001b72:	0864      	lsrs	r4, r4, #1
 8001b74:	e78d      	b.n	8001a92 <__aeabi_dsub+0x112>
 8001b76:	4a59      	ldr	r2, [pc, #356]	@ (8001cdc <__aeabi_dsub+0x35c>)
 8001b78:	9b02      	ldr	r3, [sp, #8]
 8001b7a:	4692      	mov	sl, r2
 8001b7c:	4662      	mov	r2, ip
 8001b7e:	44ba      	add	sl, r7
 8001b80:	431a      	orrs	r2, r3
 8001b82:	d02c      	beq.n	8001bde <__aeabi_dsub+0x25e>
 8001b84:	428e      	cmp	r6, r1
 8001b86:	d02e      	beq.n	8001be6 <__aeabi_dsub+0x266>
 8001b88:	4652      	mov	r2, sl
 8001b8a:	2a00      	cmp	r2, #0
 8001b8c:	d060      	beq.n	8001c50 <__aeabi_dsub+0x2d0>
 8001b8e:	2f00      	cmp	r7, #0
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dsub+0x214>
 8001b92:	e0db      	b.n	8001d4c <__aeabi_dsub+0x3cc>
 8001b94:	4663      	mov	r3, ip
 8001b96:	000e      	movs	r6, r1
 8001b98:	9c02      	ldr	r4, [sp, #8]
 8001b9a:	08d8      	lsrs	r0, r3, #3
 8001b9c:	0762      	lsls	r2, r4, #29
 8001b9e:	4302      	orrs	r2, r0
 8001ba0:	08e4      	lsrs	r4, r4, #3
 8001ba2:	0013      	movs	r3, r2
 8001ba4:	4323      	orrs	r3, r4
 8001ba6:	d100      	bne.n	8001baa <__aeabi_dsub+0x22a>
 8001ba8:	e254      	b.n	8002054 <__aeabi_dsub+0x6d4>
 8001baa:	2580      	movs	r5, #128	@ 0x80
 8001bac:	032d      	lsls	r5, r5, #12
 8001bae:	4325      	orrs	r5, r4
 8001bb0:	032d      	lsls	r5, r5, #12
 8001bb2:	4c48      	ldr	r4, [pc, #288]	@ (8001cd4 <__aeabi_dsub+0x354>)
 8001bb4:	0b2d      	lsrs	r5, r5, #12
 8001bb6:	e78c      	b.n	8001ad2 <__aeabi_dsub+0x152>
 8001bb8:	4661      	mov	r1, ip
 8001bba:	9b02      	ldr	r3, [sp, #8]
 8001bbc:	4319      	orrs	r1, r3
 8001bbe:	d100      	bne.n	8001bc2 <__aeabi_dsub+0x242>
 8001bc0:	e0cc      	b.n	8001d5c <__aeabi_dsub+0x3dc>
 8001bc2:	0029      	movs	r1, r5
 8001bc4:	3901      	subs	r1, #1
 8001bc6:	2d01      	cmp	r5, #1
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dsub+0x24c>
 8001bca:	e188      	b.n	8001ede <__aeabi_dsub+0x55e>
 8001bcc:	4295      	cmp	r5, r2
 8001bce:	d100      	bne.n	8001bd2 <__aeabi_dsub+0x252>
 8001bd0:	e0aa      	b.n	8001d28 <__aeabi_dsub+0x3a8>
 8001bd2:	2501      	movs	r5, #1
 8001bd4:	2938      	cmp	r1, #56	@ 0x38
 8001bd6:	dd00      	ble.n	8001bda <__aeabi_dsub+0x25a>
 8001bd8:	e72f      	b.n	8001a3a <__aeabi_dsub+0xba>
 8001bda:	468a      	mov	sl, r1
 8001bdc:	e718      	b.n	8001a10 <__aeabi_dsub+0x90>
 8001bde:	2201      	movs	r2, #1
 8001be0:	4051      	eors	r1, r2
 8001be2:	428e      	cmp	r6, r1
 8001be4:	d1d0      	bne.n	8001b88 <__aeabi_dsub+0x208>
 8001be6:	4653      	mov	r3, sl
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d100      	bne.n	8001bee <__aeabi_dsub+0x26e>
 8001bec:	e0be      	b.n	8001d6c <__aeabi_dsub+0x3ec>
 8001bee:	2f00      	cmp	r7, #0
 8001bf0:	d000      	beq.n	8001bf4 <__aeabi_dsub+0x274>
 8001bf2:	e138      	b.n	8001e66 <__aeabi_dsub+0x4e6>
 8001bf4:	46ca      	mov	sl, r9
 8001bf6:	0022      	movs	r2, r4
 8001bf8:	4302      	orrs	r2, r0
 8001bfa:	d100      	bne.n	8001bfe <__aeabi_dsub+0x27e>
 8001bfc:	e1e2      	b.n	8001fc4 <__aeabi_dsub+0x644>
 8001bfe:	4653      	mov	r3, sl
 8001c00:	1e59      	subs	r1, r3, #1
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d100      	bne.n	8001c08 <__aeabi_dsub+0x288>
 8001c06:	e20d      	b.n	8002024 <__aeabi_dsub+0x6a4>
 8001c08:	4a32      	ldr	r2, [pc, #200]	@ (8001cd4 <__aeabi_dsub+0x354>)
 8001c0a:	4592      	cmp	sl, r2
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x290>
 8001c0e:	e1d2      	b.n	8001fb6 <__aeabi_dsub+0x636>
 8001c10:	2701      	movs	r7, #1
 8001c12:	2938      	cmp	r1, #56	@ 0x38
 8001c14:	dc13      	bgt.n	8001c3e <__aeabi_dsub+0x2be>
 8001c16:	291f      	cmp	r1, #31
 8001c18:	dd00      	ble.n	8001c1c <__aeabi_dsub+0x29c>
 8001c1a:	e1ee      	b.n	8001ffa <__aeabi_dsub+0x67a>
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	9b02      	ldr	r3, [sp, #8]
 8001c20:	1a52      	subs	r2, r2, r1
 8001c22:	0025      	movs	r5, r4
 8001c24:	0007      	movs	r7, r0
 8001c26:	469a      	mov	sl, r3
 8001c28:	40cc      	lsrs	r4, r1
 8001c2a:	4090      	lsls	r0, r2
 8001c2c:	4095      	lsls	r5, r2
 8001c2e:	40cf      	lsrs	r7, r1
 8001c30:	44a2      	add	sl, r4
 8001c32:	1e42      	subs	r2, r0, #1
 8001c34:	4190      	sbcs	r0, r2
 8001c36:	4653      	mov	r3, sl
 8001c38:	432f      	orrs	r7, r5
 8001c3a:	4307      	orrs	r7, r0
 8001c3c:	9302      	str	r3, [sp, #8]
 8001c3e:	003d      	movs	r5, r7
 8001c40:	4465      	add	r5, ip
 8001c42:	4565      	cmp	r5, ip
 8001c44:	4192      	sbcs	r2, r2
 8001c46:	9b02      	ldr	r3, [sp, #8]
 8001c48:	4252      	negs	r2, r2
 8001c4a:	464f      	mov	r7, r9
 8001c4c:	18d4      	adds	r4, r2, r3
 8001c4e:	e780      	b.n	8001b52 <__aeabi_dsub+0x1d2>
 8001c50:	4a23      	ldr	r2, [pc, #140]	@ (8001ce0 <__aeabi_dsub+0x360>)
 8001c52:	1c7d      	adds	r5, r7, #1
 8001c54:	4215      	tst	r5, r2
 8001c56:	d000      	beq.n	8001c5a <__aeabi_dsub+0x2da>
 8001c58:	e0aa      	b.n	8001db0 <__aeabi_dsub+0x430>
 8001c5a:	4662      	mov	r2, ip
 8001c5c:	0025      	movs	r5, r4
 8001c5e:	9b02      	ldr	r3, [sp, #8]
 8001c60:	4305      	orrs	r5, r0
 8001c62:	431a      	orrs	r2, r3
 8001c64:	2f00      	cmp	r7, #0
 8001c66:	d000      	beq.n	8001c6a <__aeabi_dsub+0x2ea>
 8001c68:	e0f5      	b.n	8001e56 <__aeabi_dsub+0x4d6>
 8001c6a:	2d00      	cmp	r5, #0
 8001c6c:	d100      	bne.n	8001c70 <__aeabi_dsub+0x2f0>
 8001c6e:	e16b      	b.n	8001f48 <__aeabi_dsub+0x5c8>
 8001c70:	2a00      	cmp	r2, #0
 8001c72:	d100      	bne.n	8001c76 <__aeabi_dsub+0x2f6>
 8001c74:	e152      	b.n	8001f1c <__aeabi_dsub+0x59c>
 8001c76:	4663      	mov	r3, ip
 8001c78:	1ac5      	subs	r5, r0, r3
 8001c7a:	9b02      	ldr	r3, [sp, #8]
 8001c7c:	1ae2      	subs	r2, r4, r3
 8001c7e:	42a8      	cmp	r0, r5
 8001c80:	419b      	sbcs	r3, r3
 8001c82:	425b      	negs	r3, r3
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	021a      	lsls	r2, r3, #8
 8001c88:	d400      	bmi.n	8001c8c <__aeabi_dsub+0x30c>
 8001c8a:	e1d5      	b.n	8002038 <__aeabi_dsub+0x6b8>
 8001c8c:	4663      	mov	r3, ip
 8001c8e:	1a1d      	subs	r5, r3, r0
 8001c90:	45ac      	cmp	ip, r5
 8001c92:	4192      	sbcs	r2, r2
 8001c94:	2601      	movs	r6, #1
 8001c96:	9b02      	ldr	r3, [sp, #8]
 8001c98:	4252      	negs	r2, r2
 8001c9a:	1b1c      	subs	r4, r3, r4
 8001c9c:	4688      	mov	r8, r1
 8001c9e:	1aa4      	subs	r4, r4, r2
 8001ca0:	400e      	ands	r6, r1
 8001ca2:	e6f6      	b.n	8001a92 <__aeabi_dsub+0x112>
 8001ca4:	4297      	cmp	r7, r2
 8001ca6:	d03f      	beq.n	8001d28 <__aeabi_dsub+0x3a8>
 8001ca8:	4652      	mov	r2, sl
 8001caa:	2501      	movs	r5, #1
 8001cac:	2a38      	cmp	r2, #56	@ 0x38
 8001cae:	dd00      	ble.n	8001cb2 <__aeabi_dsub+0x332>
 8001cb0:	e74a      	b.n	8001b48 <__aeabi_dsub+0x1c8>
 8001cb2:	2280      	movs	r2, #128	@ 0x80
 8001cb4:	9b02      	ldr	r3, [sp, #8]
 8001cb6:	0412      	lsls	r2, r2, #16
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	9302      	str	r3, [sp, #8]
 8001cbc:	e72d      	b.n	8001b1a <__aeabi_dsub+0x19a>
 8001cbe:	003c      	movs	r4, r7
 8001cc0:	2500      	movs	r5, #0
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	e705      	b.n	8001ad2 <__aeabi_dsub+0x152>
 8001cc6:	2307      	movs	r3, #7
 8001cc8:	402b      	ands	r3, r5
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d000      	beq.n	8001cd0 <__aeabi_dsub+0x350>
 8001cce:	e6e2      	b.n	8001a96 <__aeabi_dsub+0x116>
 8001cd0:	e06b      	b.n	8001daa <__aeabi_dsub+0x42a>
 8001cd2:	46c0      	nop			@ (mov r8, r8)
 8001cd4:	000007ff 	.word	0x000007ff
 8001cd8:	ff7fffff 	.word	0xff7fffff
 8001cdc:	fffff801 	.word	0xfffff801
 8001ce0:	000007fe 	.word	0x000007fe
 8001ce4:	0028      	movs	r0, r5
 8001ce6:	f000 fa97 	bl	8002218 <__clzsi2>
 8001cea:	0003      	movs	r3, r0
 8001cec:	3318      	adds	r3, #24
 8001cee:	2b1f      	cmp	r3, #31
 8001cf0:	dc00      	bgt.n	8001cf4 <__aeabi_dsub+0x374>
 8001cf2:	e6b4      	b.n	8001a5e <__aeabi_dsub+0xde>
 8001cf4:	002a      	movs	r2, r5
 8001cf6:	3808      	subs	r0, #8
 8001cf8:	4082      	lsls	r2, r0
 8001cfa:	429f      	cmp	r7, r3
 8001cfc:	dd00      	ble.n	8001d00 <__aeabi_dsub+0x380>
 8001cfe:	e0b9      	b.n	8001e74 <__aeabi_dsub+0x4f4>
 8001d00:	1bdb      	subs	r3, r3, r7
 8001d02:	1c58      	adds	r0, r3, #1
 8001d04:	281f      	cmp	r0, #31
 8001d06:	dc00      	bgt.n	8001d0a <__aeabi_dsub+0x38a>
 8001d08:	e1a0      	b.n	800204c <__aeabi_dsub+0x6cc>
 8001d0a:	0015      	movs	r5, r2
 8001d0c:	3b1f      	subs	r3, #31
 8001d0e:	40dd      	lsrs	r5, r3
 8001d10:	2820      	cmp	r0, #32
 8001d12:	d005      	beq.n	8001d20 <__aeabi_dsub+0x3a0>
 8001d14:	2340      	movs	r3, #64	@ 0x40
 8001d16:	1a1b      	subs	r3, r3, r0
 8001d18:	409a      	lsls	r2, r3
 8001d1a:	1e53      	subs	r3, r2, #1
 8001d1c:	419a      	sbcs	r2, r3
 8001d1e:	4315      	orrs	r5, r2
 8001d20:	2307      	movs	r3, #7
 8001d22:	2700      	movs	r7, #0
 8001d24:	402b      	ands	r3, r5
 8001d26:	e7d0      	b.n	8001cca <__aeabi_dsub+0x34a>
 8001d28:	08c0      	lsrs	r0, r0, #3
 8001d2a:	0762      	lsls	r2, r4, #29
 8001d2c:	4302      	orrs	r2, r0
 8001d2e:	08e4      	lsrs	r4, r4, #3
 8001d30:	e737      	b.n	8001ba2 <__aeabi_dsub+0x222>
 8001d32:	08ea      	lsrs	r2, r5, #3
 8001d34:	0763      	lsls	r3, r4, #29
 8001d36:	431a      	orrs	r2, r3
 8001d38:	4bd3      	ldr	r3, [pc, #844]	@ (8002088 <__aeabi_dsub+0x708>)
 8001d3a:	08e4      	lsrs	r4, r4, #3
 8001d3c:	429f      	cmp	r7, r3
 8001d3e:	d100      	bne.n	8001d42 <__aeabi_dsub+0x3c2>
 8001d40:	e72f      	b.n	8001ba2 <__aeabi_dsub+0x222>
 8001d42:	0324      	lsls	r4, r4, #12
 8001d44:	0b25      	lsrs	r5, r4, #12
 8001d46:	057c      	lsls	r4, r7, #21
 8001d48:	0d64      	lsrs	r4, r4, #21
 8001d4a:	e6c2      	b.n	8001ad2 <__aeabi_dsub+0x152>
 8001d4c:	46ca      	mov	sl, r9
 8001d4e:	0022      	movs	r2, r4
 8001d50:	4302      	orrs	r2, r0
 8001d52:	d158      	bne.n	8001e06 <__aeabi_dsub+0x486>
 8001d54:	4663      	mov	r3, ip
 8001d56:	000e      	movs	r6, r1
 8001d58:	9c02      	ldr	r4, [sp, #8]
 8001d5a:	9303      	str	r3, [sp, #12]
 8001d5c:	9b03      	ldr	r3, [sp, #12]
 8001d5e:	4657      	mov	r7, sl
 8001d60:	08da      	lsrs	r2, r3, #3
 8001d62:	e7e7      	b.n	8001d34 <__aeabi_dsub+0x3b4>
 8001d64:	4cc9      	ldr	r4, [pc, #804]	@ (800208c <__aeabi_dsub+0x70c>)
 8001d66:	1aff      	subs	r7, r7, r3
 8001d68:	4014      	ands	r4, r2
 8001d6a:	e692      	b.n	8001a92 <__aeabi_dsub+0x112>
 8001d6c:	4dc8      	ldr	r5, [pc, #800]	@ (8002090 <__aeabi_dsub+0x710>)
 8001d6e:	1c7a      	adds	r2, r7, #1
 8001d70:	422a      	tst	r2, r5
 8001d72:	d000      	beq.n	8001d76 <__aeabi_dsub+0x3f6>
 8001d74:	e084      	b.n	8001e80 <__aeabi_dsub+0x500>
 8001d76:	0022      	movs	r2, r4
 8001d78:	4302      	orrs	r2, r0
 8001d7a:	2f00      	cmp	r7, #0
 8001d7c:	d000      	beq.n	8001d80 <__aeabi_dsub+0x400>
 8001d7e:	e0ef      	b.n	8001f60 <__aeabi_dsub+0x5e0>
 8001d80:	2a00      	cmp	r2, #0
 8001d82:	d100      	bne.n	8001d86 <__aeabi_dsub+0x406>
 8001d84:	e0e5      	b.n	8001f52 <__aeabi_dsub+0x5d2>
 8001d86:	4662      	mov	r2, ip
 8001d88:	9902      	ldr	r1, [sp, #8]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	d100      	bne.n	8001d90 <__aeabi_dsub+0x410>
 8001d8e:	e0c5      	b.n	8001f1c <__aeabi_dsub+0x59c>
 8001d90:	4663      	mov	r3, ip
 8001d92:	18c5      	adds	r5, r0, r3
 8001d94:	468c      	mov	ip, r1
 8001d96:	4285      	cmp	r5, r0
 8001d98:	4180      	sbcs	r0, r0
 8001d9a:	4464      	add	r4, ip
 8001d9c:	4240      	negs	r0, r0
 8001d9e:	1824      	adds	r4, r4, r0
 8001da0:	0223      	lsls	r3, r4, #8
 8001da2:	d502      	bpl.n	8001daa <__aeabi_dsub+0x42a>
 8001da4:	4bb9      	ldr	r3, [pc, #740]	@ (800208c <__aeabi_dsub+0x70c>)
 8001da6:	3701      	adds	r7, #1
 8001da8:	401c      	ands	r4, r3
 8001daa:	46ba      	mov	sl, r7
 8001dac:	9503      	str	r5, [sp, #12]
 8001dae:	e7d5      	b.n	8001d5c <__aeabi_dsub+0x3dc>
 8001db0:	4662      	mov	r2, ip
 8001db2:	1a85      	subs	r5, r0, r2
 8001db4:	42a8      	cmp	r0, r5
 8001db6:	4192      	sbcs	r2, r2
 8001db8:	4252      	negs	r2, r2
 8001dba:	4691      	mov	r9, r2
 8001dbc:	9b02      	ldr	r3, [sp, #8]
 8001dbe:	1ae3      	subs	r3, r4, r3
 8001dc0:	001a      	movs	r2, r3
 8001dc2:	464b      	mov	r3, r9
 8001dc4:	1ad2      	subs	r2, r2, r3
 8001dc6:	0013      	movs	r3, r2
 8001dc8:	4691      	mov	r9, r2
 8001dca:	021a      	lsls	r2, r3, #8
 8001dcc:	d46c      	bmi.n	8001ea8 <__aeabi_dsub+0x528>
 8001dce:	464a      	mov	r2, r9
 8001dd0:	464c      	mov	r4, r9
 8001dd2:	432a      	orrs	r2, r5
 8001dd4:	d000      	beq.n	8001dd8 <__aeabi_dsub+0x458>
 8001dd6:	e63a      	b.n	8001a4e <__aeabi_dsub+0xce>
 8001dd8:	2600      	movs	r6, #0
 8001dda:	2400      	movs	r4, #0
 8001ddc:	2500      	movs	r5, #0
 8001dde:	e678      	b.n	8001ad2 <__aeabi_dsub+0x152>
 8001de0:	9902      	ldr	r1, [sp, #8]
 8001de2:	4653      	mov	r3, sl
 8001de4:	000d      	movs	r5, r1
 8001de6:	3a20      	subs	r2, #32
 8001de8:	40d5      	lsrs	r5, r2
 8001dea:	2b20      	cmp	r3, #32
 8001dec:	d006      	beq.n	8001dfc <__aeabi_dsub+0x47c>
 8001dee:	2240      	movs	r2, #64	@ 0x40
 8001df0:	1ad2      	subs	r2, r2, r3
 8001df2:	000b      	movs	r3, r1
 8001df4:	4093      	lsls	r3, r2
 8001df6:	4662      	mov	r2, ip
 8001df8:	431a      	orrs	r2, r3
 8001dfa:	4693      	mov	fp, r2
 8001dfc:	465b      	mov	r3, fp
 8001dfe:	1e5a      	subs	r2, r3, #1
 8001e00:	4193      	sbcs	r3, r2
 8001e02:	431d      	orrs	r5, r3
 8001e04:	e619      	b.n	8001a3a <__aeabi_dsub+0xba>
 8001e06:	4653      	mov	r3, sl
 8001e08:	1e5a      	subs	r2, r3, #1
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d100      	bne.n	8001e10 <__aeabi_dsub+0x490>
 8001e0e:	e0c6      	b.n	8001f9e <__aeabi_dsub+0x61e>
 8001e10:	4e9d      	ldr	r6, [pc, #628]	@ (8002088 <__aeabi_dsub+0x708>)
 8001e12:	45b2      	cmp	sl, r6
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x498>
 8001e16:	e6bd      	b.n	8001b94 <__aeabi_dsub+0x214>
 8001e18:	4688      	mov	r8, r1
 8001e1a:	000e      	movs	r6, r1
 8001e1c:	2501      	movs	r5, #1
 8001e1e:	2a38      	cmp	r2, #56	@ 0x38
 8001e20:	dc10      	bgt.n	8001e44 <__aeabi_dsub+0x4c4>
 8001e22:	2a1f      	cmp	r2, #31
 8001e24:	dc7f      	bgt.n	8001f26 <__aeabi_dsub+0x5a6>
 8001e26:	2120      	movs	r1, #32
 8001e28:	0025      	movs	r5, r4
 8001e2a:	1a89      	subs	r1, r1, r2
 8001e2c:	0007      	movs	r7, r0
 8001e2e:	4088      	lsls	r0, r1
 8001e30:	408d      	lsls	r5, r1
 8001e32:	40d7      	lsrs	r7, r2
 8001e34:	40d4      	lsrs	r4, r2
 8001e36:	1e41      	subs	r1, r0, #1
 8001e38:	4188      	sbcs	r0, r1
 8001e3a:	9b02      	ldr	r3, [sp, #8]
 8001e3c:	433d      	orrs	r5, r7
 8001e3e:	1b1b      	subs	r3, r3, r4
 8001e40:	4305      	orrs	r5, r0
 8001e42:	9302      	str	r3, [sp, #8]
 8001e44:	4662      	mov	r2, ip
 8001e46:	1b55      	subs	r5, r2, r5
 8001e48:	45ac      	cmp	ip, r5
 8001e4a:	4192      	sbcs	r2, r2
 8001e4c:	9b02      	ldr	r3, [sp, #8]
 8001e4e:	4252      	negs	r2, r2
 8001e50:	464f      	mov	r7, r9
 8001e52:	1a9c      	subs	r4, r3, r2
 8001e54:	e5f6      	b.n	8001a44 <__aeabi_dsub+0xc4>
 8001e56:	2d00      	cmp	r5, #0
 8001e58:	d000      	beq.n	8001e5c <__aeabi_dsub+0x4dc>
 8001e5a:	e0b7      	b.n	8001fcc <__aeabi_dsub+0x64c>
 8001e5c:	2a00      	cmp	r2, #0
 8001e5e:	d100      	bne.n	8001e62 <__aeabi_dsub+0x4e2>
 8001e60:	e0f0      	b.n	8002044 <__aeabi_dsub+0x6c4>
 8001e62:	2601      	movs	r6, #1
 8001e64:	400e      	ands	r6, r1
 8001e66:	4663      	mov	r3, ip
 8001e68:	9802      	ldr	r0, [sp, #8]
 8001e6a:	08d9      	lsrs	r1, r3, #3
 8001e6c:	0742      	lsls	r2, r0, #29
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	08c4      	lsrs	r4, r0, #3
 8001e72:	e696      	b.n	8001ba2 <__aeabi_dsub+0x222>
 8001e74:	4c85      	ldr	r4, [pc, #532]	@ (800208c <__aeabi_dsub+0x70c>)
 8001e76:	1aff      	subs	r7, r7, r3
 8001e78:	4014      	ands	r4, r2
 8001e7a:	0762      	lsls	r2, r4, #29
 8001e7c:	08e4      	lsrs	r4, r4, #3
 8001e7e:	e760      	b.n	8001d42 <__aeabi_dsub+0x3c2>
 8001e80:	4981      	ldr	r1, [pc, #516]	@ (8002088 <__aeabi_dsub+0x708>)
 8001e82:	428a      	cmp	r2, r1
 8001e84:	d100      	bne.n	8001e88 <__aeabi_dsub+0x508>
 8001e86:	e0c9      	b.n	800201c <__aeabi_dsub+0x69c>
 8001e88:	4663      	mov	r3, ip
 8001e8a:	18c1      	adds	r1, r0, r3
 8001e8c:	4281      	cmp	r1, r0
 8001e8e:	4180      	sbcs	r0, r0
 8001e90:	9b02      	ldr	r3, [sp, #8]
 8001e92:	4240      	negs	r0, r0
 8001e94:	18e3      	adds	r3, r4, r3
 8001e96:	181b      	adds	r3, r3, r0
 8001e98:	07dd      	lsls	r5, r3, #31
 8001e9a:	085c      	lsrs	r4, r3, #1
 8001e9c:	2307      	movs	r3, #7
 8001e9e:	0849      	lsrs	r1, r1, #1
 8001ea0:	430d      	orrs	r5, r1
 8001ea2:	0017      	movs	r7, r2
 8001ea4:	402b      	ands	r3, r5
 8001ea6:	e710      	b.n	8001cca <__aeabi_dsub+0x34a>
 8001ea8:	4663      	mov	r3, ip
 8001eaa:	1a1d      	subs	r5, r3, r0
 8001eac:	45ac      	cmp	ip, r5
 8001eae:	4192      	sbcs	r2, r2
 8001eb0:	2601      	movs	r6, #1
 8001eb2:	9b02      	ldr	r3, [sp, #8]
 8001eb4:	4252      	negs	r2, r2
 8001eb6:	1b1c      	subs	r4, r3, r4
 8001eb8:	4688      	mov	r8, r1
 8001eba:	1aa4      	subs	r4, r4, r2
 8001ebc:	400e      	ands	r6, r1
 8001ebe:	e5c6      	b.n	8001a4e <__aeabi_dsub+0xce>
 8001ec0:	4663      	mov	r3, ip
 8001ec2:	18c5      	adds	r5, r0, r3
 8001ec4:	9b02      	ldr	r3, [sp, #8]
 8001ec6:	4285      	cmp	r5, r0
 8001ec8:	4180      	sbcs	r0, r0
 8001eca:	469c      	mov	ip, r3
 8001ecc:	4240      	negs	r0, r0
 8001ece:	4464      	add	r4, ip
 8001ed0:	1824      	adds	r4, r4, r0
 8001ed2:	2701      	movs	r7, #1
 8001ed4:	0223      	lsls	r3, r4, #8
 8001ed6:	d400      	bmi.n	8001eda <__aeabi_dsub+0x55a>
 8001ed8:	e6f5      	b.n	8001cc6 <__aeabi_dsub+0x346>
 8001eda:	2702      	movs	r7, #2
 8001edc:	e641      	b.n	8001b62 <__aeabi_dsub+0x1e2>
 8001ede:	4663      	mov	r3, ip
 8001ee0:	1ac5      	subs	r5, r0, r3
 8001ee2:	42a8      	cmp	r0, r5
 8001ee4:	4180      	sbcs	r0, r0
 8001ee6:	9b02      	ldr	r3, [sp, #8]
 8001ee8:	4240      	negs	r0, r0
 8001eea:	1ae4      	subs	r4, r4, r3
 8001eec:	2701      	movs	r7, #1
 8001eee:	1a24      	subs	r4, r4, r0
 8001ef0:	e5a8      	b.n	8001a44 <__aeabi_dsub+0xc4>
 8001ef2:	9d02      	ldr	r5, [sp, #8]
 8001ef4:	4652      	mov	r2, sl
 8001ef6:	002b      	movs	r3, r5
 8001ef8:	3a20      	subs	r2, #32
 8001efa:	40d3      	lsrs	r3, r2
 8001efc:	0019      	movs	r1, r3
 8001efe:	4653      	mov	r3, sl
 8001f00:	2b20      	cmp	r3, #32
 8001f02:	d006      	beq.n	8001f12 <__aeabi_dsub+0x592>
 8001f04:	2240      	movs	r2, #64	@ 0x40
 8001f06:	1ad2      	subs	r2, r2, r3
 8001f08:	002b      	movs	r3, r5
 8001f0a:	4093      	lsls	r3, r2
 8001f0c:	4662      	mov	r2, ip
 8001f0e:	431a      	orrs	r2, r3
 8001f10:	4693      	mov	fp, r2
 8001f12:	465d      	mov	r5, fp
 8001f14:	1e6b      	subs	r3, r5, #1
 8001f16:	419d      	sbcs	r5, r3
 8001f18:	430d      	orrs	r5, r1
 8001f1a:	e615      	b.n	8001b48 <__aeabi_dsub+0x1c8>
 8001f1c:	0762      	lsls	r2, r4, #29
 8001f1e:	08c0      	lsrs	r0, r0, #3
 8001f20:	4302      	orrs	r2, r0
 8001f22:	08e4      	lsrs	r4, r4, #3
 8001f24:	e70d      	b.n	8001d42 <__aeabi_dsub+0x3c2>
 8001f26:	0011      	movs	r1, r2
 8001f28:	0027      	movs	r7, r4
 8001f2a:	3920      	subs	r1, #32
 8001f2c:	40cf      	lsrs	r7, r1
 8001f2e:	2a20      	cmp	r2, #32
 8001f30:	d005      	beq.n	8001f3e <__aeabi_dsub+0x5be>
 8001f32:	2140      	movs	r1, #64	@ 0x40
 8001f34:	1a8a      	subs	r2, r1, r2
 8001f36:	4094      	lsls	r4, r2
 8001f38:	0025      	movs	r5, r4
 8001f3a:	4305      	orrs	r5, r0
 8001f3c:	9503      	str	r5, [sp, #12]
 8001f3e:	9d03      	ldr	r5, [sp, #12]
 8001f40:	1e6a      	subs	r2, r5, #1
 8001f42:	4195      	sbcs	r5, r2
 8001f44:	433d      	orrs	r5, r7
 8001f46:	e77d      	b.n	8001e44 <__aeabi_dsub+0x4c4>
 8001f48:	2a00      	cmp	r2, #0
 8001f4a:	d100      	bne.n	8001f4e <__aeabi_dsub+0x5ce>
 8001f4c:	e744      	b.n	8001dd8 <__aeabi_dsub+0x458>
 8001f4e:	2601      	movs	r6, #1
 8001f50:	400e      	ands	r6, r1
 8001f52:	4663      	mov	r3, ip
 8001f54:	08d9      	lsrs	r1, r3, #3
 8001f56:	9b02      	ldr	r3, [sp, #8]
 8001f58:	075a      	lsls	r2, r3, #29
 8001f5a:	430a      	orrs	r2, r1
 8001f5c:	08dc      	lsrs	r4, r3, #3
 8001f5e:	e6f0      	b.n	8001d42 <__aeabi_dsub+0x3c2>
 8001f60:	2a00      	cmp	r2, #0
 8001f62:	d028      	beq.n	8001fb6 <__aeabi_dsub+0x636>
 8001f64:	4662      	mov	r2, ip
 8001f66:	9f02      	ldr	r7, [sp, #8]
 8001f68:	08c0      	lsrs	r0, r0, #3
 8001f6a:	433a      	orrs	r2, r7
 8001f6c:	d100      	bne.n	8001f70 <__aeabi_dsub+0x5f0>
 8001f6e:	e6dc      	b.n	8001d2a <__aeabi_dsub+0x3aa>
 8001f70:	0762      	lsls	r2, r4, #29
 8001f72:	4310      	orrs	r0, r2
 8001f74:	2280      	movs	r2, #128	@ 0x80
 8001f76:	08e4      	lsrs	r4, r4, #3
 8001f78:	0312      	lsls	r2, r2, #12
 8001f7a:	4214      	tst	r4, r2
 8001f7c:	d009      	beq.n	8001f92 <__aeabi_dsub+0x612>
 8001f7e:	08fd      	lsrs	r5, r7, #3
 8001f80:	4215      	tst	r5, r2
 8001f82:	d106      	bne.n	8001f92 <__aeabi_dsub+0x612>
 8001f84:	4663      	mov	r3, ip
 8001f86:	2601      	movs	r6, #1
 8001f88:	002c      	movs	r4, r5
 8001f8a:	08d8      	lsrs	r0, r3, #3
 8001f8c:	077b      	lsls	r3, r7, #29
 8001f8e:	4318      	orrs	r0, r3
 8001f90:	400e      	ands	r6, r1
 8001f92:	0f42      	lsrs	r2, r0, #29
 8001f94:	00c0      	lsls	r0, r0, #3
 8001f96:	08c0      	lsrs	r0, r0, #3
 8001f98:	0752      	lsls	r2, r2, #29
 8001f9a:	4302      	orrs	r2, r0
 8001f9c:	e601      	b.n	8001ba2 <__aeabi_dsub+0x222>
 8001f9e:	4663      	mov	r3, ip
 8001fa0:	1a1d      	subs	r5, r3, r0
 8001fa2:	45ac      	cmp	ip, r5
 8001fa4:	4192      	sbcs	r2, r2
 8001fa6:	9b02      	ldr	r3, [sp, #8]
 8001fa8:	4252      	negs	r2, r2
 8001faa:	1b1c      	subs	r4, r3, r4
 8001fac:	000e      	movs	r6, r1
 8001fae:	4688      	mov	r8, r1
 8001fb0:	2701      	movs	r7, #1
 8001fb2:	1aa4      	subs	r4, r4, r2
 8001fb4:	e546      	b.n	8001a44 <__aeabi_dsub+0xc4>
 8001fb6:	4663      	mov	r3, ip
 8001fb8:	08d9      	lsrs	r1, r3, #3
 8001fba:	9b02      	ldr	r3, [sp, #8]
 8001fbc:	075a      	lsls	r2, r3, #29
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	08dc      	lsrs	r4, r3, #3
 8001fc2:	e5ee      	b.n	8001ba2 <__aeabi_dsub+0x222>
 8001fc4:	4663      	mov	r3, ip
 8001fc6:	9c02      	ldr	r4, [sp, #8]
 8001fc8:	9303      	str	r3, [sp, #12]
 8001fca:	e6c7      	b.n	8001d5c <__aeabi_dsub+0x3dc>
 8001fcc:	08c0      	lsrs	r0, r0, #3
 8001fce:	2a00      	cmp	r2, #0
 8001fd0:	d100      	bne.n	8001fd4 <__aeabi_dsub+0x654>
 8001fd2:	e6aa      	b.n	8001d2a <__aeabi_dsub+0x3aa>
 8001fd4:	0762      	lsls	r2, r4, #29
 8001fd6:	4310      	orrs	r0, r2
 8001fd8:	2280      	movs	r2, #128	@ 0x80
 8001fda:	08e4      	lsrs	r4, r4, #3
 8001fdc:	0312      	lsls	r2, r2, #12
 8001fde:	4214      	tst	r4, r2
 8001fe0:	d0d7      	beq.n	8001f92 <__aeabi_dsub+0x612>
 8001fe2:	9f02      	ldr	r7, [sp, #8]
 8001fe4:	08fd      	lsrs	r5, r7, #3
 8001fe6:	4215      	tst	r5, r2
 8001fe8:	d1d3      	bne.n	8001f92 <__aeabi_dsub+0x612>
 8001fea:	4663      	mov	r3, ip
 8001fec:	2601      	movs	r6, #1
 8001fee:	08d8      	lsrs	r0, r3, #3
 8001ff0:	077b      	lsls	r3, r7, #29
 8001ff2:	002c      	movs	r4, r5
 8001ff4:	4318      	orrs	r0, r3
 8001ff6:	400e      	ands	r6, r1
 8001ff8:	e7cb      	b.n	8001f92 <__aeabi_dsub+0x612>
 8001ffa:	000a      	movs	r2, r1
 8001ffc:	0027      	movs	r7, r4
 8001ffe:	3a20      	subs	r2, #32
 8002000:	40d7      	lsrs	r7, r2
 8002002:	2920      	cmp	r1, #32
 8002004:	d005      	beq.n	8002012 <__aeabi_dsub+0x692>
 8002006:	2240      	movs	r2, #64	@ 0x40
 8002008:	1a52      	subs	r2, r2, r1
 800200a:	4094      	lsls	r4, r2
 800200c:	0025      	movs	r5, r4
 800200e:	4305      	orrs	r5, r0
 8002010:	9503      	str	r5, [sp, #12]
 8002012:	9d03      	ldr	r5, [sp, #12]
 8002014:	1e6a      	subs	r2, r5, #1
 8002016:	4195      	sbcs	r5, r2
 8002018:	432f      	orrs	r7, r5
 800201a:	e610      	b.n	8001c3e <__aeabi_dsub+0x2be>
 800201c:	0014      	movs	r4, r2
 800201e:	2500      	movs	r5, #0
 8002020:	2200      	movs	r2, #0
 8002022:	e556      	b.n	8001ad2 <__aeabi_dsub+0x152>
 8002024:	9b02      	ldr	r3, [sp, #8]
 8002026:	4460      	add	r0, ip
 8002028:	4699      	mov	r9, r3
 800202a:	4560      	cmp	r0, ip
 800202c:	4192      	sbcs	r2, r2
 800202e:	444c      	add	r4, r9
 8002030:	4252      	negs	r2, r2
 8002032:	0005      	movs	r5, r0
 8002034:	18a4      	adds	r4, r4, r2
 8002036:	e74c      	b.n	8001ed2 <__aeabi_dsub+0x552>
 8002038:	001a      	movs	r2, r3
 800203a:	001c      	movs	r4, r3
 800203c:	432a      	orrs	r2, r5
 800203e:	d000      	beq.n	8002042 <__aeabi_dsub+0x6c2>
 8002040:	e6b3      	b.n	8001daa <__aeabi_dsub+0x42a>
 8002042:	e6c9      	b.n	8001dd8 <__aeabi_dsub+0x458>
 8002044:	2480      	movs	r4, #128	@ 0x80
 8002046:	2600      	movs	r6, #0
 8002048:	0324      	lsls	r4, r4, #12
 800204a:	e5ae      	b.n	8001baa <__aeabi_dsub+0x22a>
 800204c:	2120      	movs	r1, #32
 800204e:	2500      	movs	r5, #0
 8002050:	1a09      	subs	r1, r1, r0
 8002052:	e517      	b.n	8001a84 <__aeabi_dsub+0x104>
 8002054:	2200      	movs	r2, #0
 8002056:	2500      	movs	r5, #0
 8002058:	4c0b      	ldr	r4, [pc, #44]	@ (8002088 <__aeabi_dsub+0x708>)
 800205a:	e53a      	b.n	8001ad2 <__aeabi_dsub+0x152>
 800205c:	2d00      	cmp	r5, #0
 800205e:	d100      	bne.n	8002062 <__aeabi_dsub+0x6e2>
 8002060:	e5f6      	b.n	8001c50 <__aeabi_dsub+0x2d0>
 8002062:	464b      	mov	r3, r9
 8002064:	1bda      	subs	r2, r3, r7
 8002066:	4692      	mov	sl, r2
 8002068:	2f00      	cmp	r7, #0
 800206a:	d100      	bne.n	800206e <__aeabi_dsub+0x6ee>
 800206c:	e66f      	b.n	8001d4e <__aeabi_dsub+0x3ce>
 800206e:	2a38      	cmp	r2, #56	@ 0x38
 8002070:	dc05      	bgt.n	800207e <__aeabi_dsub+0x6fe>
 8002072:	2680      	movs	r6, #128	@ 0x80
 8002074:	0436      	lsls	r6, r6, #16
 8002076:	4334      	orrs	r4, r6
 8002078:	4688      	mov	r8, r1
 800207a:	000e      	movs	r6, r1
 800207c:	e6d1      	b.n	8001e22 <__aeabi_dsub+0x4a2>
 800207e:	4688      	mov	r8, r1
 8002080:	000e      	movs	r6, r1
 8002082:	2501      	movs	r5, #1
 8002084:	e6de      	b.n	8001e44 <__aeabi_dsub+0x4c4>
 8002086:	46c0      	nop			@ (mov r8, r8)
 8002088:	000007ff 	.word	0x000007ff
 800208c:	ff7fffff 	.word	0xff7fffff
 8002090:	000007fe 	.word	0x000007fe
 8002094:	2d00      	cmp	r5, #0
 8002096:	d100      	bne.n	800209a <__aeabi_dsub+0x71a>
 8002098:	e668      	b.n	8001d6c <__aeabi_dsub+0x3ec>
 800209a:	464b      	mov	r3, r9
 800209c:	1bd9      	subs	r1, r3, r7
 800209e:	2f00      	cmp	r7, #0
 80020a0:	d101      	bne.n	80020a6 <__aeabi_dsub+0x726>
 80020a2:	468a      	mov	sl, r1
 80020a4:	e5a7      	b.n	8001bf6 <__aeabi_dsub+0x276>
 80020a6:	2701      	movs	r7, #1
 80020a8:	2938      	cmp	r1, #56	@ 0x38
 80020aa:	dd00      	ble.n	80020ae <__aeabi_dsub+0x72e>
 80020ac:	e5c7      	b.n	8001c3e <__aeabi_dsub+0x2be>
 80020ae:	2280      	movs	r2, #128	@ 0x80
 80020b0:	0412      	lsls	r2, r2, #16
 80020b2:	4314      	orrs	r4, r2
 80020b4:	e5af      	b.n	8001c16 <__aeabi_dsub+0x296>
 80020b6:	46c0      	nop			@ (mov r8, r8)

080020b8 <__aeabi_dcmpun>:
 80020b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ba:	46c6      	mov	lr, r8
 80020bc:	031e      	lsls	r6, r3, #12
 80020be:	0b36      	lsrs	r6, r6, #12
 80020c0:	46b0      	mov	r8, r6
 80020c2:	4e0d      	ldr	r6, [pc, #52]	@ (80020f8 <__aeabi_dcmpun+0x40>)
 80020c4:	030c      	lsls	r4, r1, #12
 80020c6:	004d      	lsls	r5, r1, #1
 80020c8:	005f      	lsls	r7, r3, #1
 80020ca:	b500      	push	{lr}
 80020cc:	0b24      	lsrs	r4, r4, #12
 80020ce:	0d6d      	lsrs	r5, r5, #21
 80020d0:	0d7f      	lsrs	r7, r7, #21
 80020d2:	42b5      	cmp	r5, r6
 80020d4:	d00b      	beq.n	80020ee <__aeabi_dcmpun+0x36>
 80020d6:	4908      	ldr	r1, [pc, #32]	@ (80020f8 <__aeabi_dcmpun+0x40>)
 80020d8:	2000      	movs	r0, #0
 80020da:	428f      	cmp	r7, r1
 80020dc:	d104      	bne.n	80020e8 <__aeabi_dcmpun+0x30>
 80020de:	4646      	mov	r6, r8
 80020e0:	4316      	orrs	r6, r2
 80020e2:	0030      	movs	r0, r6
 80020e4:	1e43      	subs	r3, r0, #1
 80020e6:	4198      	sbcs	r0, r3
 80020e8:	bc80      	pop	{r7}
 80020ea:	46b8      	mov	r8, r7
 80020ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020ee:	4304      	orrs	r4, r0
 80020f0:	2001      	movs	r0, #1
 80020f2:	2c00      	cmp	r4, #0
 80020f4:	d1f8      	bne.n	80020e8 <__aeabi_dcmpun+0x30>
 80020f6:	e7ee      	b.n	80020d6 <__aeabi_dcmpun+0x1e>
 80020f8:	000007ff 	.word	0x000007ff

080020fc <__aeabi_d2iz>:
 80020fc:	000b      	movs	r3, r1
 80020fe:	0002      	movs	r2, r0
 8002100:	b570      	push	{r4, r5, r6, lr}
 8002102:	4d16      	ldr	r5, [pc, #88]	@ (800215c <__aeabi_d2iz+0x60>)
 8002104:	030c      	lsls	r4, r1, #12
 8002106:	b082      	sub	sp, #8
 8002108:	0049      	lsls	r1, r1, #1
 800210a:	2000      	movs	r0, #0
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	0b24      	lsrs	r4, r4, #12
 8002112:	0d49      	lsrs	r1, r1, #21
 8002114:	0fde      	lsrs	r6, r3, #31
 8002116:	42a9      	cmp	r1, r5
 8002118:	dd04      	ble.n	8002124 <__aeabi_d2iz+0x28>
 800211a:	4811      	ldr	r0, [pc, #68]	@ (8002160 <__aeabi_d2iz+0x64>)
 800211c:	4281      	cmp	r1, r0
 800211e:	dd03      	ble.n	8002128 <__aeabi_d2iz+0x2c>
 8002120:	4b10      	ldr	r3, [pc, #64]	@ (8002164 <__aeabi_d2iz+0x68>)
 8002122:	18f0      	adds	r0, r6, r3
 8002124:	b002      	add	sp, #8
 8002126:	bd70      	pop	{r4, r5, r6, pc}
 8002128:	2080      	movs	r0, #128	@ 0x80
 800212a:	0340      	lsls	r0, r0, #13
 800212c:	4320      	orrs	r0, r4
 800212e:	4c0e      	ldr	r4, [pc, #56]	@ (8002168 <__aeabi_d2iz+0x6c>)
 8002130:	1a64      	subs	r4, r4, r1
 8002132:	2c1f      	cmp	r4, #31
 8002134:	dd08      	ble.n	8002148 <__aeabi_d2iz+0x4c>
 8002136:	4b0d      	ldr	r3, [pc, #52]	@ (800216c <__aeabi_d2iz+0x70>)
 8002138:	1a5b      	subs	r3, r3, r1
 800213a:	40d8      	lsrs	r0, r3
 800213c:	0003      	movs	r3, r0
 800213e:	4258      	negs	r0, r3
 8002140:	2e00      	cmp	r6, #0
 8002142:	d1ef      	bne.n	8002124 <__aeabi_d2iz+0x28>
 8002144:	0018      	movs	r0, r3
 8002146:	e7ed      	b.n	8002124 <__aeabi_d2iz+0x28>
 8002148:	4b09      	ldr	r3, [pc, #36]	@ (8002170 <__aeabi_d2iz+0x74>)
 800214a:	9a00      	ldr	r2, [sp, #0]
 800214c:	469c      	mov	ip, r3
 800214e:	0003      	movs	r3, r0
 8002150:	4461      	add	r1, ip
 8002152:	408b      	lsls	r3, r1
 8002154:	40e2      	lsrs	r2, r4
 8002156:	4313      	orrs	r3, r2
 8002158:	e7f1      	b.n	800213e <__aeabi_d2iz+0x42>
 800215a:	46c0      	nop			@ (mov r8, r8)
 800215c:	000003fe 	.word	0x000003fe
 8002160:	0000041d 	.word	0x0000041d
 8002164:	7fffffff 	.word	0x7fffffff
 8002168:	00000433 	.word	0x00000433
 800216c:	00000413 	.word	0x00000413
 8002170:	fffffbed 	.word	0xfffffbed

08002174 <__aeabi_i2d>:
 8002174:	b570      	push	{r4, r5, r6, lr}
 8002176:	2800      	cmp	r0, #0
 8002178:	d016      	beq.n	80021a8 <__aeabi_i2d+0x34>
 800217a:	17c3      	asrs	r3, r0, #31
 800217c:	18c5      	adds	r5, r0, r3
 800217e:	405d      	eors	r5, r3
 8002180:	0fc4      	lsrs	r4, r0, #31
 8002182:	0028      	movs	r0, r5
 8002184:	f000 f848 	bl	8002218 <__clzsi2>
 8002188:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <__aeabi_i2d+0x58>)
 800218a:	1a1b      	subs	r3, r3, r0
 800218c:	055b      	lsls	r3, r3, #21
 800218e:	0d5b      	lsrs	r3, r3, #21
 8002190:	280a      	cmp	r0, #10
 8002192:	dc14      	bgt.n	80021be <__aeabi_i2d+0x4a>
 8002194:	0002      	movs	r2, r0
 8002196:	002e      	movs	r6, r5
 8002198:	3215      	adds	r2, #21
 800219a:	4096      	lsls	r6, r2
 800219c:	220b      	movs	r2, #11
 800219e:	1a12      	subs	r2, r2, r0
 80021a0:	40d5      	lsrs	r5, r2
 80021a2:	032d      	lsls	r5, r5, #12
 80021a4:	0b2d      	lsrs	r5, r5, #12
 80021a6:	e003      	b.n	80021b0 <__aeabi_i2d+0x3c>
 80021a8:	2400      	movs	r4, #0
 80021aa:	2300      	movs	r3, #0
 80021ac:	2500      	movs	r5, #0
 80021ae:	2600      	movs	r6, #0
 80021b0:	051b      	lsls	r3, r3, #20
 80021b2:	432b      	orrs	r3, r5
 80021b4:	07e4      	lsls	r4, r4, #31
 80021b6:	4323      	orrs	r3, r4
 80021b8:	0030      	movs	r0, r6
 80021ba:	0019      	movs	r1, r3
 80021bc:	bd70      	pop	{r4, r5, r6, pc}
 80021be:	380b      	subs	r0, #11
 80021c0:	4085      	lsls	r5, r0
 80021c2:	032d      	lsls	r5, r5, #12
 80021c4:	2600      	movs	r6, #0
 80021c6:	0b2d      	lsrs	r5, r5, #12
 80021c8:	e7f2      	b.n	80021b0 <__aeabi_i2d+0x3c>
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	0000041e 	.word	0x0000041e

080021d0 <__aeabi_ui2d>:
 80021d0:	b510      	push	{r4, lr}
 80021d2:	1e04      	subs	r4, r0, #0
 80021d4:	d010      	beq.n	80021f8 <__aeabi_ui2d+0x28>
 80021d6:	f000 f81f 	bl	8002218 <__clzsi2>
 80021da:	4b0e      	ldr	r3, [pc, #56]	@ (8002214 <__aeabi_ui2d+0x44>)
 80021dc:	1a1b      	subs	r3, r3, r0
 80021de:	055b      	lsls	r3, r3, #21
 80021e0:	0d5b      	lsrs	r3, r3, #21
 80021e2:	280a      	cmp	r0, #10
 80021e4:	dc0f      	bgt.n	8002206 <__aeabi_ui2d+0x36>
 80021e6:	220b      	movs	r2, #11
 80021e8:	0021      	movs	r1, r4
 80021ea:	1a12      	subs	r2, r2, r0
 80021ec:	40d1      	lsrs	r1, r2
 80021ee:	3015      	adds	r0, #21
 80021f0:	030a      	lsls	r2, r1, #12
 80021f2:	4084      	lsls	r4, r0
 80021f4:	0b12      	lsrs	r2, r2, #12
 80021f6:	e001      	b.n	80021fc <__aeabi_ui2d+0x2c>
 80021f8:	2300      	movs	r3, #0
 80021fa:	2200      	movs	r2, #0
 80021fc:	051b      	lsls	r3, r3, #20
 80021fe:	4313      	orrs	r3, r2
 8002200:	0020      	movs	r0, r4
 8002202:	0019      	movs	r1, r3
 8002204:	bd10      	pop	{r4, pc}
 8002206:	0022      	movs	r2, r4
 8002208:	380b      	subs	r0, #11
 800220a:	4082      	lsls	r2, r0
 800220c:	0312      	lsls	r2, r2, #12
 800220e:	2400      	movs	r4, #0
 8002210:	0b12      	lsrs	r2, r2, #12
 8002212:	e7f3      	b.n	80021fc <__aeabi_ui2d+0x2c>
 8002214:	0000041e 	.word	0x0000041e

08002218 <__clzsi2>:
 8002218:	211c      	movs	r1, #28
 800221a:	2301      	movs	r3, #1
 800221c:	041b      	lsls	r3, r3, #16
 800221e:	4298      	cmp	r0, r3
 8002220:	d301      	bcc.n	8002226 <__clzsi2+0xe>
 8002222:	0c00      	lsrs	r0, r0, #16
 8002224:	3910      	subs	r1, #16
 8002226:	0a1b      	lsrs	r3, r3, #8
 8002228:	4298      	cmp	r0, r3
 800222a:	d301      	bcc.n	8002230 <__clzsi2+0x18>
 800222c:	0a00      	lsrs	r0, r0, #8
 800222e:	3908      	subs	r1, #8
 8002230:	091b      	lsrs	r3, r3, #4
 8002232:	4298      	cmp	r0, r3
 8002234:	d301      	bcc.n	800223a <__clzsi2+0x22>
 8002236:	0900      	lsrs	r0, r0, #4
 8002238:	3904      	subs	r1, #4
 800223a:	a202      	add	r2, pc, #8	@ (adr r2, 8002244 <__clzsi2+0x2c>)
 800223c:	5c10      	ldrb	r0, [r2, r0]
 800223e:	1840      	adds	r0, r0, r1
 8002240:	4770      	bx	lr
 8002242:	46c0      	nop			@ (mov r8, r8)
 8002244:	02020304 	.word	0x02020304
 8002248:	01010101 	.word	0x01010101
	...

08002254 <termistor>:
#include "string.h"
#include "math.h"
#include "ssd1306_tests.h"

double termistor(uint32_t analogValue)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	double temperature;
	uint32_t adcval = 4096-analogValue;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2280      	movs	r2, #128	@ 0x80
 8002260:	0152      	lsls	r2, r2, #5
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	617b      	str	r3, [r7, #20]
	temperature = log((adcval*10000)/(4095-adcval));
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4a2b      	ldr	r2, [pc, #172]	@ (8002318 <termistor+0xc4>)
 800226a:	435a      	muls	r2, r3
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	492b      	ldr	r1, [pc, #172]	@ (800231c <termistor+0xc8>)
 8002270:	1acb      	subs	r3, r1, r3
 8002272:	0019      	movs	r1, r3
 8002274:	0010      	movs	r0, r2
 8002276:	f7fd ff5f 	bl	8000138 <__udivsi3>
 800227a:	0003      	movs	r3, r0
 800227c:	0018      	movs	r0, r3
 800227e:	f7ff ffa7 	bl	80021d0 <__aeabi_ui2d>
 8002282:	0002      	movs	r2, r0
 8002284:	000b      	movs	r3, r1
 8002286:	0010      	movs	r0, r2
 8002288:	0019      	movs	r1, r3
 800228a:	f006 faf5 	bl	8008878 <log>
 800228e:	0002      	movs	r2, r0
 8002290:	000b      	movs	r3, r1
 8002292:	60ba      	str	r2, [r7, #8]
 8002294:	60fb      	str	r3, [r7, #12]
	temperature = 1 / (0.001129148 + (0.000234125 + (0.0000000876741 * temperature * temperature)) * temperature);
 8002296:	4a22      	ldr	r2, [pc, #136]	@ (8002320 <termistor+0xcc>)
 8002298:	4b22      	ldr	r3, [pc, #136]	@ (8002324 <termistor+0xd0>)
 800229a:	68b8      	ldr	r0, [r7, #8]
 800229c:	68f9      	ldr	r1, [r7, #12]
 800229e:	f7ff f8a7 	bl	80013f0 <__aeabi_dmul>
 80022a2:	0002      	movs	r2, r0
 80022a4:	000b      	movs	r3, r1
 80022a6:	0010      	movs	r0, r2
 80022a8:	0019      	movs	r1, r3
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f7ff f89f 	bl	80013f0 <__aeabi_dmul>
 80022b2:	0002      	movs	r2, r0
 80022b4:	000b      	movs	r3, r1
 80022b6:	0010      	movs	r0, r2
 80022b8:	0019      	movs	r1, r3
 80022ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002328 <termistor+0xd4>)
 80022bc:	4b1b      	ldr	r3, [pc, #108]	@ (800232c <termistor+0xd8>)
 80022be:	f7fe f8ef 	bl	80004a0 <__aeabi_dadd>
 80022c2:	0002      	movs	r2, r0
 80022c4:	000b      	movs	r3, r1
 80022c6:	0010      	movs	r0, r2
 80022c8:	0019      	movs	r1, r3
 80022ca:	68ba      	ldr	r2, [r7, #8]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f7ff f88f 	bl	80013f0 <__aeabi_dmul>
 80022d2:	0002      	movs	r2, r0
 80022d4:	000b      	movs	r3, r1
 80022d6:	0010      	movs	r0, r2
 80022d8:	0019      	movs	r1, r3
 80022da:	4a15      	ldr	r2, [pc, #84]	@ (8002330 <termistor+0xdc>)
 80022dc:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <termistor+0xe0>)
 80022de:	f7fe f8df 	bl	80004a0 <__aeabi_dadd>
 80022e2:	0002      	movs	r2, r0
 80022e4:	000b      	movs	r3, r1
 80022e6:	2000      	movs	r0, #0
 80022e8:	4913      	ldr	r1, [pc, #76]	@ (8002338 <termistor+0xe4>)
 80022ea:	f7fe fc3d 	bl	8000b68 <__aeabi_ddiv>
 80022ee:	0002      	movs	r2, r0
 80022f0:	000b      	movs	r3, r1
 80022f2:	60ba      	str	r2, [r7, #8]
 80022f4:	60fb      	str	r3, [r7, #12]
	temperature = temperature - 273.15;
 80022f6:	4a11      	ldr	r2, [pc, #68]	@ (800233c <termistor+0xe8>)
 80022f8:	4b11      	ldr	r3, [pc, #68]	@ (8002340 <termistor+0xec>)
 80022fa:	68b8      	ldr	r0, [r7, #8]
 80022fc:	68f9      	ldr	r1, [r7, #12]
 80022fe:	f7ff fb3f 	bl	8001980 <__aeabi_dsub>
 8002302:	0002      	movs	r2, r0
 8002304:	000b      	movs	r3, r1
 8002306:	60ba      	str	r2, [r7, #8]
 8002308:	60fb      	str	r3, [r7, #12]
	return temperature;
 800230a:	68ba      	ldr	r2, [r7, #8]
 800230c:	68fb      	ldr	r3, [r7, #12]

}
 800230e:	0010      	movs	r0, r2
 8002310:	0019      	movs	r1, r3
 8002312:	46bd      	mov	sp, r7
 8002314:	b006      	add	sp, #24
 8002316:	bd80      	pop	{r7, pc}
 8002318:	00002710 	.word	0x00002710
 800231c:	00000fff 	.word	0x00000fff
 8002320:	14170d19 	.word	0x14170d19
 8002324:	3e7788eb 	.word	0x3e7788eb
 8002328:	6fb4c3c2 	.word	0x6fb4c3c2
 800232c:	3f2eafee 	.word	0x3f2eafee
 8002330:	6edeb890 	.word	0x6edeb890
 8002334:	3f527ffd 	.word	0x3f527ffd
 8002338:	3ff00000 	.word	0x3ff00000
 800233c:	66666666 	.word	0x66666666
 8002340:	40711266 	.word	0x40711266

08002344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	@ 0x30
 8002348:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800234a:	f000 fc3f 	bl	8002bcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800234e:	f000 f883 	bl	8002458 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002352:	f000 f9af 	bl	80026b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002356:	f000 f92f 	bl	80025b8 <MX_I2C1_Init>
  MX_SPI2_Init();
 800235a:	f000 f96d 	bl	8002638 <MX_SPI2_Init>
  MX_ADC1_Init();
 800235e:	f000 f8c3 	bl	80024e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  volatile uint32_t adcValues[10];
  HAL_ADC_Start(&hadc1);
 8002362:	4b33      	ldr	r3, [pc, #204]	@ (8002430 <main+0xec>)
 8002364:	0018      	movs	r0, r3
 8002366:	f000 ffb9 	bl	80032dc <HAL_ADC_Start>

ssd1306_Init();
 800236a:	f003 f931 	bl	80055d0 <ssd1306_Init>
ssd1306_Fill(Black);
 800236e:	2000      	movs	r0, #0
 8002370:	f003 f99a 	bl	80056a8 <ssd1306_Fill>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_ADC_PollForConversion(&hadc1, 50);
 8002374:	4b2e      	ldr	r3, [pc, #184]	@ (8002430 <main+0xec>)
 8002376:	2132      	movs	r1, #50	@ 0x32
 8002378:	0018      	movs	r0, r3
 800237a:	f000 fffd 	bl	8003378 <HAL_ADC_PollForConversion>
	  adcValues[2] = HAL_ADC_GetValue(&hadc1);
 800237e:	4b2c      	ldr	r3, [pc, #176]	@ (8002430 <main+0xec>)
 8002380:	0018      	movs	r0, r3
 8002382:	f001 f88d 	bl	80034a0 <HAL_ADC_GetValue>
 8002386:	0002      	movs	r2, r0
 8002388:	003b      	movs	r3, r7
 800238a:	609a      	str	r2, [r3, #8]
	  temp1 = (termistor(adcValues[2]) - 10);
 800238c:	003b      	movs	r3, r7
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	0018      	movs	r0, r3
 8002392:	f7ff ff5f 	bl	8002254 <termistor>
 8002396:	2200      	movs	r2, #0
 8002398:	4b26      	ldr	r3, [pc, #152]	@ (8002434 <main+0xf0>)
 800239a:	f7ff faf1 	bl	8001980 <__aeabi_dsub>
 800239e:	0002      	movs	r2, r0
 80023a0:	000b      	movs	r3, r1
 80023a2:	4925      	ldr	r1, [pc, #148]	@ (8002438 <main+0xf4>)
 80023a4:	600a      	str	r2, [r1, #0]
 80023a6:	604b      	str	r3, [r1, #4]
	  snprintf(buffer, 10, "%f", temp1);
 80023a8:	4b23      	ldr	r3, [pc, #140]	@ (8002438 <main+0xf4>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	4923      	ldr	r1, [pc, #140]	@ (800243c <main+0xf8>)
 80023b0:	4823      	ldr	r0, [pc, #140]	@ (8002440 <main+0xfc>)
 80023b2:	9200      	str	r2, [sp, #0]
 80023b4:	9301      	str	r3, [sp, #4]
 80023b6:	000a      	movs	r2, r1
 80023b8:	210a      	movs	r1, #10
 80023ba:	f004 f869 	bl	8006490 <sniprintf>
		ssd1306_SetCursor(15, 2);
 80023be:	2102      	movs	r1, #2
 80023c0:	200f      	movs	r0, #15
 80023c2:	f003 fae7 	bl	8005994 <ssd1306_SetCursor>
		ssd1306_WriteString("SICAKLIK", Font_16x26, White);
 80023c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002444 <main+0x100>)
 80023c8:	481f      	ldr	r0, [pc, #124]	@ (8002448 <main+0x104>)
 80023ca:	2301      	movs	r3, #1
 80023cc:	6811      	ldr	r1, [r2, #0]
 80023ce:	6852      	ldr	r2, [r2, #4]
 80023d0:	f003 fab6 	bl	8005940 <ssd1306_WriteString>
		ssd1306_SetCursor(14, 27);
 80023d4:	211b      	movs	r1, #27
 80023d6:	200e      	movs	r0, #14
 80023d8:	f003 fadc 	bl	8005994 <ssd1306_SetCursor>
		ssd1306_WriteString(buffer, Font_11x18, White);
 80023dc:	4a1b      	ldr	r2, [pc, #108]	@ (800244c <main+0x108>)
 80023de:	4818      	ldr	r0, [pc, #96]	@ (8002440 <main+0xfc>)
 80023e0:	2301      	movs	r3, #1
 80023e2:	6811      	ldr	r1, [r2, #0]
 80023e4:	6852      	ldr	r2, [r2, #4]
 80023e6:	f003 faab 	bl	8005940 <ssd1306_WriteString>
		ssd1306_SetCursor(45, 46);
 80023ea:	212e      	movs	r1, #46	@ 0x2e
 80023ec:	202d      	movs	r0, #45	@ 0x2d
 80023ee:	f003 fad1 	bl	8005994 <ssd1306_SetCursor>
		ssd1306_UpdateScreen();
 80023f2:	f003 f97d 	bl	80056f0 <ssd1306_UpdateScreen>


if(temp1 > 23)
 80023f6:	4b10      	ldr	r3, [pc, #64]	@ (8002438 <main+0xf4>)
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	6859      	ldr	r1, [r3, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <main+0x10c>)
 8002400:	f7fe f83a 	bl	8000478 <__aeabi_dcmpgt>
 8002404:	1e03      	subs	r3, r0, #0
 8002406:	d006      	beq.n	8002416 <main+0xd2>
{
HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, 1);
 8002408:	4b12      	ldr	r3, [pc, #72]	@ (8002454 <main+0x110>)
 800240a:	2201      	movs	r2, #1
 800240c:	2102      	movs	r1, #2
 800240e:	0018      	movs	r0, r3
 8002410:	f001 fcc8 	bl	8003da4 <HAL_GPIO_WritePin>
 8002414:	e005      	b.n	8002422 <main+0xde>
}
else
{
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, 0);
 8002416:	4b0f      	ldr	r3, [pc, #60]	@ (8002454 <main+0x110>)
 8002418:	2200      	movs	r2, #0
 800241a:	2102      	movs	r1, #2
 800241c:	0018      	movs	r0, r3
 800241e:	f001 fcc1 	bl	8003da4 <HAL_GPIO_WritePin>
}
HAL_Delay(1000);
 8002422:	23fa      	movs	r3, #250	@ 0xfa
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	0018      	movs	r0, r3
 8002428:	f000 fc56 	bl	8002cd8 <HAL_Delay>
	  HAL_ADC_PollForConversion(&hadc1, 50);
 800242c:	e7a2      	b.n	8002374 <main+0x30>
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	20000210 	.word	0x20000210
 8002434:	40240000 	.word	0x40240000
 8002438:	20000208 	.word	0x20000208
 800243c:	08008c70 	.word	0x08008c70
 8002440:	2000032c 	.word	0x2000032c
 8002444:	20000014 	.word	0x20000014
 8002448:	08008c74 	.word	0x08008c74
 800244c:	2000000c 	.word	0x2000000c
 8002450:	40370000 	.word	0x40370000
 8002454:	50000c00 	.word	0x50000c00

08002458 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002458:	b590      	push	{r4, r7, lr}
 800245a:	b093      	sub	sp, #76	@ 0x4c
 800245c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800245e:	2414      	movs	r4, #20
 8002460:	193b      	adds	r3, r7, r4
 8002462:	0018      	movs	r0, r3
 8002464:	2334      	movs	r3, #52	@ 0x34
 8002466:	001a      	movs	r2, r3
 8002468:	2100      	movs	r1, #0
 800246a:	f004 f8a4 	bl	80065b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800246e:	1d3b      	adds	r3, r7, #4
 8002470:	0018      	movs	r0, r3
 8002472:	2310      	movs	r3, #16
 8002474:	001a      	movs	r2, r3
 8002476:	2100      	movs	r1, #0
 8002478:	f004 f89d 	bl	80065b6 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800247c:	2380      	movs	r3, #128	@ 0x80
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	0018      	movs	r0, r3
 8002482:	f002 f9b3 	bl	80047ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002486:	193b      	adds	r3, r7, r4
 8002488:	2202      	movs	r2, #2
 800248a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800248c:	193b      	adds	r3, r7, r4
 800248e:	2280      	movs	r2, #128	@ 0x80
 8002490:	0052      	lsls	r2, r2, #1
 8002492:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002494:	193b      	adds	r3, r7, r4
 8002496:	2200      	movs	r2, #0
 8002498:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800249a:	193b      	adds	r3, r7, r4
 800249c:	2240      	movs	r2, #64	@ 0x40
 800249e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	2200      	movs	r2, #0
 80024a4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024a6:	193b      	adds	r3, r7, r4
 80024a8:	0018      	movs	r0, r3
 80024aa:	f002 f9df 	bl	800486c <HAL_RCC_OscConfig>
 80024ae:	1e03      	subs	r3, r0, #0
 80024b0:	d001      	beq.n	80024b6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80024b2:	f000 f967 	bl	8002784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024b6:	1d3b      	adds	r3, r7, #4
 80024b8:	2207      	movs	r2, #7
 80024ba:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	2200      	movs	r2, #0
 80024c0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024c2:	1d3b      	adds	r3, r7, #4
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024c8:	1d3b      	adds	r3, r7, #4
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80024ce:	1d3b      	adds	r3, r7, #4
 80024d0:	2100      	movs	r1, #0
 80024d2:	0018      	movs	r0, r3
 80024d4:	f002 fcda 	bl	8004e8c <HAL_RCC_ClockConfig>
 80024d8:	1e03      	subs	r3, r0, #0
 80024da:	d001      	beq.n	80024e0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80024dc:	f000 f952 	bl	8002784 <Error_Handler>
  }
}
 80024e0:	46c0      	nop			@ (mov r8, r8)
 80024e2:	46bd      	mov	sp, r7
 80024e4:	b013      	add	sp, #76	@ 0x4c
 80024e6:	bd90      	pop	{r4, r7, pc}

080024e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80024ee:	1d3b      	adds	r3, r7, #4
 80024f0:	0018      	movs	r0, r3
 80024f2:	230c      	movs	r3, #12
 80024f4:	001a      	movs	r2, r3
 80024f6:	2100      	movs	r1, #0
 80024f8:	f004 f85d 	bl	80065b6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80024fc:	4b2b      	ldr	r3, [pc, #172]	@ (80025ac <MX_ADC1_Init+0xc4>)
 80024fe:	4a2c      	ldr	r2, [pc, #176]	@ (80025b0 <MX_ADC1_Init+0xc8>)
 8002500:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002502:	4b2a      	ldr	r3, [pc, #168]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002504:	2280      	movs	r2, #128	@ 0x80
 8002506:	05d2      	lsls	r2, r2, #23
 8002508:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800250a:	4b28      	ldr	r3, [pc, #160]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800250c:	2200      	movs	r2, #0
 800250e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002510:	4b26      	ldr	r3, [pc, #152]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002512:	2200      	movs	r2, #0
 8002514:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002516:	4b25      	ldr	r3, [pc, #148]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002518:	2200      	movs	r2, #0
 800251a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800251c:	4b23      	ldr	r3, [pc, #140]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800251e:	2204      	movs	r2, #4
 8002520:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002522:	4b22      	ldr	r3, [pc, #136]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002524:	2200      	movs	r2, #0
 8002526:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8002528:	4b20      	ldr	r3, [pc, #128]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800252a:	2200      	movs	r2, #0
 800252c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800252e:	4b1f      	ldr	r3, [pc, #124]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002530:	2201      	movs	r2, #1
 8002532:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002534:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002536:	2201      	movs	r2, #1
 8002538:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800253a:	4b1c      	ldr	r3, [pc, #112]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800253c:	2200      	movs	r2, #0
 800253e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002540:	4b1a      	ldr	r3, [pc, #104]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002542:	2200      	movs	r2, #0
 8002544:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002546:	4b19      	ldr	r3, [pc, #100]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002548:	222c      	movs	r2, #44	@ 0x2c
 800254a:	2100      	movs	r1, #0
 800254c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800254e:	4b17      	ldr	r3, [pc, #92]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8002554:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002556:	2200      	movs	r2, #0
 8002558:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800255a:	4b14      	ldr	r3, [pc, #80]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800255c:	2200      	movs	r2, #0
 800255e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002560:	4b12      	ldr	r3, [pc, #72]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002562:	223c      	movs	r2, #60	@ 0x3c
 8002564:	2100      	movs	r1, #0
 8002566:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002568:	4b10      	ldr	r3, [pc, #64]	@ (80025ac <MX_ADC1_Init+0xc4>)
 800256a:	2200      	movs	r2, #0
 800256c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800256e:	4b0f      	ldr	r3, [pc, #60]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002570:	0018      	movs	r0, r3
 8002572:	f000 fd0b 	bl	8002f8c <HAL_ADC_Init>
 8002576:	1e03      	subs	r3, r0, #0
 8002578:	d001      	beq.n	800257e <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 800257a:	f000 f903 	bl	8002784 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800257e:	1d3b      	adds	r3, r7, #4
 8002580:	4a0c      	ldr	r2, [pc, #48]	@ (80025b4 <MX_ADC1_Init+0xcc>)
 8002582:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002584:	1d3b      	adds	r3, r7, #4
 8002586:	2200      	movs	r2, #0
 8002588:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800258a:	1d3b      	adds	r3, r7, #4
 800258c:	2200      	movs	r2, #0
 800258e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002590:	1d3a      	adds	r2, r7, #4
 8002592:	4b06      	ldr	r3, [pc, #24]	@ (80025ac <MX_ADC1_Init+0xc4>)
 8002594:	0011      	movs	r1, r2
 8002596:	0018      	movs	r0, r3
 8002598:	f000 ff8e 	bl	80034b8 <HAL_ADC_ConfigChannel>
 800259c:	1e03      	subs	r3, r0, #0
 800259e:	d001      	beq.n	80025a4 <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 80025a0:	f000 f8f0 	bl	8002784 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025a4:	46c0      	nop			@ (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b004      	add	sp, #16
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20000210 	.word	0x20000210
 80025b0:	40012400 	.word	0x40012400
 80025b4:	10000010 	.word	0x10000010

080025b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80025bc:	4b1b      	ldr	r3, [pc, #108]	@ (800262c <MX_I2C1_Init+0x74>)
 80025be:	4a1c      	ldr	r2, [pc, #112]	@ (8002630 <MX_I2C1_Init+0x78>)
 80025c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80025c2:	4b1a      	ldr	r3, [pc, #104]	@ (800262c <MX_I2C1_Init+0x74>)
 80025c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002634 <MX_I2C1_Init+0x7c>)
 80025c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80025c8:	4b18      	ldr	r3, [pc, #96]	@ (800262c <MX_I2C1_Init+0x74>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025ce:	4b17      	ldr	r3, [pc, #92]	@ (800262c <MX_I2C1_Init+0x74>)
 80025d0:	2201      	movs	r2, #1
 80025d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025d4:	4b15      	ldr	r3, [pc, #84]	@ (800262c <MX_I2C1_Init+0x74>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80025da:	4b14      	ldr	r3, [pc, #80]	@ (800262c <MX_I2C1_Init+0x74>)
 80025dc:	2200      	movs	r2, #0
 80025de:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80025e0:	4b12      	ldr	r3, [pc, #72]	@ (800262c <MX_I2C1_Init+0x74>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80025e6:	4b11      	ldr	r3, [pc, #68]	@ (800262c <MX_I2C1_Init+0x74>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80025ec:	4b0f      	ldr	r3, [pc, #60]	@ (800262c <MX_I2C1_Init+0x74>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80025f2:	4b0e      	ldr	r3, [pc, #56]	@ (800262c <MX_I2C1_Init+0x74>)
 80025f4:	0018      	movs	r0, r3
 80025f6:	f001 fbf3 	bl	8003de0 <HAL_I2C_Init>
 80025fa:	1e03      	subs	r3, r0, #0
 80025fc:	d001      	beq.n	8002602 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80025fe:	f000 f8c1 	bl	8002784 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002602:	4b0a      	ldr	r3, [pc, #40]	@ (800262c <MX_I2C1_Init+0x74>)
 8002604:	2100      	movs	r1, #0
 8002606:	0018      	movs	r0, r3
 8002608:	f002 f858 	bl	80046bc <HAL_I2CEx_ConfigAnalogFilter>
 800260c:	1e03      	subs	r3, r0, #0
 800260e:	d001      	beq.n	8002614 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002610:	f000 f8b8 	bl	8002784 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002614:	4b05      	ldr	r3, [pc, #20]	@ (800262c <MX_I2C1_Init+0x74>)
 8002616:	2100      	movs	r1, #0
 8002618:	0018      	movs	r0, r3
 800261a:	f002 f89b 	bl	8004754 <HAL_I2CEx_ConfigDigitalFilter>
 800261e:	1e03      	subs	r3, r0, #0
 8002620:	d001      	beq.n	8002626 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002622:	f000 f8af 	bl	8002784 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002626:	46c0      	nop			@ (mov r8, r8)
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}
 800262c:	20000274 	.word	0x20000274
 8002630:	40005400 	.word	0x40005400
 8002634:	00303d5b 	.word	0x00303d5b

08002638 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800263c:	4b1b      	ldr	r3, [pc, #108]	@ (80026ac <MX_SPI2_Init+0x74>)
 800263e:	4a1c      	ldr	r2, [pc, #112]	@ (80026b0 <MX_SPI2_Init+0x78>)
 8002640:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002642:	4b1a      	ldr	r3, [pc, #104]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002644:	2282      	movs	r2, #130	@ 0x82
 8002646:	0052      	lsls	r2, r2, #1
 8002648:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800264a:	4b18      	ldr	r3, [pc, #96]	@ (80026ac <MX_SPI2_Init+0x74>)
 800264c:	2200      	movs	r2, #0
 800264e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002650:	4b16      	ldr	r3, [pc, #88]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002652:	22e0      	movs	r2, #224	@ 0xe0
 8002654:	00d2      	lsls	r2, r2, #3
 8002656:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002658:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <MX_SPI2_Init+0x74>)
 800265a:	2200      	movs	r2, #0
 800265c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800265e:	4b13      	ldr	r3, [pc, #76]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002660:	2200      	movs	r2, #0
 8002662:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002664:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002666:	2280      	movs	r2, #128	@ 0x80
 8002668:	0092      	lsls	r2, r2, #2
 800266a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <MX_SPI2_Init+0x74>)
 800266e:	2200      	movs	r2, #0
 8002670:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002674:	2200      	movs	r2, #0
 8002676:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002678:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <MX_SPI2_Init+0x74>)
 800267a:	2200      	movs	r2, #0
 800267c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800267e:	4b0b      	ldr	r3, [pc, #44]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002680:	2200      	movs	r2, #0
 8002682:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002684:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002686:	2207      	movs	r2, #7
 8002688:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800268a:	4b08      	ldr	r3, [pc, #32]	@ (80026ac <MX_SPI2_Init+0x74>)
 800268c:	2200      	movs	r2, #0
 800268e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002690:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002692:	2208      	movs	r2, #8
 8002694:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002696:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <MX_SPI2_Init+0x74>)
 8002698:	0018      	movs	r0, r3
 800269a:	f002 fea7 	bl	80053ec <HAL_SPI_Init>
 800269e:	1e03      	subs	r3, r0, #0
 80026a0:	d001      	beq.n	80026a6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80026a2:	f000 f86f 	bl	8002784 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026a6:	46c0      	nop			@ (mov r8, r8)
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	200002c8 	.word	0x200002c8
 80026b0:	40003800 	.word	0x40003800

080026b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b08b      	sub	sp, #44	@ 0x2c
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ba:	2414      	movs	r4, #20
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	0018      	movs	r0, r3
 80026c0:	2314      	movs	r3, #20
 80026c2:	001a      	movs	r2, r3
 80026c4:	2100      	movs	r1, #0
 80026c6:	f003 ff76 	bl	80065b6 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ca:	4b2c      	ldr	r3, [pc, #176]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026ce:	4b2b      	ldr	r3, [pc, #172]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026d0:	2104      	movs	r1, #4
 80026d2:	430a      	orrs	r2, r1
 80026d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80026d6:	4b29      	ldr	r3, [pc, #164]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026da:	2204      	movs	r2, #4
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026e2:	4b26      	ldr	r3, [pc, #152]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026e6:	4b25      	ldr	r3, [pc, #148]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026e8:	2120      	movs	r1, #32
 80026ea:	430a      	orrs	r2, r1
 80026ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80026ee:	4b23      	ldr	r3, [pc, #140]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f2:	2220      	movs	r2, #32
 80026f4:	4013      	ands	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fa:	4b20      	ldr	r3, [pc, #128]	@ (800277c <MX_GPIO_Init+0xc8>)
 80026fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026fe:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002700:	2101      	movs	r1, #1
 8002702:	430a      	orrs	r2, r1
 8002704:	635a      	str	r2, [r3, #52]	@ 0x34
 8002706:	4b1d      	ldr	r3, [pc, #116]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800270a:	2201      	movs	r2, #1
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	4b1a      	ldr	r3, [pc, #104]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002716:	4b19      	ldr	r3, [pc, #100]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002718:	2102      	movs	r1, #2
 800271a:	430a      	orrs	r2, r1
 800271c:	635a      	str	r2, [r3, #52]	@ 0x34
 800271e:	4b17      	ldr	r3, [pc, #92]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002720:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002722:	2202      	movs	r2, #2
 8002724:	4013      	ands	r3, r2
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800272a:	4b14      	ldr	r3, [pc, #80]	@ (800277c <MX_GPIO_Init+0xc8>)
 800272c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800272e:	4b13      	ldr	r3, [pc, #76]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002730:	2108      	movs	r1, #8
 8002732:	430a      	orrs	r2, r1
 8002734:	635a      	str	r2, [r3, #52]	@ 0x34
 8002736:	4b11      	ldr	r3, [pc, #68]	@ (800277c <MX_GPIO_Init+0xc8>)
 8002738:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800273a:	2208      	movs	r2, #8
 800273c:	4013      	ands	r3, r2
 800273e:	603b      	str	r3, [r7, #0]
 8002740:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8002742:	4b0f      	ldr	r3, [pc, #60]	@ (8002780 <MX_GPIO_Init+0xcc>)
 8002744:	2200      	movs	r2, #0
 8002746:	2102      	movs	r1, #2
 8002748:	0018      	movs	r0, r3
 800274a:	f001 fb2b 	bl	8003da4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800274e:	0021      	movs	r1, r4
 8002750:	187b      	adds	r3, r7, r1
 8002752:	2202      	movs	r2, #2
 8002754:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002756:	187b      	adds	r3, r7, r1
 8002758:	2201      	movs	r2, #1
 800275a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275c:	187b      	adds	r3, r7, r1
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002762:	187b      	adds	r3, r7, r1
 8002764:	2200      	movs	r2, #0
 8002766:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002768:	187b      	adds	r3, r7, r1
 800276a:	4a05      	ldr	r2, [pc, #20]	@ (8002780 <MX_GPIO_Init+0xcc>)
 800276c:	0019      	movs	r1, r3
 800276e:	0010      	movs	r0, r2
 8002770:	f001 f9b4 	bl	8003adc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002774:	46c0      	nop			@ (mov r8, r8)
 8002776:	46bd      	mov	sp, r7
 8002778:	b00b      	add	sp, #44	@ 0x2c
 800277a:	bd90      	pop	{r4, r7, pc}
 800277c:	40021000 	.word	0x40021000
 8002780:	50000c00 	.word	0x50000c00

08002784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002788:	b672      	cpsid	i
}
 800278a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800278c:	46c0      	nop			@ (mov r8, r8)
 800278e:	e7fd      	b.n	800278c <Error_Handler+0x8>

08002790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002796:	4b0f      	ldr	r3, [pc, #60]	@ (80027d4 <HAL_MspInit+0x44>)
 8002798:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800279a:	4b0e      	ldr	r3, [pc, #56]	@ (80027d4 <HAL_MspInit+0x44>)
 800279c:	2101      	movs	r1, #1
 800279e:	430a      	orrs	r2, r1
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80027a2:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <HAL_MspInit+0x44>)
 80027a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a6:	2201      	movs	r2, #1
 80027a8:	4013      	ands	r3, r2
 80027aa:	607b      	str	r3, [r7, #4]
 80027ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027ae:	4b09      	ldr	r3, [pc, #36]	@ (80027d4 <HAL_MspInit+0x44>)
 80027b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027b2:	4b08      	ldr	r3, [pc, #32]	@ (80027d4 <HAL_MspInit+0x44>)
 80027b4:	2180      	movs	r1, #128	@ 0x80
 80027b6:	0549      	lsls	r1, r1, #21
 80027b8:	430a      	orrs	r2, r1
 80027ba:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027bc:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <HAL_MspInit+0x44>)
 80027be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027c0:	2380      	movs	r3, #128	@ 0x80
 80027c2:	055b      	lsls	r3, r3, #21
 80027c4:	4013      	ands	r3, r2
 80027c6:	603b      	str	r3, [r7, #0]
 80027c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ca:	46c0      	nop			@ (mov r8, r8)
 80027cc:	46bd      	mov	sp, r7
 80027ce:	b002      	add	sp, #8
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	40021000 	.word	0x40021000

080027d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b08b      	sub	sp, #44	@ 0x2c
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027e0:	2414      	movs	r4, #20
 80027e2:	193b      	adds	r3, r7, r4
 80027e4:	0018      	movs	r0, r3
 80027e6:	2314      	movs	r3, #20
 80027e8:	001a      	movs	r2, r3
 80027ea:	2100      	movs	r1, #0
 80027ec:	f003 fee3 	bl	80065b6 <memset>
  if(hadc->Instance==ADC1)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a18      	ldr	r2, [pc, #96]	@ (8002858 <HAL_ADC_MspInit+0x80>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d129      	bne.n	800284e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80027fa:	4b18      	ldr	r3, [pc, #96]	@ (800285c <HAL_ADC_MspInit+0x84>)
 80027fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027fe:	4b17      	ldr	r3, [pc, #92]	@ (800285c <HAL_ADC_MspInit+0x84>)
 8002800:	2180      	movs	r1, #128	@ 0x80
 8002802:	0349      	lsls	r1, r1, #13
 8002804:	430a      	orrs	r2, r1
 8002806:	641a      	str	r2, [r3, #64]	@ 0x40
 8002808:	4b14      	ldr	r3, [pc, #80]	@ (800285c <HAL_ADC_MspInit+0x84>)
 800280a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800280c:	2380      	movs	r3, #128	@ 0x80
 800280e:	035b      	lsls	r3, r3, #13
 8002810:	4013      	ands	r3, r2
 8002812:	613b      	str	r3, [r7, #16]
 8002814:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002816:	4b11      	ldr	r3, [pc, #68]	@ (800285c <HAL_ADC_MspInit+0x84>)
 8002818:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_ADC_MspInit+0x84>)
 800281c:	2101      	movs	r1, #1
 800281e:	430a      	orrs	r2, r1
 8002820:	635a      	str	r2, [r3, #52]	@ 0x34
 8002822:	4b0e      	ldr	r3, [pc, #56]	@ (800285c <HAL_ADC_MspInit+0x84>)
 8002824:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002826:	2201      	movs	r2, #1
 8002828:	4013      	ands	r3, r2
 800282a:	60fb      	str	r3, [r7, #12]
 800282c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800282e:	193b      	adds	r3, r7, r4
 8002830:	2210      	movs	r2, #16
 8002832:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002834:	193b      	adds	r3, r7, r4
 8002836:	2203      	movs	r2, #3
 8002838:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283a:	193b      	adds	r3, r7, r4
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002840:	193a      	adds	r2, r7, r4
 8002842:	23a0      	movs	r3, #160	@ 0xa0
 8002844:	05db      	lsls	r3, r3, #23
 8002846:	0011      	movs	r1, r2
 8002848:	0018      	movs	r0, r3
 800284a:	f001 f947 	bl	8003adc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800284e:	46c0      	nop			@ (mov r8, r8)
 8002850:	46bd      	mov	sp, r7
 8002852:	b00b      	add	sp, #44	@ 0x2c
 8002854:	bd90      	pop	{r4, r7, pc}
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	40012400 	.word	0x40012400
 800285c:	40021000 	.word	0x40021000

08002860 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b091      	sub	sp, #68	@ 0x44
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002868:	232c      	movs	r3, #44	@ 0x2c
 800286a:	18fb      	adds	r3, r7, r3
 800286c:	0018      	movs	r0, r3
 800286e:	2314      	movs	r3, #20
 8002870:	001a      	movs	r2, r3
 8002872:	2100      	movs	r1, #0
 8002874:	f003 fe9f 	bl	80065b6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002878:	2414      	movs	r4, #20
 800287a:	193b      	adds	r3, r7, r4
 800287c:	0018      	movs	r0, r3
 800287e:	2318      	movs	r3, #24
 8002880:	001a      	movs	r2, r3
 8002882:	2100      	movs	r1, #0
 8002884:	f003 fe97 	bl	80065b6 <memset>
  if(hi2c->Instance==I2C1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a22      	ldr	r2, [pc, #136]	@ (8002918 <HAL_I2C_MspInit+0xb8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d13d      	bne.n	800290e <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002892:	193b      	adds	r3, r7, r4
 8002894:	2220      	movs	r2, #32
 8002896:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002898:	193b      	adds	r3, r7, r4
 800289a:	2200      	movs	r2, #0
 800289c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800289e:	193b      	adds	r3, r7, r4
 80028a0:	0018      	movs	r0, r3
 80028a2:	f002 fc7d 	bl	80051a0 <HAL_RCCEx_PeriphCLKConfig>
 80028a6:	1e03      	subs	r3, r0, #0
 80028a8:	d001      	beq.n	80028ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80028aa:	f7ff ff6b 	bl	8002784 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ae:	4b1b      	ldr	r3, [pc, #108]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 80028b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028b2:	4b1a      	ldr	r3, [pc, #104]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 80028b4:	2102      	movs	r1, #2
 80028b6:	430a      	orrs	r2, r1
 80028b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80028ba:	4b18      	ldr	r3, [pc, #96]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 80028bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028be:	2202      	movs	r2, #2
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028c6:	212c      	movs	r1, #44	@ 0x2c
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	22c0      	movs	r2, #192	@ 0xc0
 80028cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028ce:	187b      	adds	r3, r7, r1
 80028d0:	2212      	movs	r2, #18
 80028d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d4:	187b      	adds	r3, r7, r1
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028da:	187b      	adds	r3, r7, r1
 80028dc:	2200      	movs	r2, #0
 80028de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	2206      	movs	r2, #6
 80028e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e6:	187b      	adds	r3, r7, r1
 80028e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <HAL_I2C_MspInit+0xc0>)
 80028ea:	0019      	movs	r1, r3
 80028ec:	0010      	movs	r0, r2
 80028ee:	f001 f8f5 	bl	8003adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028f2:	4b0a      	ldr	r3, [pc, #40]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 80028f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80028f6:	4b09      	ldr	r3, [pc, #36]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 80028f8:	2180      	movs	r1, #128	@ 0x80
 80028fa:	0389      	lsls	r1, r1, #14
 80028fc:	430a      	orrs	r2, r1
 80028fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <HAL_I2C_MspInit+0xbc>)
 8002902:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002904:	2380      	movs	r3, #128	@ 0x80
 8002906:	039b      	lsls	r3, r3, #14
 8002908:	4013      	ands	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800290e:	46c0      	nop			@ (mov r8, r8)
 8002910:	46bd      	mov	sp, r7
 8002912:	b011      	add	sp, #68	@ 0x44
 8002914:	bd90      	pop	{r4, r7, pc}
 8002916:	46c0      	nop			@ (mov r8, r8)
 8002918:	40005400 	.word	0x40005400
 800291c:	40021000 	.word	0x40021000
 8002920:	50000400 	.word	0x50000400

08002924 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002924:	b590      	push	{r4, r7, lr}
 8002926:	b08b      	sub	sp, #44	@ 0x2c
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800292c:	2414      	movs	r4, #20
 800292e:	193b      	adds	r3, r7, r4
 8002930:	0018      	movs	r0, r3
 8002932:	2314      	movs	r3, #20
 8002934:	001a      	movs	r2, r3
 8002936:	2100      	movs	r1, #0
 8002938:	f003 fe3d 	bl	80065b6 <memset>
  if(hspi->Instance==SPI2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a1b      	ldr	r2, [pc, #108]	@ (80029b0 <HAL_SPI_MspInit+0x8c>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d130      	bne.n	80029a8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002946:	4b1b      	ldr	r3, [pc, #108]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 8002948:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800294a:	4b1a      	ldr	r3, [pc, #104]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 800294c:	2180      	movs	r1, #128	@ 0x80
 800294e:	01c9      	lsls	r1, r1, #7
 8002950:	430a      	orrs	r2, r1
 8002952:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002954:	4b17      	ldr	r3, [pc, #92]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 8002956:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002958:	2380      	movs	r3, #128	@ 0x80
 800295a:	01db      	lsls	r3, r3, #7
 800295c:	4013      	ands	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
 8002960:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002962:	4b14      	ldr	r3, [pc, #80]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 8002964:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002966:	4b13      	ldr	r3, [pc, #76]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 8002968:	2102      	movs	r1, #2
 800296a:	430a      	orrs	r2, r1
 800296c:	635a      	str	r2, [r3, #52]	@ 0x34
 800296e:	4b11      	ldr	r3, [pc, #68]	@ (80029b4 <HAL_SPI_MspInit+0x90>)
 8002970:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002972:	2202      	movs	r2, #2
 8002974:	4013      	ands	r3, r2
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800297a:	193b      	adds	r3, r7, r4
 800297c:	22e0      	movs	r2, #224	@ 0xe0
 800297e:	0212      	lsls	r2, r2, #8
 8002980:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002982:	0021      	movs	r1, r4
 8002984:	187b      	adds	r3, r7, r1
 8002986:	2202      	movs	r2, #2
 8002988:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298a:	187b      	adds	r3, r7, r1
 800298c:	2200      	movs	r2, #0
 800298e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002990:	187b      	adds	r3, r7, r1
 8002992:	2200      	movs	r2, #0
 8002994:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002996:	187b      	adds	r3, r7, r1
 8002998:	2200      	movs	r2, #0
 800299a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800299c:	187b      	adds	r3, r7, r1
 800299e:	4a06      	ldr	r2, [pc, #24]	@ (80029b8 <HAL_SPI_MspInit+0x94>)
 80029a0:	0019      	movs	r1, r3
 80029a2:	0010      	movs	r0, r2
 80029a4:	f001 f89a 	bl	8003adc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80029a8:	46c0      	nop			@ (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b00b      	add	sp, #44	@ 0x2c
 80029ae:	bd90      	pop	{r4, r7, pc}
 80029b0:	40003800 	.word	0x40003800
 80029b4:	40021000 	.word	0x40021000
 80029b8:	50000400 	.word	0x50000400

080029bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80029c0:	46c0      	nop			@ (mov r8, r8)
 80029c2:	e7fd      	b.n	80029c0 <NMI_Handler+0x4>

080029c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029c8:	46c0      	nop			@ (mov r8, r8)
 80029ca:	e7fd      	b.n	80029c8 <HardFault_Handler+0x4>

080029cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029d0:	46c0      	nop			@ (mov r8, r8)
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029da:	46c0      	nop			@ (mov r8, r8)
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}

080029e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029e4:	f000 f95c 	bl	8002ca0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029e8:	46c0      	nop			@ (mov r8, r8)
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029ee:	b580      	push	{r7, lr}
 80029f0:	af00      	add	r7, sp, #0
  return 1;
 80029f2:	2301      	movs	r3, #1
}
 80029f4:	0018      	movs	r0, r3
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <_kill>:

int _kill(int pid, int sig)
{
 80029fa:	b580      	push	{r7, lr}
 80029fc:	b082      	sub	sp, #8
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
 8002a02:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002a04:	f003 fe32 	bl	800666c <__errno>
 8002a08:	0003      	movs	r3, r0
 8002a0a:	2216      	movs	r2, #22
 8002a0c:	601a      	str	r2, [r3, #0]
  return -1;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	425b      	negs	r3, r3
}
 8002a12:	0018      	movs	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b002      	add	sp, #8
 8002a18:	bd80      	pop	{r7, pc}

08002a1a <_exit>:

void _exit (int status)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b082      	sub	sp, #8
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002a22:	2301      	movs	r3, #1
 8002a24:	425a      	negs	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	0011      	movs	r1, r2
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f7ff ffe5 	bl	80029fa <_kill>
  while (1) {}    /* Make sure we hang here */
 8002a30:	46c0      	nop			@ (mov r8, r8)
 8002a32:	e7fd      	b.n	8002a30 <_exit+0x16>

08002a34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	60f8      	str	r0, [r7, #12]
 8002a3c:	60b9      	str	r1, [r7, #8]
 8002a3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a40:	2300      	movs	r3, #0
 8002a42:	617b      	str	r3, [r7, #20]
 8002a44:	e00a      	b.n	8002a5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002a46:	e000      	b.n	8002a4a <_read+0x16>
 8002a48:	bf00      	nop
 8002a4a:	0001      	movs	r1, r0
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	1c5a      	adds	r2, r3, #1
 8002a50:	60ba      	str	r2, [r7, #8]
 8002a52:	b2ca      	uxtb	r2, r1
 8002a54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	3301      	adds	r3, #1
 8002a5a:	617b      	str	r3, [r7, #20]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	429a      	cmp	r2, r3
 8002a62:	dbf0      	blt.n	8002a46 <_read+0x12>
  }

  return len;
 8002a64:	687b      	ldr	r3, [r7, #4]
}
 8002a66:	0018      	movs	r0, r3
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	b006      	add	sp, #24
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b086      	sub	sp, #24
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	617b      	str	r3, [r7, #20]
 8002a7e:	e009      	b.n	8002a94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	1c5a      	adds	r2, r3, #1
 8002a84:	60ba      	str	r2, [r7, #8]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	0018      	movs	r0, r3
 8002a8a:	e000      	b.n	8002a8e <_write+0x20>
 8002a8c:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	3301      	adds	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	dbf1      	blt.n	8002a80 <_write+0x12>
  }
  return len;
 8002a9c:	687b      	ldr	r3, [r7, #4]
}
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b006      	add	sp, #24
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <_close>:

int _close(int file)
{
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b082      	sub	sp, #8
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	425b      	negs	r3, r3
}
 8002ab2:	0018      	movs	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	b002      	add	sp, #8
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b082      	sub	sp, #8
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	6078      	str	r0, [r7, #4]
 8002ac2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	2280      	movs	r2, #128	@ 0x80
 8002ac8:	0192      	lsls	r2, r2, #6
 8002aca:	605a      	str	r2, [r3, #4]
  return 0;
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	0018      	movs	r0, r3
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b002      	add	sp, #8
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <_isatty>:

int _isatty(int file)
{
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b082      	sub	sp, #8
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ade:	2301      	movs	r3, #1
}
 8002ae0:	0018      	movs	r0, r3
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	b002      	add	sp, #8
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	60f8      	str	r0, [r7, #12]
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	0018      	movs	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b004      	add	sp, #16
 8002afc:	bd80      	pop	{r7, pc}
	...

08002b00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b08:	4a14      	ldr	r2, [pc, #80]	@ (8002b5c <_sbrk+0x5c>)
 8002b0a:	4b15      	ldr	r3, [pc, #84]	@ (8002b60 <_sbrk+0x60>)
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b14:	4b13      	ldr	r3, [pc, #76]	@ (8002b64 <_sbrk+0x64>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d102      	bne.n	8002b22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b1c:	4b11      	ldr	r3, [pc, #68]	@ (8002b64 <_sbrk+0x64>)
 8002b1e:	4a12      	ldr	r2, [pc, #72]	@ (8002b68 <_sbrk+0x68>)
 8002b20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b22:	4b10      	ldr	r3, [pc, #64]	@ (8002b64 <_sbrk+0x64>)
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	18d3      	adds	r3, r2, r3
 8002b2a:	693a      	ldr	r2, [r7, #16]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d207      	bcs.n	8002b40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b30:	f003 fd9c 	bl	800666c <__errno>
 8002b34:	0003      	movs	r3, r0
 8002b36:	220c      	movs	r2, #12
 8002b38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	425b      	negs	r3, r3
 8002b3e:	e009      	b.n	8002b54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b40:	4b08      	ldr	r3, [pc, #32]	@ (8002b64 <_sbrk+0x64>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b46:	4b07      	ldr	r3, [pc, #28]	@ (8002b64 <_sbrk+0x64>)
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	18d2      	adds	r2, r2, r3
 8002b4e:	4b05      	ldr	r3, [pc, #20]	@ (8002b64 <_sbrk+0x64>)
 8002b50:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002b52:	68fb      	ldr	r3, [r7, #12]
}
 8002b54:	0018      	movs	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b006      	add	sp, #24
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20002000 	.word	0x20002000
 8002b60:	00000400 	.word	0x00000400
 8002b64:	20000338 	.word	0x20000338
 8002b68:	20000898 	.word	0x20000898

08002b6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b70:	46c0      	nop			@ (mov r8, r8)
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b78:	480d      	ldr	r0, [pc, #52]	@ (8002bb0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b7a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b7c:	f7ff fff6 	bl	8002b6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b80:	480c      	ldr	r0, [pc, #48]	@ (8002bb4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b82:	490d      	ldr	r1, [pc, #52]	@ (8002bb8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b84:	4a0d      	ldr	r2, [pc, #52]	@ (8002bbc <LoopForever+0xe>)
  movs r3, #0
 8002b86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b88:	e002      	b.n	8002b90 <LoopCopyDataInit>

08002b8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b8e:	3304      	adds	r3, #4

08002b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b94:	d3f9      	bcc.n	8002b8a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b96:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b98:	4c0a      	ldr	r4, [pc, #40]	@ (8002bc4 <LoopForever+0x16>)
  movs r3, #0
 8002b9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b9c:	e001      	b.n	8002ba2 <LoopFillZerobss>

08002b9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ba0:	3204      	adds	r2, #4

08002ba2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ba2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ba4:	d3fb      	bcc.n	8002b9e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002ba6:	f003 fd67 	bl	8006678 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002baa:	f7ff fbcb 	bl	8002344 <main>

08002bae <LoopForever>:

LoopForever:
  b LoopForever
 8002bae:	e7fe      	b.n	8002bae <LoopForever>
  ldr   r0, =_estack
 8002bb0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8002bb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bb8:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002bbc:	0800b120 	.word	0x0800b120
  ldr r2, =_sbss
 8002bc0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002bc4:	20000894 	.word	0x20000894

08002bc8 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bc8:	e7fe      	b.n	8002bc8 <ADC1_IRQHandler>
	...

08002bcc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002bd2:	1dfb      	adds	r3, r7, #7
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_Init+0x3c>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002c08 <HAL_Init+0x3c>)
 8002bde:	2180      	movs	r1, #128	@ 0x80
 8002be0:	0049      	lsls	r1, r1, #1
 8002be2:	430a      	orrs	r2, r1
 8002be4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002be6:	2003      	movs	r0, #3
 8002be8:	f000 f810 	bl	8002c0c <HAL_InitTick>
 8002bec:	1e03      	subs	r3, r0, #0
 8002bee:	d003      	beq.n	8002bf8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002bf0:	1dfb      	adds	r3, r7, #7
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
 8002bf6:	e001      	b.n	8002bfc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002bf8:	f7ff fdca 	bl	8002790 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002bfc:	1dfb      	adds	r3, r7, #7
 8002bfe:	781b      	ldrb	r3, [r3, #0]
}
 8002c00:	0018      	movs	r0, r3
 8002c02:	46bd      	mov	sp, r7
 8002c04:	b002      	add	sp, #8
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	40022000 	.word	0x40022000

08002c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c0c:	b590      	push	{r4, r7, lr}
 8002c0e:	b085      	sub	sp, #20
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002c14:	230f      	movs	r3, #15
 8002c16:	18fb      	adds	r3, r7, r3
 8002c18:	2200      	movs	r2, #0
 8002c1a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002c1c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_InitTick+0x88>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d02b      	beq.n	8002c7c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002c24:	4b1c      	ldr	r3, [pc, #112]	@ (8002c98 <HAL_InitTick+0x8c>)
 8002c26:	681c      	ldr	r4, [r3, #0]
 8002c28:	4b1a      	ldr	r3, [pc, #104]	@ (8002c94 <HAL_InitTick+0x88>)
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	0019      	movs	r1, r3
 8002c2e:	23fa      	movs	r3, #250	@ 0xfa
 8002c30:	0098      	lsls	r0, r3, #2
 8002c32:	f7fd fa81 	bl	8000138 <__udivsi3>
 8002c36:	0003      	movs	r3, r0
 8002c38:	0019      	movs	r1, r3
 8002c3a:	0020      	movs	r0, r4
 8002c3c:	f7fd fa7c 	bl	8000138 <__udivsi3>
 8002c40:	0003      	movs	r3, r0
 8002c42:	0018      	movs	r0, r3
 8002c44:	f000 ff3d 	bl	8003ac2 <HAL_SYSTICK_Config>
 8002c48:	1e03      	subs	r3, r0, #0
 8002c4a:	d112      	bne.n	8002c72 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b03      	cmp	r3, #3
 8002c50:	d80a      	bhi.n	8002c68 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	2301      	movs	r3, #1
 8002c56:	425b      	negs	r3, r3
 8002c58:	2200      	movs	r2, #0
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f000 ff1c 	bl	8003a98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002c60:	4b0e      	ldr	r3, [pc, #56]	@ (8002c9c <HAL_InitTick+0x90>)
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	601a      	str	r2, [r3, #0]
 8002c66:	e00d      	b.n	8002c84 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002c68:	230f      	movs	r3, #15
 8002c6a:	18fb      	adds	r3, r7, r3
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	701a      	strb	r2, [r3, #0]
 8002c70:	e008      	b.n	8002c84 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002c72:	230f      	movs	r3, #15
 8002c74:	18fb      	adds	r3, r7, r3
 8002c76:	2201      	movs	r2, #1
 8002c78:	701a      	strb	r2, [r3, #0]
 8002c7a:	e003      	b.n	8002c84 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002c7c:	230f      	movs	r3, #15
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	2201      	movs	r2, #1
 8002c82:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002c84:	230f      	movs	r3, #15
 8002c86:	18fb      	adds	r3, r7, r3
 8002c88:	781b      	ldrb	r3, [r3, #0]
}
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	b005      	add	sp, #20
 8002c90:	bd90      	pop	{r4, r7, pc}
 8002c92:	46c0      	nop			@ (mov r8, r8)
 8002c94:	20000008 	.word	0x20000008
 8002c98:	20000000 	.word	0x20000000
 8002c9c:	20000004 	.word	0x20000004

08002ca0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ca4:	4b05      	ldr	r3, [pc, #20]	@ (8002cbc <HAL_IncTick+0x1c>)
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	001a      	movs	r2, r3
 8002caa:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <HAL_IncTick+0x20>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	18d2      	adds	r2, r2, r3
 8002cb0:	4b03      	ldr	r3, [pc, #12]	@ (8002cc0 <HAL_IncTick+0x20>)
 8002cb2:	601a      	str	r2, [r3, #0]
}
 8002cb4:	46c0      	nop			@ (mov r8, r8)
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	46c0      	nop			@ (mov r8, r8)
 8002cbc:	20000008 	.word	0x20000008
 8002cc0:	2000033c 	.word	0x2000033c

08002cc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	af00      	add	r7, sp, #0
  return uwTick;
 8002cc8:	4b02      	ldr	r3, [pc, #8]	@ (8002cd4 <HAL_GetTick+0x10>)
 8002cca:	681b      	ldr	r3, [r3, #0]
}
 8002ccc:	0018      	movs	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	46c0      	nop			@ (mov r8, r8)
 8002cd4:	2000033c 	.word	0x2000033c

08002cd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce0:	f7ff fff0 	bl	8002cc4 <HAL_GetTick>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	3301      	adds	r3, #1
 8002cf0:	d005      	beq.n	8002cfe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cf2:	4b0a      	ldr	r3, [pc, #40]	@ (8002d1c <HAL_Delay+0x44>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	001a      	movs	r2, r3
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	189b      	adds	r3, r3, r2
 8002cfc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cfe:	46c0      	nop			@ (mov r8, r8)
 8002d00:	f7ff ffe0 	bl	8002cc4 <HAL_GetTick>
 8002d04:	0002      	movs	r2, r0
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d8f7      	bhi.n	8002d00 <HAL_Delay+0x28>
  {
  }
}
 8002d10:	46c0      	nop			@ (mov r8, r8)
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	46bd      	mov	sp, r7
 8002d16:	b004      	add	sp, #16
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			@ (mov r8, r8)
 8002d1c:	20000008 	.word	0x20000008

08002d20 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a05      	ldr	r2, [pc, #20]	@ (8002d44 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8002d30:	401a      	ands	r2, r3
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	431a      	orrs	r2, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	601a      	str	r2, [r3, #0]
}
 8002d3a:	46c0      	nop			@ (mov r8, r8)
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	b002      	add	sp, #8
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	46c0      	nop			@ (mov r8, r8)
 8002d44:	fe3fffff 	.word	0xfe3fffff

08002d48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	23e0      	movs	r3, #224	@ 0xe0
 8002d56:	045b      	lsls	r3, r3, #17
 8002d58:	4013      	ands	r3, r2
}
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	b002      	add	sp, #8
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	60f8      	str	r0, [r7, #12]
 8002d6a:	60b9      	str	r1, [r7, #8]
 8002d6c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	2104      	movs	r1, #4
 8002d76:	400a      	ands	r2, r1
 8002d78:	2107      	movs	r1, #7
 8002d7a:	4091      	lsls	r1, r2
 8002d7c:	000a      	movs	r2, r1
 8002d7e:	43d2      	mvns	r2, r2
 8002d80:	401a      	ands	r2, r3
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	2104      	movs	r1, #4
 8002d86:	400b      	ands	r3, r1
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	4099      	lsls	r1, r3
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002d94:	46c0      	nop			@ (mov r8, r8)
 8002d96:	46bd      	mov	sp, r7
 8002d98:	b004      	add	sp, #16
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	2104      	movs	r1, #4
 8002dae:	400a      	ands	r2, r1
 8002db0:	2107      	movs	r1, #7
 8002db2:	4091      	lsls	r1, r2
 8002db4:	000a      	movs	r2, r1
 8002db6:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	2104      	movs	r1, #4
 8002dbc:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8002dbe:	40da      	lsrs	r2, r3
 8002dc0:	0013      	movs	r3, r2
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b002      	add	sp, #8
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b082      	sub	sp, #8
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	23c0      	movs	r3, #192	@ 0xc0
 8002dd8:	011b      	lsls	r3, r3, #4
 8002dda:	4013      	ands	r3, r2
 8002ddc:	d101      	bne.n	8002de2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002dde:	2301      	movs	r3, #1
 8002de0:	e000      	b.n	8002de4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002de2:	2300      	movs	r3, #0
}
 8002de4:	0018      	movs	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b002      	add	sp, #8
 8002dea:	bd80      	pop	{r7, pc}

08002dec <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	211f      	movs	r1, #31
 8002e00:	400a      	ands	r2, r1
 8002e02:	210f      	movs	r1, #15
 8002e04:	4091      	lsls	r1, r2
 8002e06:	000a      	movs	r2, r1
 8002e08:	43d2      	mvns	r2, r2
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	0e9b      	lsrs	r3, r3, #26
 8002e10:	210f      	movs	r1, #15
 8002e12:	4019      	ands	r1, r3
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	201f      	movs	r0, #31
 8002e18:	4003      	ands	r3, r0
 8002e1a:	4099      	lsls	r1, r3
 8002e1c:	000b      	movs	r3, r1
 8002e1e:	431a      	orrs	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002e24:	46c0      	nop			@ (mov r8, r8)
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b004      	add	sp, #16
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	035b      	lsls	r3, r3, #13
 8002e3e:	0b5b      	lsrs	r3, r3, #13
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e46:	46c0      	nop			@ (mov r8, r8)
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	b002      	add	sp, #8
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b082      	sub	sp, #8
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
 8002e56:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	0352      	lsls	r2, r2, #13
 8002e60:	0b52      	lsrs	r2, r2, #13
 8002e62:	43d2      	mvns	r2, r2
 8002e64:	401a      	ands	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e6a:	46c0      	nop			@ (mov r8, r8)
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	b002      	add	sp, #8
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	60b9      	str	r1, [r7, #8]
 8002e7e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	695b      	ldr	r3, [r3, #20]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	0212      	lsls	r2, r2, #8
 8002e88:	43d2      	mvns	r2, r2
 8002e8a:	401a      	ands	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	021b      	lsls	r3, r3, #8
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	400b      	ands	r3, r1
 8002e94:	4904      	ldr	r1, [pc, #16]	@ (8002ea8 <LL_ADC_SetChannelSamplingTime+0x34>)
 8002e96:	400b      	ands	r3, r1
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002e9e:	46c0      	nop			@ (mov r8, r8)
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	b004      	add	sp, #16
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	07ffff00 	.word	0x07ffff00

08002eac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <LL_ADC_EnableInternalRegulator+0x24>)
 8002eba:	4013      	ands	r3, r2
 8002ebc:	2280      	movs	r2, #128	@ 0x80
 8002ebe:	0552      	lsls	r2, r2, #21
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ec6:	46c0      	nop			@ (mov r8, r8)
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	b002      	add	sp, #8
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	46c0      	nop			@ (mov r8, r8)
 8002ed0:	6fffffe8 	.word	0x6fffffe8

08002ed4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	2380      	movs	r3, #128	@ 0x80
 8002ee2:	055b      	lsls	r3, r3, #21
 8002ee4:	401a      	ands	r2, r3
 8002ee6:	2380      	movs	r3, #128	@ 0x80
 8002ee8:	055b      	lsls	r3, r3, #21
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d101      	bne.n	8002ef2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e000      	b.n	8002ef4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	0018      	movs	r0, r3
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd80      	pop	{r7, pc}

08002efc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4a04      	ldr	r2, [pc, #16]	@ (8002f1c <LL_ADC_Enable+0x20>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002f14:	46c0      	nop			@ (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b002      	add	sp, #8
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	7fffffe8 	.word	0x7fffffe8

08002f20 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d101      	bne.n	8002f38 <LL_ADC_IsEnabled+0x18>
 8002f34:	2301      	movs	r3, #1
 8002f36:	e000      	b.n	8002f3a <LL_ADC_IsEnabled+0x1a>
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	0018      	movs	r0, r3
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	b002      	add	sp, #8
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <LL_ADC_REG_StartConversion+0x20>)
 8002f52:	4013      	ands	r3, r2
 8002f54:	2204      	movs	r2, #4
 8002f56:	431a      	orrs	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b002      	add	sp, #8
 8002f62:	bd80      	pop	{r7, pc}
 8002f64:	7fffffe8 	.word	0x7fffffe8

08002f68 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2204      	movs	r2, #4
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b04      	cmp	r3, #4
 8002f7a:	d101      	bne.n	8002f80 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f80:	2300      	movs	r3, #0
}
 8002f82:	0018      	movs	r0, r3
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b002      	add	sp, #8
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b088      	sub	sp, #32
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f94:	231f      	movs	r3, #31
 8002f96:	18fb      	adds	r3, r7, r3
 8002f98:	2200      	movs	r2, #0
 8002f9a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d101      	bne.n	8002fb2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e17f      	b.n	80032b2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d10a      	bne.n	8002fd0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	0018      	movs	r0, r3
 8002fbe:	f7ff fc0b 	bl	80027d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2254      	movs	r2, #84	@ 0x54
 8002fcc:	2100      	movs	r1, #0
 8002fce:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	0018      	movs	r0, r3
 8002fd6:	f7ff ff7d 	bl	8002ed4 <LL_ADC_IsInternalRegulatorEnabled>
 8002fda:	1e03      	subs	r3, r0, #0
 8002fdc:	d115      	bne.n	800300a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0018      	movs	r0, r3
 8002fe4:	f7ff ff62 	bl	8002eac <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002fe8:	4bb4      	ldr	r3, [pc, #720]	@ (80032bc <HAL_ADC_Init+0x330>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	49b4      	ldr	r1, [pc, #720]	@ (80032c0 <HAL_ADC_Init+0x334>)
 8002fee:	0018      	movs	r0, r3
 8002ff0:	f7fd f8a2 	bl	8000138 <__udivsi3>
 8002ff4:	0003      	movs	r3, r0
 8002ff6:	3301      	adds	r3, #1
 8002ff8:	005b      	lsls	r3, r3, #1
 8002ffa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002ffc:	e002      	b.n	8003004 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	3b01      	subs	r3, #1
 8003002:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f9      	bne.n	8002ffe <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	0018      	movs	r0, r3
 8003010:	f7ff ff60 	bl	8002ed4 <LL_ADC_IsInternalRegulatorEnabled>
 8003014:	1e03      	subs	r3, r0, #0
 8003016:	d10f      	bne.n	8003038 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	2210      	movs	r2, #16
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003028:	2201      	movs	r2, #1
 800302a:	431a      	orrs	r2, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003030:	231f      	movs	r3, #31
 8003032:	18fb      	adds	r3, r7, r3
 8003034:	2201      	movs	r2, #1
 8003036:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	0018      	movs	r0, r3
 800303e:	f7ff ff93 	bl	8002f68 <LL_ADC_REG_IsConversionOngoing>
 8003042:	0003      	movs	r3, r0
 8003044:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304a:	2210      	movs	r2, #16
 800304c:	4013      	ands	r3, r2
 800304e:	d000      	beq.n	8003052 <HAL_ADC_Init+0xc6>
 8003050:	e122      	b.n	8003298 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d000      	beq.n	800305a <HAL_ADC_Init+0xce>
 8003058:	e11e      	b.n	8003298 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305e:	4a99      	ldr	r2, [pc, #612]	@ (80032c4 <HAL_ADC_Init+0x338>)
 8003060:	4013      	ands	r3, r2
 8003062:	2202      	movs	r2, #2
 8003064:	431a      	orrs	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	0018      	movs	r0, r3
 8003070:	f7ff ff56 	bl	8002f20 <LL_ADC_IsEnabled>
 8003074:	1e03      	subs	r3, r0, #0
 8003076:	d000      	beq.n	800307a <HAL_ADC_Init+0xee>
 8003078:	e0ad      	b.n	80031d6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	7e1b      	ldrb	r3, [r3, #24]
 8003082:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8003084:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	7e5b      	ldrb	r3, [r3, #25]
 800308a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800308c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	7e9b      	ldrb	r3, [r3, #26]
 8003092:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003094:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	2b00      	cmp	r3, #0
 800309c:	d002      	beq.n	80030a4 <HAL_ADC_Init+0x118>
 800309e:	2380      	movs	r3, #128	@ 0x80
 80030a0:	015b      	lsls	r3, r3, #5
 80030a2:	e000      	b.n	80030a6 <HAL_ADC_Init+0x11a>
 80030a4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80030a6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80030ac:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	691b      	ldr	r3, [r3, #16]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	da04      	bge.n	80030c0 <HAL_ADC_Init+0x134>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	085b      	lsrs	r3, r3, #1
 80030be:	e001      	b.n	80030c4 <HAL_ADC_Init+0x138>
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80030c4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	212c      	movs	r1, #44	@ 0x2c
 80030ca:	5c5b      	ldrb	r3, [r3, r1]
 80030cc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80030ce:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2220      	movs	r2, #32
 80030da:	5c9b      	ldrb	r3, [r3, r2]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d115      	bne.n	800310c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	7e9b      	ldrb	r3, [r3, #26]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d105      	bne.n	80030f4 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	2280      	movs	r2, #128	@ 0x80
 80030ec:	0252      	lsls	r2, r2, #9
 80030ee:	4313      	orrs	r3, r2
 80030f0:	61bb      	str	r3, [r7, #24]
 80030f2:	e00b      	b.n	800310c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f8:	2220      	movs	r2, #32
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003104:	2201      	movs	r2, #1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003118:	23e0      	movs	r3, #224	@ 0xe0
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003122:	4313      	orrs	r3, r2
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	4313      	orrs	r3, r2
 8003128:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4a65      	ldr	r2, [pc, #404]	@ (80032c8 <HAL_ADC_Init+0x33c>)
 8003132:	4013      	ands	r3, r2
 8003134:	0019      	movs	r1, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	69ba      	ldr	r2, [r7, #24]
 800313c:	430a      	orrs	r2, r1
 800313e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	0f9b      	lsrs	r3, r3, #30
 8003146:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800314c:	4313      	orrs	r3, r2
 800314e:	697a      	ldr	r2, [r7, #20]
 8003150:	4313      	orrs	r3, r2
 8003152:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	223c      	movs	r2, #60	@ 0x3c
 8003158:	5c9b      	ldrb	r3, [r3, r2]
 800315a:	2b01      	cmp	r3, #1
 800315c:	d111      	bne.n	8003182 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	0f9b      	lsrs	r3, r3, #30
 8003164:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800316a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8003170:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8003176:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	4313      	orrs	r3, r2
 800317c:	2201      	movs	r2, #1
 800317e:	4313      	orrs	r3, r2
 8003180:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	4a50      	ldr	r2, [pc, #320]	@ (80032cc <HAL_ADC_Init+0x340>)
 800318a:	4013      	ands	r3, r2
 800318c:	0019      	movs	r1, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	697a      	ldr	r2, [r7, #20]
 8003194:	430a      	orrs	r2, r1
 8003196:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685a      	ldr	r2, [r3, #4]
 800319c:	23c0      	movs	r3, #192	@ 0xc0
 800319e:	061b      	lsls	r3, r3, #24
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d018      	beq.n	80031d6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80031a8:	2380      	movs	r3, #128	@ 0x80
 80031aa:	05db      	lsls	r3, r3, #23
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d012      	beq.n	80031d6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80031b4:	2380      	movs	r3, #128	@ 0x80
 80031b6:	061b      	lsls	r3, r3, #24
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d00c      	beq.n	80031d6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80031bc:	4b44      	ldr	r3, [pc, #272]	@ (80032d0 <HAL_ADC_Init+0x344>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a44      	ldr	r2, [pc, #272]	@ (80032d4 <HAL_ADC_Init+0x348>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	0019      	movs	r1, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	23f0      	movs	r3, #240	@ 0xf0
 80031cc:	039b      	lsls	r3, r3, #14
 80031ce:	401a      	ands	r2, r3
 80031d0:	4b3f      	ldr	r3, [pc, #252]	@ (80032d0 <HAL_ADC_Init+0x344>)
 80031d2:	430a      	orrs	r2, r1
 80031d4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6818      	ldr	r0, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031de:	001a      	movs	r2, r3
 80031e0:	2100      	movs	r1, #0
 80031e2:	f7ff fdbe 	bl	8002d62 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6818      	ldr	r0, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ee:	493a      	ldr	r1, [pc, #232]	@ (80032d8 <HAL_ADC_Init+0x34c>)
 80031f0:	001a      	movs	r2, r3
 80031f2:	f7ff fdb6 	bl	8002d62 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	691b      	ldr	r3, [r3, #16]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d109      	bne.n	8003212 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2110      	movs	r1, #16
 800320a:	4249      	negs	r1, r1
 800320c:	430a      	orrs	r2, r1
 800320e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003210:	e018      	b.n	8003244 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	2380      	movs	r3, #128	@ 0x80
 8003218:	039b      	lsls	r3, r3, #14
 800321a:	429a      	cmp	r2, r3
 800321c:	d112      	bne.n	8003244 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	69db      	ldr	r3, [r3, #28]
 8003228:	3b01      	subs	r3, #1
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	221c      	movs	r2, #28
 800322e:	4013      	ands	r3, r2
 8003230:	2210      	movs	r2, #16
 8003232:	4252      	negs	r2, r2
 8003234:	409a      	lsls	r2, r3
 8003236:	0011      	movs	r1, r2
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	430a      	orrs	r2, r1
 8003242:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	2100      	movs	r1, #0
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff fda6 	bl	8002d9c <LL_ADC_GetSamplingTimeCommonChannels>
 8003250:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003256:	429a      	cmp	r2, r3
 8003258:	d10b      	bne.n	8003272 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003264:	2203      	movs	r2, #3
 8003266:	4393      	bics	r3, r2
 8003268:	2201      	movs	r2, #1
 800326a:	431a      	orrs	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003270:	e01c      	b.n	80032ac <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003276:	2212      	movs	r2, #18
 8003278:	4393      	bics	r3, r2
 800327a:	2210      	movs	r2, #16
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003286:	2201      	movs	r2, #1
 8003288:	431a      	orrs	r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800328e:	231f      	movs	r3, #31
 8003290:	18fb      	adds	r3, r7, r3
 8003292:	2201      	movs	r2, #1
 8003294:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003296:	e009      	b.n	80032ac <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800329c:	2210      	movs	r2, #16
 800329e:	431a      	orrs	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80032a4:	231f      	movs	r3, #31
 80032a6:	18fb      	adds	r3, r7, r3
 80032a8:	2201      	movs	r2, #1
 80032aa:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80032ac:	231f      	movs	r3, #31
 80032ae:	18fb      	adds	r3, r7, r3
 80032b0:	781b      	ldrb	r3, [r3, #0]
}
 80032b2:	0018      	movs	r0, r3
 80032b4:	46bd      	mov	sp, r7
 80032b6:	b008      	add	sp, #32
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	46c0      	nop			@ (mov r8, r8)
 80032bc:	20000000 	.word	0x20000000
 80032c0:	00030d40 	.word	0x00030d40
 80032c4:	fffffefd 	.word	0xfffffefd
 80032c8:	ffde0201 	.word	0xffde0201
 80032cc:	1ffffc02 	.word	0x1ffffc02
 80032d0:	40012708 	.word	0x40012708
 80032d4:	ffc3ffff 	.word	0xffc3ffff
 80032d8:	07ffff04 	.word	0x07ffff04

080032dc <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80032dc:	b5b0      	push	{r4, r5, r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	0018      	movs	r0, r3
 80032ea:	f7ff fe3d 	bl	8002f68 <LL_ADC_REG_IsConversionOngoing>
 80032ee:	1e03      	subs	r3, r0, #0
 80032f0:	d135      	bne.n	800335e <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2254      	movs	r2, #84	@ 0x54
 80032f6:	5c9b      	ldrb	r3, [r3, r2]
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_ADC_Start+0x24>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e035      	b.n	800336c <HAL_ADC_Start+0x90>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2254      	movs	r2, #84	@ 0x54
 8003304:	2101      	movs	r1, #1
 8003306:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003308:	250f      	movs	r5, #15
 800330a:	197c      	adds	r4, r7, r5
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	0018      	movs	r0, r3
 8003310:	f000 faaa 	bl	8003868 <ADC_Enable>
 8003314:	0003      	movs	r3, r0
 8003316:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003318:	197b      	adds	r3, r7, r5
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d119      	bne.n	8003354 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003324:	4a13      	ldr	r2, [pc, #76]	@ (8003374 <HAL_ADC_Start+0x98>)
 8003326:	4013      	ands	r3, r2
 8003328:	2280      	movs	r2, #128	@ 0x80
 800332a:	0052      	lsls	r2, r2, #1
 800332c:	431a      	orrs	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	221c      	movs	r2, #28
 800333e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2254      	movs	r2, #84	@ 0x54
 8003344:	2100      	movs	r1, #0
 8003346:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	0018      	movs	r0, r3
 800334e:	f7ff fdf9 	bl	8002f44 <LL_ADC_REG_StartConversion>
 8003352:	e008      	b.n	8003366 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2254      	movs	r2, #84	@ 0x54
 8003358:	2100      	movs	r1, #0
 800335a:	5499      	strb	r1, [r3, r2]
 800335c:	e003      	b.n	8003366 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800335e:	230f      	movs	r3, #15
 8003360:	18fb      	adds	r3, r7, r3
 8003362:	2202      	movs	r2, #2
 8003364:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8003366:	230f      	movs	r3, #15
 8003368:	18fb      	adds	r3, r7, r3
 800336a:	781b      	ldrb	r3, [r3, #0]
}
 800336c:	0018      	movs	r0, r3
 800336e:	46bd      	mov	sp, r7
 8003370:	b004      	add	sp, #16
 8003372:	bdb0      	pop	{r4, r5, r7, pc}
 8003374:	fffff0fe 	.word	0xfffff0fe

08003378 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	2b08      	cmp	r3, #8
 8003388:	d102      	bne.n	8003390 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800338a:	2308      	movs	r3, #8
 800338c:	60fb      	str	r3, [r7, #12]
 800338e:	e00f      	b.n	80033b0 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	2201      	movs	r2, #1
 8003398:	4013      	ands	r3, r2
 800339a:	d007      	beq.n	80033ac <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033a0:	2220      	movs	r2, #32
 80033a2:	431a      	orrs	r2, r3
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e072      	b.n	8003492 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80033ac:	2304      	movs	r3, #4
 80033ae:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80033b0:	f7ff fc88 	bl	8002cc4 <HAL_GetTick>
 80033b4:	0003      	movs	r3, r0
 80033b6:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80033b8:	e01f      	b.n	80033fa <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	3301      	adds	r3, #1
 80033be:	d01c      	beq.n	80033fa <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80033c0:	f7ff fc80 	bl	8002cc4 <HAL_GetTick>
 80033c4:	0002      	movs	r2, r0
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <HAL_ADC_PollForConversion+0x5e>
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d111      	bne.n	80033fa <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	4013      	ands	r3, r2
 80033e0:	d10b      	bne.n	80033fa <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e6:	2204      	movs	r2, #4
 80033e8:	431a      	orrs	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2254      	movs	r2, #84	@ 0x54
 80033f2:	2100      	movs	r1, #0
 80033f4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e04b      	b.n	8003492 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68fa      	ldr	r2, [r7, #12]
 8003402:	4013      	ands	r3, r2
 8003404:	d0d9      	beq.n	80033ba <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340a:	2280      	movs	r2, #128	@ 0x80
 800340c:	0092      	lsls	r2, r2, #2
 800340e:	431a      	orrs	r2, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	0018      	movs	r0, r3
 800341a:	f7ff fcd6 	bl	8002dca <LL_ADC_REG_IsTriggerSourceSWStart>
 800341e:	1e03      	subs	r3, r0, #0
 8003420:	d02e      	beq.n	8003480 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	7e9b      	ldrb	r3, [r3, #26]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d12a      	bne.n	8003480 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2208      	movs	r2, #8
 8003432:	4013      	ands	r3, r2
 8003434:	2b08      	cmp	r3, #8
 8003436:	d123      	bne.n	8003480 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	0018      	movs	r0, r3
 800343e:	f7ff fd93 	bl	8002f68 <LL_ADC_REG_IsConversionOngoing>
 8003442:	1e03      	subs	r3, r0, #0
 8003444:	d110      	bne.n	8003468 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	685a      	ldr	r2, [r3, #4]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	210c      	movs	r1, #12
 8003452:	438a      	bics	r2, r1
 8003454:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345a:	4a10      	ldr	r2, [pc, #64]	@ (800349c <HAL_ADC_PollForConversion+0x124>)
 800345c:	4013      	ands	r3, r2
 800345e:	2201      	movs	r2, #1
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	659a      	str	r2, [r3, #88]	@ 0x58
 8003466:	e00b      	b.n	8003480 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346c:	2220      	movs	r2, #32
 800346e:	431a      	orrs	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003478:	2201      	movs	r2, #1
 800347a:	431a      	orrs	r2, r3
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	7e1b      	ldrb	r3, [r3, #24]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d103      	bne.n	8003490 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	220c      	movs	r2, #12
 800348e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003490:	2300      	movs	r3, #0
}
 8003492:	0018      	movs	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	b004      	add	sp, #16
 8003498:	bd80      	pop	{r7, pc}
 800349a:	46c0      	nop			@ (mov r8, r8)
 800349c:	fffffefe 	.word	0xfffffefe

080034a0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80034ae:	0018      	movs	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b002      	add	sp, #8
 80034b4:	bd80      	pop	{r7, pc}
	...

080034b8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034c2:	2317      	movs	r3, #23
 80034c4:	18fb      	adds	r3, r7, r3
 80034c6:	2200      	movs	r2, #0
 80034c8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80034ca:	2300      	movs	r3, #0
 80034cc:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2254      	movs	r2, #84	@ 0x54
 80034d2:	5c9b      	ldrb	r3, [r3, r2]
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d101      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x24>
 80034d8:	2302      	movs	r3, #2
 80034da:	e1c0      	b.n	800385e <HAL_ADC_ConfigChannel+0x3a6>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2254      	movs	r2, #84	@ 0x54
 80034e0:	2101      	movs	r1, #1
 80034e2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0018      	movs	r0, r3
 80034ea:	f7ff fd3d 	bl	8002f68 <LL_ADC_REG_IsConversionOngoing>
 80034ee:	1e03      	subs	r3, r0, #0
 80034f0:	d000      	beq.n	80034f4 <HAL_ADC_ConfigChannel+0x3c>
 80034f2:	e1a3      	b.n	800383c <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d100      	bne.n	80034fe <HAL_ADC_ConfigChannel+0x46>
 80034fc:	e143      	b.n	8003786 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	2380      	movs	r3, #128	@ 0x80
 8003504:	061b      	lsls	r3, r3, #24
 8003506:	429a      	cmp	r2, r3
 8003508:	d004      	beq.n	8003514 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800350e:	4ac1      	ldr	r2, [pc, #772]	@ (8003814 <HAL_ADC_ConfigChannel+0x35c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d108      	bne.n	8003526 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	0019      	movs	r1, r3
 800351e:	0010      	movs	r0, r2
 8003520:	f7ff fc84 	bl	8002e2c <LL_ADC_REG_SetSequencerChAdd>
 8003524:	e0c9      	b.n	80036ba <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	211f      	movs	r1, #31
 8003530:	400b      	ands	r3, r1
 8003532:	210f      	movs	r1, #15
 8003534:	4099      	lsls	r1, r3
 8003536:	000b      	movs	r3, r1
 8003538:	43db      	mvns	r3, r3
 800353a:	4013      	ands	r3, r2
 800353c:	0019      	movs	r1, r3
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	035b      	lsls	r3, r3, #13
 8003544:	0b5b      	lsrs	r3, r3, #13
 8003546:	d105      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x9c>
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	0e9b      	lsrs	r3, r3, #26
 800354e:	221f      	movs	r2, #31
 8003550:	4013      	ands	r3, r2
 8003552:	e098      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	2201      	movs	r2, #1
 800355a:	4013      	ands	r3, r2
 800355c:	d000      	beq.n	8003560 <HAL_ADC_ConfigChannel+0xa8>
 800355e:	e091      	b.n	8003684 <HAL_ADC_ConfigChannel+0x1cc>
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2202      	movs	r2, #2
 8003566:	4013      	ands	r3, r2
 8003568:	d000      	beq.n	800356c <HAL_ADC_ConfigChannel+0xb4>
 800356a:	e089      	b.n	8003680 <HAL_ADC_ConfigChannel+0x1c8>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2204      	movs	r2, #4
 8003572:	4013      	ands	r3, r2
 8003574:	d000      	beq.n	8003578 <HAL_ADC_ConfigChannel+0xc0>
 8003576:	e081      	b.n	800367c <HAL_ADC_ConfigChannel+0x1c4>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2208      	movs	r2, #8
 800357e:	4013      	ands	r3, r2
 8003580:	d000      	beq.n	8003584 <HAL_ADC_ConfigChannel+0xcc>
 8003582:	e079      	b.n	8003678 <HAL_ADC_ConfigChannel+0x1c0>
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2210      	movs	r2, #16
 800358a:	4013      	ands	r3, r2
 800358c:	d000      	beq.n	8003590 <HAL_ADC_ConfigChannel+0xd8>
 800358e:	e071      	b.n	8003674 <HAL_ADC_ConfigChannel+0x1bc>
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	2220      	movs	r2, #32
 8003596:	4013      	ands	r3, r2
 8003598:	d000      	beq.n	800359c <HAL_ADC_ConfigChannel+0xe4>
 800359a:	e069      	b.n	8003670 <HAL_ADC_ConfigChannel+0x1b8>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2240      	movs	r2, #64	@ 0x40
 80035a2:	4013      	ands	r3, r2
 80035a4:	d000      	beq.n	80035a8 <HAL_ADC_ConfigChannel+0xf0>
 80035a6:	e061      	b.n	800366c <HAL_ADC_ConfigChannel+0x1b4>
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	2280      	movs	r2, #128	@ 0x80
 80035ae:	4013      	ands	r3, r2
 80035b0:	d000      	beq.n	80035b4 <HAL_ADC_ConfigChannel+0xfc>
 80035b2:	e059      	b.n	8003668 <HAL_ADC_ConfigChannel+0x1b0>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	2380      	movs	r3, #128	@ 0x80
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	4013      	ands	r3, r2
 80035be:	d151      	bne.n	8003664 <HAL_ADC_ConfigChannel+0x1ac>
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	2380      	movs	r3, #128	@ 0x80
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	4013      	ands	r3, r2
 80035ca:	d149      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1a8>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	2380      	movs	r3, #128	@ 0x80
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	4013      	ands	r3, r2
 80035d6:	d141      	bne.n	800365c <HAL_ADC_ConfigChannel+0x1a4>
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	2380      	movs	r3, #128	@ 0x80
 80035de:	011b      	lsls	r3, r3, #4
 80035e0:	4013      	ands	r3, r2
 80035e2:	d139      	bne.n	8003658 <HAL_ADC_ConfigChannel+0x1a0>
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	015b      	lsls	r3, r3, #5
 80035ec:	4013      	ands	r3, r2
 80035ee:	d131      	bne.n	8003654 <HAL_ADC_ConfigChannel+0x19c>
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	2380      	movs	r3, #128	@ 0x80
 80035f6:	019b      	lsls	r3, r3, #6
 80035f8:	4013      	ands	r3, r2
 80035fa:	d129      	bne.n	8003650 <HAL_ADC_ConfigChannel+0x198>
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	01db      	lsls	r3, r3, #7
 8003604:	4013      	ands	r3, r2
 8003606:	d121      	bne.n	800364c <HAL_ADC_ConfigChannel+0x194>
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	2380      	movs	r3, #128	@ 0x80
 800360e:	021b      	lsls	r3, r3, #8
 8003610:	4013      	ands	r3, r2
 8003612:	d119      	bne.n	8003648 <HAL_ADC_ConfigChannel+0x190>
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	2380      	movs	r3, #128	@ 0x80
 800361a:	025b      	lsls	r3, r3, #9
 800361c:	4013      	ands	r3, r2
 800361e:	d111      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x18c>
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	2380      	movs	r3, #128	@ 0x80
 8003626:	029b      	lsls	r3, r3, #10
 8003628:	4013      	ands	r3, r2
 800362a:	d109      	bne.n	8003640 <HAL_ADC_ConfigChannel+0x188>
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	2380      	movs	r3, #128	@ 0x80
 8003632:	02db      	lsls	r3, r3, #11
 8003634:	4013      	ands	r3, r2
 8003636:	d001      	beq.n	800363c <HAL_ADC_ConfigChannel+0x184>
 8003638:	2312      	movs	r3, #18
 800363a:	e024      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 800363c:	2300      	movs	r3, #0
 800363e:	e022      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003640:	2311      	movs	r3, #17
 8003642:	e020      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003644:	2310      	movs	r3, #16
 8003646:	e01e      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003648:	230f      	movs	r3, #15
 800364a:	e01c      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 800364c:	230e      	movs	r3, #14
 800364e:	e01a      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003650:	230d      	movs	r3, #13
 8003652:	e018      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003654:	230c      	movs	r3, #12
 8003656:	e016      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003658:	230b      	movs	r3, #11
 800365a:	e014      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 800365c:	230a      	movs	r3, #10
 800365e:	e012      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003660:	2309      	movs	r3, #9
 8003662:	e010      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003664:	2308      	movs	r3, #8
 8003666:	e00e      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003668:	2307      	movs	r3, #7
 800366a:	e00c      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 800366c:	2306      	movs	r3, #6
 800366e:	e00a      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003670:	2305      	movs	r3, #5
 8003672:	e008      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003674:	2304      	movs	r3, #4
 8003676:	e006      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003678:	2303      	movs	r3, #3
 800367a:	e004      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 800367c:	2302      	movs	r3, #2
 800367e:	e002      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003680:	2301      	movs	r3, #1
 8003682:	e000      	b.n	8003686 <HAL_ADC_ConfigChannel+0x1ce>
 8003684:	2300      	movs	r3, #0
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	6852      	ldr	r2, [r2, #4]
 800368a:	201f      	movs	r0, #31
 800368c:	4002      	ands	r2, r0
 800368e:	4093      	lsls	r3, r2
 8003690:	000a      	movs	r2, r1
 8003692:	431a      	orrs	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	089b      	lsrs	r3, r3, #2
 800369e:	1c5a      	adds	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d808      	bhi.n	80036ba <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6818      	ldr	r0, [r3, #0]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	6859      	ldr	r1, [r3, #4]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	001a      	movs	r2, r3
 80036b6:	f7ff fb99 	bl	8002dec <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6818      	ldr	r0, [r3, #0]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	6819      	ldr	r1, [r3, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	001a      	movs	r2, r3
 80036c8:	f7ff fbd4 	bl	8002e74 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	db00      	blt.n	80036d6 <HAL_ADC_ConfigChannel+0x21e>
 80036d4:	e0bc      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80036d6:	4b50      	ldr	r3, [pc, #320]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 80036d8:	0018      	movs	r0, r3
 80036da:	f7ff fb35 	bl	8002d48 <LL_ADC_GetCommonPathInternalCh>
 80036de:	0003      	movs	r3, r0
 80036e0:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a4d      	ldr	r2, [pc, #308]	@ (800381c <HAL_ADC_ConfigChannel+0x364>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d122      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	2380      	movs	r3, #128	@ 0x80
 80036f0:	041b      	lsls	r3, r3, #16
 80036f2:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80036f4:	d11d      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	2280      	movs	r2, #128	@ 0x80
 80036fa:	0412      	lsls	r2, r2, #16
 80036fc:	4313      	orrs	r3, r2
 80036fe:	4a46      	ldr	r2, [pc, #280]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 8003700:	0019      	movs	r1, r3
 8003702:	0010      	movs	r0, r2
 8003704:	f7ff fb0c 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003708:	4b45      	ldr	r3, [pc, #276]	@ (8003820 <HAL_ADC_ConfigChannel+0x368>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4945      	ldr	r1, [pc, #276]	@ (8003824 <HAL_ADC_ConfigChannel+0x36c>)
 800370e:	0018      	movs	r0, r3
 8003710:	f7fc fd12 	bl	8000138 <__udivsi3>
 8003714:	0003      	movs	r3, r0
 8003716:	1c5a      	adds	r2, r3, #1
 8003718:	0013      	movs	r3, r2
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	189b      	adds	r3, r3, r2
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003722:	e002      	b.n	800372a <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	3b01      	subs	r3, #1
 8003728:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d1f9      	bne.n	8003724 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003730:	e08e      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a3c      	ldr	r2, [pc, #240]	@ (8003828 <HAL_ADC_ConfigChannel+0x370>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d10e      	bne.n	800375a <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800373c:	693a      	ldr	r2, [r7, #16]
 800373e:	2380      	movs	r3, #128	@ 0x80
 8003740:	045b      	lsls	r3, r3, #17
 8003742:	4013      	ands	r3, r2
 8003744:	d109      	bne.n	800375a <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	2280      	movs	r2, #128	@ 0x80
 800374a:	0452      	lsls	r2, r2, #17
 800374c:	4313      	orrs	r3, r2
 800374e:	4a32      	ldr	r2, [pc, #200]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 8003750:	0019      	movs	r1, r3
 8003752:	0010      	movs	r0, r2
 8003754:	f7ff fae4 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
 8003758:	e07a      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a33      	ldr	r2, [pc, #204]	@ (800382c <HAL_ADC_ConfigChannel+0x374>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d000      	beq.n	8003766 <HAL_ADC_ConfigChannel+0x2ae>
 8003764:	e074      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	2380      	movs	r3, #128	@ 0x80
 800376a:	03db      	lsls	r3, r3, #15
 800376c:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800376e:	d000      	beq.n	8003772 <HAL_ADC_ConfigChannel+0x2ba>
 8003770:	e06e      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2280      	movs	r2, #128	@ 0x80
 8003776:	03d2      	lsls	r2, r2, #15
 8003778:	4313      	orrs	r3, r2
 800377a:	4a27      	ldr	r2, [pc, #156]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 800377c:	0019      	movs	r1, r3
 800377e:	0010      	movs	r0, r2
 8003780:	f7ff face 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
 8003784:	e064      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691a      	ldr	r2, [r3, #16]
 800378a:	2380      	movs	r3, #128	@ 0x80
 800378c:	061b      	lsls	r3, r3, #24
 800378e:	429a      	cmp	r2, r3
 8003790:	d004      	beq.n	800379c <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003796:	4a1f      	ldr	r2, [pc, #124]	@ (8003814 <HAL_ADC_ConfigChannel+0x35c>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d107      	bne.n	80037ac <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	0019      	movs	r1, r3
 80037a6:	0010      	movs	r0, r2
 80037a8:	f7ff fb51 	bl	8002e4e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	da4d      	bge.n	8003850 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80037b4:	4b18      	ldr	r3, [pc, #96]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 80037b6:	0018      	movs	r0, r3
 80037b8:	f7ff fac6 	bl	8002d48 <LL_ADC_GetCommonPathInternalCh>
 80037bc:	0003      	movs	r3, r0
 80037be:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a15      	ldr	r2, [pc, #84]	@ (800381c <HAL_ADC_ConfigChannel+0x364>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d108      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	4a18      	ldr	r2, [pc, #96]	@ (8003830 <HAL_ADC_ConfigChannel+0x378>)
 80037ce:	4013      	ands	r3, r2
 80037d0:	4a11      	ldr	r2, [pc, #68]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 80037d2:	0019      	movs	r1, r3
 80037d4:	0010      	movs	r0, r2
 80037d6:	f7ff faa3 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
 80037da:	e039      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a11      	ldr	r2, [pc, #68]	@ (8003828 <HAL_ADC_ConfigChannel+0x370>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d108      	bne.n	80037f8 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	4a12      	ldr	r2, [pc, #72]	@ (8003834 <HAL_ADC_ConfigChannel+0x37c>)
 80037ea:	4013      	ands	r3, r2
 80037ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 80037ee:	0019      	movs	r1, r3
 80037f0:	0010      	movs	r0, r2
 80037f2:	f7ff fa95 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
 80037f6:	e02b      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a0b      	ldr	r2, [pc, #44]	@ (800382c <HAL_ADC_ConfigChannel+0x374>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d126      	bne.n	8003850 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	4a0c      	ldr	r2, [pc, #48]	@ (8003838 <HAL_ADC_ConfigChannel+0x380>)
 8003806:	4013      	ands	r3, r2
 8003808:	4a03      	ldr	r2, [pc, #12]	@ (8003818 <HAL_ADC_ConfigChannel+0x360>)
 800380a:	0019      	movs	r1, r3
 800380c:	0010      	movs	r0, r2
 800380e:	f7ff fa87 	bl	8002d20 <LL_ADC_SetCommonPathInternalCh>
 8003812:	e01d      	b.n	8003850 <HAL_ADC_ConfigChannel+0x398>
 8003814:	80000004 	.word	0x80000004
 8003818:	40012708 	.word	0x40012708
 800381c:	b0001000 	.word	0xb0001000
 8003820:	20000000 	.word	0x20000000
 8003824:	00030d40 	.word	0x00030d40
 8003828:	b8004000 	.word	0xb8004000
 800382c:	b4002000 	.word	0xb4002000
 8003830:	ff7fffff 	.word	0xff7fffff
 8003834:	feffffff 	.word	0xfeffffff
 8003838:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003840:	2220      	movs	r2, #32
 8003842:	431a      	orrs	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003848:	2317      	movs	r3, #23
 800384a:	18fb      	adds	r3, r7, r3
 800384c:	2201      	movs	r2, #1
 800384e:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2254      	movs	r2, #84	@ 0x54
 8003854:	2100      	movs	r1, #0
 8003856:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8003858:	2317      	movs	r3, #23
 800385a:	18fb      	adds	r3, r7, r3
 800385c:	781b      	ldrb	r3, [r3, #0]
}
 800385e:	0018      	movs	r0, r3
 8003860:	46bd      	mov	sp, r7
 8003862:	b006      	add	sp, #24
 8003864:	bd80      	pop	{r7, pc}
 8003866:	46c0      	nop			@ (mov r8, r8)

08003868 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003870:	2300      	movs	r3, #0
 8003872:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	0018      	movs	r0, r3
 800387a:	f7ff fb51 	bl	8002f20 <LL_ADC_IsEnabled>
 800387e:	1e03      	subs	r3, r0, #0
 8003880:	d000      	beq.n	8003884 <ADC_Enable+0x1c>
 8003882:	e069      	b.n	8003958 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	4a36      	ldr	r2, [pc, #216]	@ (8003964 <ADC_Enable+0xfc>)
 800388c:	4013      	ands	r3, r2
 800388e:	d00d      	beq.n	80038ac <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003894:	2210      	movs	r2, #16
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a0:	2201      	movs	r2, #1
 80038a2:	431a      	orrs	r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e056      	b.n	800395a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	0018      	movs	r0, r3
 80038b2:	f7ff fb23 	bl	8002efc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80038b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003968 <ADC_Enable+0x100>)
 80038b8:	0018      	movs	r0, r3
 80038ba:	f7ff fa45 	bl	8002d48 <LL_ADC_GetCommonPathInternalCh>
 80038be:	0002      	movs	r2, r0
 80038c0:	2380      	movs	r3, #128	@ 0x80
 80038c2:	041b      	lsls	r3, r3, #16
 80038c4:	4013      	ands	r3, r2
 80038c6:	d00f      	beq.n	80038e8 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80038c8:	4b28      	ldr	r3, [pc, #160]	@ (800396c <ADC_Enable+0x104>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4928      	ldr	r1, [pc, #160]	@ (8003970 <ADC_Enable+0x108>)
 80038ce:	0018      	movs	r0, r3
 80038d0:	f7fc fc32 	bl	8000138 <__udivsi3>
 80038d4:	0003      	movs	r3, r0
 80038d6:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80038d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038da:	e002      	b.n	80038e2 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	3b01      	subs	r3, #1
 80038e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1f9      	bne.n	80038dc <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	7e5b      	ldrb	r3, [r3, #25]
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d033      	beq.n	8003958 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80038f0:	f7ff f9e8 	bl	8002cc4 <HAL_GetTick>
 80038f4:	0003      	movs	r3, r0
 80038f6:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038f8:	e027      	b.n	800394a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	0018      	movs	r0, r3
 8003900:	f7ff fb0e 	bl	8002f20 <LL_ADC_IsEnabled>
 8003904:	1e03      	subs	r3, r0, #0
 8003906:	d104      	bne.n	8003912 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	0018      	movs	r0, r3
 800390e:	f7ff faf5 	bl	8002efc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003912:	f7ff f9d7 	bl	8002cc4 <HAL_GetTick>
 8003916:	0002      	movs	r2, r0
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1ad3      	subs	r3, r2, r3
 800391c:	2b02      	cmp	r3, #2
 800391e:	d914      	bls.n	800394a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2201      	movs	r2, #1
 8003928:	4013      	ands	r3, r2
 800392a:	2b01      	cmp	r3, #1
 800392c:	d00d      	beq.n	800394a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003932:	2210      	movs	r2, #16
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393e:	2201      	movs	r2, #1
 8003940:	431a      	orrs	r2, r3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e007      	b.n	800395a <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2201      	movs	r2, #1
 8003952:	4013      	ands	r3, r2
 8003954:	2b01      	cmp	r3, #1
 8003956:	d1d0      	bne.n	80038fa <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	0018      	movs	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	b004      	add	sp, #16
 8003960:	bd80      	pop	{r7, pc}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	80000017 	.word	0x80000017
 8003968:	40012708 	.word	0x40012708
 800396c:	20000000 	.word	0x20000000
 8003970:	00030d40 	.word	0x00030d40

08003974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003974:	b590      	push	{r4, r7, lr}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	0002      	movs	r2, r0
 800397c:	6039      	str	r1, [r7, #0]
 800397e:	1dfb      	adds	r3, r7, #7
 8003980:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003982:	1dfb      	adds	r3, r7, #7
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	2b7f      	cmp	r3, #127	@ 0x7f
 8003988:	d828      	bhi.n	80039dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800398a:	4a2f      	ldr	r2, [pc, #188]	@ (8003a48 <__NVIC_SetPriority+0xd4>)
 800398c:	1dfb      	adds	r3, r7, #7
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	b25b      	sxtb	r3, r3
 8003992:	089b      	lsrs	r3, r3, #2
 8003994:	33c0      	adds	r3, #192	@ 0xc0
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	589b      	ldr	r3, [r3, r2]
 800399a:	1dfa      	adds	r2, r7, #7
 800399c:	7812      	ldrb	r2, [r2, #0]
 800399e:	0011      	movs	r1, r2
 80039a0:	2203      	movs	r2, #3
 80039a2:	400a      	ands	r2, r1
 80039a4:	00d2      	lsls	r2, r2, #3
 80039a6:	21ff      	movs	r1, #255	@ 0xff
 80039a8:	4091      	lsls	r1, r2
 80039aa:	000a      	movs	r2, r1
 80039ac:	43d2      	mvns	r2, r2
 80039ae:	401a      	ands	r2, r3
 80039b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	019b      	lsls	r3, r3, #6
 80039b6:	22ff      	movs	r2, #255	@ 0xff
 80039b8:	401a      	ands	r2, r3
 80039ba:	1dfb      	adds	r3, r7, #7
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	0018      	movs	r0, r3
 80039c0:	2303      	movs	r3, #3
 80039c2:	4003      	ands	r3, r0
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039c8:	481f      	ldr	r0, [pc, #124]	@ (8003a48 <__NVIC_SetPriority+0xd4>)
 80039ca:	1dfb      	adds	r3, r7, #7
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	b25b      	sxtb	r3, r3
 80039d0:	089b      	lsrs	r3, r3, #2
 80039d2:	430a      	orrs	r2, r1
 80039d4:	33c0      	adds	r3, #192	@ 0xc0
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80039da:	e031      	b.n	8003a40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80039dc:	4a1b      	ldr	r2, [pc, #108]	@ (8003a4c <__NVIC_SetPriority+0xd8>)
 80039de:	1dfb      	adds	r3, r7, #7
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	0019      	movs	r1, r3
 80039e4:	230f      	movs	r3, #15
 80039e6:	400b      	ands	r3, r1
 80039e8:	3b08      	subs	r3, #8
 80039ea:	089b      	lsrs	r3, r3, #2
 80039ec:	3306      	adds	r3, #6
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	18d3      	adds	r3, r2, r3
 80039f2:	3304      	adds	r3, #4
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	1dfa      	adds	r2, r7, #7
 80039f8:	7812      	ldrb	r2, [r2, #0]
 80039fa:	0011      	movs	r1, r2
 80039fc:	2203      	movs	r2, #3
 80039fe:	400a      	ands	r2, r1
 8003a00:	00d2      	lsls	r2, r2, #3
 8003a02:	21ff      	movs	r1, #255	@ 0xff
 8003a04:	4091      	lsls	r1, r2
 8003a06:	000a      	movs	r2, r1
 8003a08:	43d2      	mvns	r2, r2
 8003a0a:	401a      	ands	r2, r3
 8003a0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	019b      	lsls	r3, r3, #6
 8003a12:	22ff      	movs	r2, #255	@ 0xff
 8003a14:	401a      	ands	r2, r3
 8003a16:	1dfb      	adds	r3, r7, #7
 8003a18:	781b      	ldrb	r3, [r3, #0]
 8003a1a:	0018      	movs	r0, r3
 8003a1c:	2303      	movs	r3, #3
 8003a1e:	4003      	ands	r3, r0
 8003a20:	00db      	lsls	r3, r3, #3
 8003a22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a24:	4809      	ldr	r0, [pc, #36]	@ (8003a4c <__NVIC_SetPriority+0xd8>)
 8003a26:	1dfb      	adds	r3, r7, #7
 8003a28:	781b      	ldrb	r3, [r3, #0]
 8003a2a:	001c      	movs	r4, r3
 8003a2c:	230f      	movs	r3, #15
 8003a2e:	4023      	ands	r3, r4
 8003a30:	3b08      	subs	r3, #8
 8003a32:	089b      	lsrs	r3, r3, #2
 8003a34:	430a      	orrs	r2, r1
 8003a36:	3306      	adds	r3, #6
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	18c3      	adds	r3, r0, r3
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	601a      	str	r2, [r3, #0]
}
 8003a40:	46c0      	nop			@ (mov r8, r8)
 8003a42:	46bd      	mov	sp, r7
 8003a44:	b003      	add	sp, #12
 8003a46:	bd90      	pop	{r4, r7, pc}
 8003a48:	e000e100 	.word	0xe000e100
 8003a4c:	e000ed00 	.word	0xe000ed00

08003a50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b082      	sub	sp, #8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	1e5a      	subs	r2, r3, #1
 8003a5c:	2380      	movs	r3, #128	@ 0x80
 8003a5e:	045b      	lsls	r3, r3, #17
 8003a60:	429a      	cmp	r2, r3
 8003a62:	d301      	bcc.n	8003a68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003a64:	2301      	movs	r3, #1
 8003a66:	e010      	b.n	8003a8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a68:	4b0a      	ldr	r3, [pc, #40]	@ (8003a94 <SysTick_Config+0x44>)
 8003a6a:	687a      	ldr	r2, [r7, #4]
 8003a6c:	3a01      	subs	r2, #1
 8003a6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a70:	2301      	movs	r3, #1
 8003a72:	425b      	negs	r3, r3
 8003a74:	2103      	movs	r1, #3
 8003a76:	0018      	movs	r0, r3
 8003a78:	f7ff ff7c 	bl	8003974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a7c:	4b05      	ldr	r3, [pc, #20]	@ (8003a94 <SysTick_Config+0x44>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a82:	4b04      	ldr	r3, [pc, #16]	@ (8003a94 <SysTick_Config+0x44>)
 8003a84:	2207      	movs	r2, #7
 8003a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	0018      	movs	r0, r3
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	b002      	add	sp, #8
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	46c0      	nop			@ (mov r8, r8)
 8003a94:	e000e010 	.word	0xe000e010

08003a98 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b084      	sub	sp, #16
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60b9      	str	r1, [r7, #8]
 8003aa0:	607a      	str	r2, [r7, #4]
 8003aa2:	210f      	movs	r1, #15
 8003aa4:	187b      	adds	r3, r7, r1
 8003aa6:	1c02      	adds	r2, r0, #0
 8003aa8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8003aaa:	68ba      	ldr	r2, [r7, #8]
 8003aac:	187b      	adds	r3, r7, r1
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	b25b      	sxtb	r3, r3
 8003ab2:	0011      	movs	r1, r2
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f7ff ff5d 	bl	8003974 <__NVIC_SetPriority>
}
 8003aba:	46c0      	nop			@ (mov r8, r8)
 8003abc:	46bd      	mov	sp, r7
 8003abe:	b004      	add	sp, #16
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b082      	sub	sp, #8
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	0018      	movs	r0, r3
 8003ace:	f7ff ffbf 	bl	8003a50 <SysTick_Config>
 8003ad2:	0003      	movs	r3, r0
}
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	b002      	add	sp, #8
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aea:	e147      	b.n	8003d7c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2101      	movs	r1, #1
 8003af2:	697a      	ldr	r2, [r7, #20]
 8003af4:	4091      	lsls	r1, r2
 8003af6:	000a      	movs	r2, r1
 8003af8:	4013      	ands	r3, r2
 8003afa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d100      	bne.n	8003b04 <HAL_GPIO_Init+0x28>
 8003b02:	e138      	b.n	8003d76 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2203      	movs	r2, #3
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	d005      	beq.n	8003b1c <HAL_GPIO_Init+0x40>
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	2203      	movs	r2, #3
 8003b16:	4013      	ands	r3, r2
 8003b18:	2b02      	cmp	r3, #2
 8003b1a:	d130      	bne.n	8003b7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	2203      	movs	r2, #3
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	0013      	movs	r3, r2
 8003b2c:	43da      	mvns	r2, r3
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4013      	ands	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	68da      	ldr	r2, [r3, #12]
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	0013      	movs	r3, r2
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b52:	2201      	movs	r2, #1
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	409a      	lsls	r2, r3
 8003b58:	0013      	movs	r3, r2
 8003b5a:	43da      	mvns	r2, r3
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	4013      	ands	r3, r2
 8003b60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	2201      	movs	r2, #1
 8003b6a:	401a      	ands	r2, r3
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	409a      	lsls	r2, r3
 8003b70:	0013      	movs	r3, r2
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	693a      	ldr	r2, [r7, #16]
 8003b7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	2203      	movs	r2, #3
 8003b84:	4013      	ands	r3, r2
 8003b86:	2b03      	cmp	r3, #3
 8003b88:	d017      	beq.n	8003bba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	005b      	lsls	r3, r3, #1
 8003b94:	2203      	movs	r2, #3
 8003b96:	409a      	lsls	r2, r3
 8003b98:	0013      	movs	r3, r2
 8003b9a:	43da      	mvns	r2, r3
 8003b9c:	693b      	ldr	r3, [r7, #16]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	689a      	ldr	r2, [r3, #8]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	409a      	lsls	r2, r3
 8003bac:	0013      	movs	r3, r2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	2b02      	cmp	r3, #2
 8003bc4:	d123      	bne.n	8003c0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	08da      	lsrs	r2, r3, #3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	3208      	adds	r2, #8
 8003bce:	0092      	lsls	r2, r2, #2
 8003bd0:	58d3      	ldr	r3, [r2, r3]
 8003bd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2207      	movs	r2, #7
 8003bd8:	4013      	ands	r3, r2
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	220f      	movs	r2, #15
 8003bde:	409a      	lsls	r2, r3
 8003be0:	0013      	movs	r3, r2
 8003be2:	43da      	mvns	r2, r3
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	4013      	ands	r3, r2
 8003be8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	691a      	ldr	r2, [r3, #16]
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	2107      	movs	r1, #7
 8003bf2:	400b      	ands	r3, r1
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	409a      	lsls	r2, r3
 8003bf8:	0013      	movs	r3, r2
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	08da      	lsrs	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3208      	adds	r2, #8
 8003c08:	0092      	lsls	r2, r2, #2
 8003c0a:	6939      	ldr	r1, [r7, #16]
 8003c0c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	005b      	lsls	r3, r3, #1
 8003c18:	2203      	movs	r2, #3
 8003c1a:	409a      	lsls	r2, r3
 8003c1c:	0013      	movs	r3, r2
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	2203      	movs	r2, #3
 8003c2c:	401a      	ands	r2, r3
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	005b      	lsls	r3, r3, #1
 8003c32:	409a      	lsls	r2, r3
 8003c34:	0013      	movs	r3, r2
 8003c36:	693a      	ldr	r2, [r7, #16]
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	23c0      	movs	r3, #192	@ 0xc0
 8003c48:	029b      	lsls	r3, r3, #10
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d100      	bne.n	8003c50 <HAL_GPIO_Init+0x174>
 8003c4e:	e092      	b.n	8003d76 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003c50:	4a50      	ldr	r2, [pc, #320]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	089b      	lsrs	r3, r3, #2
 8003c56:	3318      	adds	r3, #24
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	589b      	ldr	r3, [r3, r2]
 8003c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2203      	movs	r2, #3
 8003c62:	4013      	ands	r3, r2
 8003c64:	00db      	lsls	r3, r3, #3
 8003c66:	220f      	movs	r2, #15
 8003c68:	409a      	lsls	r2, r3
 8003c6a:	0013      	movs	r3, r2
 8003c6c:	43da      	mvns	r2, r3
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	4013      	ands	r3, r2
 8003c72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	23a0      	movs	r3, #160	@ 0xa0
 8003c78:	05db      	lsls	r3, r3, #23
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d013      	beq.n	8003ca6 <HAL_GPIO_Init+0x1ca>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a45      	ldr	r2, [pc, #276]	@ (8003d98 <HAL_GPIO_Init+0x2bc>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d00d      	beq.n	8003ca2 <HAL_GPIO_Init+0x1c6>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a44      	ldr	r2, [pc, #272]	@ (8003d9c <HAL_GPIO_Init+0x2c0>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d007      	beq.n	8003c9e <HAL_GPIO_Init+0x1c2>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a43      	ldr	r2, [pc, #268]	@ (8003da0 <HAL_GPIO_Init+0x2c4>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d101      	bne.n	8003c9a <HAL_GPIO_Init+0x1be>
 8003c96:	2303      	movs	r3, #3
 8003c98:	e006      	b.n	8003ca8 <HAL_GPIO_Init+0x1cc>
 8003c9a:	2305      	movs	r3, #5
 8003c9c:	e004      	b.n	8003ca8 <HAL_GPIO_Init+0x1cc>
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e002      	b.n	8003ca8 <HAL_GPIO_Init+0x1cc>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e000      	b.n	8003ca8 <HAL_GPIO_Init+0x1cc>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	2103      	movs	r1, #3
 8003cac:	400a      	ands	r2, r1
 8003cae:	00d2      	lsls	r2, r2, #3
 8003cb0:	4093      	lsls	r3, r2
 8003cb2:	693a      	ldr	r2, [r7, #16]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003cb8:	4936      	ldr	r1, [pc, #216]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	089b      	lsrs	r3, r3, #2
 8003cbe:	3318      	adds	r3, #24
 8003cc0:	009b      	lsls	r3, r3, #2
 8003cc2:	693a      	ldr	r2, [r7, #16]
 8003cc4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003cc6:	4b33      	ldr	r3, [pc, #204]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	685a      	ldr	r2, [r3, #4]
 8003cda:	2380      	movs	r3, #128	@ 0x80
 8003cdc:	035b      	lsls	r3, r3, #13
 8003cde:	4013      	ands	r3, r2
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003cea:	4b2a      	ldr	r3, [pc, #168]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003cec:	693a      	ldr	r2, [r7, #16]
 8003cee:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003cf0:	4b28      	ldr	r3, [pc, #160]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	43da      	mvns	r2, r3
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	685a      	ldr	r2, [r3, #4]
 8003d04:	2380      	movs	r3, #128	@ 0x80
 8003d06:	039b      	lsls	r3, r3, #14
 8003d08:	4013      	ands	r3, r2
 8003d0a:	d003      	beq.n	8003d14 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003d14:	4b1f      	ldr	r3, [pc, #124]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003d1a:	4a1e      	ldr	r2, [pc, #120]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003d1c:	2384      	movs	r3, #132	@ 0x84
 8003d1e:	58d3      	ldr	r3, [r2, r3]
 8003d20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	43da      	mvns	r2, r3
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	2380      	movs	r3, #128	@ 0x80
 8003d32:	029b      	lsls	r3, r3, #10
 8003d34:	4013      	ands	r3, r2
 8003d36:	d003      	beq.n	8003d40 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003d40:	4914      	ldr	r1, [pc, #80]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003d42:	2284      	movs	r2, #132	@ 0x84
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003d48:	4a12      	ldr	r2, [pc, #72]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003d4a:	2380      	movs	r3, #128	@ 0x80
 8003d4c:	58d3      	ldr	r3, [r2, r3]
 8003d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	43da      	mvns	r2, r3
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	4013      	ands	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	2380      	movs	r3, #128	@ 0x80
 8003d60:	025b      	lsls	r3, r3, #9
 8003d62:	4013      	ands	r3, r2
 8003d64:	d003      	beq.n	8003d6e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003d6e:	4909      	ldr	r1, [pc, #36]	@ (8003d94 <HAL_GPIO_Init+0x2b8>)
 8003d70:	2280      	movs	r2, #128	@ 0x80
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	3301      	adds	r3, #1
 8003d7a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	40da      	lsrs	r2, r3
 8003d84:	1e13      	subs	r3, r2, #0
 8003d86:	d000      	beq.n	8003d8a <HAL_GPIO_Init+0x2ae>
 8003d88:	e6b0      	b.n	8003aec <HAL_GPIO_Init+0x10>
  }
}
 8003d8a:	46c0      	nop			@ (mov r8, r8)
 8003d8c:	46c0      	nop			@ (mov r8, r8)
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	b006      	add	sp, #24
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40021800 	.word	0x40021800
 8003d98:	50000400 	.word	0x50000400
 8003d9c:	50000800 	.word	0x50000800
 8003da0:	50000c00 	.word	0x50000c00

08003da4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	0008      	movs	r0, r1
 8003dae:	0011      	movs	r1, r2
 8003db0:	1cbb      	adds	r3, r7, #2
 8003db2:	1c02      	adds	r2, r0, #0
 8003db4:	801a      	strh	r2, [r3, #0]
 8003db6:	1c7b      	adds	r3, r7, #1
 8003db8:	1c0a      	adds	r2, r1, #0
 8003dba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003dbc:	1c7b      	adds	r3, r7, #1
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d004      	beq.n	8003dce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003dc4:	1cbb      	adds	r3, r7, #2
 8003dc6:	881a      	ldrh	r2, [r3, #0]
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003dcc:	e003      	b.n	8003dd6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003dce:	1cbb      	adds	r3, r7, #2
 8003dd0:	881a      	ldrh	r2, [r3, #0]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b002      	add	sp, #8
 8003ddc:	bd80      	pop	{r7, pc}
	...

08003de0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b082      	sub	sp, #8
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d101      	bne.n	8003df2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e08f      	b.n	8003f12 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2241      	movs	r2, #65	@ 0x41
 8003df6:	5c9b      	ldrb	r3, [r3, r2]
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d107      	bne.n	8003e0e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2240      	movs	r2, #64	@ 0x40
 8003e02:	2100      	movs	r1, #0
 8003e04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	0018      	movs	r0, r3
 8003e0a:	f7fe fd29 	bl	8002860 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2241      	movs	r2, #65	@ 0x41
 8003e12:	2124      	movs	r1, #36	@ 0x24
 8003e14:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2101      	movs	r1, #1
 8003e22:	438a      	bics	r2, r1
 8003e24:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685a      	ldr	r2, [r3, #4]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	493b      	ldr	r1, [pc, #236]	@ (8003f1c <HAL_I2C_Init+0x13c>)
 8003e30:	400a      	ands	r2, r1
 8003e32:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	689a      	ldr	r2, [r3, #8]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4938      	ldr	r1, [pc, #224]	@ (8003f20 <HAL_I2C_Init+0x140>)
 8003e40:	400a      	ands	r2, r1
 8003e42:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d108      	bne.n	8003e5e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689a      	ldr	r2, [r3, #8]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2180      	movs	r1, #128	@ 0x80
 8003e56:	0209      	lsls	r1, r1, #8
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	e007      	b.n	8003e6e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	2184      	movs	r1, #132	@ 0x84
 8003e68:	0209      	lsls	r1, r1, #8
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d109      	bne.n	8003e8a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2180      	movs	r1, #128	@ 0x80
 8003e82:	0109      	lsls	r1, r1, #4
 8003e84:	430a      	orrs	r2, r1
 8003e86:	605a      	str	r2, [r3, #4]
 8003e88:	e007      	b.n	8003e9a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	685a      	ldr	r2, [r3, #4]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4923      	ldr	r1, [pc, #140]	@ (8003f24 <HAL_I2C_Init+0x144>)
 8003e96:	400a      	ands	r2, r1
 8003e98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4920      	ldr	r1, [pc, #128]	@ (8003f28 <HAL_I2C_Init+0x148>)
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	68da      	ldr	r2, [r3, #12]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	491a      	ldr	r1, [pc, #104]	@ (8003f20 <HAL_I2C_Init+0x140>)
 8003eb6:	400a      	ands	r2, r1
 8003eb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691a      	ldr	r2, [r3, #16]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	430a      	orrs	r2, r1
 8003ed2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	69d9      	ldr	r1, [r3, #28]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1a      	ldr	r2, [r3, #32]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	430a      	orrs	r2, r1
 8003ee2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2101      	movs	r1, #1
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2241      	movs	r2, #65	@ 0x41
 8003efe:	2120      	movs	r1, #32
 8003f00:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2242      	movs	r2, #66	@ 0x42
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	0018      	movs	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b002      	add	sp, #8
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			@ (mov r8, r8)
 8003f1c:	f0ffffff 	.word	0xf0ffffff
 8003f20:	ffff7fff 	.word	0xffff7fff
 8003f24:	fffff7ff 	.word	0xfffff7ff
 8003f28:	02008000 	.word	0x02008000

08003f2c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f2c:	b590      	push	{r4, r7, lr}
 8003f2e:	b089      	sub	sp, #36	@ 0x24
 8003f30:	af02      	add	r7, sp, #8
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	000c      	movs	r4, r1
 8003f36:	0010      	movs	r0, r2
 8003f38:	0019      	movs	r1, r3
 8003f3a:	230a      	movs	r3, #10
 8003f3c:	18fb      	adds	r3, r7, r3
 8003f3e:	1c22      	adds	r2, r4, #0
 8003f40:	801a      	strh	r2, [r3, #0]
 8003f42:	2308      	movs	r3, #8
 8003f44:	18fb      	adds	r3, r7, r3
 8003f46:	1c02      	adds	r2, r0, #0
 8003f48:	801a      	strh	r2, [r3, #0]
 8003f4a:	1dbb      	adds	r3, r7, #6
 8003f4c:	1c0a      	adds	r2, r1, #0
 8003f4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2241      	movs	r2, #65	@ 0x41
 8003f54:	5c9b      	ldrb	r3, [r3, r2]
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b20      	cmp	r3, #32
 8003f5a:	d000      	beq.n	8003f5e <HAL_I2C_Mem_Write+0x32>
 8003f5c:	e10c      	b.n	8004178 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d004      	beq.n	8003f6e <HAL_I2C_Mem_Write+0x42>
 8003f64:	232c      	movs	r3, #44	@ 0x2c
 8003f66:	18fb      	adds	r3, r7, r3
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d105      	bne.n	8003f7a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2280      	movs	r2, #128	@ 0x80
 8003f72:	0092      	lsls	r2, r2, #2
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e0ff      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2240      	movs	r2, #64	@ 0x40
 8003f7e:	5c9b      	ldrb	r3, [r3, r2]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d101      	bne.n	8003f88 <HAL_I2C_Mem_Write+0x5c>
 8003f84:	2302      	movs	r3, #2
 8003f86:	e0f8      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2240      	movs	r2, #64	@ 0x40
 8003f8c:	2101      	movs	r1, #1
 8003f8e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003f90:	f7fe fe98 	bl	8002cc4 <HAL_GetTick>
 8003f94:	0003      	movs	r3, r0
 8003f96:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003f98:	2380      	movs	r3, #128	@ 0x80
 8003f9a:	0219      	lsls	r1, r3, #8
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	2319      	movs	r3, #25
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f000 f975 	bl	8004294 <I2C_WaitOnFlagUntilTimeout>
 8003faa:	1e03      	subs	r3, r0, #0
 8003fac:	d001      	beq.n	8003fb2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e0e3      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2241      	movs	r2, #65	@ 0x41
 8003fb6:	2121      	movs	r1, #33	@ 0x21
 8003fb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2242      	movs	r2, #66	@ 0x42
 8003fbe:	2140      	movs	r1, #64	@ 0x40
 8003fc0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003fcc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	222c      	movs	r2, #44	@ 0x2c
 8003fd2:	18ba      	adds	r2, r7, r2
 8003fd4:	8812      	ldrh	r2, [r2, #0]
 8003fd6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003fde:	1dbb      	adds	r3, r7, #6
 8003fe0:	881c      	ldrh	r4, [r3, #0]
 8003fe2:	2308      	movs	r3, #8
 8003fe4:	18fb      	adds	r3, r7, r3
 8003fe6:	881a      	ldrh	r2, [r3, #0]
 8003fe8:	230a      	movs	r3, #10
 8003fea:	18fb      	adds	r3, r7, r3
 8003fec:	8819      	ldrh	r1, [r3, #0]
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	9301      	str	r3, [sp, #4]
 8003ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	0023      	movs	r3, r4
 8003ffa:	f000 f8c5 	bl	8004188 <I2C_RequestMemoryWrite>
 8003ffe:	1e03      	subs	r3, r0, #0
 8004000:	d005      	beq.n	800400e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2240      	movs	r2, #64	@ 0x40
 8004006:	2100      	movs	r1, #0
 8004008:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e0b5      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004012:	b29b      	uxth	r3, r3
 8004014:	2bff      	cmp	r3, #255	@ 0xff
 8004016:	d911      	bls.n	800403c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	22ff      	movs	r2, #255	@ 0xff
 800401c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004022:	b2da      	uxtb	r2, r3
 8004024:	2380      	movs	r3, #128	@ 0x80
 8004026:	045c      	lsls	r4, r3, #17
 8004028:	230a      	movs	r3, #10
 800402a:	18fb      	adds	r3, r7, r3
 800402c:	8819      	ldrh	r1, [r3, #0]
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	2300      	movs	r3, #0
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	0023      	movs	r3, r4
 8004036:	f000 fb07 	bl	8004648 <I2C_TransferConfig>
 800403a:	e012      	b.n	8004062 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800404a:	b2da      	uxtb	r2, r3
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	049c      	lsls	r4, r3, #18
 8004050:	230a      	movs	r3, #10
 8004052:	18fb      	adds	r3, r7, r3
 8004054:	8819      	ldrh	r1, [r3, #0]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	2300      	movs	r3, #0
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	0023      	movs	r3, r4
 800405e:	f000 faf3 	bl	8004648 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	0018      	movs	r0, r3
 800406a:	f000 f96b 	bl	8004344 <I2C_WaitOnTXISFlagUntilTimeout>
 800406e:	1e03      	subs	r3, r0, #0
 8004070:	d001      	beq.n	8004076 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e081      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407a:	781a      	ldrb	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004090:	b29b      	uxth	r3, r3
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d03a      	beq.n	8004126 <HAL_I2C_Mem_Write+0x1fa>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d136      	bne.n	8004126 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80040b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040ba:	68f8      	ldr	r0, [r7, #12]
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	0013      	movs	r3, r2
 80040c2:	2200      	movs	r2, #0
 80040c4:	2180      	movs	r1, #128	@ 0x80
 80040c6:	f000 f8e5 	bl	8004294 <I2C_WaitOnFlagUntilTimeout>
 80040ca:	1e03      	subs	r3, r0, #0
 80040cc:	d001      	beq.n	80040d2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e053      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2bff      	cmp	r3, #255	@ 0xff
 80040da:	d911      	bls.n	8004100 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	22ff      	movs	r2, #255	@ 0xff
 80040e0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	2380      	movs	r3, #128	@ 0x80
 80040ea:	045c      	lsls	r4, r3, #17
 80040ec:	230a      	movs	r3, #10
 80040ee:	18fb      	adds	r3, r7, r3
 80040f0:	8819      	ldrh	r1, [r3, #0]
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	2300      	movs	r3, #0
 80040f6:	9300      	str	r3, [sp, #0]
 80040f8:	0023      	movs	r3, r4
 80040fa:	f000 faa5 	bl	8004648 <I2C_TransferConfig>
 80040fe:	e012      	b.n	8004126 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004104:	b29a      	uxth	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800410e:	b2da      	uxtb	r2, r3
 8004110:	2380      	movs	r3, #128	@ 0x80
 8004112:	049c      	lsls	r4, r3, #18
 8004114:	230a      	movs	r3, #10
 8004116:	18fb      	adds	r3, r7, r3
 8004118:	8819      	ldrh	r1, [r3, #0]
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	2300      	movs	r3, #0
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	0023      	movs	r3, r4
 8004122:	f000 fa91 	bl	8004648 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800412a:	b29b      	uxth	r3, r3
 800412c:	2b00      	cmp	r3, #0
 800412e:	d198      	bne.n	8004062 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	0018      	movs	r0, r3
 8004138:	f000 f94a 	bl	80043d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 800413c:	1e03      	subs	r3, r0, #0
 800413e:	d001      	beq.n	8004144 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004140:	2301      	movs	r3, #1
 8004142:	e01a      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2220      	movs	r2, #32
 800414a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	490b      	ldr	r1, [pc, #44]	@ (8004184 <HAL_I2C_Mem_Write+0x258>)
 8004158:	400a      	ands	r2, r1
 800415a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2241      	movs	r2, #65	@ 0x41
 8004160:	2120      	movs	r1, #32
 8004162:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2242      	movs	r2, #66	@ 0x42
 8004168:	2100      	movs	r1, #0
 800416a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2240      	movs	r2, #64	@ 0x40
 8004170:	2100      	movs	r1, #0
 8004172:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	e000      	b.n	800417a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8004178:	2302      	movs	r3, #2
  }
}
 800417a:	0018      	movs	r0, r3
 800417c:	46bd      	mov	sp, r7
 800417e:	b007      	add	sp, #28
 8004180:	bd90      	pop	{r4, r7, pc}
 8004182:	46c0      	nop			@ (mov r8, r8)
 8004184:	fe00e800 	.word	0xfe00e800

08004188 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004188:	b5b0      	push	{r4, r5, r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af02      	add	r7, sp, #8
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	000c      	movs	r4, r1
 8004192:	0010      	movs	r0, r2
 8004194:	0019      	movs	r1, r3
 8004196:	250a      	movs	r5, #10
 8004198:	197b      	adds	r3, r7, r5
 800419a:	1c22      	adds	r2, r4, #0
 800419c:	801a      	strh	r2, [r3, #0]
 800419e:	2308      	movs	r3, #8
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	1c02      	adds	r2, r0, #0
 80041a4:	801a      	strh	r2, [r3, #0]
 80041a6:	1dbb      	adds	r3, r7, #6
 80041a8:	1c0a      	adds	r2, r1, #0
 80041aa:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80041ac:	1dbb      	adds	r3, r7, #6
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	b2da      	uxtb	r2, r3
 80041b2:	2380      	movs	r3, #128	@ 0x80
 80041b4:	045c      	lsls	r4, r3, #17
 80041b6:	197b      	adds	r3, r7, r5
 80041b8:	8819      	ldrh	r1, [r3, #0]
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	4b23      	ldr	r3, [pc, #140]	@ (800424c <I2C_RequestMemoryWrite+0xc4>)
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	0023      	movs	r3, r4
 80041c2:	f000 fa41 	bl	8004648 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c8:	6a39      	ldr	r1, [r7, #32]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	0018      	movs	r0, r3
 80041ce:	f000 f8b9 	bl	8004344 <I2C_WaitOnTXISFlagUntilTimeout>
 80041d2:	1e03      	subs	r3, r0, #0
 80041d4:	d001      	beq.n	80041da <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e033      	b.n	8004242 <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80041da:	1dbb      	adds	r3, r7, #6
 80041dc:	881b      	ldrh	r3, [r3, #0]
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d107      	bne.n	80041f2 <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80041e2:	2308      	movs	r3, #8
 80041e4:	18fb      	adds	r3, r7, r3
 80041e6:	881b      	ldrh	r3, [r3, #0]
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	629a      	str	r2, [r3, #40]	@ 0x28
 80041f0:	e019      	b.n	8004226 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80041f2:	2308      	movs	r3, #8
 80041f4:	18fb      	adds	r3, r7, r3
 80041f6:	881b      	ldrh	r3, [r3, #0]
 80041f8:	0a1b      	lsrs	r3, r3, #8
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	b2da      	uxtb	r2, r3
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004204:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004206:	6a39      	ldr	r1, [r7, #32]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	0018      	movs	r0, r3
 800420c:	f000 f89a 	bl	8004344 <I2C_WaitOnTXISFlagUntilTimeout>
 8004210:	1e03      	subs	r3, r0, #0
 8004212:	d001      	beq.n	8004218 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	e014      	b.n	8004242 <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004218:	2308      	movs	r3, #8
 800421a:	18fb      	adds	r3, r7, r3
 800421c:	881b      	ldrh	r3, [r3, #0]
 800421e:	b2da      	uxtb	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004226:	6a3a      	ldr	r2, [r7, #32]
 8004228:	68f8      	ldr	r0, [r7, #12]
 800422a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422c:	9300      	str	r3, [sp, #0]
 800422e:	0013      	movs	r3, r2
 8004230:	2200      	movs	r2, #0
 8004232:	2180      	movs	r1, #128	@ 0x80
 8004234:	f000 f82e 	bl	8004294 <I2C_WaitOnFlagUntilTimeout>
 8004238:	1e03      	subs	r3, r0, #0
 800423a:	d001      	beq.n	8004240 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e000      	b.n	8004242 <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8004240:	2300      	movs	r3, #0
}
 8004242:	0018      	movs	r0, r3
 8004244:	46bd      	mov	sp, r7
 8004246:	b004      	add	sp, #16
 8004248:	bdb0      	pop	{r4, r5, r7, pc}
 800424a:	46c0      	nop			@ (mov r8, r8)
 800424c:	80002000 	.word	0x80002000

08004250 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	2202      	movs	r2, #2
 8004260:	4013      	ands	r3, r2
 8004262:	2b02      	cmp	r3, #2
 8004264:	d103      	bne.n	800426e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2200      	movs	r2, #0
 800426c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	699b      	ldr	r3, [r3, #24]
 8004274:	2201      	movs	r2, #1
 8004276:	4013      	ands	r3, r2
 8004278:	2b01      	cmp	r3, #1
 800427a:	d007      	beq.n	800428c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	699a      	ldr	r2, [r3, #24]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2101      	movs	r1, #1
 8004288:	430a      	orrs	r2, r1
 800428a:	619a      	str	r2, [r3, #24]
  }
}
 800428c:	46c0      	nop			@ (mov r8, r8)
 800428e:	46bd      	mov	sp, r7
 8004290:	b002      	add	sp, #8
 8004292:	bd80      	pop	{r7, pc}

08004294 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004294:	b580      	push	{r7, lr}
 8004296:	b084      	sub	sp, #16
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	603b      	str	r3, [r7, #0]
 80042a0:	1dfb      	adds	r3, r7, #7
 80042a2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042a4:	e03a      	b.n	800431c <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	6839      	ldr	r1, [r7, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	0018      	movs	r0, r3
 80042ae:	f000 f8d3 	bl	8004458 <I2C_IsErrorOccurred>
 80042b2:	1e03      	subs	r3, r0, #0
 80042b4:	d001      	beq.n	80042ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e040      	b.n	800433c <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	3301      	adds	r3, #1
 80042be:	d02d      	beq.n	800431c <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c0:	f7fe fd00 	bl	8002cc4 <HAL_GetTick>
 80042c4:	0002      	movs	r2, r0
 80042c6:	69bb      	ldr	r3, [r7, #24]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	683a      	ldr	r2, [r7, #0]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d302      	bcc.n	80042d6 <I2C_WaitOnFlagUntilTimeout+0x42>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d122      	bne.n	800431c <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	68ba      	ldr	r2, [r7, #8]
 80042de:	4013      	ands	r3, r2
 80042e0:	68ba      	ldr	r2, [r7, #8]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	425a      	negs	r2, r3
 80042e6:	4153      	adcs	r3, r2
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	001a      	movs	r2, r3
 80042ec:	1dfb      	adds	r3, r7, #7
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d113      	bne.n	800431c <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f8:	2220      	movs	r2, #32
 80042fa:	431a      	orrs	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2241      	movs	r2, #65	@ 0x41
 8004304:	2120      	movs	r1, #32
 8004306:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2242      	movs	r2, #66	@ 0x42
 800430c:	2100      	movs	r1, #0
 800430e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2240      	movs	r2, #64	@ 0x40
 8004314:	2100      	movs	r1, #0
 8004316:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e00f      	b.n	800433c <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	699b      	ldr	r3, [r3, #24]
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	4013      	ands	r3, r2
 8004326:	68ba      	ldr	r2, [r7, #8]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	425a      	negs	r2, r3
 800432c:	4153      	adcs	r3, r2
 800432e:	b2db      	uxtb	r3, r3
 8004330:	001a      	movs	r2, r3
 8004332:	1dfb      	adds	r3, r7, #7
 8004334:	781b      	ldrb	r3, [r3, #0]
 8004336:	429a      	cmp	r2, r3
 8004338:	d0b5      	beq.n	80042a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	0018      	movs	r0, r3
 800433e:	46bd      	mov	sp, r7
 8004340:	b004      	add	sp, #16
 8004342:	bd80      	pop	{r7, pc}

08004344 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004350:	e032      	b.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	68b9      	ldr	r1, [r7, #8]
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	0018      	movs	r0, r3
 800435a:	f000 f87d 	bl	8004458 <I2C_IsErrorOccurred>
 800435e:	1e03      	subs	r3, r0, #0
 8004360:	d001      	beq.n	8004366 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e030      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	3301      	adds	r3, #1
 800436a:	d025      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800436c:	f7fe fcaa 	bl	8002cc4 <HAL_GetTick>
 8004370:	0002      	movs	r2, r0
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	429a      	cmp	r2, r3
 800437a:	d302      	bcc.n	8004382 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d11a      	bne.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	699b      	ldr	r3, [r3, #24]
 8004388:	2202      	movs	r2, #2
 800438a:	4013      	ands	r3, r2
 800438c:	2b02      	cmp	r3, #2
 800438e:	d013      	beq.n	80043b8 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004394:	2220      	movs	r2, #32
 8004396:	431a      	orrs	r2, r3
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2241      	movs	r2, #65	@ 0x41
 80043a0:	2120      	movs	r1, #32
 80043a2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2242      	movs	r2, #66	@ 0x42
 80043a8:	2100      	movs	r1, #0
 80043aa:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2240      	movs	r2, #64	@ 0x40
 80043b0:	2100      	movs	r1, #0
 80043b2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e007      	b.n	80043c8 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	2202      	movs	r2, #2
 80043c0:	4013      	ands	r3, r2
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d1c5      	bne.n	8004352 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043c6:	2300      	movs	r3, #0
}
 80043c8:	0018      	movs	r0, r3
 80043ca:	46bd      	mov	sp, r7
 80043cc:	b004      	add	sp, #16
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043dc:	e02f      	b.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	68b9      	ldr	r1, [r7, #8]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	0018      	movs	r0, r3
 80043e6:	f000 f837 	bl	8004458 <I2C_IsErrorOccurred>
 80043ea:	1e03      	subs	r3, r0, #0
 80043ec:	d001      	beq.n	80043f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e02d      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043f2:	f7fe fc67 	bl	8002cc4 <HAL_GetTick>
 80043f6:	0002      	movs	r2, r0
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	1ad3      	subs	r3, r2, r3
 80043fc:	68ba      	ldr	r2, [r7, #8]
 80043fe:	429a      	cmp	r2, r3
 8004400:	d302      	bcc.n	8004408 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b00      	cmp	r3, #0
 8004406:	d11a      	bne.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	2220      	movs	r2, #32
 8004410:	4013      	ands	r3, r2
 8004412:	2b20      	cmp	r3, #32
 8004414:	d013      	beq.n	800443e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441a:	2220      	movs	r2, #32
 800441c:	431a      	orrs	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2241      	movs	r2, #65	@ 0x41
 8004426:	2120      	movs	r1, #32
 8004428:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2242      	movs	r2, #66	@ 0x42
 800442e:	2100      	movs	r1, #0
 8004430:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2240      	movs	r2, #64	@ 0x40
 8004436:	2100      	movs	r1, #0
 8004438:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e007      	b.n	800444e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	2220      	movs	r2, #32
 8004446:	4013      	ands	r3, r2
 8004448:	2b20      	cmp	r3, #32
 800444a:	d1c8      	bne.n	80043de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	0018      	movs	r0, r3
 8004450:	46bd      	mov	sp, r7
 8004452:	b004      	add	sp, #16
 8004454:	bd80      	pop	{r7, pc}
	...

08004458 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08a      	sub	sp, #40	@ 0x28
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004464:	2327      	movs	r3, #39	@ 0x27
 8004466:	18fb      	adds	r3, r7, r3
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	699b      	ldr	r3, [r3, #24]
 8004472:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004474:	2300      	movs	r3, #0
 8004476:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	2210      	movs	r2, #16
 8004480:	4013      	ands	r3, r2
 8004482:	d100      	bne.n	8004486 <I2C_IsErrorOccurred+0x2e>
 8004484:	e079      	b.n	800457a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2210      	movs	r2, #16
 800448c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800448e:	e057      	b.n	8004540 <I2C_IsErrorOccurred+0xe8>
 8004490:	2227      	movs	r2, #39	@ 0x27
 8004492:	18bb      	adds	r3, r7, r2
 8004494:	18ba      	adds	r2, r7, r2
 8004496:	7812      	ldrb	r2, [r2, #0]
 8004498:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	3301      	adds	r3, #1
 800449e:	d04f      	beq.n	8004540 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80044a0:	f7fe fc10 	bl	8002cc4 <HAL_GetTick>
 80044a4:	0002      	movs	r2, r0
 80044a6:	69fb      	ldr	r3, [r7, #28]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	68ba      	ldr	r2, [r7, #8]
 80044ac:	429a      	cmp	r2, r3
 80044ae:	d302      	bcc.n	80044b6 <I2C_IsErrorOccurred+0x5e>
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d144      	bne.n	8004540 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685a      	ldr	r2, [r3, #4]
 80044bc:	2380      	movs	r3, #128	@ 0x80
 80044be:	01db      	lsls	r3, r3, #7
 80044c0:	4013      	ands	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80044c4:	2013      	movs	r0, #19
 80044c6:	183b      	adds	r3, r7, r0
 80044c8:	68fa      	ldr	r2, [r7, #12]
 80044ca:	2142      	movs	r1, #66	@ 0x42
 80044cc:	5c52      	ldrb	r2, [r2, r1]
 80044ce:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	699a      	ldr	r2, [r3, #24]
 80044d6:	2380      	movs	r3, #128	@ 0x80
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	401a      	ands	r2, r3
 80044dc:	2380      	movs	r3, #128	@ 0x80
 80044de:	021b      	lsls	r3, r3, #8
 80044e0:	429a      	cmp	r2, r3
 80044e2:	d126      	bne.n	8004532 <I2C_IsErrorOccurred+0xda>
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	2380      	movs	r3, #128	@ 0x80
 80044e8:	01db      	lsls	r3, r3, #7
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d021      	beq.n	8004532 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80044ee:	183b      	adds	r3, r7, r0
 80044f0:	781b      	ldrb	r3, [r3, #0]
 80044f2:	2b20      	cmp	r3, #32
 80044f4:	d01d      	beq.n	8004532 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685a      	ldr	r2, [r3, #4]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2180      	movs	r1, #128	@ 0x80
 8004502:	01c9      	lsls	r1, r1, #7
 8004504:	430a      	orrs	r2, r1
 8004506:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004508:	f7fe fbdc 	bl	8002cc4 <HAL_GetTick>
 800450c:	0003      	movs	r3, r0
 800450e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004510:	e00f      	b.n	8004532 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004512:	f7fe fbd7 	bl	8002cc4 <HAL_GetTick>
 8004516:	0002      	movs	r2, r0
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b19      	cmp	r3, #25
 800451e:	d908      	bls.n	8004532 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004520:	6a3b      	ldr	r3, [r7, #32]
 8004522:	2220      	movs	r2, #32
 8004524:	4313      	orrs	r3, r2
 8004526:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004528:	2327      	movs	r3, #39	@ 0x27
 800452a:	18fb      	adds	r3, r7, r3
 800452c:	2201      	movs	r2, #1
 800452e:	701a      	strb	r2, [r3, #0]

              break;
 8004530:	e006      	b.n	8004540 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	699b      	ldr	r3, [r3, #24]
 8004538:	2220      	movs	r2, #32
 800453a:	4013      	ands	r3, r2
 800453c:	2b20      	cmp	r3, #32
 800453e:	d1e8      	bne.n	8004512 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	699b      	ldr	r3, [r3, #24]
 8004546:	2220      	movs	r2, #32
 8004548:	4013      	ands	r3, r2
 800454a:	2b20      	cmp	r3, #32
 800454c:	d004      	beq.n	8004558 <I2C_IsErrorOccurred+0x100>
 800454e:	2327      	movs	r3, #39	@ 0x27
 8004550:	18fb      	adds	r3, r7, r3
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d09b      	beq.n	8004490 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004558:	2327      	movs	r3, #39	@ 0x27
 800455a:	18fb      	adds	r3, r7, r3
 800455c:	781b      	ldrb	r3, [r3, #0]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d103      	bne.n	800456a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2220      	movs	r2, #32
 8004568:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	2204      	movs	r2, #4
 800456e:	4313      	orrs	r3, r2
 8004570:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004572:	2327      	movs	r3, #39	@ 0x27
 8004574:	18fb      	adds	r3, r7, r3
 8004576:	2201      	movs	r2, #1
 8004578:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	2380      	movs	r3, #128	@ 0x80
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	4013      	ands	r3, r2
 800458a:	d00c      	beq.n	80045a6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	2201      	movs	r2, #1
 8004590:	4313      	orrs	r3, r2
 8004592:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2280      	movs	r2, #128	@ 0x80
 800459a:	0052      	lsls	r2, r2, #1
 800459c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800459e:	2327      	movs	r3, #39	@ 0x27
 80045a0:	18fb      	adds	r3, r7, r3
 80045a2:	2201      	movs	r2, #1
 80045a4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80045a6:	69ba      	ldr	r2, [r7, #24]
 80045a8:	2380      	movs	r3, #128	@ 0x80
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	4013      	ands	r3, r2
 80045ae:	d00c      	beq.n	80045ca <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80045b0:	6a3b      	ldr	r3, [r7, #32]
 80045b2:	2208      	movs	r2, #8
 80045b4:	4313      	orrs	r3, r2
 80045b6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2280      	movs	r2, #128	@ 0x80
 80045be:	00d2      	lsls	r2, r2, #3
 80045c0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045c2:	2327      	movs	r3, #39	@ 0x27
 80045c4:	18fb      	adds	r3, r7, r3
 80045c6:	2201      	movs	r2, #1
 80045c8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80045ca:	69ba      	ldr	r2, [r7, #24]
 80045cc:	2380      	movs	r3, #128	@ 0x80
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	4013      	ands	r3, r2
 80045d2:	d00c      	beq.n	80045ee <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	2202      	movs	r2, #2
 80045d8:	4313      	orrs	r3, r2
 80045da:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2280      	movs	r2, #128	@ 0x80
 80045e2:	0092      	lsls	r2, r2, #2
 80045e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80045e6:	2327      	movs	r3, #39	@ 0x27
 80045e8:	18fb      	adds	r3, r7, r3
 80045ea:	2201      	movs	r2, #1
 80045ec:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80045ee:	2327      	movs	r3, #39	@ 0x27
 80045f0:	18fb      	adds	r3, r7, r3
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d01d      	beq.n	8004634 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7ff fe28 	bl	8004250 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	685a      	ldr	r2, [r3, #4]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	490e      	ldr	r1, [pc, #56]	@ (8004644 <I2C_IsErrorOccurred+0x1ec>)
 800460c:	400a      	ands	r2, r1
 800460e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	431a      	orrs	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2241      	movs	r2, #65	@ 0x41
 8004620:	2120      	movs	r1, #32
 8004622:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2242      	movs	r2, #66	@ 0x42
 8004628:	2100      	movs	r1, #0
 800462a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2240      	movs	r2, #64	@ 0x40
 8004630:	2100      	movs	r1, #0
 8004632:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004634:	2327      	movs	r3, #39	@ 0x27
 8004636:	18fb      	adds	r3, r7, r3
 8004638:	781b      	ldrb	r3, [r3, #0]
}
 800463a:	0018      	movs	r0, r3
 800463c:	46bd      	mov	sp, r7
 800463e:	b00a      	add	sp, #40	@ 0x28
 8004640:	bd80      	pop	{r7, pc}
 8004642:	46c0      	nop			@ (mov r8, r8)
 8004644:	fe00e800 	.word	0xfe00e800

08004648 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004648:	b590      	push	{r4, r7, lr}
 800464a:	b087      	sub	sp, #28
 800464c:	af00      	add	r7, sp, #0
 800464e:	60f8      	str	r0, [r7, #12]
 8004650:	0008      	movs	r0, r1
 8004652:	0011      	movs	r1, r2
 8004654:	607b      	str	r3, [r7, #4]
 8004656:	240a      	movs	r4, #10
 8004658:	193b      	adds	r3, r7, r4
 800465a:	1c02      	adds	r2, r0, #0
 800465c:	801a      	strh	r2, [r3, #0]
 800465e:	2009      	movs	r0, #9
 8004660:	183b      	adds	r3, r7, r0
 8004662:	1c0a      	adds	r2, r1, #0
 8004664:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004666:	193b      	adds	r3, r7, r4
 8004668:	881b      	ldrh	r3, [r3, #0]
 800466a:	059b      	lsls	r3, r3, #22
 800466c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800466e:	183b      	adds	r3, r7, r0
 8004670:	781b      	ldrb	r3, [r3, #0]
 8004672:	0419      	lsls	r1, r3, #16
 8004674:	23ff      	movs	r3, #255	@ 0xff
 8004676:	041b      	lsls	r3, r3, #16
 8004678:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800467a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004682:	4313      	orrs	r3, r2
 8004684:	005b      	lsls	r3, r3, #1
 8004686:	085b      	lsrs	r3, r3, #1
 8004688:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004692:	0d51      	lsrs	r1, r2, #21
 8004694:	2280      	movs	r2, #128	@ 0x80
 8004696:	00d2      	lsls	r2, r2, #3
 8004698:	400a      	ands	r2, r1
 800469a:	4907      	ldr	r1, [pc, #28]	@ (80046b8 <I2C_TransferConfig+0x70>)
 800469c:	430a      	orrs	r2, r1
 800469e:	43d2      	mvns	r2, r2
 80046a0:	401a      	ands	r2, r3
 80046a2:	0011      	movs	r1, r2
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80046ae:	46c0      	nop			@ (mov r8, r8)
 80046b0:	46bd      	mov	sp, r7
 80046b2:	b007      	add	sp, #28
 80046b4:	bd90      	pop	{r4, r7, pc}
 80046b6:	46c0      	nop			@ (mov r8, r8)
 80046b8:	03ff63ff 	.word	0x03ff63ff

080046bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b082      	sub	sp, #8
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
 80046c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2241      	movs	r2, #65	@ 0x41
 80046ca:	5c9b      	ldrb	r3, [r3, r2]
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b20      	cmp	r3, #32
 80046d0:	d138      	bne.n	8004744 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2240      	movs	r2, #64	@ 0x40
 80046d6:	5c9b      	ldrb	r3, [r3, r2]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d101      	bne.n	80046e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046dc:	2302      	movs	r3, #2
 80046de:	e032      	b.n	8004746 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2240      	movs	r2, #64	@ 0x40
 80046e4:	2101      	movs	r1, #1
 80046e6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2241      	movs	r2, #65	@ 0x41
 80046ec:	2124      	movs	r1, #36	@ 0x24
 80046ee:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2101      	movs	r1, #1
 80046fc:	438a      	bics	r2, r1
 80046fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4911      	ldr	r1, [pc, #68]	@ (8004750 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800470c:	400a      	ands	r2, r1
 800470e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6819      	ldr	r1, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	2101      	movs	r1, #1
 800472c:	430a      	orrs	r2, r1
 800472e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2241      	movs	r2, #65	@ 0x41
 8004734:	2120      	movs	r1, #32
 8004736:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2240      	movs	r2, #64	@ 0x40
 800473c:	2100      	movs	r1, #0
 800473e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	e000      	b.n	8004746 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004744:	2302      	movs	r3, #2
  }
}
 8004746:	0018      	movs	r0, r3
 8004748:	46bd      	mov	sp, r7
 800474a:	b002      	add	sp, #8
 800474c:	bd80      	pop	{r7, pc}
 800474e:	46c0      	nop			@ (mov r8, r8)
 8004750:	ffffefff 	.word	0xffffefff

08004754 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
 800475c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2241      	movs	r2, #65	@ 0x41
 8004762:	5c9b      	ldrb	r3, [r3, r2]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b20      	cmp	r3, #32
 8004768:	d139      	bne.n	80047de <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2240      	movs	r2, #64	@ 0x40
 800476e:	5c9b      	ldrb	r3, [r3, r2]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d101      	bne.n	8004778 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004774:	2302      	movs	r3, #2
 8004776:	e033      	b.n	80047e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2240      	movs	r2, #64	@ 0x40
 800477c:	2101      	movs	r1, #1
 800477e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2241      	movs	r2, #65	@ 0x41
 8004784:	2124      	movs	r1, #36	@ 0x24
 8004786:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2101      	movs	r1, #1
 8004794:	438a      	bics	r2, r1
 8004796:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	4a11      	ldr	r2, [pc, #68]	@ (80047e8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80047a4:	4013      	ands	r3, r2
 80047a6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	021b      	lsls	r3, r3, #8
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	4313      	orrs	r3, r2
 80047b0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2101      	movs	r1, #1
 80047c6:	430a      	orrs	r2, r1
 80047c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2241      	movs	r2, #65	@ 0x41
 80047ce:	2120      	movs	r1, #32
 80047d0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2240      	movs	r2, #64	@ 0x40
 80047d6:	2100      	movs	r1, #0
 80047d8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80047da:	2300      	movs	r3, #0
 80047dc:	e000      	b.n	80047e0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047de:	2302      	movs	r3, #2
  }
}
 80047e0:	0018      	movs	r0, r3
 80047e2:	46bd      	mov	sp, r7
 80047e4:	b004      	add	sp, #16
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	fffff0ff 	.word	0xfffff0ff

080047ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b084      	sub	sp, #16
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80047f4:	4b19      	ldr	r3, [pc, #100]	@ (800485c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a19      	ldr	r2, [pc, #100]	@ (8004860 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80047fa:	4013      	ands	r3, r2
 80047fc:	0019      	movs	r1, r3
 80047fe:	4b17      	ldr	r3, [pc, #92]	@ (800485c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	430a      	orrs	r2, r1
 8004804:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	2380      	movs	r3, #128	@ 0x80
 800480a:	009b      	lsls	r3, r3, #2
 800480c:	429a      	cmp	r2, r3
 800480e:	d11f      	bne.n	8004850 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004810:	4b14      	ldr	r3, [pc, #80]	@ (8004864 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	0013      	movs	r3, r2
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	189b      	adds	r3, r3, r2
 800481a:	005b      	lsls	r3, r3, #1
 800481c:	4912      	ldr	r1, [pc, #72]	@ (8004868 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800481e:	0018      	movs	r0, r3
 8004820:	f7fb fc8a 	bl	8000138 <__udivsi3>
 8004824:	0003      	movs	r3, r0
 8004826:	3301      	adds	r3, #1
 8004828:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800482a:	e008      	b.n	800483e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	3b01      	subs	r3, #1
 8004836:	60fb      	str	r3, [r7, #12]
 8004838:	e001      	b.n	800483e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800483a:	2303      	movs	r3, #3
 800483c:	e009      	b.n	8004852 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800483e:	4b07      	ldr	r3, [pc, #28]	@ (800485c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004840:	695a      	ldr	r2, [r3, #20]
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	00db      	lsls	r3, r3, #3
 8004846:	401a      	ands	r2, r3
 8004848:	2380      	movs	r3, #128	@ 0x80
 800484a:	00db      	lsls	r3, r3, #3
 800484c:	429a      	cmp	r2, r3
 800484e:	d0ed      	beq.n	800482c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	0018      	movs	r0, r3
 8004854:	46bd      	mov	sp, r7
 8004856:	b004      	add	sp, #16
 8004858:	bd80      	pop	{r7, pc}
 800485a:	46c0      	nop			@ (mov r8, r8)
 800485c:	40007000 	.word	0x40007000
 8004860:	fffff9ff 	.word	0xfffff9ff
 8004864:	20000000 	.word	0x20000000
 8004868:	000f4240 	.word	0x000f4240

0800486c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d101      	bne.n	800487e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e2f3      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	2201      	movs	r2, #1
 8004884:	4013      	ands	r3, r2
 8004886:	d100      	bne.n	800488a <HAL_RCC_OscConfig+0x1e>
 8004888:	e07c      	b.n	8004984 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800488a:	4bc3      	ldr	r3, [pc, #780]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	2238      	movs	r2, #56	@ 0x38
 8004890:	4013      	ands	r3, r2
 8004892:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004894:	4bc0      	ldr	r3, [pc, #768]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	2203      	movs	r2, #3
 800489a:	4013      	ands	r3, r2
 800489c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	2b10      	cmp	r3, #16
 80048a2:	d102      	bne.n	80048aa <HAL_RCC_OscConfig+0x3e>
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2b03      	cmp	r3, #3
 80048a8:	d002      	beq.n	80048b0 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	2b08      	cmp	r3, #8
 80048ae:	d10b      	bne.n	80048c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048b0:	4bb9      	ldr	r3, [pc, #740]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	2380      	movs	r3, #128	@ 0x80
 80048b6:	029b      	lsls	r3, r3, #10
 80048b8:	4013      	ands	r3, r2
 80048ba:	d062      	beq.n	8004982 <HAL_RCC_OscConfig+0x116>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d15e      	bne.n	8004982 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	e2ce      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	2380      	movs	r3, #128	@ 0x80
 80048ce:	025b      	lsls	r3, r3, #9
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d107      	bne.n	80048e4 <HAL_RCC_OscConfig+0x78>
 80048d4:	4bb0      	ldr	r3, [pc, #704]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	4baf      	ldr	r3, [pc, #700]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80048da:	2180      	movs	r1, #128	@ 0x80
 80048dc:	0249      	lsls	r1, r1, #9
 80048de:	430a      	orrs	r2, r1
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	e020      	b.n	8004926 <HAL_RCC_OscConfig+0xba>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685a      	ldr	r2, [r3, #4]
 80048e8:	23a0      	movs	r3, #160	@ 0xa0
 80048ea:	02db      	lsls	r3, r3, #11
 80048ec:	429a      	cmp	r2, r3
 80048ee:	d10e      	bne.n	800490e <HAL_RCC_OscConfig+0xa2>
 80048f0:	4ba9      	ldr	r3, [pc, #676]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80048f2:	681a      	ldr	r2, [r3, #0]
 80048f4:	4ba8      	ldr	r3, [pc, #672]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80048f6:	2180      	movs	r1, #128	@ 0x80
 80048f8:	02c9      	lsls	r1, r1, #11
 80048fa:	430a      	orrs	r2, r1
 80048fc:	601a      	str	r2, [r3, #0]
 80048fe:	4ba6      	ldr	r3, [pc, #664]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	4ba5      	ldr	r3, [pc, #660]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004904:	2180      	movs	r1, #128	@ 0x80
 8004906:	0249      	lsls	r1, r1, #9
 8004908:	430a      	orrs	r2, r1
 800490a:	601a      	str	r2, [r3, #0]
 800490c:	e00b      	b.n	8004926 <HAL_RCC_OscConfig+0xba>
 800490e:	4ba2      	ldr	r3, [pc, #648]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	4ba1      	ldr	r3, [pc, #644]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004914:	49a1      	ldr	r1, [pc, #644]	@ (8004b9c <HAL_RCC_OscConfig+0x330>)
 8004916:	400a      	ands	r2, r1
 8004918:	601a      	str	r2, [r3, #0]
 800491a:	4b9f      	ldr	r3, [pc, #636]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	4b9e      	ldr	r3, [pc, #632]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004920:	499f      	ldr	r1, [pc, #636]	@ (8004ba0 <HAL_RCC_OscConfig+0x334>)
 8004922:	400a      	ands	r2, r1
 8004924:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d014      	beq.n	8004958 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800492e:	f7fe f9c9 	bl	8002cc4 <HAL_GetTick>
 8004932:	0003      	movs	r3, r0
 8004934:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004936:	e008      	b.n	800494a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004938:	f7fe f9c4 	bl	8002cc4 <HAL_GetTick>
 800493c:	0002      	movs	r2, r0
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	2b64      	cmp	r3, #100	@ 0x64
 8004944:	d901      	bls.n	800494a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e28d      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800494a:	4b93      	ldr	r3, [pc, #588]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	2380      	movs	r3, #128	@ 0x80
 8004950:	029b      	lsls	r3, r3, #10
 8004952:	4013      	ands	r3, r2
 8004954:	d0f0      	beq.n	8004938 <HAL_RCC_OscConfig+0xcc>
 8004956:	e015      	b.n	8004984 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004958:	f7fe f9b4 	bl	8002cc4 <HAL_GetTick>
 800495c:	0003      	movs	r3, r0
 800495e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004960:	e008      	b.n	8004974 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004962:	f7fe f9af 	bl	8002cc4 <HAL_GetTick>
 8004966:	0002      	movs	r2, r0
 8004968:	693b      	ldr	r3, [r7, #16]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b64      	cmp	r3, #100	@ 0x64
 800496e:	d901      	bls.n	8004974 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004970:	2303      	movs	r3, #3
 8004972:	e278      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004974:	4b88      	ldr	r3, [pc, #544]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	2380      	movs	r3, #128	@ 0x80
 800497a:	029b      	lsls	r3, r3, #10
 800497c:	4013      	ands	r3, r2
 800497e:	d1f0      	bne.n	8004962 <HAL_RCC_OscConfig+0xf6>
 8004980:	e000      	b.n	8004984 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004982:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2202      	movs	r2, #2
 800498a:	4013      	ands	r3, r2
 800498c:	d100      	bne.n	8004990 <HAL_RCC_OscConfig+0x124>
 800498e:	e099      	b.n	8004ac4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004990:	4b81      	ldr	r3, [pc, #516]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	2238      	movs	r2, #56	@ 0x38
 8004996:	4013      	ands	r3, r2
 8004998:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800499a:	4b7f      	ldr	r3, [pc, #508]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	2203      	movs	r2, #3
 80049a0:	4013      	ands	r3, r2
 80049a2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	2b10      	cmp	r3, #16
 80049a8:	d102      	bne.n	80049b0 <HAL_RCC_OscConfig+0x144>
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d002      	beq.n	80049b6 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80049b0:	69bb      	ldr	r3, [r7, #24]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d135      	bne.n	8004a22 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80049b6:	4b78      	ldr	r3, [pc, #480]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	2380      	movs	r3, #128	@ 0x80
 80049bc:	00db      	lsls	r3, r3, #3
 80049be:	4013      	ands	r3, r2
 80049c0:	d005      	beq.n	80049ce <HAL_RCC_OscConfig+0x162>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e24b      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ce:	4b72      	ldr	r3, [pc, #456]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	4a74      	ldr	r2, [pc, #464]	@ (8004ba4 <HAL_RCC_OscConfig+0x338>)
 80049d4:	4013      	ands	r3, r2
 80049d6:	0019      	movs	r1, r3
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	021a      	lsls	r2, r3, #8
 80049de:	4b6e      	ldr	r3, [pc, #440]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80049e0:	430a      	orrs	r2, r1
 80049e2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d112      	bne.n	8004a10 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80049ea:	4b6b      	ldr	r3, [pc, #428]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a6e      	ldr	r2, [pc, #440]	@ (8004ba8 <HAL_RCC_OscConfig+0x33c>)
 80049f0:	4013      	ands	r3, r2
 80049f2:	0019      	movs	r1, r3
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	4b67      	ldr	r3, [pc, #412]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 80049fa:	430a      	orrs	r2, r1
 80049fc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80049fe:	4b66      	ldr	r3, [pc, #408]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	0adb      	lsrs	r3, r3, #11
 8004a04:	2207      	movs	r2, #7
 8004a06:	4013      	ands	r3, r2
 8004a08:	4a68      	ldr	r2, [pc, #416]	@ (8004bac <HAL_RCC_OscConfig+0x340>)
 8004a0a:	40da      	lsrs	r2, r3
 8004a0c:	4b68      	ldr	r3, [pc, #416]	@ (8004bb0 <HAL_RCC_OscConfig+0x344>)
 8004a0e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004a10:	4b68      	ldr	r3, [pc, #416]	@ (8004bb4 <HAL_RCC_OscConfig+0x348>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	0018      	movs	r0, r3
 8004a16:	f7fe f8f9 	bl	8002c0c <HAL_InitTick>
 8004a1a:	1e03      	subs	r3, r0, #0
 8004a1c:	d051      	beq.n	8004ac2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e221      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d030      	beq.n	8004a8c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004a2a:	4b5b      	ldr	r3, [pc, #364]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a5e      	ldr	r2, [pc, #376]	@ (8004ba8 <HAL_RCC_OscConfig+0x33c>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	0019      	movs	r1, r3
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691a      	ldr	r2, [r3, #16]
 8004a38:	4b57      	ldr	r3, [pc, #348]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004a3e:	4b56      	ldr	r3, [pc, #344]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	4b55      	ldr	r3, [pc, #340]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a44:	2180      	movs	r1, #128	@ 0x80
 8004a46:	0049      	lsls	r1, r1, #1
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4c:	f7fe f93a 	bl	8002cc4 <HAL_GetTick>
 8004a50:	0003      	movs	r3, r0
 8004a52:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a54:	e008      	b.n	8004a68 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a56:	f7fe f935 	bl	8002cc4 <HAL_GetTick>
 8004a5a:	0002      	movs	r2, r0
 8004a5c:	693b      	ldr	r3, [r7, #16]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	2b02      	cmp	r3, #2
 8004a62:	d901      	bls.n	8004a68 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e1fe      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004a68:	4b4b      	ldr	r3, [pc, #300]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	2380      	movs	r3, #128	@ 0x80
 8004a6e:	00db      	lsls	r3, r3, #3
 8004a70:	4013      	ands	r3, r2
 8004a72:	d0f0      	beq.n	8004a56 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a74:	4b48      	ldr	r3, [pc, #288]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	4a4a      	ldr	r2, [pc, #296]	@ (8004ba4 <HAL_RCC_OscConfig+0x338>)
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	0019      	movs	r1, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	021a      	lsls	r2, r3, #8
 8004a84:	4b44      	ldr	r3, [pc, #272]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a86:	430a      	orrs	r2, r1
 8004a88:	605a      	str	r2, [r3, #4]
 8004a8a:	e01b      	b.n	8004ac4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004a8c:	4b42      	ldr	r3, [pc, #264]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	4b41      	ldr	r3, [pc, #260]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004a92:	4949      	ldr	r1, [pc, #292]	@ (8004bb8 <HAL_RCC_OscConfig+0x34c>)
 8004a94:	400a      	ands	r2, r1
 8004a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a98:	f7fe f914 	bl	8002cc4 <HAL_GetTick>
 8004a9c:	0003      	movs	r3, r0
 8004a9e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004aa0:	e008      	b.n	8004ab4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004aa2:	f7fe f90f 	bl	8002cc4 <HAL_GetTick>
 8004aa6:	0002      	movs	r2, r0
 8004aa8:	693b      	ldr	r3, [r7, #16]
 8004aaa:	1ad3      	subs	r3, r2, r3
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d901      	bls.n	8004ab4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004ab0:	2303      	movs	r3, #3
 8004ab2:	e1d8      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ab4:	4b38      	ldr	r3, [pc, #224]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	2380      	movs	r3, #128	@ 0x80
 8004aba:	00db      	lsls	r3, r3, #3
 8004abc:	4013      	ands	r3, r2
 8004abe:	d1f0      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x236>
 8004ac0:	e000      	b.n	8004ac4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ac2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2208      	movs	r2, #8
 8004aca:	4013      	ands	r3, r2
 8004acc:	d047      	beq.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004ace:	4b32      	ldr	r3, [pc, #200]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	2238      	movs	r2, #56	@ 0x38
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	2b18      	cmp	r3, #24
 8004ad8:	d10a      	bne.n	8004af0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004ada:	4b2f      	ldr	r3, [pc, #188]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ade:	2202      	movs	r2, #2
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	d03c      	beq.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d138      	bne.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e1ba      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d019      	beq.n	8004b2c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004af8:	4b27      	ldr	r3, [pc, #156]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004afa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004afc:	4b26      	ldr	r3, [pc, #152]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004afe:	2101      	movs	r1, #1
 8004b00:	430a      	orrs	r2, r1
 8004b02:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b04:	f7fe f8de 	bl	8002cc4 <HAL_GetTick>
 8004b08:	0003      	movs	r3, r0
 8004b0a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b0c:	e008      	b.n	8004b20 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b0e:	f7fe f8d9 	bl	8002cc4 <HAL_GetTick>
 8004b12:	0002      	movs	r2, r0
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	1ad3      	subs	r3, r2, r3
 8004b18:	2b02      	cmp	r3, #2
 8004b1a:	d901      	bls.n	8004b20 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e1a2      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b20:	4b1d      	ldr	r3, [pc, #116]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b24:	2202      	movs	r2, #2
 8004b26:	4013      	ands	r3, r2
 8004b28:	d0f1      	beq.n	8004b0e <HAL_RCC_OscConfig+0x2a2>
 8004b2a:	e018      	b.n	8004b5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b2e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004b30:	4b19      	ldr	r3, [pc, #100]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b32:	2101      	movs	r1, #1
 8004b34:	438a      	bics	r2, r1
 8004b36:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b38:	f7fe f8c4 	bl	8002cc4 <HAL_GetTick>
 8004b3c:	0003      	movs	r3, r0
 8004b3e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b40:	e008      	b.n	8004b54 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b42:	f7fe f8bf 	bl	8002cc4 <HAL_GetTick>
 8004b46:	0002      	movs	r2, r0
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d901      	bls.n	8004b54 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004b50:	2303      	movs	r3, #3
 8004b52:	e188      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004b54:	4b10      	ldr	r3, [pc, #64]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b58:	2202      	movs	r2, #2
 8004b5a:	4013      	ands	r3, r2
 8004b5c:	d1f1      	bne.n	8004b42 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2204      	movs	r2, #4
 8004b64:	4013      	ands	r3, r2
 8004b66:	d100      	bne.n	8004b6a <HAL_RCC_OscConfig+0x2fe>
 8004b68:	e0c6      	b.n	8004cf8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b6a:	231f      	movs	r3, #31
 8004b6c:	18fb      	adds	r3, r7, r3
 8004b6e:	2200      	movs	r2, #0
 8004b70:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004b72:	4b09      	ldr	r3, [pc, #36]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	2238      	movs	r2, #56	@ 0x38
 8004b78:	4013      	ands	r3, r2
 8004b7a:	2b20      	cmp	r3, #32
 8004b7c:	d11e      	bne.n	8004bbc <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004b7e:	4b06      	ldr	r3, [pc, #24]	@ (8004b98 <HAL_RCC_OscConfig+0x32c>)
 8004b80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b82:	2202      	movs	r2, #2
 8004b84:	4013      	ands	r3, r2
 8004b86:	d100      	bne.n	8004b8a <HAL_RCC_OscConfig+0x31e>
 8004b88:	e0b6      	b.n	8004cf8 <HAL_RCC_OscConfig+0x48c>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d000      	beq.n	8004b94 <HAL_RCC_OscConfig+0x328>
 8004b92:	e0b1      	b.n	8004cf8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e166      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
 8004b98:	40021000 	.word	0x40021000
 8004b9c:	fffeffff 	.word	0xfffeffff
 8004ba0:	fffbffff 	.word	0xfffbffff
 8004ba4:	ffff80ff 	.word	0xffff80ff
 8004ba8:	ffffc7ff 	.word	0xffffc7ff
 8004bac:	00f42400 	.word	0x00f42400
 8004bb0:	20000000 	.word	0x20000000
 8004bb4:	20000004 	.word	0x20000004
 8004bb8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004bbc:	4bac      	ldr	r3, [pc, #688]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004bbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bc0:	2380      	movs	r3, #128	@ 0x80
 8004bc2:	055b      	lsls	r3, r3, #21
 8004bc4:	4013      	ands	r3, r2
 8004bc6:	d101      	bne.n	8004bcc <HAL_RCC_OscConfig+0x360>
 8004bc8:	2301      	movs	r3, #1
 8004bca:	e000      	b.n	8004bce <HAL_RCC_OscConfig+0x362>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d011      	beq.n	8004bf6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004bd2:	4ba7      	ldr	r3, [pc, #668]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004bd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bd6:	4ba6      	ldr	r3, [pc, #664]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004bd8:	2180      	movs	r1, #128	@ 0x80
 8004bda:	0549      	lsls	r1, r1, #21
 8004bdc:	430a      	orrs	r2, r1
 8004bde:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004be0:	4ba3      	ldr	r3, [pc, #652]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004be2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	055b      	lsls	r3, r3, #21
 8004be8:	4013      	ands	r3, r2
 8004bea:	60fb      	str	r3, [r7, #12]
 8004bec:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004bee:	231f      	movs	r3, #31
 8004bf0:	18fb      	adds	r3, r7, r3
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004bf6:	4b9f      	ldr	r3, [pc, #636]	@ (8004e74 <HAL_RCC_OscConfig+0x608>)
 8004bf8:	681a      	ldr	r2, [r3, #0]
 8004bfa:	2380      	movs	r3, #128	@ 0x80
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	4013      	ands	r3, r2
 8004c00:	d11a      	bne.n	8004c38 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c02:	4b9c      	ldr	r3, [pc, #624]	@ (8004e74 <HAL_RCC_OscConfig+0x608>)
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	4b9b      	ldr	r3, [pc, #620]	@ (8004e74 <HAL_RCC_OscConfig+0x608>)
 8004c08:	2180      	movs	r1, #128	@ 0x80
 8004c0a:	0049      	lsls	r1, r1, #1
 8004c0c:	430a      	orrs	r2, r1
 8004c0e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004c10:	f7fe f858 	bl	8002cc4 <HAL_GetTick>
 8004c14:	0003      	movs	r3, r0
 8004c16:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c18:	e008      	b.n	8004c2c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c1a:	f7fe f853 	bl	8002cc4 <HAL_GetTick>
 8004c1e:	0002      	movs	r2, r0
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	2b02      	cmp	r3, #2
 8004c26:	d901      	bls.n	8004c2c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e11c      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c2c:	4b91      	ldr	r3, [pc, #580]	@ (8004e74 <HAL_RCC_OscConfig+0x608>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	2380      	movs	r3, #128	@ 0x80
 8004c32:	005b      	lsls	r3, r3, #1
 8004c34:	4013      	ands	r3, r2
 8004c36:	d0f0      	beq.n	8004c1a <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d106      	bne.n	8004c4e <HAL_RCC_OscConfig+0x3e2>
 8004c40:	4b8b      	ldr	r3, [pc, #556]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c42:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c44:	4b8a      	ldr	r3, [pc, #552]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c46:	2101      	movs	r1, #1
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c4c:	e01c      	b.n	8004c88 <HAL_RCC_OscConfig+0x41c>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2b05      	cmp	r3, #5
 8004c54:	d10c      	bne.n	8004c70 <HAL_RCC_OscConfig+0x404>
 8004c56:	4b86      	ldr	r3, [pc, #536]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c58:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c5a:	4b85      	ldr	r3, [pc, #532]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c5c:	2104      	movs	r1, #4
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c62:	4b83      	ldr	r3, [pc, #524]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c66:	4b82      	ldr	r3, [pc, #520]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c68:	2101      	movs	r1, #1
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c6e:	e00b      	b.n	8004c88 <HAL_RCC_OscConfig+0x41c>
 8004c70:	4b7f      	ldr	r3, [pc, #508]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c72:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c74:	4b7e      	ldr	r3, [pc, #504]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c76:	2101      	movs	r1, #1
 8004c78:	438a      	bics	r2, r1
 8004c7a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004c7c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c7e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004c80:	4b7b      	ldr	r3, [pc, #492]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004c82:	2104      	movs	r1, #4
 8004c84:	438a      	bics	r2, r1
 8004c86:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d014      	beq.n	8004cba <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7fe f818 	bl	8002cc4 <HAL_GetTick>
 8004c94:	0003      	movs	r3, r0
 8004c96:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c98:	e009      	b.n	8004cae <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c9a:	f7fe f813 	bl	8002cc4 <HAL_GetTick>
 8004c9e:	0002      	movs	r2, r0
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	1ad3      	subs	r3, r2, r3
 8004ca4:	4a74      	ldr	r2, [pc, #464]	@ (8004e78 <HAL_RCC_OscConfig+0x60c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d901      	bls.n	8004cae <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e0db      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cae:	4b70      	ldr	r3, [pc, #448]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	d0f0      	beq.n	8004c9a <HAL_RCC_OscConfig+0x42e>
 8004cb8:	e013      	b.n	8004ce2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cba:	f7fe f803 	bl	8002cc4 <HAL_GetTick>
 8004cbe:	0003      	movs	r3, r0
 8004cc0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cc2:	e009      	b.n	8004cd8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cc4:	f7fd fffe 	bl	8002cc4 <HAL_GetTick>
 8004cc8:	0002      	movs	r2, r0
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	1ad3      	subs	r3, r2, r3
 8004cce:	4a6a      	ldr	r2, [pc, #424]	@ (8004e78 <HAL_RCC_OscConfig+0x60c>)
 8004cd0:	4293      	cmp	r3, r2
 8004cd2:	d901      	bls.n	8004cd8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004cd4:	2303      	movs	r3, #3
 8004cd6:	e0c6      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004cd8:	4b65      	ldr	r3, [pc, #404]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004cda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cdc:	2202      	movs	r2, #2
 8004cde:	4013      	ands	r3, r2
 8004ce0:	d1f0      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004ce2:	231f      	movs	r3, #31
 8004ce4:	18fb      	adds	r3, r7, r3
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d105      	bne.n	8004cf8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004cec:	4b60      	ldr	r3, [pc, #384]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004cee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004cf0:	4b5f      	ldr	r3, [pc, #380]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004cf2:	4962      	ldr	r1, [pc, #392]	@ (8004e7c <HAL_RCC_OscConfig+0x610>)
 8004cf4:	400a      	ands	r2, r1
 8004cf6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d100      	bne.n	8004d02 <HAL_RCC_OscConfig+0x496>
 8004d00:	e0b0      	b.n	8004e64 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004d02:	4b5b      	ldr	r3, [pc, #364]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2238      	movs	r2, #56	@ 0x38
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b10      	cmp	r3, #16
 8004d0c:	d100      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4a4>
 8004d0e:	e078      	b.n	8004e02 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	69db      	ldr	r3, [r3, #28]
 8004d14:	2b02      	cmp	r3, #2
 8004d16:	d153      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d18:	4b55      	ldr	r3, [pc, #340]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	4b54      	ldr	r3, [pc, #336]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d1e:	4958      	ldr	r1, [pc, #352]	@ (8004e80 <HAL_RCC_OscConfig+0x614>)
 8004d20:	400a      	ands	r2, r1
 8004d22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d24:	f7fd ffce 	bl	8002cc4 <HAL_GetTick>
 8004d28:	0003      	movs	r3, r0
 8004d2a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d2e:	f7fd ffc9 	bl	8002cc4 <HAL_GetTick>
 8004d32:	0002      	movs	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e092      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004d40:	4b4b      	ldr	r3, [pc, #300]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	2380      	movs	r3, #128	@ 0x80
 8004d46:	049b      	lsls	r3, r3, #18
 8004d48:	4013      	ands	r3, r2
 8004d4a:	d1f0      	bne.n	8004d2e <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004d4c:	4b48      	ldr	r3, [pc, #288]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4a4c      	ldr	r2, [pc, #304]	@ (8004e84 <HAL_RCC_OscConfig+0x618>)
 8004d52:	4013      	ands	r3, r2
 8004d54:	0019      	movs	r1, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6a1a      	ldr	r2, [r3, #32]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	431a      	orrs	r2, r3
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d64:	021b      	lsls	r3, r3, #8
 8004d66:	431a      	orrs	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6c:	431a      	orrs	r2, r3
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d72:	431a      	orrs	r2, r3
 8004d74:	4b3e      	ldr	r3, [pc, #248]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d76:	430a      	orrs	r2, r1
 8004d78:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d7a:	4b3d      	ldr	r3, [pc, #244]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	4b3c      	ldr	r3, [pc, #240]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d80:	2180      	movs	r1, #128	@ 0x80
 8004d82:	0449      	lsls	r1, r1, #17
 8004d84:	430a      	orrs	r2, r1
 8004d86:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004d88:	4b39      	ldr	r3, [pc, #228]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d8a:	68da      	ldr	r2, [r3, #12]
 8004d8c:	4b38      	ldr	r3, [pc, #224]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004d8e:	2180      	movs	r1, #128	@ 0x80
 8004d90:	0549      	lsls	r1, r1, #21
 8004d92:	430a      	orrs	r2, r1
 8004d94:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d96:	f7fd ff95 	bl	8002cc4 <HAL_GetTick>
 8004d9a:	0003      	movs	r3, r0
 8004d9c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004da0:	f7fd ff90 	bl	8002cc4 <HAL_GetTick>
 8004da4:	0002      	movs	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e059      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004db2:	4b2f      	ldr	r3, [pc, #188]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	2380      	movs	r3, #128	@ 0x80
 8004db8:	049b      	lsls	r3, r3, #18
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d0f0      	beq.n	8004da0 <HAL_RCC_OscConfig+0x534>
 8004dbe:	e051      	b.n	8004e64 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004dc2:	681a      	ldr	r2, [r3, #0]
 8004dc4:	4b2a      	ldr	r3, [pc, #168]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004dc6:	492e      	ldr	r1, [pc, #184]	@ (8004e80 <HAL_RCC_OscConfig+0x614>)
 8004dc8:	400a      	ands	r2, r1
 8004dca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dcc:	f7fd ff7a 	bl	8002cc4 <HAL_GetTick>
 8004dd0:	0003      	movs	r3, r0
 8004dd2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dd4:	e008      	b.n	8004de8 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004dd6:	f7fd ff75 	bl	8002cc4 <HAL_GetTick>
 8004dda:	0002      	movs	r2, r0
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	1ad3      	subs	r3, r2, r3
 8004de0:	2b02      	cmp	r3, #2
 8004de2:	d901      	bls.n	8004de8 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8004de4:	2303      	movs	r3, #3
 8004de6:	e03e      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004de8:	4b21      	ldr	r3, [pc, #132]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	2380      	movs	r3, #128	@ 0x80
 8004dee:	049b      	lsls	r3, r3, #18
 8004df0:	4013      	ands	r3, r2
 8004df2:	d1f0      	bne.n	8004dd6 <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8004df4:	4b1e      	ldr	r3, [pc, #120]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004df6:	68da      	ldr	r2, [r3, #12]
 8004df8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004dfa:	4923      	ldr	r1, [pc, #140]	@ (8004e88 <HAL_RCC_OscConfig+0x61c>)
 8004dfc:	400a      	ands	r2, r1
 8004dfe:	60da      	str	r2, [r3, #12]
 8004e00:	e030      	b.n	8004e64 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	69db      	ldr	r3, [r3, #28]
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d101      	bne.n	8004e0e <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e02b      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004e0e:	4b18      	ldr	r3, [pc, #96]	@ (8004e70 <HAL_RCC_OscConfig+0x604>)
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	2203      	movs	r2, #3
 8004e18:	401a      	ands	r2, r3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d11e      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	2270      	movs	r2, #112	@ 0x70
 8004e26:	401a      	ands	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d117      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	23fe      	movs	r3, #254	@ 0xfe
 8004e34:	01db      	lsls	r3, r3, #7
 8004e36:	401a      	ands	r2, r3
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d10e      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	23f8      	movs	r3, #248	@ 0xf8
 8004e46:	039b      	lsls	r3, r3, #14
 8004e48:	401a      	ands	r2, r3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d106      	bne.n	8004e60 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	0f5b      	lsrs	r3, r3, #29
 8004e56:	075a      	lsls	r2, r3, #29
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004e5c:	429a      	cmp	r2, r3
 8004e5e:	d001      	beq.n	8004e64 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e000      	b.n	8004e66 <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	0018      	movs	r0, r3
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	b008      	add	sp, #32
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	46c0      	nop			@ (mov r8, r8)
 8004e70:	40021000 	.word	0x40021000
 8004e74:	40007000 	.word	0x40007000
 8004e78:	00001388 	.word	0x00001388
 8004e7c:	efffffff 	.word	0xefffffff
 8004e80:	feffffff 	.word	0xfeffffff
 8004e84:	1fc1808c 	.word	0x1fc1808c
 8004e88:	effefffc 	.word	0xeffefffc

08004e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b084      	sub	sp, #16
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d101      	bne.n	8004ea0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e0e9      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ea0:	4b76      	ldr	r3, [pc, #472]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2207      	movs	r2, #7
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	683a      	ldr	r2, [r7, #0]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	d91e      	bls.n	8004eec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eae:	4b73      	ldr	r3, [pc, #460]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	2207      	movs	r2, #7
 8004eb4:	4393      	bics	r3, r2
 8004eb6:	0019      	movs	r1, r3
 8004eb8:	4b70      	ldr	r3, [pc, #448]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ec0:	f7fd ff00 	bl	8002cc4 <HAL_GetTick>
 8004ec4:	0003      	movs	r3, r0
 8004ec6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ec8:	e009      	b.n	8004ede <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eca:	f7fd fefb 	bl	8002cc4 <HAL_GetTick>
 8004ece:	0002      	movs	r2, r0
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	1ad3      	subs	r3, r2, r3
 8004ed4:	4a6a      	ldr	r2, [pc, #424]	@ (8005080 <HAL_RCC_ClockConfig+0x1f4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e0ca      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004ede:	4b67      	ldr	r3, [pc, #412]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2207      	movs	r2, #7
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d1ee      	bne.n	8004eca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	2202      	movs	r2, #2
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	d015      	beq.n	8004f22 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	2204      	movs	r2, #4
 8004efc:	4013      	ands	r3, r2
 8004efe:	d006      	beq.n	8004f0e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004f00:	4b60      	ldr	r3, [pc, #384]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f02:	689a      	ldr	r2, [r3, #8]
 8004f04:	4b5f      	ldr	r3, [pc, #380]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f06:	21e0      	movs	r1, #224	@ 0xe0
 8004f08:	01c9      	lsls	r1, r1, #7
 8004f0a:	430a      	orrs	r2, r1
 8004f0c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	4a5d      	ldr	r2, [pc, #372]	@ (8005088 <HAL_RCC_ClockConfig+0x1fc>)
 8004f14:	4013      	ands	r3, r2
 8004f16:	0019      	movs	r1, r3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	4b59      	ldr	r3, [pc, #356]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	2201      	movs	r2, #1
 8004f28:	4013      	ands	r3, r2
 8004f2a:	d057      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d107      	bne.n	8004f44 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f34:	4b53      	ldr	r3, [pc, #332]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	2380      	movs	r3, #128	@ 0x80
 8004f3a:	029b      	lsls	r3, r3, #10
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	d12b      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e097      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d107      	bne.n	8004f5c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	2380      	movs	r3, #128	@ 0x80
 8004f52:	049b      	lsls	r3, r3, #18
 8004f54:	4013      	ands	r3, r2
 8004f56:	d11f      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e08b      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d107      	bne.n	8004f74 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f64:	4b47      	ldr	r3, [pc, #284]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	2380      	movs	r3, #128	@ 0x80
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	d113      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e07f      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	2b03      	cmp	r3, #3
 8004f7a:	d106      	bne.n	8004f8a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f7c:	4b41      	ldr	r3, [pc, #260]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f80:	2202      	movs	r2, #2
 8004f82:	4013      	ands	r3, r2
 8004f84:	d108      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e074      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f8a:	4b3e      	ldr	r3, [pc, #248]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f8e:	2202      	movs	r2, #2
 8004f90:	4013      	ands	r3, r2
 8004f92:	d101      	bne.n	8004f98 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e06d      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f98:	4b3a      	ldr	r3, [pc, #232]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	2207      	movs	r2, #7
 8004f9e:	4393      	bics	r3, r2
 8004fa0:	0019      	movs	r1, r3
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685a      	ldr	r2, [r3, #4]
 8004fa6:	4b37      	ldr	r3, [pc, #220]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fac:	f7fd fe8a 	bl	8002cc4 <HAL_GetTick>
 8004fb0:	0003      	movs	r3, r0
 8004fb2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fb4:	e009      	b.n	8004fca <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fb6:	f7fd fe85 	bl	8002cc4 <HAL_GetTick>
 8004fba:	0002      	movs	r2, r0
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	1ad3      	subs	r3, r2, r3
 8004fc0:	4a2f      	ldr	r2, [pc, #188]	@ (8005080 <HAL_RCC_ClockConfig+0x1f4>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d901      	bls.n	8004fca <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8004fc6:	2303      	movs	r3, #3
 8004fc8:	e054      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fca:	4b2e      	ldr	r3, [pc, #184]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8004fcc:	689b      	ldr	r3, [r3, #8]
 8004fce:	2238      	movs	r2, #56	@ 0x38
 8004fd0:	401a      	ands	r2, r3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	00db      	lsls	r3, r3, #3
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d1ec      	bne.n	8004fb6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004fdc:	4b27      	ldr	r3, [pc, #156]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2207      	movs	r2, #7
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d21e      	bcs.n	8005028 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fea:	4b24      	ldr	r3, [pc, #144]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	2207      	movs	r2, #7
 8004ff0:	4393      	bics	r3, r2
 8004ff2:	0019      	movs	r1, r3
 8004ff4:	4b21      	ldr	r3, [pc, #132]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	430a      	orrs	r2, r1
 8004ffa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004ffc:	f7fd fe62 	bl	8002cc4 <HAL_GetTick>
 8005000:	0003      	movs	r3, r0
 8005002:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005004:	e009      	b.n	800501a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005006:	f7fd fe5d 	bl	8002cc4 <HAL_GetTick>
 800500a:	0002      	movs	r2, r0
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	4a1b      	ldr	r2, [pc, #108]	@ (8005080 <HAL_RCC_ClockConfig+0x1f4>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d901      	bls.n	800501a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e02c      	b.n	8005074 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800501a:	4b18      	ldr	r3, [pc, #96]	@ (800507c <HAL_RCC_ClockConfig+0x1f0>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2207      	movs	r2, #7
 8005020:	4013      	ands	r3, r2
 8005022:	683a      	ldr	r2, [r7, #0]
 8005024:	429a      	cmp	r2, r3
 8005026:	d1ee      	bne.n	8005006 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2204      	movs	r2, #4
 800502e:	4013      	ands	r3, r2
 8005030:	d009      	beq.n	8005046 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005032:	4b14      	ldr	r3, [pc, #80]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	4a15      	ldr	r2, [pc, #84]	@ (800508c <HAL_RCC_ClockConfig+0x200>)
 8005038:	4013      	ands	r3, r2
 800503a:	0019      	movs	r1, r3
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	68da      	ldr	r2, [r3, #12]
 8005040:	4b10      	ldr	r3, [pc, #64]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 8005042:	430a      	orrs	r2, r1
 8005044:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005046:	f000 f829 	bl	800509c <HAL_RCC_GetSysClockFreq>
 800504a:	0001      	movs	r1, r0
 800504c:	4b0d      	ldr	r3, [pc, #52]	@ (8005084 <HAL_RCC_ClockConfig+0x1f8>)
 800504e:	689b      	ldr	r3, [r3, #8]
 8005050:	0a1b      	lsrs	r3, r3, #8
 8005052:	220f      	movs	r2, #15
 8005054:	401a      	ands	r2, r3
 8005056:	4b0e      	ldr	r3, [pc, #56]	@ (8005090 <HAL_RCC_ClockConfig+0x204>)
 8005058:	0092      	lsls	r2, r2, #2
 800505a:	58d3      	ldr	r3, [r2, r3]
 800505c:	221f      	movs	r2, #31
 800505e:	4013      	ands	r3, r2
 8005060:	000a      	movs	r2, r1
 8005062:	40da      	lsrs	r2, r3
 8005064:	4b0b      	ldr	r3, [pc, #44]	@ (8005094 <HAL_RCC_ClockConfig+0x208>)
 8005066:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005068:	4b0b      	ldr	r3, [pc, #44]	@ (8005098 <HAL_RCC_ClockConfig+0x20c>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	0018      	movs	r0, r3
 800506e:	f7fd fdcd 	bl	8002c0c <HAL_InitTick>
 8005072:	0003      	movs	r3, r0
}
 8005074:	0018      	movs	r0, r3
 8005076:	46bd      	mov	sp, r7
 8005078:	b004      	add	sp, #16
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40022000 	.word	0x40022000
 8005080:	00001388 	.word	0x00001388
 8005084:	40021000 	.word	0x40021000
 8005088:	fffff0ff 	.word	0xfffff0ff
 800508c:	ffff8fff 	.word	0xffff8fff
 8005090:	08008cc0 	.word	0x08008cc0
 8005094:	20000000 	.word	0x20000000
 8005098:	20000004 	.word	0x20000004

0800509c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80050a2:	4b3c      	ldr	r3, [pc, #240]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050a4:	689b      	ldr	r3, [r3, #8]
 80050a6:	2238      	movs	r2, #56	@ 0x38
 80050a8:	4013      	ands	r3, r2
 80050aa:	d10f      	bne.n	80050cc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80050ac:	4b39      	ldr	r3, [pc, #228]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	0adb      	lsrs	r3, r3, #11
 80050b2:	2207      	movs	r2, #7
 80050b4:	4013      	ands	r3, r2
 80050b6:	2201      	movs	r2, #1
 80050b8:	409a      	lsls	r2, r3
 80050ba:	0013      	movs	r3, r2
 80050bc:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80050be:	6839      	ldr	r1, [r7, #0]
 80050c0:	4835      	ldr	r0, [pc, #212]	@ (8005198 <HAL_RCC_GetSysClockFreq+0xfc>)
 80050c2:	f7fb f839 	bl	8000138 <__udivsi3>
 80050c6:	0003      	movs	r3, r0
 80050c8:	613b      	str	r3, [r7, #16]
 80050ca:	e05d      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80050cc:	4b31      	ldr	r3, [pc, #196]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ce:	689b      	ldr	r3, [r3, #8]
 80050d0:	2238      	movs	r2, #56	@ 0x38
 80050d2:	4013      	ands	r3, r2
 80050d4:	2b08      	cmp	r3, #8
 80050d6:	d102      	bne.n	80050de <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050d8:	4b30      	ldr	r3, [pc, #192]	@ (800519c <HAL_RCC_GetSysClockFreq+0x100>)
 80050da:	613b      	str	r3, [r7, #16]
 80050dc:	e054      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050de:	4b2d      	ldr	r3, [pc, #180]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	2238      	movs	r2, #56	@ 0x38
 80050e4:	4013      	ands	r3, r2
 80050e6:	2b10      	cmp	r3, #16
 80050e8:	d138      	bne.n	800515c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80050ea:	4b2a      	ldr	r3, [pc, #168]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	2203      	movs	r2, #3
 80050f0:	4013      	ands	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80050f4:	4b27      	ldr	r3, [pc, #156]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 80050f6:	68db      	ldr	r3, [r3, #12]
 80050f8:	091b      	lsrs	r3, r3, #4
 80050fa:	2207      	movs	r2, #7
 80050fc:	4013      	ands	r3, r2
 80050fe:	3301      	adds	r3, #1
 8005100:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	2b03      	cmp	r3, #3
 8005106:	d10d      	bne.n	8005124 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005108:	68b9      	ldr	r1, [r7, #8]
 800510a:	4824      	ldr	r0, [pc, #144]	@ (800519c <HAL_RCC_GetSysClockFreq+0x100>)
 800510c:	f7fb f814 	bl	8000138 <__udivsi3>
 8005110:	0003      	movs	r3, r0
 8005112:	0019      	movs	r1, r3
 8005114:	4b1f      	ldr	r3, [pc, #124]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	0a1b      	lsrs	r3, r3, #8
 800511a:	227f      	movs	r2, #127	@ 0x7f
 800511c:	4013      	ands	r3, r2
 800511e:	434b      	muls	r3, r1
 8005120:	617b      	str	r3, [r7, #20]
        break;
 8005122:	e00d      	b.n	8005140 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005124:	68b9      	ldr	r1, [r7, #8]
 8005126:	481c      	ldr	r0, [pc, #112]	@ (8005198 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005128:	f7fb f806 	bl	8000138 <__udivsi3>
 800512c:	0003      	movs	r3, r0
 800512e:	0019      	movs	r1, r3
 8005130:	4b18      	ldr	r3, [pc, #96]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	0a1b      	lsrs	r3, r3, #8
 8005136:	227f      	movs	r2, #127	@ 0x7f
 8005138:	4013      	ands	r3, r2
 800513a:	434b      	muls	r3, r1
 800513c:	617b      	str	r3, [r7, #20]
        break;
 800513e:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005140:	4b14      	ldr	r3, [pc, #80]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	0f5b      	lsrs	r3, r3, #29
 8005146:	2207      	movs	r2, #7
 8005148:	4013      	ands	r3, r2
 800514a:	3301      	adds	r3, #1
 800514c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800514e:	6879      	ldr	r1, [r7, #4]
 8005150:	6978      	ldr	r0, [r7, #20]
 8005152:	f7fa fff1 	bl	8000138 <__udivsi3>
 8005156:	0003      	movs	r3, r0
 8005158:	613b      	str	r3, [r7, #16]
 800515a:	e015      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800515c:	4b0d      	ldr	r3, [pc, #52]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	2238      	movs	r2, #56	@ 0x38
 8005162:	4013      	ands	r3, r2
 8005164:	2b20      	cmp	r3, #32
 8005166:	d103      	bne.n	8005170 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005168:	2380      	movs	r3, #128	@ 0x80
 800516a:	021b      	lsls	r3, r3, #8
 800516c:	613b      	str	r3, [r7, #16]
 800516e:	e00b      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005170:	4b08      	ldr	r3, [pc, #32]	@ (8005194 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	2238      	movs	r2, #56	@ 0x38
 8005176:	4013      	ands	r3, r2
 8005178:	2b18      	cmp	r3, #24
 800517a:	d103      	bne.n	8005184 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800517c:	23fa      	movs	r3, #250	@ 0xfa
 800517e:	01db      	lsls	r3, r3, #7
 8005180:	613b      	str	r3, [r7, #16]
 8005182:	e001      	b.n	8005188 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005184:	2300      	movs	r3, #0
 8005186:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005188:	693b      	ldr	r3, [r7, #16]
}
 800518a:	0018      	movs	r0, r3
 800518c:	46bd      	mov	sp, r7
 800518e:	b006      	add	sp, #24
 8005190:	bd80      	pop	{r7, pc}
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	40021000 	.word	0x40021000
 8005198:	00f42400 	.word	0x00f42400
 800519c:	007a1200 	.word	0x007a1200

080051a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b086      	sub	sp, #24
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80051a8:	2313      	movs	r3, #19
 80051aa:	18fb      	adds	r3, r7, r3
 80051ac:	2200      	movs	r2, #0
 80051ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80051b0:	2312      	movs	r3, #18
 80051b2:	18fb      	adds	r3, r7, r3
 80051b4:	2200      	movs	r2, #0
 80051b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	2380      	movs	r3, #128	@ 0x80
 80051be:	029b      	lsls	r3, r3, #10
 80051c0:	4013      	ands	r3, r2
 80051c2:	d100      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80051c4:	e0a3      	b.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c6:	2011      	movs	r0, #17
 80051c8:	183b      	adds	r3, r7, r0
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051ce:	4b7f      	ldr	r3, [pc, #508]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80051d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051d2:	2380      	movs	r3, #128	@ 0x80
 80051d4:	055b      	lsls	r3, r3, #21
 80051d6:	4013      	ands	r3, r2
 80051d8:	d110      	bne.n	80051fc <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051da:	4b7c      	ldr	r3, [pc, #496]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80051dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051de:	4b7b      	ldr	r3, [pc, #492]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	0549      	lsls	r1, r1, #21
 80051e4:	430a      	orrs	r2, r1
 80051e6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80051e8:	4b78      	ldr	r3, [pc, #480]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80051ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80051ec:	2380      	movs	r3, #128	@ 0x80
 80051ee:	055b      	lsls	r3, r3, #21
 80051f0:	4013      	ands	r3, r2
 80051f2:	60bb      	str	r3, [r7, #8]
 80051f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051f6:	183b      	adds	r3, r7, r0
 80051f8:	2201      	movs	r2, #1
 80051fa:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80051fc:	4b74      	ldr	r3, [pc, #464]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	4b73      	ldr	r3, [pc, #460]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8005202:	2180      	movs	r1, #128	@ 0x80
 8005204:	0049      	lsls	r1, r1, #1
 8005206:	430a      	orrs	r2, r1
 8005208:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800520a:	f7fd fd5b 	bl	8002cc4 <HAL_GetTick>
 800520e:	0003      	movs	r3, r0
 8005210:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005212:	e00b      	b.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005214:	f7fd fd56 	bl	8002cc4 <HAL_GetTick>
 8005218:	0002      	movs	r2, r0
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	2b02      	cmp	r3, #2
 8005220:	d904      	bls.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8005222:	2313      	movs	r3, #19
 8005224:	18fb      	adds	r3, r7, r3
 8005226:	2203      	movs	r2, #3
 8005228:	701a      	strb	r2, [r3, #0]
        break;
 800522a:	e005      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800522c:	4b68      	ldr	r3, [pc, #416]	@ (80053d0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	2380      	movs	r3, #128	@ 0x80
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	4013      	ands	r3, r2
 8005236:	d0ed      	beq.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8005238:	2313      	movs	r3, #19
 800523a:	18fb      	adds	r3, r7, r3
 800523c:	781b      	ldrb	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d154      	bne.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005242:	4b62      	ldr	r3, [pc, #392]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005244:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005246:	23c0      	movs	r3, #192	@ 0xc0
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4013      	ands	r3, r2
 800524c:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d019      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	429a      	cmp	r2, r3
 800525c:	d014      	beq.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800525e:	4b5b      	ldr	r3, [pc, #364]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005262:	4a5c      	ldr	r2, [pc, #368]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8005264:	4013      	ands	r3, r2
 8005266:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005268:	4b58      	ldr	r3, [pc, #352]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800526a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800526c:	4b57      	ldr	r3, [pc, #348]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800526e:	2180      	movs	r1, #128	@ 0x80
 8005270:	0249      	lsls	r1, r1, #9
 8005272:	430a      	orrs	r2, r1
 8005274:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005276:	4b55      	ldr	r3, [pc, #340]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005278:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800527a:	4b54      	ldr	r3, [pc, #336]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800527c:	4956      	ldr	r1, [pc, #344]	@ (80053d8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800527e:	400a      	ands	r2, r1
 8005280:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005282:	4b52      	ldr	r3, [pc, #328]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	2201      	movs	r2, #1
 800528c:	4013      	ands	r3, r2
 800528e:	d016      	beq.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005290:	f7fd fd18 	bl	8002cc4 <HAL_GetTick>
 8005294:	0003      	movs	r3, r0
 8005296:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005298:	e00c      	b.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529a:	f7fd fd13 	bl	8002cc4 <HAL_GetTick>
 800529e:	0002      	movs	r2, r0
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	4a4d      	ldr	r2, [pc, #308]	@ (80053dc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d904      	bls.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80052aa:	2313      	movs	r3, #19
 80052ac:	18fb      	adds	r3, r7, r3
 80052ae:	2203      	movs	r2, #3
 80052b0:	701a      	strb	r2, [r3, #0]
            break;
 80052b2:	e004      	b.n	80052be <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052b4:	4b45      	ldr	r3, [pc, #276]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b8:	2202      	movs	r2, #2
 80052ba:	4013      	ands	r3, r2
 80052bc:	d0ed      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80052be:	2313      	movs	r3, #19
 80052c0:	18fb      	adds	r3, r7, r3
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10a      	bne.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052c8:	4b40      	ldr	r3, [pc, #256]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052cc:	4a41      	ldr	r2, [pc, #260]	@ (80053d4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80052ce:	4013      	ands	r3, r2
 80052d0:	0019      	movs	r1, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	695a      	ldr	r2, [r3, #20]
 80052d6:	4b3d      	ldr	r3, [pc, #244]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80052d8:	430a      	orrs	r2, r1
 80052da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80052dc:	e00c      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80052de:	2312      	movs	r3, #18
 80052e0:	18fb      	adds	r3, r7, r3
 80052e2:	2213      	movs	r2, #19
 80052e4:	18ba      	adds	r2, r7, r2
 80052e6:	7812      	ldrb	r2, [r2, #0]
 80052e8:	701a      	strb	r2, [r3, #0]
 80052ea:	e005      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ec:	2312      	movs	r3, #18
 80052ee:	18fb      	adds	r3, r7, r3
 80052f0:	2213      	movs	r2, #19
 80052f2:	18ba      	adds	r2, r7, r2
 80052f4:	7812      	ldrb	r2, [r2, #0]
 80052f6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052f8:	2311      	movs	r3, #17
 80052fa:	18fb      	adds	r3, r7, r3
 80052fc:	781b      	ldrb	r3, [r3, #0]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d105      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005302:	4b32      	ldr	r3, [pc, #200]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005304:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005306:	4b31      	ldr	r3, [pc, #196]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005308:	4935      	ldr	r1, [pc, #212]	@ (80053e0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800530a:	400a      	ands	r2, r1
 800530c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2201      	movs	r2, #1
 8005314:	4013      	ands	r3, r2
 8005316:	d009      	beq.n	800532c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005318:	4b2c      	ldr	r3, [pc, #176]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800531a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800531c:	2203      	movs	r2, #3
 800531e:	4393      	bics	r3, r2
 8005320:	0019      	movs	r1, r3
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685a      	ldr	r2, [r3, #4]
 8005326:	4b29      	ldr	r3, [pc, #164]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005328:	430a      	orrs	r2, r1
 800532a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2220      	movs	r2, #32
 8005332:	4013      	ands	r3, r2
 8005334:	d009      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005336:	4b25      	ldr	r3, [pc, #148]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	4a2a      	ldr	r2, [pc, #168]	@ (80053e4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800533c:	4013      	ands	r3, r2
 800533e:	0019      	movs	r1, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	4b21      	ldr	r3, [pc, #132]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005346:	430a      	orrs	r2, r1
 8005348:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681a      	ldr	r2, [r3, #0]
 800534e:	2380      	movs	r3, #128	@ 0x80
 8005350:	01db      	lsls	r3, r3, #7
 8005352:	4013      	ands	r3, r2
 8005354:	d015      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005356:	4b1d      	ldr	r3, [pc, #116]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005358:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	0899      	lsrs	r1, r3, #2
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691a      	ldr	r2, [r3, #16]
 8005362:	4b1a      	ldr	r3, [pc, #104]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005364:	430a      	orrs	r2, r1
 8005366:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	691a      	ldr	r2, [r3, #16]
 800536c:	2380      	movs	r3, #128	@ 0x80
 800536e:	05db      	lsls	r3, r3, #23
 8005370:	429a      	cmp	r2, r3
 8005372:	d106      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005374:	4b15      	ldr	r3, [pc, #84]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	4b14      	ldr	r3, [pc, #80]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800537a:	2180      	movs	r1, #128	@ 0x80
 800537c:	0249      	lsls	r1, r1, #9
 800537e:	430a      	orrs	r2, r1
 8005380:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	2380      	movs	r3, #128	@ 0x80
 8005388:	011b      	lsls	r3, r3, #4
 800538a:	4013      	ands	r3, r2
 800538c:	d016      	beq.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800538e:	4b0f      	ldr	r3, [pc, #60]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8005390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005392:	4a15      	ldr	r2, [pc, #84]	@ (80053e8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005394:	4013      	ands	r3, r2
 8005396:	0019      	movs	r1, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68da      	ldr	r2, [r3, #12]
 800539c:	4b0b      	ldr	r3, [pc, #44]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800539e:	430a      	orrs	r2, r1
 80053a0:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68da      	ldr	r2, [r3, #12]
 80053a6:	2380      	movs	r3, #128	@ 0x80
 80053a8:	01db      	lsls	r3, r3, #7
 80053aa:	429a      	cmp	r2, r3
 80053ac:	d106      	bne.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80053ae:	4b07      	ldr	r3, [pc, #28]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053b0:	68da      	ldr	r2, [r3, #12]
 80053b2:	4b06      	ldr	r3, [pc, #24]	@ (80053cc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80053b4:	2180      	movs	r1, #128	@ 0x80
 80053b6:	0249      	lsls	r1, r1, #9
 80053b8:	430a      	orrs	r2, r1
 80053ba:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80053bc:	2312      	movs	r3, #18
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	781b      	ldrb	r3, [r3, #0]
}
 80053c2:	0018      	movs	r0, r3
 80053c4:	46bd      	mov	sp, r7
 80053c6:	b006      	add	sp, #24
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	46c0      	nop			@ (mov r8, r8)
 80053cc:	40021000 	.word	0x40021000
 80053d0:	40007000 	.word	0x40007000
 80053d4:	fffffcff 	.word	0xfffffcff
 80053d8:	fffeffff 	.word	0xfffeffff
 80053dc:	00001388 	.word	0x00001388
 80053e0:	efffffff 	.word	0xefffffff
 80053e4:	ffffcfff 	.word	0xffffcfff
 80053e8:	ffff3fff 	.word	0xffff3fff

080053ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b084      	sub	sp, #16
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80053fa:	2301      	movs	r3, #1
 80053fc:	e0a8      	b.n	8005550 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005402:	2b00      	cmp	r3, #0
 8005404:	d109      	bne.n	800541a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	685a      	ldr	r2, [r3, #4]
 800540a:	2382      	movs	r3, #130	@ 0x82
 800540c:	005b      	lsls	r3, r3, #1
 800540e:	429a      	cmp	r2, r3
 8005410:	d009      	beq.n	8005426 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	61da      	str	r2, [r3, #28]
 8005418:	e005      	b.n	8005426 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2200      	movs	r2, #0
 8005424:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	225d      	movs	r2, #93	@ 0x5d
 8005430:	5c9b      	ldrb	r3, [r3, r2]
 8005432:	b2db      	uxtb	r3, r3
 8005434:	2b00      	cmp	r3, #0
 8005436:	d107      	bne.n	8005448 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	225c      	movs	r2, #92	@ 0x5c
 800543c:	2100      	movs	r1, #0
 800543e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	0018      	movs	r0, r3
 8005444:	f7fd fa6e 	bl	8002924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	225d      	movs	r2, #93	@ 0x5d
 800544c:	2102      	movs	r1, #2
 800544e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	2140      	movs	r1, #64	@ 0x40
 800545c:	438a      	bics	r2, r1
 800545e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	68da      	ldr	r2, [r3, #12]
 8005464:	23e0      	movs	r3, #224	@ 0xe0
 8005466:	00db      	lsls	r3, r3, #3
 8005468:	429a      	cmp	r2, r3
 800546a:	d902      	bls.n	8005472 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]
 8005470:	e002      	b.n	8005478 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005472:	2380      	movs	r3, #128	@ 0x80
 8005474:	015b      	lsls	r3, r3, #5
 8005476:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	68da      	ldr	r2, [r3, #12]
 800547c:	23f0      	movs	r3, #240	@ 0xf0
 800547e:	011b      	lsls	r3, r3, #4
 8005480:	429a      	cmp	r2, r3
 8005482:	d008      	beq.n	8005496 <HAL_SPI_Init+0xaa>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68da      	ldr	r2, [r3, #12]
 8005488:	23e0      	movs	r3, #224	@ 0xe0
 800548a:	00db      	lsls	r3, r3, #3
 800548c:	429a      	cmp	r2, r3
 800548e:	d002      	beq.n	8005496 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2200      	movs	r2, #0
 8005494:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	685a      	ldr	r2, [r3, #4]
 800549a:	2382      	movs	r3, #130	@ 0x82
 800549c:	005b      	lsls	r3, r3, #1
 800549e:	401a      	ands	r2, r3
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6899      	ldr	r1, [r3, #8]
 80054a4:	2384      	movs	r3, #132	@ 0x84
 80054a6:	021b      	lsls	r3, r3, #8
 80054a8:	400b      	ands	r3, r1
 80054aa:	431a      	orrs	r2, r3
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	691b      	ldr	r3, [r3, #16]
 80054b0:	2102      	movs	r1, #2
 80054b2:	400b      	ands	r3, r1
 80054b4:	431a      	orrs	r2, r3
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	2101      	movs	r1, #1
 80054bc:	400b      	ands	r3, r1
 80054be:	431a      	orrs	r2, r3
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6999      	ldr	r1, [r3, #24]
 80054c4:	2380      	movs	r3, #128	@ 0x80
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	400b      	ands	r3, r1
 80054ca:	431a      	orrs	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	69db      	ldr	r3, [r3, #28]
 80054d0:	2138      	movs	r1, #56	@ 0x38
 80054d2:	400b      	ands	r3, r1
 80054d4:	431a      	orrs	r2, r3
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6a1b      	ldr	r3, [r3, #32]
 80054da:	2180      	movs	r1, #128	@ 0x80
 80054dc:	400b      	ands	r3, r1
 80054de:	431a      	orrs	r2, r3
 80054e0:	0011      	movs	r1, r2
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80054e6:	2380      	movs	r3, #128	@ 0x80
 80054e8:	019b      	lsls	r3, r3, #6
 80054ea:	401a      	ands	r2, r3
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	430a      	orrs	r2, r1
 80054f2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	0c1b      	lsrs	r3, r3, #16
 80054fa:	2204      	movs	r2, #4
 80054fc:	401a      	ands	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005502:	2110      	movs	r1, #16
 8005504:	400b      	ands	r3, r1
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800550c:	2108      	movs	r1, #8
 800550e:	400b      	ands	r3, r1
 8005510:	431a      	orrs	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68d9      	ldr	r1, [r3, #12]
 8005516:	23f0      	movs	r3, #240	@ 0xf0
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	400b      	ands	r3, r1
 800551c:	431a      	orrs	r2, r3
 800551e:	0011      	movs	r1, r2
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	2380      	movs	r3, #128	@ 0x80
 8005524:	015b      	lsls	r3, r3, #5
 8005526:	401a      	ands	r2, r3
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	430a      	orrs	r2, r1
 800552e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	69da      	ldr	r2, [r3, #28]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4907      	ldr	r1, [pc, #28]	@ (8005558 <HAL_SPI_Init+0x16c>)
 800553c:	400a      	ands	r2, r1
 800553e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	225d      	movs	r2, #93	@ 0x5d
 800554a:	2101      	movs	r1, #1
 800554c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800554e:	2300      	movs	r3, #0
}
 8005550:	0018      	movs	r0, r3
 8005552:	46bd      	mov	sp, r7
 8005554:	b004      	add	sp, #16
 8005556:	bd80      	pop	{r7, pc}
 8005558:	fffff7ff 	.word	0xfffff7ff

0800555c <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800555c:	b580      	push	{r7, lr}
 800555e:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8005560:	46c0      	nop			@ (mov r8, r8)
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
	...

08005568 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8005568:	b580      	push	{r7, lr}
 800556a:	b086      	sub	sp, #24
 800556c:	af04      	add	r7, sp, #16
 800556e:	0002      	movs	r2, r0
 8005570:	1dfb      	adds	r3, r7, #7
 8005572:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8005574:	4808      	ldr	r0, [pc, #32]	@ (8005598 <ssd1306_WriteCommand+0x30>)
 8005576:	2301      	movs	r3, #1
 8005578:	425b      	negs	r3, r3
 800557a:	9302      	str	r3, [sp, #8]
 800557c:	2301      	movs	r3, #1
 800557e:	9301      	str	r3, [sp, #4]
 8005580:	1dfb      	adds	r3, r7, #7
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	2301      	movs	r3, #1
 8005586:	2200      	movs	r2, #0
 8005588:	2178      	movs	r1, #120	@ 0x78
 800558a:	f7fe fccf 	bl	8003f2c <HAL_I2C_Mem_Write>
}
 800558e:	46c0      	nop			@ (mov r8, r8)
 8005590:	46bd      	mov	sp, r7
 8005592:	b002      	add	sp, #8
 8005594:	bd80      	pop	{r7, pc}
 8005596:	46c0      	nop			@ (mov r8, r8)
 8005598:	20000274 	.word	0x20000274

0800559c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800559c:	b580      	push	{r7, lr}
 800559e:	b086      	sub	sp, #24
 80055a0:	af04      	add	r7, sp, #16
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	4808      	ldr	r0, [pc, #32]	@ (80055cc <ssd1306_WriteData+0x30>)
 80055ac:	2201      	movs	r2, #1
 80055ae:	4252      	negs	r2, r2
 80055b0:	9202      	str	r2, [sp, #8]
 80055b2:	9301      	str	r3, [sp, #4]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	2301      	movs	r3, #1
 80055ba:	2240      	movs	r2, #64	@ 0x40
 80055bc:	2178      	movs	r1, #120	@ 0x78
 80055be:	f7fe fcb5 	bl	8003f2c <HAL_I2C_Mem_Write>
}
 80055c2:	46c0      	nop			@ (mov r8, r8)
 80055c4:	46bd      	mov	sp, r7
 80055c6:	b002      	add	sp, #8
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	46c0      	nop			@ (mov r8, r8)
 80055cc:	20000274 	.word	0x20000274

080055d0 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80055d4:	f7ff ffc2 	bl	800555c <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80055d8:	2064      	movs	r0, #100	@ 0x64
 80055da:	f7fd fb7d 	bl	8002cd8 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80055de:	2000      	movs	r0, #0
 80055e0:	f000 fa0a 	bl	80059f8 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80055e4:	2020      	movs	r0, #32
 80055e6:	f7ff ffbf 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80055ea:	2000      	movs	r0, #0
 80055ec:	f7ff ffbc 	bl	8005568 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80055f0:	20b0      	movs	r0, #176	@ 0xb0
 80055f2:	f7ff ffb9 	bl	8005568 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80055f6:	20c8      	movs	r0, #200	@ 0xc8
 80055f8:	f7ff ffb6 	bl	8005568 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80055fc:	2000      	movs	r0, #0
 80055fe:	f7ff ffb3 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8005602:	2010      	movs	r0, #16
 8005604:	f7ff ffb0 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005608:	2040      	movs	r0, #64	@ 0x40
 800560a:	f7ff ffad 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800560e:	20ff      	movs	r0, #255	@ 0xff
 8005610:	f000 f9da 	bl	80059c8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005614:	20a1      	movs	r0, #161	@ 0xa1
 8005616:	f7ff ffa7 	bl	8005568 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800561a:	20a6      	movs	r0, #166	@ 0xa6
 800561c:	f7ff ffa4 	bl	8005568 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8005620:	20a8      	movs	r0, #168	@ 0xa8
 8005622:	f7ff ffa1 	bl	8005568 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8005626:	203f      	movs	r0, #63	@ 0x3f
 8005628:	f7ff ff9e 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800562c:	20a4      	movs	r0, #164	@ 0xa4
 800562e:	f7ff ff9b 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8005632:	20d3      	movs	r0, #211	@ 0xd3
 8005634:	f7ff ff98 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005638:	2000      	movs	r0, #0
 800563a:	f7ff ff95 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800563e:	20d5      	movs	r0, #213	@ 0xd5
 8005640:	f7ff ff92 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8005644:	20f0      	movs	r0, #240	@ 0xf0
 8005646:	f7ff ff8f 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800564a:	20d9      	movs	r0, #217	@ 0xd9
 800564c:	f7ff ff8c 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8005650:	2022      	movs	r0, #34	@ 0x22
 8005652:	f7ff ff89 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8005656:	20da      	movs	r0, #218	@ 0xda
 8005658:	f7ff ff86 	bl	8005568 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800565c:	2012      	movs	r0, #18
 800565e:	f7ff ff83 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8005662:	20db      	movs	r0, #219	@ 0xdb
 8005664:	f7ff ff80 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8005668:	2020      	movs	r0, #32
 800566a:	f7ff ff7d 	bl	8005568 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800566e:	208d      	movs	r0, #141	@ 0x8d
 8005670:	f7ff ff7a 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8005674:	2014      	movs	r0, #20
 8005676:	f7ff ff77 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800567a:	2001      	movs	r0, #1
 800567c:	f000 f9bc 	bl	80059f8 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8005680:	2000      	movs	r0, #0
 8005682:	f000 f811 	bl	80056a8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8005686:	f000 f833 	bl	80056f0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800568a:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <ssd1306_Init+0xd4>)
 800568c:	2200      	movs	r2, #0
 800568e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8005690:	4b04      	ldr	r3, [pc, #16]	@ (80056a4 <ssd1306_Init+0xd4>)
 8005692:	2200      	movs	r2, #0
 8005694:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8005696:	4b03      	ldr	r3, [pc, #12]	@ (80056a4 <ssd1306_Init+0xd4>)
 8005698:	2201      	movs	r2, #1
 800569a:	711a      	strb	r2, [r3, #4]
}
 800569c:	46c0      	nop			@ (mov r8, r8)
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	46c0      	nop			@ (mov r8, r8)
 80056a4:	20000740 	.word	0x20000740

080056a8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b084      	sub	sp, #16
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	0002      	movs	r2, r0
 80056b0:	1dfb      	adds	r3, r7, #7
 80056b2:	701a      	strb	r2, [r3, #0]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80056b4:	2300      	movs	r3, #0
 80056b6:	60fb      	str	r3, [r7, #12]
 80056b8:	e00e      	b.n	80056d8 <ssd1306_Fill+0x30>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80056ba:	1dfb      	adds	r3, r7, #7
 80056bc:	781b      	ldrb	r3, [r3, #0]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <ssd1306_Fill+0x1e>
 80056c2:	2100      	movs	r1, #0
 80056c4:	e000      	b.n	80056c8 <ssd1306_Fill+0x20>
 80056c6:	21ff      	movs	r1, #255	@ 0xff
 80056c8:	4a08      	ldr	r2, [pc, #32]	@ (80056ec <ssd1306_Fill+0x44>)
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	18d3      	adds	r3, r2, r3
 80056ce:	1c0a      	adds	r2, r1, #0
 80056d0:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	3301      	adds	r3, #1
 80056d6:	60fb      	str	r3, [r7, #12]
 80056d8:	68fa      	ldr	r2, [r7, #12]
 80056da:	2380      	movs	r3, #128	@ 0x80
 80056dc:	00db      	lsls	r3, r3, #3
 80056de:	429a      	cmp	r2, r3
 80056e0:	d3eb      	bcc.n	80056ba <ssd1306_Fill+0x12>
    }
}
 80056e2:	46c0      	nop			@ (mov r8, r8)
 80056e4:	46c0      	nop			@ (mov r8, r8)
 80056e6:	46bd      	mov	sp, r7
 80056e8:	b004      	add	sp, #16
 80056ea:	bd80      	pop	{r7, pc}
 80056ec:	20000340 	.word	0x20000340

080056f0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80056f6:	1dfb      	adds	r3, r7, #7
 80056f8:	2200      	movs	r2, #0
 80056fa:	701a      	strb	r2, [r3, #0]
 80056fc:	e01a      	b.n	8005734 <ssd1306_UpdateScreen+0x44>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80056fe:	1dfb      	adds	r3, r7, #7
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	3b50      	subs	r3, #80	@ 0x50
 8005704:	b2db      	uxtb	r3, r3
 8005706:	0018      	movs	r0, r3
 8005708:	f7ff ff2e 	bl	8005568 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800570c:	2000      	movs	r0, #0
 800570e:	f7ff ff2b 	bl	8005568 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8005712:	2010      	movs	r0, #16
 8005714:	f7ff ff28 	bl	8005568 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005718:	1dfb      	adds	r3, r7, #7
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	01da      	lsls	r2, r3, #7
 800571e:	4b0a      	ldr	r3, [pc, #40]	@ (8005748 <ssd1306_UpdateScreen+0x58>)
 8005720:	18d3      	adds	r3, r2, r3
 8005722:	2180      	movs	r1, #128	@ 0x80
 8005724:	0018      	movs	r0, r3
 8005726:	f7ff ff39 	bl	800559c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800572a:	1dfb      	adds	r3, r7, #7
 800572c:	781a      	ldrb	r2, [r3, #0]
 800572e:	1dfb      	adds	r3, r7, #7
 8005730:	3201      	adds	r2, #1
 8005732:	701a      	strb	r2, [r3, #0]
 8005734:	1dfb      	adds	r3, r7, #7
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b07      	cmp	r3, #7
 800573a:	d9e0      	bls.n	80056fe <ssd1306_UpdateScreen+0xe>
    }
}
 800573c:	46c0      	nop			@ (mov r8, r8)
 800573e:	46c0      	nop			@ (mov r8, r8)
 8005740:	46bd      	mov	sp, r7
 8005742:	b002      	add	sp, #8
 8005744:	bd80      	pop	{r7, pc}
 8005746:	46c0      	nop			@ (mov r8, r8)
 8005748:	20000340 	.word	0x20000340

0800574c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800574c:	b590      	push	{r4, r7, lr}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	0004      	movs	r4, r0
 8005754:	0008      	movs	r0, r1
 8005756:	0011      	movs	r1, r2
 8005758:	1dfb      	adds	r3, r7, #7
 800575a:	1c22      	adds	r2, r4, #0
 800575c:	701a      	strb	r2, [r3, #0]
 800575e:	1dbb      	adds	r3, r7, #6
 8005760:	1c02      	adds	r2, r0, #0
 8005762:	701a      	strb	r2, [r3, #0]
 8005764:	1d7b      	adds	r3, r7, #5
 8005766:	1c0a      	adds	r2, r1, #0
 8005768:	701a      	strb	r2, [r3, #0]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800576a:	1dfb      	adds	r3, r7, #7
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	b25b      	sxtb	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	db47      	blt.n	8005804 <ssd1306_DrawPixel+0xb8>
 8005774:	1dbb      	adds	r3, r7, #6
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2b3f      	cmp	r3, #63	@ 0x3f
 800577a:	d843      	bhi.n	8005804 <ssd1306_DrawPixel+0xb8>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800577c:	1d7b      	adds	r3, r7, #5
 800577e:	781b      	ldrb	r3, [r3, #0]
 8005780:	2b01      	cmp	r3, #1
 8005782:	d11e      	bne.n	80057c2 <ssd1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005784:	1dfb      	adds	r3, r7, #7
 8005786:	781a      	ldrb	r2, [r3, #0]
 8005788:	1dbb      	adds	r3, r7, #6
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	08db      	lsrs	r3, r3, #3
 800578e:	b2d8      	uxtb	r0, r3
 8005790:	0003      	movs	r3, r0
 8005792:	01db      	lsls	r3, r3, #7
 8005794:	18d3      	adds	r3, r2, r3
 8005796:	4a1d      	ldr	r2, [pc, #116]	@ (800580c <ssd1306_DrawPixel+0xc0>)
 8005798:	5cd3      	ldrb	r3, [r2, r3]
 800579a:	b25a      	sxtb	r2, r3
 800579c:	1dbb      	adds	r3, r7, #6
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2107      	movs	r1, #7
 80057a2:	400b      	ands	r3, r1
 80057a4:	2101      	movs	r1, #1
 80057a6:	4099      	lsls	r1, r3
 80057a8:	000b      	movs	r3, r1
 80057aa:	b25b      	sxtb	r3, r3
 80057ac:	4313      	orrs	r3, r2
 80057ae:	b259      	sxtb	r1, r3
 80057b0:	1dfb      	adds	r3, r7, #7
 80057b2:	781a      	ldrb	r2, [r3, #0]
 80057b4:	0003      	movs	r3, r0
 80057b6:	01db      	lsls	r3, r3, #7
 80057b8:	18d3      	adds	r3, r2, r3
 80057ba:	b2c9      	uxtb	r1, r1
 80057bc:	4a13      	ldr	r2, [pc, #76]	@ (800580c <ssd1306_DrawPixel+0xc0>)
 80057be:	54d1      	strb	r1, [r2, r3]
 80057c0:	e021      	b.n	8005806 <ssd1306_DrawPixel+0xba>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80057c2:	1dfb      	adds	r3, r7, #7
 80057c4:	781a      	ldrb	r2, [r3, #0]
 80057c6:	1dbb      	adds	r3, r7, #6
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	08db      	lsrs	r3, r3, #3
 80057cc:	b2d8      	uxtb	r0, r3
 80057ce:	0003      	movs	r3, r0
 80057d0:	01db      	lsls	r3, r3, #7
 80057d2:	18d3      	adds	r3, r2, r3
 80057d4:	4a0d      	ldr	r2, [pc, #52]	@ (800580c <ssd1306_DrawPixel+0xc0>)
 80057d6:	5cd3      	ldrb	r3, [r2, r3]
 80057d8:	b25b      	sxtb	r3, r3
 80057da:	1dba      	adds	r2, r7, #6
 80057dc:	7812      	ldrb	r2, [r2, #0]
 80057de:	2107      	movs	r1, #7
 80057e0:	400a      	ands	r2, r1
 80057e2:	2101      	movs	r1, #1
 80057e4:	4091      	lsls	r1, r2
 80057e6:	000a      	movs	r2, r1
 80057e8:	b252      	sxtb	r2, r2
 80057ea:	43d2      	mvns	r2, r2
 80057ec:	b252      	sxtb	r2, r2
 80057ee:	4013      	ands	r3, r2
 80057f0:	b259      	sxtb	r1, r3
 80057f2:	1dfb      	adds	r3, r7, #7
 80057f4:	781a      	ldrb	r2, [r3, #0]
 80057f6:	0003      	movs	r3, r0
 80057f8:	01db      	lsls	r3, r3, #7
 80057fa:	18d3      	adds	r3, r2, r3
 80057fc:	b2c9      	uxtb	r1, r1
 80057fe:	4a03      	ldr	r2, [pc, #12]	@ (800580c <ssd1306_DrawPixel+0xc0>)
 8005800:	54d1      	strb	r1, [r2, r3]
 8005802:	e000      	b.n	8005806 <ssd1306_DrawPixel+0xba>
        return;
 8005804:	46c0      	nop			@ (mov r8, r8)
    }
}
 8005806:	46bd      	mov	sp, r7
 8005808:	b003      	add	sp, #12
 800580a:	bd90      	pop	{r4, r7, pc}
 800580c:	20000340 	.word	0x20000340

08005810 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8005810:	b590      	push	{r4, r7, lr}
 8005812:	b089      	sub	sp, #36	@ 0x24
 8005814:	af00      	add	r7, sp, #0
 8005816:	0004      	movs	r4, r0
 8005818:	1d38      	adds	r0, r7, #4
 800581a:	6001      	str	r1, [r0, #0]
 800581c:	6042      	str	r2, [r0, #4]
 800581e:	0019      	movs	r1, r3
 8005820:	200f      	movs	r0, #15
 8005822:	183b      	adds	r3, r7, r0
 8005824:	1c22      	adds	r2, r4, #0
 8005826:	701a      	strb	r2, [r3, #0]
 8005828:	230e      	movs	r3, #14
 800582a:	18fb      	adds	r3, r7, r3
 800582c:	1c0a      	adds	r2, r1, #0
 800582e:	701a      	strb	r2, [r3, #0]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005830:	183b      	adds	r3, r7, r0
 8005832:	781b      	ldrb	r3, [r3, #0]
 8005834:	2b1f      	cmp	r3, #31
 8005836:	d903      	bls.n	8005840 <ssd1306_WriteChar+0x30>
 8005838:	183b      	adds	r3, r7, r0
 800583a:	781b      	ldrb	r3, [r3, #0]
 800583c:	2b7e      	cmp	r3, #126	@ 0x7e
 800583e:	d901      	bls.n	8005844 <ssd1306_WriteChar+0x34>
        return 0;
 8005840:	2300      	movs	r3, #0
 8005842:	e077      	b.n	8005934 <ssd1306_WriteChar+0x124>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8005844:	4b3d      	ldr	r3, [pc, #244]	@ (800593c <ssd1306_WriteChar+0x12c>)
 8005846:	881b      	ldrh	r3, [r3, #0]
 8005848:	001a      	movs	r2, r3
 800584a:	1d3b      	adds	r3, r7, #4
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	18d3      	adds	r3, r2, r3
 8005850:	2b80      	cmp	r3, #128	@ 0x80
 8005852:	dc07      	bgt.n	8005864 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8005854:	4b39      	ldr	r3, [pc, #228]	@ (800593c <ssd1306_WriteChar+0x12c>)
 8005856:	885b      	ldrh	r3, [r3, #2]
 8005858:	001a      	movs	r2, r3
 800585a:	1d3b      	adds	r3, r7, #4
 800585c:	785b      	ldrb	r3, [r3, #1]
 800585e:	18d3      	adds	r3, r2, r3
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8005860:	2b40      	cmp	r3, #64	@ 0x40
 8005862:	dd01      	ble.n	8005868 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8005864:	2300      	movs	r3, #0
 8005866:	e065      	b.n	8005934 <ssd1306_WriteChar+0x124>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8005868:	2300      	movs	r3, #0
 800586a:	61fb      	str	r3, [r7, #28]
 800586c:	e051      	b.n	8005912 <ssd1306_WriteChar+0x102>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800586e:	1d3b      	adds	r3, r7, #4
 8005870:	685a      	ldr	r2, [r3, #4]
 8005872:	230f      	movs	r3, #15
 8005874:	18fb      	adds	r3, r7, r3
 8005876:	781b      	ldrb	r3, [r3, #0]
 8005878:	3b20      	subs	r3, #32
 800587a:	1d39      	adds	r1, r7, #4
 800587c:	7849      	ldrb	r1, [r1, #1]
 800587e:	434b      	muls	r3, r1
 8005880:	0019      	movs	r1, r3
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	18cb      	adds	r3, r1, r3
 8005886:	005b      	lsls	r3, r3, #1
 8005888:	18d3      	adds	r3, r2, r3
 800588a:	881b      	ldrh	r3, [r3, #0]
 800588c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800588e:	2300      	movs	r3, #0
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	e035      	b.n	8005900 <ssd1306_WriteChar+0xf0>
            if((b << j) & 0x8000)  {
 8005894:	697a      	ldr	r2, [r7, #20]
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	409a      	lsls	r2, r3
 800589a:	2380      	movs	r3, #128	@ 0x80
 800589c:	021b      	lsls	r3, r3, #8
 800589e:	4013      	ands	r3, r2
 80058a0:	d014      	beq.n	80058cc <ssd1306_WriteChar+0xbc>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80058a2:	4b26      	ldr	r3, [pc, #152]	@ (800593c <ssd1306_WriteChar+0x12c>)
 80058a4:	881b      	ldrh	r3, [r3, #0]
 80058a6:	b2da      	uxtb	r2, r3
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	b2db      	uxtb	r3, r3
 80058ac:	18d3      	adds	r3, r2, r3
 80058ae:	b2d8      	uxtb	r0, r3
 80058b0:	4b22      	ldr	r3, [pc, #136]	@ (800593c <ssd1306_WriteChar+0x12c>)
 80058b2:	885b      	ldrh	r3, [r3, #2]
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	18d3      	adds	r3, r2, r3
 80058bc:	b2d9      	uxtb	r1, r3
 80058be:	230e      	movs	r3, #14
 80058c0:	18fb      	adds	r3, r7, r3
 80058c2:	781b      	ldrb	r3, [r3, #0]
 80058c4:	001a      	movs	r2, r3
 80058c6:	f7ff ff41 	bl	800574c <ssd1306_DrawPixel>
 80058ca:	e016      	b.n	80058fa <ssd1306_WriteChar+0xea>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80058cc:	4b1b      	ldr	r3, [pc, #108]	@ (800593c <ssd1306_WriteChar+0x12c>)
 80058ce:	881b      	ldrh	r3, [r3, #0]
 80058d0:	b2da      	uxtb	r2, r3
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	18d3      	adds	r3, r2, r3
 80058d8:	b2d8      	uxtb	r0, r3
 80058da:	4b18      	ldr	r3, [pc, #96]	@ (800593c <ssd1306_WriteChar+0x12c>)
 80058dc:	885b      	ldrh	r3, [r3, #2]
 80058de:	b2da      	uxtb	r2, r3
 80058e0:	69fb      	ldr	r3, [r7, #28]
 80058e2:	b2db      	uxtb	r3, r3
 80058e4:	18d3      	adds	r3, r2, r3
 80058e6:	b2d9      	uxtb	r1, r3
 80058e8:	230e      	movs	r3, #14
 80058ea:	18fb      	adds	r3, r7, r3
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	425a      	negs	r2, r3
 80058f0:	4153      	adcs	r3, r2
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	001a      	movs	r2, r3
 80058f6:	f7ff ff29 	bl	800574c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	3301      	adds	r3, #1
 80058fe:	61bb      	str	r3, [r7, #24]
 8005900:	1d3b      	adds	r3, r7, #4
 8005902:	781b      	ldrb	r3, [r3, #0]
 8005904:	001a      	movs	r2, r3
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	4293      	cmp	r3, r2
 800590a:	d3c3      	bcc.n	8005894 <ssd1306_WriteChar+0x84>
    for(i = 0; i < Font.FontHeight; i++) {
 800590c:	69fb      	ldr	r3, [r7, #28]
 800590e:	3301      	adds	r3, #1
 8005910:	61fb      	str	r3, [r7, #28]
 8005912:	1d3b      	adds	r3, r7, #4
 8005914:	785b      	ldrb	r3, [r3, #1]
 8005916:	001a      	movs	r2, r3
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	4293      	cmp	r3, r2
 800591c:	d3a7      	bcc.n	800586e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800591e:	4b07      	ldr	r3, [pc, #28]	@ (800593c <ssd1306_WriteChar+0x12c>)
 8005920:	881b      	ldrh	r3, [r3, #0]
 8005922:	1d3a      	adds	r2, r7, #4
 8005924:	7812      	ldrb	r2, [r2, #0]
 8005926:	189b      	adds	r3, r3, r2
 8005928:	b29a      	uxth	r2, r3
 800592a:	4b04      	ldr	r3, [pc, #16]	@ (800593c <ssd1306_WriteChar+0x12c>)
 800592c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800592e:	230f      	movs	r3, #15
 8005930:	18fb      	adds	r3, r7, r3
 8005932:	781b      	ldrb	r3, [r3, #0]
}
 8005934:	0018      	movs	r0, r3
 8005936:	46bd      	mov	sp, r7
 8005938:	b009      	add	sp, #36	@ 0x24
 800593a:	bd90      	pop	{r4, r7, pc}
 800593c:	20000740 	.word	0x20000740

08005940 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	1d38      	adds	r0, r7, #4
 800594a:	6001      	str	r1, [r0, #0]
 800594c:	6042      	str	r2, [r0, #4]
 800594e:	001a      	movs	r2, r3
 8005950:	1cfb      	adds	r3, r7, #3
 8005952:	701a      	strb	r2, [r3, #0]
    while (*str) {
 8005954:	e014      	b.n	8005980 <ssd1306_WriteString+0x40>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	7818      	ldrb	r0, [r3, #0]
 800595a:	1cfb      	adds	r3, r7, #3
 800595c:	781b      	ldrb	r3, [r3, #0]
 800595e:	1d3a      	adds	r2, r7, #4
 8005960:	6811      	ldr	r1, [r2, #0]
 8005962:	6852      	ldr	r2, [r2, #4]
 8005964:	f7ff ff54 	bl	8005810 <ssd1306_WriteChar>
 8005968:	0003      	movs	r3, r0
 800596a:	001a      	movs	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	429a      	cmp	r2, r3
 8005972:	d002      	beq.n	800597a <ssd1306_WriteString+0x3a>
            // Char could not be written
            return *str;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	781b      	ldrb	r3, [r3, #0]
 8005978:	e008      	b.n	800598c <ssd1306_WriteString+0x4c>
        }
        str++;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	3301      	adds	r3, #1
 800597e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1e6      	bne.n	8005956 <ssd1306_WriteString+0x16>
    }
    
    // Everything ok
    return *str;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	781b      	ldrb	r3, [r3, #0]
}
 800598c:	0018      	movs	r0, r3
 800598e:	46bd      	mov	sp, r7
 8005990:	b004      	add	sp, #16
 8005992:	bd80      	pop	{r7, pc}

08005994 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	0002      	movs	r2, r0
 800599c:	1dfb      	adds	r3, r7, #7
 800599e:	701a      	strb	r2, [r3, #0]
 80059a0:	1dbb      	adds	r3, r7, #6
 80059a2:	1c0a      	adds	r2, r1, #0
 80059a4:	701a      	strb	r2, [r3, #0]
    SSD1306.CurrentX = x;
 80059a6:	1dfb      	adds	r3, r7, #7
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	b29a      	uxth	r2, r3
 80059ac:	4b05      	ldr	r3, [pc, #20]	@ (80059c4 <ssd1306_SetCursor+0x30>)
 80059ae:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80059b0:	1dbb      	adds	r3, r7, #6
 80059b2:	781b      	ldrb	r3, [r3, #0]
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	4b03      	ldr	r3, [pc, #12]	@ (80059c4 <ssd1306_SetCursor+0x30>)
 80059b8:	805a      	strh	r2, [r3, #2]
}
 80059ba:	46c0      	nop			@ (mov r8, r8)
 80059bc:	46bd      	mov	sp, r7
 80059be:	b002      	add	sp, #8
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	46c0      	nop			@ (mov r8, r8)
 80059c4:	20000740 	.word	0x20000740

080059c8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b084      	sub	sp, #16
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	0002      	movs	r2, r0
 80059d0:	1dfb      	adds	r3, r7, #7
 80059d2:	701a      	strb	r2, [r3, #0]
    const uint8_t kSetContrastControlRegister = 0x81;
 80059d4:	210f      	movs	r1, #15
 80059d6:	187b      	adds	r3, r7, r1
 80059d8:	2281      	movs	r2, #129	@ 0x81
 80059da:	701a      	strb	r2, [r3, #0]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80059dc:	187b      	adds	r3, r7, r1
 80059de:	781b      	ldrb	r3, [r3, #0]
 80059e0:	0018      	movs	r0, r3
 80059e2:	f7ff fdc1 	bl	8005568 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80059e6:	1dfb      	adds	r3, r7, #7
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	0018      	movs	r0, r3
 80059ec:	f7ff fdbc 	bl	8005568 <ssd1306_WriteCommand>
}
 80059f0:	46c0      	nop			@ (mov r8, r8)
 80059f2:	46bd      	mov	sp, r7
 80059f4:	b004      	add	sp, #16
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	0002      	movs	r2, r0
 8005a00:	1dfb      	adds	r3, r7, #7
 8005a02:	701a      	strb	r2, [r3, #0]
    uint8_t value;
    if (on) {
 8005a04:	1dfb      	adds	r3, r7, #7
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d007      	beq.n	8005a1c <ssd1306_SetDisplayOn+0x24>
        value = 0xAF;   // Display on
 8005a0c:	230f      	movs	r3, #15
 8005a0e:	18fb      	adds	r3, r7, r3
 8005a10:	22af      	movs	r2, #175	@ 0xaf
 8005a12:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 1;
 8005a14:	4b0a      	ldr	r3, [pc, #40]	@ (8005a40 <ssd1306_SetDisplayOn+0x48>)
 8005a16:	2201      	movs	r2, #1
 8005a18:	715a      	strb	r2, [r3, #5]
 8005a1a:	e006      	b.n	8005a2a <ssd1306_SetDisplayOn+0x32>
    } else {
        value = 0xAE;   // Display off
 8005a1c:	230f      	movs	r3, #15
 8005a1e:	18fb      	adds	r3, r7, r3
 8005a20:	22ae      	movs	r2, #174	@ 0xae
 8005a22:	701a      	strb	r2, [r3, #0]
        SSD1306.DisplayOn = 0;
 8005a24:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <ssd1306_SetDisplayOn+0x48>)
 8005a26:	2200      	movs	r2, #0
 8005a28:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8005a2a:	230f      	movs	r3, #15
 8005a2c:	18fb      	adds	r3, r7, r3
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	0018      	movs	r0, r3
 8005a32:	f7ff fd99 	bl	8005568 <ssd1306_WriteCommand>
}
 8005a36:	46c0      	nop			@ (mov r8, r8)
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	b004      	add	sp, #16
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	46c0      	nop			@ (mov r8, r8)
 8005a40:	20000740 	.word	0x20000740

08005a44 <__cvt>:
 8005a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005a46:	001f      	movs	r7, r3
 8005a48:	2300      	movs	r3, #0
 8005a4a:	0016      	movs	r6, r2
 8005a4c:	b08b      	sub	sp, #44	@ 0x2c
 8005a4e:	429f      	cmp	r7, r3
 8005a50:	da04      	bge.n	8005a5c <__cvt+0x18>
 8005a52:	2180      	movs	r1, #128	@ 0x80
 8005a54:	0609      	lsls	r1, r1, #24
 8005a56:	187b      	adds	r3, r7, r1
 8005a58:	001f      	movs	r7, r3
 8005a5a:	232d      	movs	r3, #45	@ 0x2d
 8005a5c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a5e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8005a60:	7013      	strb	r3, [r2, #0]
 8005a62:	2320      	movs	r3, #32
 8005a64:	2203      	movs	r2, #3
 8005a66:	439d      	bics	r5, r3
 8005a68:	2d46      	cmp	r5, #70	@ 0x46
 8005a6a:	d007      	beq.n	8005a7c <__cvt+0x38>
 8005a6c:	002b      	movs	r3, r5
 8005a6e:	3b45      	subs	r3, #69	@ 0x45
 8005a70:	4259      	negs	r1, r3
 8005a72:	414b      	adcs	r3, r1
 8005a74:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8005a76:	3a01      	subs	r2, #1
 8005a78:	18cb      	adds	r3, r1, r3
 8005a7a:	9310      	str	r3, [sp, #64]	@ 0x40
 8005a7c:	ab09      	add	r3, sp, #36	@ 0x24
 8005a7e:	9304      	str	r3, [sp, #16]
 8005a80:	ab08      	add	r3, sp, #32
 8005a82:	9303      	str	r3, [sp, #12]
 8005a84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005a86:	9200      	str	r2, [sp, #0]
 8005a88:	9302      	str	r3, [sp, #8]
 8005a8a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a8c:	0032      	movs	r2, r6
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	003b      	movs	r3, r7
 8005a92:	f000 febb 	bl	800680c <_dtoa_r>
 8005a96:	0004      	movs	r4, r0
 8005a98:	2d47      	cmp	r5, #71	@ 0x47
 8005a9a:	d11b      	bne.n	8005ad4 <__cvt+0x90>
 8005a9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005a9e:	07db      	lsls	r3, r3, #31
 8005aa0:	d511      	bpl.n	8005ac6 <__cvt+0x82>
 8005aa2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005aa4:	18c3      	adds	r3, r0, r3
 8005aa6:	9307      	str	r3, [sp, #28]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	2300      	movs	r3, #0
 8005aac:	0030      	movs	r0, r6
 8005aae:	0039      	movs	r1, r7
 8005ab0:	f7fa fcc8 	bl	8000444 <__aeabi_dcmpeq>
 8005ab4:	2800      	cmp	r0, #0
 8005ab6:	d001      	beq.n	8005abc <__cvt+0x78>
 8005ab8:	9b07      	ldr	r3, [sp, #28]
 8005aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8005abc:	2230      	movs	r2, #48	@ 0x30
 8005abe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ac0:	9907      	ldr	r1, [sp, #28]
 8005ac2:	428b      	cmp	r3, r1
 8005ac4:	d320      	bcc.n	8005b08 <__cvt+0xc4>
 8005ac6:	0020      	movs	r0, r4
 8005ac8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005acc:	1b1b      	subs	r3, r3, r4
 8005ace:	6013      	str	r3, [r2, #0]
 8005ad0:	b00b      	add	sp, #44	@ 0x2c
 8005ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ad4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ad6:	18c3      	adds	r3, r0, r3
 8005ad8:	9307      	str	r3, [sp, #28]
 8005ada:	2d46      	cmp	r5, #70	@ 0x46
 8005adc:	d1e4      	bne.n	8005aa8 <__cvt+0x64>
 8005ade:	7803      	ldrb	r3, [r0, #0]
 8005ae0:	2b30      	cmp	r3, #48	@ 0x30
 8005ae2:	d10c      	bne.n	8005afe <__cvt+0xba>
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	0030      	movs	r0, r6
 8005aea:	0039      	movs	r1, r7
 8005aec:	f7fa fcaa 	bl	8000444 <__aeabi_dcmpeq>
 8005af0:	2800      	cmp	r0, #0
 8005af2:	d104      	bne.n	8005afe <__cvt+0xba>
 8005af4:	2301      	movs	r3, #1
 8005af6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8005af8:	1a9b      	subs	r3, r3, r2
 8005afa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005afc:	6013      	str	r3, [r2, #0]
 8005afe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b00:	9a07      	ldr	r2, [sp, #28]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	18d3      	adds	r3, r2, r3
 8005b06:	e7ce      	b.n	8005aa6 <__cvt+0x62>
 8005b08:	1c59      	adds	r1, r3, #1
 8005b0a:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b0c:	701a      	strb	r2, [r3, #0]
 8005b0e:	e7d6      	b.n	8005abe <__cvt+0x7a>

08005b10 <__exponent>:
 8005b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b12:	232b      	movs	r3, #43	@ 0x2b
 8005b14:	0005      	movs	r5, r0
 8005b16:	000c      	movs	r4, r1
 8005b18:	b085      	sub	sp, #20
 8005b1a:	7002      	strb	r2, [r0, #0]
 8005b1c:	2900      	cmp	r1, #0
 8005b1e:	da01      	bge.n	8005b24 <__exponent+0x14>
 8005b20:	424c      	negs	r4, r1
 8005b22:	3302      	adds	r3, #2
 8005b24:	706b      	strb	r3, [r5, #1]
 8005b26:	2c09      	cmp	r4, #9
 8005b28:	dd2c      	ble.n	8005b84 <__exponent+0x74>
 8005b2a:	ab02      	add	r3, sp, #8
 8005b2c:	1dde      	adds	r6, r3, #7
 8005b2e:	0020      	movs	r0, r4
 8005b30:	210a      	movs	r1, #10
 8005b32:	f7fa fc71 	bl	8000418 <__aeabi_idivmod>
 8005b36:	0037      	movs	r7, r6
 8005b38:	3130      	adds	r1, #48	@ 0x30
 8005b3a:	3e01      	subs	r6, #1
 8005b3c:	0020      	movs	r0, r4
 8005b3e:	7031      	strb	r1, [r6, #0]
 8005b40:	210a      	movs	r1, #10
 8005b42:	9401      	str	r4, [sp, #4]
 8005b44:	f7fa fb82 	bl	800024c <__divsi3>
 8005b48:	9b01      	ldr	r3, [sp, #4]
 8005b4a:	0004      	movs	r4, r0
 8005b4c:	2b63      	cmp	r3, #99	@ 0x63
 8005b4e:	dcee      	bgt.n	8005b2e <__exponent+0x1e>
 8005b50:	1eba      	subs	r2, r7, #2
 8005b52:	1ca8      	adds	r0, r5, #2
 8005b54:	0001      	movs	r1, r0
 8005b56:	0013      	movs	r3, r2
 8005b58:	3430      	adds	r4, #48	@ 0x30
 8005b5a:	7014      	strb	r4, [r2, #0]
 8005b5c:	ac02      	add	r4, sp, #8
 8005b5e:	3407      	adds	r4, #7
 8005b60:	429c      	cmp	r4, r3
 8005b62:	d80a      	bhi.n	8005b7a <__exponent+0x6a>
 8005b64:	2300      	movs	r3, #0
 8005b66:	42a2      	cmp	r2, r4
 8005b68:	d803      	bhi.n	8005b72 <__exponent+0x62>
 8005b6a:	3309      	adds	r3, #9
 8005b6c:	aa02      	add	r2, sp, #8
 8005b6e:	189b      	adds	r3, r3, r2
 8005b70:	1bdb      	subs	r3, r3, r7
 8005b72:	18c0      	adds	r0, r0, r3
 8005b74:	1b40      	subs	r0, r0, r5
 8005b76:	b005      	add	sp, #20
 8005b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b7a:	781c      	ldrb	r4, [r3, #0]
 8005b7c:	3301      	adds	r3, #1
 8005b7e:	700c      	strb	r4, [r1, #0]
 8005b80:	3101      	adds	r1, #1
 8005b82:	e7eb      	b.n	8005b5c <__exponent+0x4c>
 8005b84:	2330      	movs	r3, #48	@ 0x30
 8005b86:	18e4      	adds	r4, r4, r3
 8005b88:	70ab      	strb	r3, [r5, #2]
 8005b8a:	1d28      	adds	r0, r5, #4
 8005b8c:	70ec      	strb	r4, [r5, #3]
 8005b8e:	e7f1      	b.n	8005b74 <__exponent+0x64>

08005b90 <_printf_float>:
 8005b90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b92:	b097      	sub	sp, #92	@ 0x5c
 8005b94:	000d      	movs	r5, r1
 8005b96:	920a      	str	r2, [sp, #40]	@ 0x28
 8005b98:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8005b9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005b9c:	9009      	str	r0, [sp, #36]	@ 0x24
 8005b9e:	f000 fd13 	bl	80065c8 <_localeconv_r>
 8005ba2:	6803      	ldr	r3, [r0, #0]
 8005ba4:	0018      	movs	r0, r3
 8005ba6:	930d      	str	r3, [sp, #52]	@ 0x34
 8005ba8:	f7fa faaa 	bl	8000100 <strlen>
 8005bac:	2300      	movs	r3, #0
 8005bae:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005bb0:	9314      	str	r3, [sp, #80]	@ 0x50
 8005bb2:	7e2b      	ldrb	r3, [r5, #24]
 8005bb4:	2207      	movs	r2, #7
 8005bb6:	930c      	str	r3, [sp, #48]	@ 0x30
 8005bb8:	682b      	ldr	r3, [r5, #0]
 8005bba:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bbc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005bbe:	6823      	ldr	r3, [r4, #0]
 8005bc0:	05c9      	lsls	r1, r1, #23
 8005bc2:	d545      	bpl.n	8005c50 <_printf_float+0xc0>
 8005bc4:	189b      	adds	r3, r3, r2
 8005bc6:	4393      	bics	r3, r2
 8005bc8:	001a      	movs	r2, r3
 8005bca:	3208      	adds	r2, #8
 8005bcc:	6022      	str	r2, [r4, #0]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	681e      	ldr	r6, [r3, #0]
 8005bd2:	685f      	ldr	r7, [r3, #4]
 8005bd4:	007b      	lsls	r3, r7, #1
 8005bd6:	085b      	lsrs	r3, r3, #1
 8005bd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8005bda:	9610      	str	r6, [sp, #64]	@ 0x40
 8005bdc:	64ae      	str	r6, [r5, #72]	@ 0x48
 8005bde:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8005be0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005be2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005be4:	4ba7      	ldr	r3, [pc, #668]	@ (8005e84 <_printf_float+0x2f4>)
 8005be6:	4252      	negs	r2, r2
 8005be8:	f7fc fa66 	bl	80020b8 <__aeabi_dcmpun>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	d131      	bne.n	8005c54 <_printf_float+0xc4>
 8005bf0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8005bf2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	4ba3      	ldr	r3, [pc, #652]	@ (8005e84 <_printf_float+0x2f4>)
 8005bf8:	4252      	negs	r2, r2
 8005bfa:	f7fa fc33 	bl	8000464 <__aeabi_dcmple>
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d128      	bne.n	8005c54 <_printf_float+0xc4>
 8005c02:	2200      	movs	r2, #0
 8005c04:	2300      	movs	r3, #0
 8005c06:	0030      	movs	r0, r6
 8005c08:	0039      	movs	r1, r7
 8005c0a:	f7fa fc21 	bl	8000450 <__aeabi_dcmplt>
 8005c0e:	2800      	cmp	r0, #0
 8005c10:	d003      	beq.n	8005c1a <_printf_float+0x8a>
 8005c12:	002b      	movs	r3, r5
 8005c14:	222d      	movs	r2, #45	@ 0x2d
 8005c16:	3343      	adds	r3, #67	@ 0x43
 8005c18:	701a      	strb	r2, [r3, #0]
 8005c1a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c1c:	4f9a      	ldr	r7, [pc, #616]	@ (8005e88 <_printf_float+0x2f8>)
 8005c1e:	2b47      	cmp	r3, #71	@ 0x47
 8005c20:	d900      	bls.n	8005c24 <_printf_float+0x94>
 8005c22:	4f9a      	ldr	r7, [pc, #616]	@ (8005e8c <_printf_float+0x2fc>)
 8005c24:	2303      	movs	r3, #3
 8005c26:	2400      	movs	r4, #0
 8005c28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c2a:	612b      	str	r3, [r5, #16]
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	439a      	bics	r2, r3
 8005c30:	602a      	str	r2, [r5, #0]
 8005c32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c34:	0029      	movs	r1, r5
 8005c36:	9300      	str	r3, [sp, #0]
 8005c38:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c3c:	aa15      	add	r2, sp, #84	@ 0x54
 8005c3e:	f000 f9e5 	bl	800600c <_printf_common>
 8005c42:	3001      	adds	r0, #1
 8005c44:	d000      	beq.n	8005c48 <_printf_float+0xb8>
 8005c46:	e09f      	b.n	8005d88 <_printf_float+0x1f8>
 8005c48:	2001      	movs	r0, #1
 8005c4a:	4240      	negs	r0, r0
 8005c4c:	b017      	add	sp, #92	@ 0x5c
 8005c4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c50:	3307      	adds	r3, #7
 8005c52:	e7b8      	b.n	8005bc6 <_printf_float+0x36>
 8005c54:	0032      	movs	r2, r6
 8005c56:	003b      	movs	r3, r7
 8005c58:	0030      	movs	r0, r6
 8005c5a:	0039      	movs	r1, r7
 8005c5c:	f7fc fa2c 	bl	80020b8 <__aeabi_dcmpun>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	d00b      	beq.n	8005c7c <_printf_float+0xec>
 8005c64:	2f00      	cmp	r7, #0
 8005c66:	da03      	bge.n	8005c70 <_printf_float+0xe0>
 8005c68:	002b      	movs	r3, r5
 8005c6a:	222d      	movs	r2, #45	@ 0x2d
 8005c6c:	3343      	adds	r3, #67	@ 0x43
 8005c6e:	701a      	strb	r2, [r3, #0]
 8005c70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c72:	4f87      	ldr	r7, [pc, #540]	@ (8005e90 <_printf_float+0x300>)
 8005c74:	2b47      	cmp	r3, #71	@ 0x47
 8005c76:	d9d5      	bls.n	8005c24 <_printf_float+0x94>
 8005c78:	4f86      	ldr	r7, [pc, #536]	@ (8005e94 <_printf_float+0x304>)
 8005c7a:	e7d3      	b.n	8005c24 <_printf_float+0x94>
 8005c7c:	2220      	movs	r2, #32
 8005c7e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8005c80:	686b      	ldr	r3, [r5, #4]
 8005c82:	4394      	bics	r4, r2
 8005c84:	1c5a      	adds	r2, r3, #1
 8005c86:	d146      	bne.n	8005d16 <_printf_float+0x186>
 8005c88:	3307      	adds	r3, #7
 8005c8a:	606b      	str	r3, [r5, #4]
 8005c8c:	2380      	movs	r3, #128	@ 0x80
 8005c8e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005c90:	00db      	lsls	r3, r3, #3
 8005c92:	4313      	orrs	r3, r2
 8005c94:	2200      	movs	r2, #0
 8005c96:	602b      	str	r3, [r5, #0]
 8005c98:	9206      	str	r2, [sp, #24]
 8005c9a:	aa14      	add	r2, sp, #80	@ 0x50
 8005c9c:	9205      	str	r2, [sp, #20]
 8005c9e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ca0:	a90a      	add	r1, sp, #40	@ 0x28
 8005ca2:	9204      	str	r2, [sp, #16]
 8005ca4:	aa13      	add	r2, sp, #76	@ 0x4c
 8005ca6:	9203      	str	r2, [sp, #12]
 8005ca8:	2223      	movs	r2, #35	@ 0x23
 8005caa:	1852      	adds	r2, r2, r1
 8005cac:	9202      	str	r2, [sp, #8]
 8005cae:	9301      	str	r3, [sp, #4]
 8005cb0:	686b      	ldr	r3, [r5, #4]
 8005cb2:	0032      	movs	r2, r6
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cb8:	003b      	movs	r3, r7
 8005cba:	f7ff fec3 	bl	8005a44 <__cvt>
 8005cbe:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005cc0:	0007      	movs	r7, r0
 8005cc2:	2c47      	cmp	r4, #71	@ 0x47
 8005cc4:	d12d      	bne.n	8005d22 <_printf_float+0x192>
 8005cc6:	1cd3      	adds	r3, r2, #3
 8005cc8:	db02      	blt.n	8005cd0 <_printf_float+0x140>
 8005cca:	686b      	ldr	r3, [r5, #4]
 8005ccc:	429a      	cmp	r2, r3
 8005cce:	dd48      	ble.n	8005d62 <_printf_float+0x1d2>
 8005cd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cd2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005cd4:	3b02      	subs	r3, #2
 8005cd6:	b2db      	uxtb	r3, r3
 8005cd8:	930c      	str	r3, [sp, #48]	@ 0x30
 8005cda:	0028      	movs	r0, r5
 8005cdc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005cde:	3901      	subs	r1, #1
 8005ce0:	3050      	adds	r0, #80	@ 0x50
 8005ce2:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005ce4:	f7ff ff14 	bl	8005b10 <__exponent>
 8005ce8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005cea:	0004      	movs	r4, r0
 8005cec:	1813      	adds	r3, r2, r0
 8005cee:	612b      	str	r3, [r5, #16]
 8005cf0:	2a01      	cmp	r2, #1
 8005cf2:	dc02      	bgt.n	8005cfa <_printf_float+0x16a>
 8005cf4:	682a      	ldr	r2, [r5, #0]
 8005cf6:	07d2      	lsls	r2, r2, #31
 8005cf8:	d501      	bpl.n	8005cfe <_printf_float+0x16e>
 8005cfa:	3301      	adds	r3, #1
 8005cfc:	612b      	str	r3, [r5, #16]
 8005cfe:	2323      	movs	r3, #35	@ 0x23
 8005d00:	aa0a      	add	r2, sp, #40	@ 0x28
 8005d02:	189b      	adds	r3, r3, r2
 8005d04:	781b      	ldrb	r3, [r3, #0]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d100      	bne.n	8005d0c <_printf_float+0x17c>
 8005d0a:	e792      	b.n	8005c32 <_printf_float+0xa2>
 8005d0c:	002b      	movs	r3, r5
 8005d0e:	222d      	movs	r2, #45	@ 0x2d
 8005d10:	3343      	adds	r3, #67	@ 0x43
 8005d12:	701a      	strb	r2, [r3, #0]
 8005d14:	e78d      	b.n	8005c32 <_printf_float+0xa2>
 8005d16:	2c47      	cmp	r4, #71	@ 0x47
 8005d18:	d1b8      	bne.n	8005c8c <_printf_float+0xfc>
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1b6      	bne.n	8005c8c <_printf_float+0xfc>
 8005d1e:	3301      	adds	r3, #1
 8005d20:	e7b3      	b.n	8005c8a <_printf_float+0xfa>
 8005d22:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d24:	0011      	movs	r1, r2
 8005d26:	2b65      	cmp	r3, #101	@ 0x65
 8005d28:	d9d7      	bls.n	8005cda <_printf_float+0x14a>
 8005d2a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005d2c:	2b66      	cmp	r3, #102	@ 0x66
 8005d2e:	d11a      	bne.n	8005d66 <_printf_float+0x1d6>
 8005d30:	686b      	ldr	r3, [r5, #4]
 8005d32:	2a00      	cmp	r2, #0
 8005d34:	dd09      	ble.n	8005d4a <_printf_float+0x1ba>
 8005d36:	612a      	str	r2, [r5, #16]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d102      	bne.n	8005d42 <_printf_float+0x1b2>
 8005d3c:	6829      	ldr	r1, [r5, #0]
 8005d3e:	07c9      	lsls	r1, r1, #31
 8005d40:	d50b      	bpl.n	8005d5a <_printf_float+0x1ca>
 8005d42:	3301      	adds	r3, #1
 8005d44:	189b      	adds	r3, r3, r2
 8005d46:	612b      	str	r3, [r5, #16]
 8005d48:	e007      	b.n	8005d5a <_printf_float+0x1ca>
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d103      	bne.n	8005d56 <_printf_float+0x1c6>
 8005d4e:	2201      	movs	r2, #1
 8005d50:	6829      	ldr	r1, [r5, #0]
 8005d52:	4211      	tst	r1, r2
 8005d54:	d000      	beq.n	8005d58 <_printf_float+0x1c8>
 8005d56:	1c9a      	adds	r2, r3, #2
 8005d58:	612a      	str	r2, [r5, #16]
 8005d5a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005d5c:	2400      	movs	r4, #0
 8005d5e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8005d60:	e7cd      	b.n	8005cfe <_printf_float+0x16e>
 8005d62:	2367      	movs	r3, #103	@ 0x67
 8005d64:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d66:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8005d68:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005d6a:	4299      	cmp	r1, r3
 8005d6c:	db06      	blt.n	8005d7c <_printf_float+0x1ec>
 8005d6e:	682b      	ldr	r3, [r5, #0]
 8005d70:	6129      	str	r1, [r5, #16]
 8005d72:	07db      	lsls	r3, r3, #31
 8005d74:	d5f1      	bpl.n	8005d5a <_printf_float+0x1ca>
 8005d76:	3101      	adds	r1, #1
 8005d78:	6129      	str	r1, [r5, #16]
 8005d7a:	e7ee      	b.n	8005d5a <_printf_float+0x1ca>
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	2900      	cmp	r1, #0
 8005d80:	dce0      	bgt.n	8005d44 <_printf_float+0x1b4>
 8005d82:	1892      	adds	r2, r2, r2
 8005d84:	1a52      	subs	r2, r2, r1
 8005d86:	e7dd      	b.n	8005d44 <_printf_float+0x1b4>
 8005d88:	682a      	ldr	r2, [r5, #0]
 8005d8a:	0553      	lsls	r3, r2, #21
 8005d8c:	d408      	bmi.n	8005da0 <_printf_float+0x210>
 8005d8e:	692b      	ldr	r3, [r5, #16]
 8005d90:	003a      	movs	r2, r7
 8005d92:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d94:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d96:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005d98:	47a0      	blx	r4
 8005d9a:	3001      	adds	r0, #1
 8005d9c:	d129      	bne.n	8005df2 <_printf_float+0x262>
 8005d9e:	e753      	b.n	8005c48 <_printf_float+0xb8>
 8005da0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005da2:	2b65      	cmp	r3, #101	@ 0x65
 8005da4:	d800      	bhi.n	8005da8 <_printf_float+0x218>
 8005da6:	e0da      	b.n	8005f5e <_printf_float+0x3ce>
 8005da8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005daa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005dac:	2200      	movs	r2, #0
 8005dae:	2300      	movs	r3, #0
 8005db0:	f7fa fb48 	bl	8000444 <__aeabi_dcmpeq>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d033      	beq.n	8005e20 <_printf_float+0x290>
 8005db8:	2301      	movs	r3, #1
 8005dba:	4a37      	ldr	r2, [pc, #220]	@ (8005e98 <_printf_float+0x308>)
 8005dbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005dbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005dc0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005dc2:	47a0      	blx	r4
 8005dc4:	3001      	adds	r0, #1
 8005dc6:	d100      	bne.n	8005dca <_printf_float+0x23a>
 8005dc8:	e73e      	b.n	8005c48 <_printf_float+0xb8>
 8005dca:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005dcc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005dce:	42b3      	cmp	r3, r6
 8005dd0:	db02      	blt.n	8005dd8 <_printf_float+0x248>
 8005dd2:	682b      	ldr	r3, [r5, #0]
 8005dd4:	07db      	lsls	r3, r3, #31
 8005dd6:	d50c      	bpl.n	8005df2 <_printf_float+0x262>
 8005dd8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005dda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005ddc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005dde:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005de0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005de2:	47a0      	blx	r4
 8005de4:	2400      	movs	r4, #0
 8005de6:	3001      	adds	r0, #1
 8005de8:	d100      	bne.n	8005dec <_printf_float+0x25c>
 8005dea:	e72d      	b.n	8005c48 <_printf_float+0xb8>
 8005dec:	1e73      	subs	r3, r6, #1
 8005dee:	42a3      	cmp	r3, r4
 8005df0:	dc0a      	bgt.n	8005e08 <_printf_float+0x278>
 8005df2:	682b      	ldr	r3, [r5, #0]
 8005df4:	079b      	lsls	r3, r3, #30
 8005df6:	d500      	bpl.n	8005dfa <_printf_float+0x26a>
 8005df8:	e105      	b.n	8006006 <_printf_float+0x476>
 8005dfa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dfc:	68e8      	ldr	r0, [r5, #12]
 8005dfe:	4298      	cmp	r0, r3
 8005e00:	db00      	blt.n	8005e04 <_printf_float+0x274>
 8005e02:	e723      	b.n	8005c4c <_printf_float+0xbc>
 8005e04:	0018      	movs	r0, r3
 8005e06:	e721      	b.n	8005c4c <_printf_float+0xbc>
 8005e08:	002a      	movs	r2, r5
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e10:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005e12:	321a      	adds	r2, #26
 8005e14:	47b8      	blx	r7
 8005e16:	3001      	adds	r0, #1
 8005e18:	d100      	bne.n	8005e1c <_printf_float+0x28c>
 8005e1a:	e715      	b.n	8005c48 <_printf_float+0xb8>
 8005e1c:	3401      	adds	r4, #1
 8005e1e:	e7e5      	b.n	8005dec <_printf_float+0x25c>
 8005e20:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	dc3a      	bgt.n	8005e9c <_printf_float+0x30c>
 8005e26:	2301      	movs	r3, #1
 8005e28:	4a1b      	ldr	r2, [pc, #108]	@ (8005e98 <_printf_float+0x308>)
 8005e2a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e2c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e2e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e30:	47a0      	blx	r4
 8005e32:	3001      	adds	r0, #1
 8005e34:	d100      	bne.n	8005e38 <_printf_float+0x2a8>
 8005e36:	e707      	b.n	8005c48 <_printf_float+0xb8>
 8005e38:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8005e3a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e3c:	4333      	orrs	r3, r6
 8005e3e:	d102      	bne.n	8005e46 <_printf_float+0x2b6>
 8005e40:	682b      	ldr	r3, [r5, #0]
 8005e42:	07db      	lsls	r3, r3, #31
 8005e44:	d5d5      	bpl.n	8005df2 <_printf_float+0x262>
 8005e46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005e4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e4c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e4e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e50:	47a0      	blx	r4
 8005e52:	2300      	movs	r3, #0
 8005e54:	3001      	adds	r0, #1
 8005e56:	d100      	bne.n	8005e5a <_printf_float+0x2ca>
 8005e58:	e6f6      	b.n	8005c48 <_printf_float+0xb8>
 8005e5a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005e5e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005e60:	425b      	negs	r3, r3
 8005e62:	4293      	cmp	r3, r2
 8005e64:	dc01      	bgt.n	8005e6a <_printf_float+0x2da>
 8005e66:	0033      	movs	r3, r6
 8005e68:	e792      	b.n	8005d90 <_printf_float+0x200>
 8005e6a:	002a      	movs	r2, r5
 8005e6c:	2301      	movs	r3, #1
 8005e6e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005e70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e72:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005e74:	321a      	adds	r2, #26
 8005e76:	47a0      	blx	r4
 8005e78:	3001      	adds	r0, #1
 8005e7a:	d100      	bne.n	8005e7e <_printf_float+0x2ee>
 8005e7c:	e6e4      	b.n	8005c48 <_printf_float+0xb8>
 8005e7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e80:	3301      	adds	r3, #1
 8005e82:	e7ea      	b.n	8005e5a <_printf_float+0x2ca>
 8005e84:	7fefffff 	.word	0x7fefffff
 8005e88:	0800ada8 	.word	0x0800ada8
 8005e8c:	0800adac 	.word	0x0800adac
 8005e90:	0800adb0 	.word	0x0800adb0
 8005e94:	0800adb4 	.word	0x0800adb4
 8005e98:	0800adb8 	.word	0x0800adb8
 8005e9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e9e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005ea0:	930c      	str	r3, [sp, #48]	@ 0x30
 8005ea2:	429e      	cmp	r6, r3
 8005ea4:	dd00      	ble.n	8005ea8 <_printf_float+0x318>
 8005ea6:	001e      	movs	r6, r3
 8005ea8:	2e00      	cmp	r6, #0
 8005eaa:	dc31      	bgt.n	8005f10 <_printf_float+0x380>
 8005eac:	43f3      	mvns	r3, r6
 8005eae:	2400      	movs	r4, #0
 8005eb0:	17db      	asrs	r3, r3, #31
 8005eb2:	4033      	ands	r3, r6
 8005eb4:	930e      	str	r3, [sp, #56]	@ 0x38
 8005eb6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8005eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005eba:	1af3      	subs	r3, r6, r3
 8005ebc:	42a3      	cmp	r3, r4
 8005ebe:	dc30      	bgt.n	8005f22 <_printf_float+0x392>
 8005ec0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005ec2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	dc38      	bgt.n	8005f3a <_printf_float+0x3aa>
 8005ec8:	682b      	ldr	r3, [r5, #0]
 8005eca:	07db      	lsls	r3, r3, #31
 8005ecc:	d435      	bmi.n	8005f3a <_printf_float+0x3aa>
 8005ece:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8005ed0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ed2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005ed4:	1b9b      	subs	r3, r3, r6
 8005ed6:	1b14      	subs	r4, r2, r4
 8005ed8:	429c      	cmp	r4, r3
 8005eda:	dd00      	ble.n	8005ede <_printf_float+0x34e>
 8005edc:	001c      	movs	r4, r3
 8005ede:	2c00      	cmp	r4, #0
 8005ee0:	dc34      	bgt.n	8005f4c <_printf_float+0x3bc>
 8005ee2:	43e3      	mvns	r3, r4
 8005ee4:	2600      	movs	r6, #0
 8005ee6:	17db      	asrs	r3, r3, #31
 8005ee8:	401c      	ands	r4, r3
 8005eea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005eec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	1b1b      	subs	r3, r3, r4
 8005ef2:	42b3      	cmp	r3, r6
 8005ef4:	dc00      	bgt.n	8005ef8 <_printf_float+0x368>
 8005ef6:	e77c      	b.n	8005df2 <_printf_float+0x262>
 8005ef8:	002a      	movs	r2, r5
 8005efa:	2301      	movs	r3, #1
 8005efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005efe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f00:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005f02:	321a      	adds	r2, #26
 8005f04:	47b8      	blx	r7
 8005f06:	3001      	adds	r0, #1
 8005f08:	d100      	bne.n	8005f0c <_printf_float+0x37c>
 8005f0a:	e69d      	b.n	8005c48 <_printf_float+0xb8>
 8005f0c:	3601      	adds	r6, #1
 8005f0e:	e7ec      	b.n	8005eea <_printf_float+0x35a>
 8005f10:	0033      	movs	r3, r6
 8005f12:	003a      	movs	r2, r7
 8005f14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f18:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005f1a:	47a0      	blx	r4
 8005f1c:	3001      	adds	r0, #1
 8005f1e:	d1c5      	bne.n	8005eac <_printf_float+0x31c>
 8005f20:	e692      	b.n	8005c48 <_printf_float+0xb8>
 8005f22:	002a      	movs	r2, r5
 8005f24:	2301      	movs	r3, #1
 8005f26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f28:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f2a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f2c:	321a      	adds	r2, #26
 8005f2e:	47b0      	blx	r6
 8005f30:	3001      	adds	r0, #1
 8005f32:	d100      	bne.n	8005f36 <_printf_float+0x3a6>
 8005f34:	e688      	b.n	8005c48 <_printf_float+0xb8>
 8005f36:	3401      	adds	r4, #1
 8005f38:	e7bd      	b.n	8005eb6 <_printf_float+0x326>
 8005f3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f40:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f42:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8005f44:	47a0      	blx	r4
 8005f46:	3001      	adds	r0, #1
 8005f48:	d1c1      	bne.n	8005ece <_printf_float+0x33e>
 8005f4a:	e67d      	b.n	8005c48 <_printf_float+0xb8>
 8005f4c:	19ba      	adds	r2, r7, r6
 8005f4e:	0023      	movs	r3, r4
 8005f50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f54:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f56:	47b0      	blx	r6
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d1c2      	bne.n	8005ee2 <_printf_float+0x352>
 8005f5c:	e674      	b.n	8005c48 <_printf_float+0xb8>
 8005f5e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f60:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	dc02      	bgt.n	8005f6c <_printf_float+0x3dc>
 8005f66:	2301      	movs	r3, #1
 8005f68:	421a      	tst	r2, r3
 8005f6a:	d039      	beq.n	8005fe0 <_printf_float+0x450>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	003a      	movs	r2, r7
 8005f70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f74:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f76:	47b0      	blx	r6
 8005f78:	3001      	adds	r0, #1
 8005f7a:	d100      	bne.n	8005f7e <_printf_float+0x3ee>
 8005f7c:	e664      	b.n	8005c48 <_printf_float+0xb8>
 8005f7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005f84:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f86:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005f88:	47b0      	blx	r6
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d100      	bne.n	8005f90 <_printf_float+0x400>
 8005f8e:	e65b      	b.n	8005c48 <_printf_float+0xb8>
 8005f90:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8005f92:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8005f94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005f96:	2200      	movs	r2, #0
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	f7fa fa51 	bl	8000444 <__aeabi_dcmpeq>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	d11a      	bne.n	8005fdc <_printf_float+0x44c>
 8005fa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fa8:	1c7a      	adds	r2, r7, #1
 8005faa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fae:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005fb0:	47b0      	blx	r6
 8005fb2:	3001      	adds	r0, #1
 8005fb4:	d10e      	bne.n	8005fd4 <_printf_float+0x444>
 8005fb6:	e647      	b.n	8005c48 <_printf_float+0xb8>
 8005fb8:	002a      	movs	r2, r5
 8005fba:	2301      	movs	r3, #1
 8005fbc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fc0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8005fc2:	321a      	adds	r2, #26
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	d100      	bne.n	8005fcc <_printf_float+0x43c>
 8005fca:	e63d      	b.n	8005c48 <_printf_float+0xb8>
 8005fcc:	3601      	adds	r6, #1
 8005fce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005fd0:	429e      	cmp	r6, r3
 8005fd2:	dbf1      	blt.n	8005fb8 <_printf_float+0x428>
 8005fd4:	002a      	movs	r2, r5
 8005fd6:	0023      	movs	r3, r4
 8005fd8:	3250      	adds	r2, #80	@ 0x50
 8005fda:	e6da      	b.n	8005d92 <_printf_float+0x202>
 8005fdc:	2600      	movs	r6, #0
 8005fde:	e7f6      	b.n	8005fce <_printf_float+0x43e>
 8005fe0:	003a      	movs	r2, r7
 8005fe2:	e7e2      	b.n	8005faa <_printf_float+0x41a>
 8005fe4:	002a      	movs	r2, r5
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005fea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005fec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8005fee:	3219      	adds	r2, #25
 8005ff0:	47b0      	blx	r6
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d100      	bne.n	8005ff8 <_printf_float+0x468>
 8005ff6:	e627      	b.n	8005c48 <_printf_float+0xb8>
 8005ff8:	3401      	adds	r4, #1
 8005ffa:	68eb      	ldr	r3, [r5, #12]
 8005ffc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005ffe:	1a9b      	subs	r3, r3, r2
 8006000:	42a3      	cmp	r3, r4
 8006002:	dcef      	bgt.n	8005fe4 <_printf_float+0x454>
 8006004:	e6f9      	b.n	8005dfa <_printf_float+0x26a>
 8006006:	2400      	movs	r4, #0
 8006008:	e7f7      	b.n	8005ffa <_printf_float+0x46a>
 800600a:	46c0      	nop			@ (mov r8, r8)

0800600c <_printf_common>:
 800600c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800600e:	0016      	movs	r6, r2
 8006010:	9301      	str	r3, [sp, #4]
 8006012:	688a      	ldr	r2, [r1, #8]
 8006014:	690b      	ldr	r3, [r1, #16]
 8006016:	000c      	movs	r4, r1
 8006018:	9000      	str	r0, [sp, #0]
 800601a:	4293      	cmp	r3, r2
 800601c:	da00      	bge.n	8006020 <_printf_common+0x14>
 800601e:	0013      	movs	r3, r2
 8006020:	0022      	movs	r2, r4
 8006022:	6033      	str	r3, [r6, #0]
 8006024:	3243      	adds	r2, #67	@ 0x43
 8006026:	7812      	ldrb	r2, [r2, #0]
 8006028:	2a00      	cmp	r2, #0
 800602a:	d001      	beq.n	8006030 <_printf_common+0x24>
 800602c:	3301      	adds	r3, #1
 800602e:	6033      	str	r3, [r6, #0]
 8006030:	6823      	ldr	r3, [r4, #0]
 8006032:	069b      	lsls	r3, r3, #26
 8006034:	d502      	bpl.n	800603c <_printf_common+0x30>
 8006036:	6833      	ldr	r3, [r6, #0]
 8006038:	3302      	adds	r3, #2
 800603a:	6033      	str	r3, [r6, #0]
 800603c:	6822      	ldr	r2, [r4, #0]
 800603e:	2306      	movs	r3, #6
 8006040:	0015      	movs	r5, r2
 8006042:	401d      	ands	r5, r3
 8006044:	421a      	tst	r2, r3
 8006046:	d027      	beq.n	8006098 <_printf_common+0x8c>
 8006048:	0023      	movs	r3, r4
 800604a:	3343      	adds	r3, #67	@ 0x43
 800604c:	781b      	ldrb	r3, [r3, #0]
 800604e:	1e5a      	subs	r2, r3, #1
 8006050:	4193      	sbcs	r3, r2
 8006052:	6822      	ldr	r2, [r4, #0]
 8006054:	0692      	lsls	r2, r2, #26
 8006056:	d430      	bmi.n	80060ba <_printf_common+0xae>
 8006058:	0022      	movs	r2, r4
 800605a:	9901      	ldr	r1, [sp, #4]
 800605c:	9800      	ldr	r0, [sp, #0]
 800605e:	9d08      	ldr	r5, [sp, #32]
 8006060:	3243      	adds	r2, #67	@ 0x43
 8006062:	47a8      	blx	r5
 8006064:	3001      	adds	r0, #1
 8006066:	d025      	beq.n	80060b4 <_printf_common+0xa8>
 8006068:	2206      	movs	r2, #6
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	2500      	movs	r5, #0
 800606e:	4013      	ands	r3, r2
 8006070:	2b04      	cmp	r3, #4
 8006072:	d105      	bne.n	8006080 <_printf_common+0x74>
 8006074:	6833      	ldr	r3, [r6, #0]
 8006076:	68e5      	ldr	r5, [r4, #12]
 8006078:	1aed      	subs	r5, r5, r3
 800607a:	43eb      	mvns	r3, r5
 800607c:	17db      	asrs	r3, r3, #31
 800607e:	401d      	ands	r5, r3
 8006080:	68a3      	ldr	r3, [r4, #8]
 8006082:	6922      	ldr	r2, [r4, #16]
 8006084:	4293      	cmp	r3, r2
 8006086:	dd01      	ble.n	800608c <_printf_common+0x80>
 8006088:	1a9b      	subs	r3, r3, r2
 800608a:	18ed      	adds	r5, r5, r3
 800608c:	2600      	movs	r6, #0
 800608e:	42b5      	cmp	r5, r6
 8006090:	d120      	bne.n	80060d4 <_printf_common+0xc8>
 8006092:	2000      	movs	r0, #0
 8006094:	e010      	b.n	80060b8 <_printf_common+0xac>
 8006096:	3501      	adds	r5, #1
 8006098:	68e3      	ldr	r3, [r4, #12]
 800609a:	6832      	ldr	r2, [r6, #0]
 800609c:	1a9b      	subs	r3, r3, r2
 800609e:	42ab      	cmp	r3, r5
 80060a0:	ddd2      	ble.n	8006048 <_printf_common+0x3c>
 80060a2:	0022      	movs	r2, r4
 80060a4:	2301      	movs	r3, #1
 80060a6:	9901      	ldr	r1, [sp, #4]
 80060a8:	9800      	ldr	r0, [sp, #0]
 80060aa:	9f08      	ldr	r7, [sp, #32]
 80060ac:	3219      	adds	r2, #25
 80060ae:	47b8      	blx	r7
 80060b0:	3001      	adds	r0, #1
 80060b2:	d1f0      	bne.n	8006096 <_printf_common+0x8a>
 80060b4:	2001      	movs	r0, #1
 80060b6:	4240      	negs	r0, r0
 80060b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80060ba:	2030      	movs	r0, #48	@ 0x30
 80060bc:	18e1      	adds	r1, r4, r3
 80060be:	3143      	adds	r1, #67	@ 0x43
 80060c0:	7008      	strb	r0, [r1, #0]
 80060c2:	0021      	movs	r1, r4
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	3145      	adds	r1, #69	@ 0x45
 80060c8:	7809      	ldrb	r1, [r1, #0]
 80060ca:	18a2      	adds	r2, r4, r2
 80060cc:	3243      	adds	r2, #67	@ 0x43
 80060ce:	3302      	adds	r3, #2
 80060d0:	7011      	strb	r1, [r2, #0]
 80060d2:	e7c1      	b.n	8006058 <_printf_common+0x4c>
 80060d4:	0022      	movs	r2, r4
 80060d6:	2301      	movs	r3, #1
 80060d8:	9901      	ldr	r1, [sp, #4]
 80060da:	9800      	ldr	r0, [sp, #0]
 80060dc:	9f08      	ldr	r7, [sp, #32]
 80060de:	321a      	adds	r2, #26
 80060e0:	47b8      	blx	r7
 80060e2:	3001      	adds	r0, #1
 80060e4:	d0e6      	beq.n	80060b4 <_printf_common+0xa8>
 80060e6:	3601      	adds	r6, #1
 80060e8:	e7d1      	b.n	800608e <_printf_common+0x82>
	...

080060ec <_printf_i>:
 80060ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ee:	b08b      	sub	sp, #44	@ 0x2c
 80060f0:	9206      	str	r2, [sp, #24]
 80060f2:	000a      	movs	r2, r1
 80060f4:	3243      	adds	r2, #67	@ 0x43
 80060f6:	9307      	str	r3, [sp, #28]
 80060f8:	9005      	str	r0, [sp, #20]
 80060fa:	9203      	str	r2, [sp, #12]
 80060fc:	7e0a      	ldrb	r2, [r1, #24]
 80060fe:	000c      	movs	r4, r1
 8006100:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006102:	2a78      	cmp	r2, #120	@ 0x78
 8006104:	d809      	bhi.n	800611a <_printf_i+0x2e>
 8006106:	2a62      	cmp	r2, #98	@ 0x62
 8006108:	d80b      	bhi.n	8006122 <_printf_i+0x36>
 800610a:	2a00      	cmp	r2, #0
 800610c:	d100      	bne.n	8006110 <_printf_i+0x24>
 800610e:	e0bc      	b.n	800628a <_printf_i+0x19e>
 8006110:	497b      	ldr	r1, [pc, #492]	@ (8006300 <_printf_i+0x214>)
 8006112:	9104      	str	r1, [sp, #16]
 8006114:	2a58      	cmp	r2, #88	@ 0x58
 8006116:	d100      	bne.n	800611a <_printf_i+0x2e>
 8006118:	e090      	b.n	800623c <_printf_i+0x150>
 800611a:	0025      	movs	r5, r4
 800611c:	3542      	adds	r5, #66	@ 0x42
 800611e:	702a      	strb	r2, [r5, #0]
 8006120:	e022      	b.n	8006168 <_printf_i+0x7c>
 8006122:	0010      	movs	r0, r2
 8006124:	3863      	subs	r0, #99	@ 0x63
 8006126:	2815      	cmp	r0, #21
 8006128:	d8f7      	bhi.n	800611a <_printf_i+0x2e>
 800612a:	f7f9 fffb 	bl	8000124 <__gnu_thumb1_case_shi>
 800612e:	0016      	.short	0x0016
 8006130:	fff6001f 	.word	0xfff6001f
 8006134:	fff6fff6 	.word	0xfff6fff6
 8006138:	001ffff6 	.word	0x001ffff6
 800613c:	fff6fff6 	.word	0xfff6fff6
 8006140:	fff6fff6 	.word	0xfff6fff6
 8006144:	003600a1 	.word	0x003600a1
 8006148:	fff60080 	.word	0xfff60080
 800614c:	00b2fff6 	.word	0x00b2fff6
 8006150:	0036fff6 	.word	0x0036fff6
 8006154:	fff6fff6 	.word	0xfff6fff6
 8006158:	0084      	.short	0x0084
 800615a:	0025      	movs	r5, r4
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	3542      	adds	r5, #66	@ 0x42
 8006160:	1d11      	adds	r1, r2, #4
 8006162:	6019      	str	r1, [r3, #0]
 8006164:	6813      	ldr	r3, [r2, #0]
 8006166:	702b      	strb	r3, [r5, #0]
 8006168:	2301      	movs	r3, #1
 800616a:	e0a0      	b.n	80062ae <_printf_i+0x1c2>
 800616c:	6818      	ldr	r0, [r3, #0]
 800616e:	6809      	ldr	r1, [r1, #0]
 8006170:	1d02      	adds	r2, r0, #4
 8006172:	060d      	lsls	r5, r1, #24
 8006174:	d50b      	bpl.n	800618e <_printf_i+0xa2>
 8006176:	6806      	ldr	r6, [r0, #0]
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	2e00      	cmp	r6, #0
 800617c:	da03      	bge.n	8006186 <_printf_i+0x9a>
 800617e:	232d      	movs	r3, #45	@ 0x2d
 8006180:	9a03      	ldr	r2, [sp, #12]
 8006182:	4276      	negs	r6, r6
 8006184:	7013      	strb	r3, [r2, #0]
 8006186:	4b5e      	ldr	r3, [pc, #376]	@ (8006300 <_printf_i+0x214>)
 8006188:	270a      	movs	r7, #10
 800618a:	9304      	str	r3, [sp, #16]
 800618c:	e018      	b.n	80061c0 <_printf_i+0xd4>
 800618e:	6806      	ldr	r6, [r0, #0]
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	0649      	lsls	r1, r1, #25
 8006194:	d5f1      	bpl.n	800617a <_printf_i+0x8e>
 8006196:	b236      	sxth	r6, r6
 8006198:	e7ef      	b.n	800617a <_printf_i+0x8e>
 800619a:	6808      	ldr	r0, [r1, #0]
 800619c:	6819      	ldr	r1, [r3, #0]
 800619e:	c940      	ldmia	r1!, {r6}
 80061a0:	0605      	lsls	r5, r0, #24
 80061a2:	d402      	bmi.n	80061aa <_printf_i+0xbe>
 80061a4:	0640      	lsls	r0, r0, #25
 80061a6:	d500      	bpl.n	80061aa <_printf_i+0xbe>
 80061a8:	b2b6      	uxth	r6, r6
 80061aa:	6019      	str	r1, [r3, #0]
 80061ac:	4b54      	ldr	r3, [pc, #336]	@ (8006300 <_printf_i+0x214>)
 80061ae:	270a      	movs	r7, #10
 80061b0:	9304      	str	r3, [sp, #16]
 80061b2:	2a6f      	cmp	r2, #111	@ 0x6f
 80061b4:	d100      	bne.n	80061b8 <_printf_i+0xcc>
 80061b6:	3f02      	subs	r7, #2
 80061b8:	0023      	movs	r3, r4
 80061ba:	2200      	movs	r2, #0
 80061bc:	3343      	adds	r3, #67	@ 0x43
 80061be:	701a      	strb	r2, [r3, #0]
 80061c0:	6863      	ldr	r3, [r4, #4]
 80061c2:	60a3      	str	r3, [r4, #8]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	db03      	blt.n	80061d0 <_printf_i+0xe4>
 80061c8:	2104      	movs	r1, #4
 80061ca:	6822      	ldr	r2, [r4, #0]
 80061cc:	438a      	bics	r2, r1
 80061ce:	6022      	str	r2, [r4, #0]
 80061d0:	2e00      	cmp	r6, #0
 80061d2:	d102      	bne.n	80061da <_printf_i+0xee>
 80061d4:	9d03      	ldr	r5, [sp, #12]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d00c      	beq.n	80061f4 <_printf_i+0x108>
 80061da:	9d03      	ldr	r5, [sp, #12]
 80061dc:	0030      	movs	r0, r6
 80061de:	0039      	movs	r1, r7
 80061e0:	f7fa f830 	bl	8000244 <__aeabi_uidivmod>
 80061e4:	9b04      	ldr	r3, [sp, #16]
 80061e6:	3d01      	subs	r5, #1
 80061e8:	5c5b      	ldrb	r3, [r3, r1]
 80061ea:	702b      	strb	r3, [r5, #0]
 80061ec:	0033      	movs	r3, r6
 80061ee:	0006      	movs	r6, r0
 80061f0:	429f      	cmp	r7, r3
 80061f2:	d9f3      	bls.n	80061dc <_printf_i+0xf0>
 80061f4:	2f08      	cmp	r7, #8
 80061f6:	d109      	bne.n	800620c <_printf_i+0x120>
 80061f8:	6823      	ldr	r3, [r4, #0]
 80061fa:	07db      	lsls	r3, r3, #31
 80061fc:	d506      	bpl.n	800620c <_printf_i+0x120>
 80061fe:	6862      	ldr	r2, [r4, #4]
 8006200:	6923      	ldr	r3, [r4, #16]
 8006202:	429a      	cmp	r2, r3
 8006204:	dc02      	bgt.n	800620c <_printf_i+0x120>
 8006206:	2330      	movs	r3, #48	@ 0x30
 8006208:	3d01      	subs	r5, #1
 800620a:	702b      	strb	r3, [r5, #0]
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1b5b      	subs	r3, r3, r5
 8006210:	6123      	str	r3, [r4, #16]
 8006212:	9b07      	ldr	r3, [sp, #28]
 8006214:	0021      	movs	r1, r4
 8006216:	9300      	str	r3, [sp, #0]
 8006218:	9805      	ldr	r0, [sp, #20]
 800621a:	9b06      	ldr	r3, [sp, #24]
 800621c:	aa09      	add	r2, sp, #36	@ 0x24
 800621e:	f7ff fef5 	bl	800600c <_printf_common>
 8006222:	3001      	adds	r0, #1
 8006224:	d148      	bne.n	80062b8 <_printf_i+0x1cc>
 8006226:	2001      	movs	r0, #1
 8006228:	4240      	negs	r0, r0
 800622a:	b00b      	add	sp, #44	@ 0x2c
 800622c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800622e:	2220      	movs	r2, #32
 8006230:	6809      	ldr	r1, [r1, #0]
 8006232:	430a      	orrs	r2, r1
 8006234:	6022      	str	r2, [r4, #0]
 8006236:	2278      	movs	r2, #120	@ 0x78
 8006238:	4932      	ldr	r1, [pc, #200]	@ (8006304 <_printf_i+0x218>)
 800623a:	9104      	str	r1, [sp, #16]
 800623c:	0021      	movs	r1, r4
 800623e:	3145      	adds	r1, #69	@ 0x45
 8006240:	700a      	strb	r2, [r1, #0]
 8006242:	6819      	ldr	r1, [r3, #0]
 8006244:	6822      	ldr	r2, [r4, #0]
 8006246:	c940      	ldmia	r1!, {r6}
 8006248:	0610      	lsls	r0, r2, #24
 800624a:	d402      	bmi.n	8006252 <_printf_i+0x166>
 800624c:	0650      	lsls	r0, r2, #25
 800624e:	d500      	bpl.n	8006252 <_printf_i+0x166>
 8006250:	b2b6      	uxth	r6, r6
 8006252:	6019      	str	r1, [r3, #0]
 8006254:	07d3      	lsls	r3, r2, #31
 8006256:	d502      	bpl.n	800625e <_printf_i+0x172>
 8006258:	2320      	movs	r3, #32
 800625a:	4313      	orrs	r3, r2
 800625c:	6023      	str	r3, [r4, #0]
 800625e:	2e00      	cmp	r6, #0
 8006260:	d001      	beq.n	8006266 <_printf_i+0x17a>
 8006262:	2710      	movs	r7, #16
 8006264:	e7a8      	b.n	80061b8 <_printf_i+0xcc>
 8006266:	2220      	movs	r2, #32
 8006268:	6823      	ldr	r3, [r4, #0]
 800626a:	4393      	bics	r3, r2
 800626c:	6023      	str	r3, [r4, #0]
 800626e:	e7f8      	b.n	8006262 <_printf_i+0x176>
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	680d      	ldr	r5, [r1, #0]
 8006274:	1d10      	adds	r0, r2, #4
 8006276:	6949      	ldr	r1, [r1, #20]
 8006278:	6018      	str	r0, [r3, #0]
 800627a:	6813      	ldr	r3, [r2, #0]
 800627c:	062e      	lsls	r6, r5, #24
 800627e:	d501      	bpl.n	8006284 <_printf_i+0x198>
 8006280:	6019      	str	r1, [r3, #0]
 8006282:	e002      	b.n	800628a <_printf_i+0x19e>
 8006284:	066d      	lsls	r5, r5, #25
 8006286:	d5fb      	bpl.n	8006280 <_printf_i+0x194>
 8006288:	8019      	strh	r1, [r3, #0]
 800628a:	2300      	movs	r3, #0
 800628c:	9d03      	ldr	r5, [sp, #12]
 800628e:	6123      	str	r3, [r4, #16]
 8006290:	e7bf      	b.n	8006212 <_printf_i+0x126>
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	1d11      	adds	r1, r2, #4
 8006296:	6019      	str	r1, [r3, #0]
 8006298:	6815      	ldr	r5, [r2, #0]
 800629a:	2100      	movs	r1, #0
 800629c:	0028      	movs	r0, r5
 800629e:	6862      	ldr	r2, [r4, #4]
 80062a0:	f000 fa11 	bl	80066c6 <memchr>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	d001      	beq.n	80062ac <_printf_i+0x1c0>
 80062a8:	1b40      	subs	r0, r0, r5
 80062aa:	6060      	str	r0, [r4, #4]
 80062ac:	6863      	ldr	r3, [r4, #4]
 80062ae:	6123      	str	r3, [r4, #16]
 80062b0:	2300      	movs	r3, #0
 80062b2:	9a03      	ldr	r2, [sp, #12]
 80062b4:	7013      	strb	r3, [r2, #0]
 80062b6:	e7ac      	b.n	8006212 <_printf_i+0x126>
 80062b8:	002a      	movs	r2, r5
 80062ba:	6923      	ldr	r3, [r4, #16]
 80062bc:	9906      	ldr	r1, [sp, #24]
 80062be:	9805      	ldr	r0, [sp, #20]
 80062c0:	9d07      	ldr	r5, [sp, #28]
 80062c2:	47a8      	blx	r5
 80062c4:	3001      	adds	r0, #1
 80062c6:	d0ae      	beq.n	8006226 <_printf_i+0x13a>
 80062c8:	6823      	ldr	r3, [r4, #0]
 80062ca:	079b      	lsls	r3, r3, #30
 80062cc:	d415      	bmi.n	80062fa <_printf_i+0x20e>
 80062ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062d0:	68e0      	ldr	r0, [r4, #12]
 80062d2:	4298      	cmp	r0, r3
 80062d4:	daa9      	bge.n	800622a <_printf_i+0x13e>
 80062d6:	0018      	movs	r0, r3
 80062d8:	e7a7      	b.n	800622a <_printf_i+0x13e>
 80062da:	0022      	movs	r2, r4
 80062dc:	2301      	movs	r3, #1
 80062de:	9906      	ldr	r1, [sp, #24]
 80062e0:	9805      	ldr	r0, [sp, #20]
 80062e2:	9e07      	ldr	r6, [sp, #28]
 80062e4:	3219      	adds	r2, #25
 80062e6:	47b0      	blx	r6
 80062e8:	3001      	adds	r0, #1
 80062ea:	d09c      	beq.n	8006226 <_printf_i+0x13a>
 80062ec:	3501      	adds	r5, #1
 80062ee:	68e3      	ldr	r3, [r4, #12]
 80062f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	42ab      	cmp	r3, r5
 80062f6:	dcf0      	bgt.n	80062da <_printf_i+0x1ee>
 80062f8:	e7e9      	b.n	80062ce <_printf_i+0x1e2>
 80062fa:	2500      	movs	r5, #0
 80062fc:	e7f7      	b.n	80062ee <_printf_i+0x202>
 80062fe:	46c0      	nop			@ (mov r8, r8)
 8006300:	0800adba 	.word	0x0800adba
 8006304:	0800adcb 	.word	0x0800adcb

08006308 <std>:
 8006308:	2300      	movs	r3, #0
 800630a:	b510      	push	{r4, lr}
 800630c:	0004      	movs	r4, r0
 800630e:	6003      	str	r3, [r0, #0]
 8006310:	6043      	str	r3, [r0, #4]
 8006312:	6083      	str	r3, [r0, #8]
 8006314:	8181      	strh	r1, [r0, #12]
 8006316:	6643      	str	r3, [r0, #100]	@ 0x64
 8006318:	81c2      	strh	r2, [r0, #14]
 800631a:	6103      	str	r3, [r0, #16]
 800631c:	6143      	str	r3, [r0, #20]
 800631e:	6183      	str	r3, [r0, #24]
 8006320:	0019      	movs	r1, r3
 8006322:	2208      	movs	r2, #8
 8006324:	305c      	adds	r0, #92	@ 0x5c
 8006326:	f000 f946 	bl	80065b6 <memset>
 800632a:	4b0b      	ldr	r3, [pc, #44]	@ (8006358 <std+0x50>)
 800632c:	6224      	str	r4, [r4, #32]
 800632e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006330:	4b0a      	ldr	r3, [pc, #40]	@ (800635c <std+0x54>)
 8006332:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006334:	4b0a      	ldr	r3, [pc, #40]	@ (8006360 <std+0x58>)
 8006336:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006338:	4b0a      	ldr	r3, [pc, #40]	@ (8006364 <std+0x5c>)
 800633a:	6323      	str	r3, [r4, #48]	@ 0x30
 800633c:	4b0a      	ldr	r3, [pc, #40]	@ (8006368 <std+0x60>)
 800633e:	429c      	cmp	r4, r3
 8006340:	d005      	beq.n	800634e <std+0x46>
 8006342:	4b0a      	ldr	r3, [pc, #40]	@ (800636c <std+0x64>)
 8006344:	429c      	cmp	r4, r3
 8006346:	d002      	beq.n	800634e <std+0x46>
 8006348:	4b09      	ldr	r3, [pc, #36]	@ (8006370 <std+0x68>)
 800634a:	429c      	cmp	r4, r3
 800634c:	d103      	bne.n	8006356 <std+0x4e>
 800634e:	0020      	movs	r0, r4
 8006350:	3058      	adds	r0, #88	@ 0x58
 8006352:	f000 f9b5 	bl	80066c0 <__retarget_lock_init_recursive>
 8006356:	bd10      	pop	{r4, pc}
 8006358:	080064f9 	.word	0x080064f9
 800635c:	08006521 	.word	0x08006521
 8006360:	08006559 	.word	0x08006559
 8006364:	08006585 	.word	0x08006585
 8006368:	20000748 	.word	0x20000748
 800636c:	200007b0 	.word	0x200007b0
 8006370:	20000818 	.word	0x20000818

08006374 <stdio_exit_handler>:
 8006374:	b510      	push	{r4, lr}
 8006376:	4a03      	ldr	r2, [pc, #12]	@ (8006384 <stdio_exit_handler+0x10>)
 8006378:	4903      	ldr	r1, [pc, #12]	@ (8006388 <stdio_exit_handler+0x14>)
 800637a:	4804      	ldr	r0, [pc, #16]	@ (800638c <stdio_exit_handler+0x18>)
 800637c:	f000 f86c 	bl	8006458 <_fwalk_sglue>
 8006380:	bd10      	pop	{r4, pc}
 8006382:	46c0      	nop			@ (mov r8, r8)
 8006384:	2000001c 	.word	0x2000001c
 8006388:	08008111 	.word	0x08008111
 800638c:	2000002c 	.word	0x2000002c

08006390 <cleanup_stdio>:
 8006390:	6841      	ldr	r1, [r0, #4]
 8006392:	4b0b      	ldr	r3, [pc, #44]	@ (80063c0 <cleanup_stdio+0x30>)
 8006394:	b510      	push	{r4, lr}
 8006396:	0004      	movs	r4, r0
 8006398:	4299      	cmp	r1, r3
 800639a:	d001      	beq.n	80063a0 <cleanup_stdio+0x10>
 800639c:	f001 feb8 	bl	8008110 <_fflush_r>
 80063a0:	68a1      	ldr	r1, [r4, #8]
 80063a2:	4b08      	ldr	r3, [pc, #32]	@ (80063c4 <cleanup_stdio+0x34>)
 80063a4:	4299      	cmp	r1, r3
 80063a6:	d002      	beq.n	80063ae <cleanup_stdio+0x1e>
 80063a8:	0020      	movs	r0, r4
 80063aa:	f001 feb1 	bl	8008110 <_fflush_r>
 80063ae:	68e1      	ldr	r1, [r4, #12]
 80063b0:	4b05      	ldr	r3, [pc, #20]	@ (80063c8 <cleanup_stdio+0x38>)
 80063b2:	4299      	cmp	r1, r3
 80063b4:	d002      	beq.n	80063bc <cleanup_stdio+0x2c>
 80063b6:	0020      	movs	r0, r4
 80063b8:	f001 feaa 	bl	8008110 <_fflush_r>
 80063bc:	bd10      	pop	{r4, pc}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	20000748 	.word	0x20000748
 80063c4:	200007b0 	.word	0x200007b0
 80063c8:	20000818 	.word	0x20000818

080063cc <global_stdio_init.part.0>:
 80063cc:	b510      	push	{r4, lr}
 80063ce:	4b09      	ldr	r3, [pc, #36]	@ (80063f4 <global_stdio_init.part.0+0x28>)
 80063d0:	4a09      	ldr	r2, [pc, #36]	@ (80063f8 <global_stdio_init.part.0+0x2c>)
 80063d2:	2104      	movs	r1, #4
 80063d4:	601a      	str	r2, [r3, #0]
 80063d6:	4809      	ldr	r0, [pc, #36]	@ (80063fc <global_stdio_init.part.0+0x30>)
 80063d8:	2200      	movs	r2, #0
 80063da:	f7ff ff95 	bl	8006308 <std>
 80063de:	2201      	movs	r2, #1
 80063e0:	2109      	movs	r1, #9
 80063e2:	4807      	ldr	r0, [pc, #28]	@ (8006400 <global_stdio_init.part.0+0x34>)
 80063e4:	f7ff ff90 	bl	8006308 <std>
 80063e8:	2202      	movs	r2, #2
 80063ea:	2112      	movs	r1, #18
 80063ec:	4805      	ldr	r0, [pc, #20]	@ (8006404 <global_stdio_init.part.0+0x38>)
 80063ee:	f7ff ff8b 	bl	8006308 <std>
 80063f2:	bd10      	pop	{r4, pc}
 80063f4:	20000880 	.word	0x20000880
 80063f8:	08006375 	.word	0x08006375
 80063fc:	20000748 	.word	0x20000748
 8006400:	200007b0 	.word	0x200007b0
 8006404:	20000818 	.word	0x20000818

08006408 <__sfp_lock_acquire>:
 8006408:	b510      	push	{r4, lr}
 800640a:	4802      	ldr	r0, [pc, #8]	@ (8006414 <__sfp_lock_acquire+0xc>)
 800640c:	f000 f959 	bl	80066c2 <__retarget_lock_acquire_recursive>
 8006410:	bd10      	pop	{r4, pc}
 8006412:	46c0      	nop			@ (mov r8, r8)
 8006414:	20000889 	.word	0x20000889

08006418 <__sfp_lock_release>:
 8006418:	b510      	push	{r4, lr}
 800641a:	4802      	ldr	r0, [pc, #8]	@ (8006424 <__sfp_lock_release+0xc>)
 800641c:	f000 f952 	bl	80066c4 <__retarget_lock_release_recursive>
 8006420:	bd10      	pop	{r4, pc}
 8006422:	46c0      	nop			@ (mov r8, r8)
 8006424:	20000889 	.word	0x20000889

08006428 <__sinit>:
 8006428:	b510      	push	{r4, lr}
 800642a:	0004      	movs	r4, r0
 800642c:	f7ff ffec 	bl	8006408 <__sfp_lock_acquire>
 8006430:	6a23      	ldr	r3, [r4, #32]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d002      	beq.n	800643c <__sinit+0x14>
 8006436:	f7ff ffef 	bl	8006418 <__sfp_lock_release>
 800643a:	bd10      	pop	{r4, pc}
 800643c:	4b04      	ldr	r3, [pc, #16]	@ (8006450 <__sinit+0x28>)
 800643e:	6223      	str	r3, [r4, #32]
 8006440:	4b04      	ldr	r3, [pc, #16]	@ (8006454 <__sinit+0x2c>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f6      	bne.n	8006436 <__sinit+0xe>
 8006448:	f7ff ffc0 	bl	80063cc <global_stdio_init.part.0>
 800644c:	e7f3      	b.n	8006436 <__sinit+0xe>
 800644e:	46c0      	nop			@ (mov r8, r8)
 8006450:	08006391 	.word	0x08006391
 8006454:	20000880 	.word	0x20000880

08006458 <_fwalk_sglue>:
 8006458:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800645a:	0014      	movs	r4, r2
 800645c:	2600      	movs	r6, #0
 800645e:	9000      	str	r0, [sp, #0]
 8006460:	9101      	str	r1, [sp, #4]
 8006462:	68a5      	ldr	r5, [r4, #8]
 8006464:	6867      	ldr	r7, [r4, #4]
 8006466:	3f01      	subs	r7, #1
 8006468:	d504      	bpl.n	8006474 <_fwalk_sglue+0x1c>
 800646a:	6824      	ldr	r4, [r4, #0]
 800646c:	2c00      	cmp	r4, #0
 800646e:	d1f8      	bne.n	8006462 <_fwalk_sglue+0xa>
 8006470:	0030      	movs	r0, r6
 8006472:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006474:	89ab      	ldrh	r3, [r5, #12]
 8006476:	2b01      	cmp	r3, #1
 8006478:	d908      	bls.n	800648c <_fwalk_sglue+0x34>
 800647a:	220e      	movs	r2, #14
 800647c:	5eab      	ldrsh	r3, [r5, r2]
 800647e:	3301      	adds	r3, #1
 8006480:	d004      	beq.n	800648c <_fwalk_sglue+0x34>
 8006482:	0029      	movs	r1, r5
 8006484:	9800      	ldr	r0, [sp, #0]
 8006486:	9b01      	ldr	r3, [sp, #4]
 8006488:	4798      	blx	r3
 800648a:	4306      	orrs	r6, r0
 800648c:	3568      	adds	r5, #104	@ 0x68
 800648e:	e7ea      	b.n	8006466 <_fwalk_sglue+0xe>

08006490 <sniprintf>:
 8006490:	b40c      	push	{r2, r3}
 8006492:	b530      	push	{r4, r5, lr}
 8006494:	4b17      	ldr	r3, [pc, #92]	@ (80064f4 <sniprintf+0x64>)
 8006496:	000c      	movs	r4, r1
 8006498:	681d      	ldr	r5, [r3, #0]
 800649a:	b09d      	sub	sp, #116	@ 0x74
 800649c:	2900      	cmp	r1, #0
 800649e:	da08      	bge.n	80064b2 <sniprintf+0x22>
 80064a0:	238b      	movs	r3, #139	@ 0x8b
 80064a2:	2001      	movs	r0, #1
 80064a4:	602b      	str	r3, [r5, #0]
 80064a6:	4240      	negs	r0, r0
 80064a8:	b01d      	add	sp, #116	@ 0x74
 80064aa:	bc30      	pop	{r4, r5}
 80064ac:	bc08      	pop	{r3}
 80064ae:	b002      	add	sp, #8
 80064b0:	4718      	bx	r3
 80064b2:	2382      	movs	r3, #130	@ 0x82
 80064b4:	466a      	mov	r2, sp
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	8293      	strh	r3, [r2, #20]
 80064ba:	2300      	movs	r3, #0
 80064bc:	9002      	str	r0, [sp, #8]
 80064be:	9006      	str	r0, [sp, #24]
 80064c0:	4299      	cmp	r1, r3
 80064c2:	d000      	beq.n	80064c6 <sniprintf+0x36>
 80064c4:	1e4b      	subs	r3, r1, #1
 80064c6:	9304      	str	r3, [sp, #16]
 80064c8:	9307      	str	r3, [sp, #28]
 80064ca:	2301      	movs	r3, #1
 80064cc:	466a      	mov	r2, sp
 80064ce:	425b      	negs	r3, r3
 80064d0:	82d3      	strh	r3, [r2, #22]
 80064d2:	0028      	movs	r0, r5
 80064d4:	ab21      	add	r3, sp, #132	@ 0x84
 80064d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80064d8:	a902      	add	r1, sp, #8
 80064da:	9301      	str	r3, [sp, #4]
 80064dc:	f001 fc94 	bl	8007e08 <_svfiprintf_r>
 80064e0:	1c43      	adds	r3, r0, #1
 80064e2:	da01      	bge.n	80064e8 <sniprintf+0x58>
 80064e4:	238b      	movs	r3, #139	@ 0x8b
 80064e6:	602b      	str	r3, [r5, #0]
 80064e8:	2c00      	cmp	r4, #0
 80064ea:	d0dd      	beq.n	80064a8 <sniprintf+0x18>
 80064ec:	2200      	movs	r2, #0
 80064ee:	9b02      	ldr	r3, [sp, #8]
 80064f0:	701a      	strb	r2, [r3, #0]
 80064f2:	e7d9      	b.n	80064a8 <sniprintf+0x18>
 80064f4:	20000028 	.word	0x20000028

080064f8 <__sread>:
 80064f8:	b570      	push	{r4, r5, r6, lr}
 80064fa:	000c      	movs	r4, r1
 80064fc:	250e      	movs	r5, #14
 80064fe:	5f49      	ldrsh	r1, [r1, r5]
 8006500:	f000 f88c 	bl	800661c <_read_r>
 8006504:	2800      	cmp	r0, #0
 8006506:	db03      	blt.n	8006510 <__sread+0x18>
 8006508:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800650a:	181b      	adds	r3, r3, r0
 800650c:	6563      	str	r3, [r4, #84]	@ 0x54
 800650e:	bd70      	pop	{r4, r5, r6, pc}
 8006510:	89a3      	ldrh	r3, [r4, #12]
 8006512:	4a02      	ldr	r2, [pc, #8]	@ (800651c <__sread+0x24>)
 8006514:	4013      	ands	r3, r2
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	e7f9      	b.n	800650e <__sread+0x16>
 800651a:	46c0      	nop			@ (mov r8, r8)
 800651c:	ffffefff 	.word	0xffffefff

08006520 <__swrite>:
 8006520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006522:	001f      	movs	r7, r3
 8006524:	898b      	ldrh	r3, [r1, #12]
 8006526:	0005      	movs	r5, r0
 8006528:	000c      	movs	r4, r1
 800652a:	0016      	movs	r6, r2
 800652c:	05db      	lsls	r3, r3, #23
 800652e:	d505      	bpl.n	800653c <__swrite+0x1c>
 8006530:	230e      	movs	r3, #14
 8006532:	5ec9      	ldrsh	r1, [r1, r3]
 8006534:	2200      	movs	r2, #0
 8006536:	2302      	movs	r3, #2
 8006538:	f000 f85c 	bl	80065f4 <_lseek_r>
 800653c:	89a3      	ldrh	r3, [r4, #12]
 800653e:	4a05      	ldr	r2, [pc, #20]	@ (8006554 <__swrite+0x34>)
 8006540:	0028      	movs	r0, r5
 8006542:	4013      	ands	r3, r2
 8006544:	81a3      	strh	r3, [r4, #12]
 8006546:	0032      	movs	r2, r6
 8006548:	230e      	movs	r3, #14
 800654a:	5ee1      	ldrsh	r1, [r4, r3]
 800654c:	003b      	movs	r3, r7
 800654e:	f000 f879 	bl	8006644 <_write_r>
 8006552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006554:	ffffefff 	.word	0xffffefff

08006558 <__sseek>:
 8006558:	b570      	push	{r4, r5, r6, lr}
 800655a:	000c      	movs	r4, r1
 800655c:	250e      	movs	r5, #14
 800655e:	5f49      	ldrsh	r1, [r1, r5]
 8006560:	f000 f848 	bl	80065f4 <_lseek_r>
 8006564:	89a3      	ldrh	r3, [r4, #12]
 8006566:	1c42      	adds	r2, r0, #1
 8006568:	d103      	bne.n	8006572 <__sseek+0x1a>
 800656a:	4a05      	ldr	r2, [pc, #20]	@ (8006580 <__sseek+0x28>)
 800656c:	4013      	ands	r3, r2
 800656e:	81a3      	strh	r3, [r4, #12]
 8006570:	bd70      	pop	{r4, r5, r6, pc}
 8006572:	2280      	movs	r2, #128	@ 0x80
 8006574:	0152      	lsls	r2, r2, #5
 8006576:	4313      	orrs	r3, r2
 8006578:	81a3      	strh	r3, [r4, #12]
 800657a:	6560      	str	r0, [r4, #84]	@ 0x54
 800657c:	e7f8      	b.n	8006570 <__sseek+0x18>
 800657e:	46c0      	nop			@ (mov r8, r8)
 8006580:	ffffefff 	.word	0xffffefff

08006584 <__sclose>:
 8006584:	b510      	push	{r4, lr}
 8006586:	230e      	movs	r3, #14
 8006588:	5ec9      	ldrsh	r1, [r1, r3]
 800658a:	f000 f821 	bl	80065d0 <_close_r>
 800658e:	bd10      	pop	{r4, pc}

08006590 <memmove>:
 8006590:	b510      	push	{r4, lr}
 8006592:	4288      	cmp	r0, r1
 8006594:	d806      	bhi.n	80065a4 <memmove+0x14>
 8006596:	2300      	movs	r3, #0
 8006598:	429a      	cmp	r2, r3
 800659a:	d008      	beq.n	80065ae <memmove+0x1e>
 800659c:	5ccc      	ldrb	r4, [r1, r3]
 800659e:	54c4      	strb	r4, [r0, r3]
 80065a0:	3301      	adds	r3, #1
 80065a2:	e7f9      	b.n	8006598 <memmove+0x8>
 80065a4:	188b      	adds	r3, r1, r2
 80065a6:	4298      	cmp	r0, r3
 80065a8:	d2f5      	bcs.n	8006596 <memmove+0x6>
 80065aa:	3a01      	subs	r2, #1
 80065ac:	d200      	bcs.n	80065b0 <memmove+0x20>
 80065ae:	bd10      	pop	{r4, pc}
 80065b0:	5c8b      	ldrb	r3, [r1, r2]
 80065b2:	5483      	strb	r3, [r0, r2]
 80065b4:	e7f9      	b.n	80065aa <memmove+0x1a>

080065b6 <memset>:
 80065b6:	0003      	movs	r3, r0
 80065b8:	1882      	adds	r2, r0, r2
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d100      	bne.n	80065c0 <memset+0xa>
 80065be:	4770      	bx	lr
 80065c0:	7019      	strb	r1, [r3, #0]
 80065c2:	3301      	adds	r3, #1
 80065c4:	e7f9      	b.n	80065ba <memset+0x4>
	...

080065c8 <_localeconv_r>:
 80065c8:	4800      	ldr	r0, [pc, #0]	@ (80065cc <_localeconv_r+0x4>)
 80065ca:	4770      	bx	lr
 80065cc:	20000168 	.word	0x20000168

080065d0 <_close_r>:
 80065d0:	2300      	movs	r3, #0
 80065d2:	b570      	push	{r4, r5, r6, lr}
 80065d4:	4d06      	ldr	r5, [pc, #24]	@ (80065f0 <_close_r+0x20>)
 80065d6:	0004      	movs	r4, r0
 80065d8:	0008      	movs	r0, r1
 80065da:	602b      	str	r3, [r5, #0]
 80065dc:	f7fc fa63 	bl	8002aa6 <_close>
 80065e0:	1c43      	adds	r3, r0, #1
 80065e2:	d103      	bne.n	80065ec <_close_r+0x1c>
 80065e4:	682b      	ldr	r3, [r5, #0]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d000      	beq.n	80065ec <_close_r+0x1c>
 80065ea:	6023      	str	r3, [r4, #0]
 80065ec:	bd70      	pop	{r4, r5, r6, pc}
 80065ee:	46c0      	nop			@ (mov r8, r8)
 80065f0:	20000884 	.word	0x20000884

080065f4 <_lseek_r>:
 80065f4:	b570      	push	{r4, r5, r6, lr}
 80065f6:	0004      	movs	r4, r0
 80065f8:	0008      	movs	r0, r1
 80065fa:	0011      	movs	r1, r2
 80065fc:	001a      	movs	r2, r3
 80065fe:	2300      	movs	r3, #0
 8006600:	4d05      	ldr	r5, [pc, #20]	@ (8006618 <_lseek_r+0x24>)
 8006602:	602b      	str	r3, [r5, #0]
 8006604:	f7fc fa70 	bl	8002ae8 <_lseek>
 8006608:	1c43      	adds	r3, r0, #1
 800660a:	d103      	bne.n	8006614 <_lseek_r+0x20>
 800660c:	682b      	ldr	r3, [r5, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d000      	beq.n	8006614 <_lseek_r+0x20>
 8006612:	6023      	str	r3, [r4, #0]
 8006614:	bd70      	pop	{r4, r5, r6, pc}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	20000884 	.word	0x20000884

0800661c <_read_r>:
 800661c:	b570      	push	{r4, r5, r6, lr}
 800661e:	0004      	movs	r4, r0
 8006620:	0008      	movs	r0, r1
 8006622:	0011      	movs	r1, r2
 8006624:	001a      	movs	r2, r3
 8006626:	2300      	movs	r3, #0
 8006628:	4d05      	ldr	r5, [pc, #20]	@ (8006640 <_read_r+0x24>)
 800662a:	602b      	str	r3, [r5, #0]
 800662c:	f7fc fa02 	bl	8002a34 <_read>
 8006630:	1c43      	adds	r3, r0, #1
 8006632:	d103      	bne.n	800663c <_read_r+0x20>
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d000      	beq.n	800663c <_read_r+0x20>
 800663a:	6023      	str	r3, [r4, #0]
 800663c:	bd70      	pop	{r4, r5, r6, pc}
 800663e:	46c0      	nop			@ (mov r8, r8)
 8006640:	20000884 	.word	0x20000884

08006644 <_write_r>:
 8006644:	b570      	push	{r4, r5, r6, lr}
 8006646:	0004      	movs	r4, r0
 8006648:	0008      	movs	r0, r1
 800664a:	0011      	movs	r1, r2
 800664c:	001a      	movs	r2, r3
 800664e:	2300      	movs	r3, #0
 8006650:	4d05      	ldr	r5, [pc, #20]	@ (8006668 <_write_r+0x24>)
 8006652:	602b      	str	r3, [r5, #0]
 8006654:	f7fc fa0b 	bl	8002a6e <_write>
 8006658:	1c43      	adds	r3, r0, #1
 800665a:	d103      	bne.n	8006664 <_write_r+0x20>
 800665c:	682b      	ldr	r3, [r5, #0]
 800665e:	2b00      	cmp	r3, #0
 8006660:	d000      	beq.n	8006664 <_write_r+0x20>
 8006662:	6023      	str	r3, [r4, #0]
 8006664:	bd70      	pop	{r4, r5, r6, pc}
 8006666:	46c0      	nop			@ (mov r8, r8)
 8006668:	20000884 	.word	0x20000884

0800666c <__errno>:
 800666c:	4b01      	ldr	r3, [pc, #4]	@ (8006674 <__errno+0x8>)
 800666e:	6818      	ldr	r0, [r3, #0]
 8006670:	4770      	bx	lr
 8006672:	46c0      	nop			@ (mov r8, r8)
 8006674:	20000028 	.word	0x20000028

08006678 <__libc_init_array>:
 8006678:	b570      	push	{r4, r5, r6, lr}
 800667a:	2600      	movs	r6, #0
 800667c:	4c0c      	ldr	r4, [pc, #48]	@ (80066b0 <__libc_init_array+0x38>)
 800667e:	4d0d      	ldr	r5, [pc, #52]	@ (80066b4 <__libc_init_array+0x3c>)
 8006680:	1b64      	subs	r4, r4, r5
 8006682:	10a4      	asrs	r4, r4, #2
 8006684:	42a6      	cmp	r6, r4
 8006686:	d109      	bne.n	800669c <__libc_init_array+0x24>
 8006688:	2600      	movs	r6, #0
 800668a:	f002 fae3 	bl	8008c54 <_init>
 800668e:	4c0a      	ldr	r4, [pc, #40]	@ (80066b8 <__libc_init_array+0x40>)
 8006690:	4d0a      	ldr	r5, [pc, #40]	@ (80066bc <__libc_init_array+0x44>)
 8006692:	1b64      	subs	r4, r4, r5
 8006694:	10a4      	asrs	r4, r4, #2
 8006696:	42a6      	cmp	r6, r4
 8006698:	d105      	bne.n	80066a6 <__libc_init_array+0x2e>
 800669a:	bd70      	pop	{r4, r5, r6, pc}
 800669c:	00b3      	lsls	r3, r6, #2
 800669e:	58eb      	ldr	r3, [r5, r3]
 80066a0:	4798      	blx	r3
 80066a2:	3601      	adds	r6, #1
 80066a4:	e7ee      	b.n	8006684 <__libc_init_array+0xc>
 80066a6:	00b3      	lsls	r3, r6, #2
 80066a8:	58eb      	ldr	r3, [r5, r3]
 80066aa:	4798      	blx	r3
 80066ac:	3601      	adds	r6, #1
 80066ae:	e7f2      	b.n	8006696 <__libc_init_array+0x1e>
 80066b0:	0800b118 	.word	0x0800b118
 80066b4:	0800b118 	.word	0x0800b118
 80066b8:	0800b11c 	.word	0x0800b11c
 80066bc:	0800b118 	.word	0x0800b118

080066c0 <__retarget_lock_init_recursive>:
 80066c0:	4770      	bx	lr

080066c2 <__retarget_lock_acquire_recursive>:
 80066c2:	4770      	bx	lr

080066c4 <__retarget_lock_release_recursive>:
 80066c4:	4770      	bx	lr

080066c6 <memchr>:
 80066c6:	b2c9      	uxtb	r1, r1
 80066c8:	1882      	adds	r2, r0, r2
 80066ca:	4290      	cmp	r0, r2
 80066cc:	d101      	bne.n	80066d2 <memchr+0xc>
 80066ce:	2000      	movs	r0, #0
 80066d0:	4770      	bx	lr
 80066d2:	7803      	ldrb	r3, [r0, #0]
 80066d4:	428b      	cmp	r3, r1
 80066d6:	d0fb      	beq.n	80066d0 <memchr+0xa>
 80066d8:	3001      	adds	r0, #1
 80066da:	e7f6      	b.n	80066ca <memchr+0x4>

080066dc <memcpy>:
 80066dc:	2300      	movs	r3, #0
 80066de:	b510      	push	{r4, lr}
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d100      	bne.n	80066e6 <memcpy+0xa>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	5ccc      	ldrb	r4, [r1, r3]
 80066e8:	54c4      	strb	r4, [r0, r3]
 80066ea:	3301      	adds	r3, #1
 80066ec:	e7f8      	b.n	80066e0 <memcpy+0x4>

080066ee <quorem>:
 80066ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80066f0:	6902      	ldr	r2, [r0, #16]
 80066f2:	690f      	ldr	r7, [r1, #16]
 80066f4:	b087      	sub	sp, #28
 80066f6:	0006      	movs	r6, r0
 80066f8:	000b      	movs	r3, r1
 80066fa:	2000      	movs	r0, #0
 80066fc:	9102      	str	r1, [sp, #8]
 80066fe:	42ba      	cmp	r2, r7
 8006700:	db6d      	blt.n	80067de <quorem+0xf0>
 8006702:	3f01      	subs	r7, #1
 8006704:	00bc      	lsls	r4, r7, #2
 8006706:	3314      	adds	r3, #20
 8006708:	9305      	str	r3, [sp, #20]
 800670a:	191b      	adds	r3, r3, r4
 800670c:	9303      	str	r3, [sp, #12]
 800670e:	0033      	movs	r3, r6
 8006710:	3314      	adds	r3, #20
 8006712:	191c      	adds	r4, r3, r4
 8006714:	9301      	str	r3, [sp, #4]
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	9304      	str	r3, [sp, #16]
 800671a:	9b03      	ldr	r3, [sp, #12]
 800671c:	9804      	ldr	r0, [sp, #16]
 800671e:	681d      	ldr	r5, [r3, #0]
 8006720:	3501      	adds	r5, #1
 8006722:	0029      	movs	r1, r5
 8006724:	f7f9 fd08 	bl	8000138 <__udivsi3>
 8006728:	9b04      	ldr	r3, [sp, #16]
 800672a:	9000      	str	r0, [sp, #0]
 800672c:	42ab      	cmp	r3, r5
 800672e:	d32b      	bcc.n	8006788 <quorem+0x9a>
 8006730:	9b05      	ldr	r3, [sp, #20]
 8006732:	9d01      	ldr	r5, [sp, #4]
 8006734:	469c      	mov	ip, r3
 8006736:	2300      	movs	r3, #0
 8006738:	9305      	str	r3, [sp, #20]
 800673a:	9304      	str	r3, [sp, #16]
 800673c:	4662      	mov	r2, ip
 800673e:	ca08      	ldmia	r2!, {r3}
 8006740:	6828      	ldr	r0, [r5, #0]
 8006742:	4694      	mov	ip, r2
 8006744:	9a00      	ldr	r2, [sp, #0]
 8006746:	b299      	uxth	r1, r3
 8006748:	4351      	muls	r1, r2
 800674a:	9a05      	ldr	r2, [sp, #20]
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	1889      	adds	r1, r1, r2
 8006750:	9a00      	ldr	r2, [sp, #0]
 8006752:	4353      	muls	r3, r2
 8006754:	0c0a      	lsrs	r2, r1, #16
 8006756:	189b      	adds	r3, r3, r2
 8006758:	0c1a      	lsrs	r2, r3, #16
 800675a:	b289      	uxth	r1, r1
 800675c:	9205      	str	r2, [sp, #20]
 800675e:	b282      	uxth	r2, r0
 8006760:	1a52      	subs	r2, r2, r1
 8006762:	9904      	ldr	r1, [sp, #16]
 8006764:	0c00      	lsrs	r0, r0, #16
 8006766:	1852      	adds	r2, r2, r1
 8006768:	b29b      	uxth	r3, r3
 800676a:	1411      	asrs	r1, r2, #16
 800676c:	1ac3      	subs	r3, r0, r3
 800676e:	185b      	adds	r3, r3, r1
 8006770:	1419      	asrs	r1, r3, #16
 8006772:	b292      	uxth	r2, r2
 8006774:	041b      	lsls	r3, r3, #16
 8006776:	431a      	orrs	r2, r3
 8006778:	9b03      	ldr	r3, [sp, #12]
 800677a:	9104      	str	r1, [sp, #16]
 800677c:	c504      	stmia	r5!, {r2}
 800677e:	4563      	cmp	r3, ip
 8006780:	d2dc      	bcs.n	800673c <quorem+0x4e>
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d030      	beq.n	80067ea <quorem+0xfc>
 8006788:	0030      	movs	r0, r6
 800678a:	9902      	ldr	r1, [sp, #8]
 800678c:	f001 f9c6 	bl	8007b1c <__mcmp>
 8006790:	2800      	cmp	r0, #0
 8006792:	db23      	blt.n	80067dc <quorem+0xee>
 8006794:	0034      	movs	r4, r6
 8006796:	2500      	movs	r5, #0
 8006798:	9902      	ldr	r1, [sp, #8]
 800679a:	3414      	adds	r4, #20
 800679c:	3114      	adds	r1, #20
 800679e:	6823      	ldr	r3, [r4, #0]
 80067a0:	c901      	ldmia	r1!, {r0}
 80067a2:	9302      	str	r3, [sp, #8]
 80067a4:	466b      	mov	r3, sp
 80067a6:	891b      	ldrh	r3, [r3, #8]
 80067a8:	b282      	uxth	r2, r0
 80067aa:	1a9a      	subs	r2, r3, r2
 80067ac:	9b02      	ldr	r3, [sp, #8]
 80067ae:	1952      	adds	r2, r2, r5
 80067b0:	0c00      	lsrs	r0, r0, #16
 80067b2:	0c1b      	lsrs	r3, r3, #16
 80067b4:	1a1b      	subs	r3, r3, r0
 80067b6:	1410      	asrs	r0, r2, #16
 80067b8:	181b      	adds	r3, r3, r0
 80067ba:	141d      	asrs	r5, r3, #16
 80067bc:	b292      	uxth	r2, r2
 80067be:	041b      	lsls	r3, r3, #16
 80067c0:	431a      	orrs	r2, r3
 80067c2:	9b03      	ldr	r3, [sp, #12]
 80067c4:	c404      	stmia	r4!, {r2}
 80067c6:	428b      	cmp	r3, r1
 80067c8:	d2e9      	bcs.n	800679e <quorem+0xb0>
 80067ca:	9a01      	ldr	r2, [sp, #4]
 80067cc:	00bb      	lsls	r3, r7, #2
 80067ce:	18d3      	adds	r3, r2, r3
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	2a00      	cmp	r2, #0
 80067d4:	d013      	beq.n	80067fe <quorem+0x110>
 80067d6:	9b00      	ldr	r3, [sp, #0]
 80067d8:	3301      	adds	r3, #1
 80067da:	9300      	str	r3, [sp, #0]
 80067dc:	9800      	ldr	r0, [sp, #0]
 80067de:	b007      	add	sp, #28
 80067e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067e2:	6823      	ldr	r3, [r4, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d104      	bne.n	80067f2 <quorem+0x104>
 80067e8:	3f01      	subs	r7, #1
 80067ea:	9b01      	ldr	r3, [sp, #4]
 80067ec:	3c04      	subs	r4, #4
 80067ee:	42a3      	cmp	r3, r4
 80067f0:	d3f7      	bcc.n	80067e2 <quorem+0xf4>
 80067f2:	6137      	str	r7, [r6, #16]
 80067f4:	e7c8      	b.n	8006788 <quorem+0x9a>
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	2a00      	cmp	r2, #0
 80067fa:	d104      	bne.n	8006806 <quorem+0x118>
 80067fc:	3f01      	subs	r7, #1
 80067fe:	9a01      	ldr	r2, [sp, #4]
 8006800:	3b04      	subs	r3, #4
 8006802:	429a      	cmp	r2, r3
 8006804:	d3f7      	bcc.n	80067f6 <quorem+0x108>
 8006806:	6137      	str	r7, [r6, #16]
 8006808:	e7e5      	b.n	80067d6 <quorem+0xe8>
	...

0800680c <_dtoa_r>:
 800680c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800680e:	0014      	movs	r4, r2
 8006810:	001d      	movs	r5, r3
 8006812:	69c6      	ldr	r6, [r0, #28]
 8006814:	b09d      	sub	sp, #116	@ 0x74
 8006816:	940a      	str	r4, [sp, #40]	@ 0x28
 8006818:	950b      	str	r5, [sp, #44]	@ 0x2c
 800681a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800681c:	9003      	str	r0, [sp, #12]
 800681e:	2e00      	cmp	r6, #0
 8006820:	d10f      	bne.n	8006842 <_dtoa_r+0x36>
 8006822:	2010      	movs	r0, #16
 8006824:	f000 fe30 	bl	8007488 <malloc>
 8006828:	9b03      	ldr	r3, [sp, #12]
 800682a:	1e02      	subs	r2, r0, #0
 800682c:	61d8      	str	r0, [r3, #28]
 800682e:	d104      	bne.n	800683a <_dtoa_r+0x2e>
 8006830:	21ef      	movs	r1, #239	@ 0xef
 8006832:	4bc7      	ldr	r3, [pc, #796]	@ (8006b50 <_dtoa_r+0x344>)
 8006834:	48c7      	ldr	r0, [pc, #796]	@ (8006b54 <_dtoa_r+0x348>)
 8006836:	f001 fca9 	bl	800818c <__assert_func>
 800683a:	6046      	str	r6, [r0, #4]
 800683c:	6086      	str	r6, [r0, #8]
 800683e:	6006      	str	r6, [r0, #0]
 8006840:	60c6      	str	r6, [r0, #12]
 8006842:	9b03      	ldr	r3, [sp, #12]
 8006844:	69db      	ldr	r3, [r3, #28]
 8006846:	6819      	ldr	r1, [r3, #0]
 8006848:	2900      	cmp	r1, #0
 800684a:	d00b      	beq.n	8006864 <_dtoa_r+0x58>
 800684c:	685a      	ldr	r2, [r3, #4]
 800684e:	2301      	movs	r3, #1
 8006850:	4093      	lsls	r3, r2
 8006852:	604a      	str	r2, [r1, #4]
 8006854:	608b      	str	r3, [r1, #8]
 8006856:	9803      	ldr	r0, [sp, #12]
 8006858:	f000 ff16 	bl	8007688 <_Bfree>
 800685c:	2200      	movs	r2, #0
 800685e:	9b03      	ldr	r3, [sp, #12]
 8006860:	69db      	ldr	r3, [r3, #28]
 8006862:	601a      	str	r2, [r3, #0]
 8006864:	2d00      	cmp	r5, #0
 8006866:	da1e      	bge.n	80068a6 <_dtoa_r+0x9a>
 8006868:	2301      	movs	r3, #1
 800686a:	603b      	str	r3, [r7, #0]
 800686c:	006b      	lsls	r3, r5, #1
 800686e:	085b      	lsrs	r3, r3, #1
 8006870:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006872:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006874:	4bb8      	ldr	r3, [pc, #736]	@ (8006b58 <_dtoa_r+0x34c>)
 8006876:	4ab8      	ldr	r2, [pc, #736]	@ (8006b58 <_dtoa_r+0x34c>)
 8006878:	403b      	ands	r3, r7
 800687a:	4293      	cmp	r3, r2
 800687c:	d116      	bne.n	80068ac <_dtoa_r+0xa0>
 800687e:	4bb7      	ldr	r3, [pc, #732]	@ (8006b5c <_dtoa_r+0x350>)
 8006880:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006882:	6013      	str	r3, [r2, #0]
 8006884:	033b      	lsls	r3, r7, #12
 8006886:	0b1b      	lsrs	r3, r3, #12
 8006888:	4323      	orrs	r3, r4
 800688a:	d101      	bne.n	8006890 <_dtoa_r+0x84>
 800688c:	f000 fd83 	bl	8007396 <_dtoa_r+0xb8a>
 8006890:	4bb3      	ldr	r3, [pc, #716]	@ (8006b60 <_dtoa_r+0x354>)
 8006892:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8006894:	9308      	str	r3, [sp, #32]
 8006896:	2a00      	cmp	r2, #0
 8006898:	d002      	beq.n	80068a0 <_dtoa_r+0x94>
 800689a:	4bb2      	ldr	r3, [pc, #712]	@ (8006b64 <_dtoa_r+0x358>)
 800689c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800689e:	6013      	str	r3, [r2, #0]
 80068a0:	9808      	ldr	r0, [sp, #32]
 80068a2:	b01d      	add	sp, #116	@ 0x74
 80068a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068a6:	2300      	movs	r3, #0
 80068a8:	603b      	str	r3, [r7, #0]
 80068aa:	e7e2      	b.n	8006872 <_dtoa_r+0x66>
 80068ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068b0:	9212      	str	r2, [sp, #72]	@ 0x48
 80068b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80068b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80068b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80068b8:	2200      	movs	r2, #0
 80068ba:	2300      	movs	r3, #0
 80068bc:	f7f9 fdc2 	bl	8000444 <__aeabi_dcmpeq>
 80068c0:	1e06      	subs	r6, r0, #0
 80068c2:	d00b      	beq.n	80068dc <_dtoa_r+0xd0>
 80068c4:	2301      	movs	r3, #1
 80068c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80068c8:	6013      	str	r3, [r2, #0]
 80068ca:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <_dtoa_r+0xca>
 80068d0:	4ba5      	ldr	r3, [pc, #660]	@ (8006b68 <_dtoa_r+0x35c>)
 80068d2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	4ba5      	ldr	r3, [pc, #660]	@ (8006b6c <_dtoa_r+0x360>)
 80068d8:	9308      	str	r3, [sp, #32]
 80068da:	e7e1      	b.n	80068a0 <_dtoa_r+0x94>
 80068dc:	ab1a      	add	r3, sp, #104	@ 0x68
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	ab1b      	add	r3, sp, #108	@ 0x6c
 80068e2:	9300      	str	r3, [sp, #0]
 80068e4:	9803      	ldr	r0, [sp, #12]
 80068e6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80068e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068ea:	f001 f9cd 	bl	8007c88 <__d2b>
 80068ee:	007a      	lsls	r2, r7, #1
 80068f0:	9005      	str	r0, [sp, #20]
 80068f2:	0d52      	lsrs	r2, r2, #21
 80068f4:	d100      	bne.n	80068f8 <_dtoa_r+0xec>
 80068f6:	e07b      	b.n	80069f0 <_dtoa_r+0x1e4>
 80068f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068fa:	9618      	str	r6, [sp, #96]	@ 0x60
 80068fc:	0319      	lsls	r1, r3, #12
 80068fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006b70 <_dtoa_r+0x364>)
 8006900:	0b09      	lsrs	r1, r1, #12
 8006902:	430b      	orrs	r3, r1
 8006904:	499b      	ldr	r1, [pc, #620]	@ (8006b74 <_dtoa_r+0x368>)
 8006906:	1857      	adds	r7, r2, r1
 8006908:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800690a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800690c:	0019      	movs	r1, r3
 800690e:	2200      	movs	r2, #0
 8006910:	4b99      	ldr	r3, [pc, #612]	@ (8006b78 <_dtoa_r+0x36c>)
 8006912:	f7fb f835 	bl	8001980 <__aeabi_dsub>
 8006916:	4a99      	ldr	r2, [pc, #612]	@ (8006b7c <_dtoa_r+0x370>)
 8006918:	4b99      	ldr	r3, [pc, #612]	@ (8006b80 <_dtoa_r+0x374>)
 800691a:	f7fa fd69 	bl	80013f0 <__aeabi_dmul>
 800691e:	4a99      	ldr	r2, [pc, #612]	@ (8006b84 <_dtoa_r+0x378>)
 8006920:	4b99      	ldr	r3, [pc, #612]	@ (8006b88 <_dtoa_r+0x37c>)
 8006922:	f7f9 fdbd 	bl	80004a0 <__aeabi_dadd>
 8006926:	0004      	movs	r4, r0
 8006928:	0038      	movs	r0, r7
 800692a:	000d      	movs	r5, r1
 800692c:	f7fb fc22 	bl	8002174 <__aeabi_i2d>
 8006930:	4a96      	ldr	r2, [pc, #600]	@ (8006b8c <_dtoa_r+0x380>)
 8006932:	4b97      	ldr	r3, [pc, #604]	@ (8006b90 <_dtoa_r+0x384>)
 8006934:	f7fa fd5c 	bl	80013f0 <__aeabi_dmul>
 8006938:	0002      	movs	r2, r0
 800693a:	000b      	movs	r3, r1
 800693c:	0020      	movs	r0, r4
 800693e:	0029      	movs	r1, r5
 8006940:	f7f9 fdae 	bl	80004a0 <__aeabi_dadd>
 8006944:	0004      	movs	r4, r0
 8006946:	000d      	movs	r5, r1
 8006948:	f7fb fbd8 	bl	80020fc <__aeabi_d2iz>
 800694c:	2200      	movs	r2, #0
 800694e:	9004      	str	r0, [sp, #16]
 8006950:	2300      	movs	r3, #0
 8006952:	0020      	movs	r0, r4
 8006954:	0029      	movs	r1, r5
 8006956:	f7f9 fd7b 	bl	8000450 <__aeabi_dcmplt>
 800695a:	2800      	cmp	r0, #0
 800695c:	d00b      	beq.n	8006976 <_dtoa_r+0x16a>
 800695e:	9804      	ldr	r0, [sp, #16]
 8006960:	f7fb fc08 	bl	8002174 <__aeabi_i2d>
 8006964:	002b      	movs	r3, r5
 8006966:	0022      	movs	r2, r4
 8006968:	f7f9 fd6c 	bl	8000444 <__aeabi_dcmpeq>
 800696c:	4243      	negs	r3, r0
 800696e:	4158      	adcs	r0, r3
 8006970:	9b04      	ldr	r3, [sp, #16]
 8006972:	1a1b      	subs	r3, r3, r0
 8006974:	9304      	str	r3, [sp, #16]
 8006976:	2301      	movs	r3, #1
 8006978:	9315      	str	r3, [sp, #84]	@ 0x54
 800697a:	9b04      	ldr	r3, [sp, #16]
 800697c:	2b16      	cmp	r3, #22
 800697e:	d810      	bhi.n	80069a2 <_dtoa_r+0x196>
 8006980:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006982:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006984:	9a04      	ldr	r2, [sp, #16]
 8006986:	4b83      	ldr	r3, [pc, #524]	@ (8006b94 <_dtoa_r+0x388>)
 8006988:	00d2      	lsls	r2, r2, #3
 800698a:	189b      	adds	r3, r3, r2
 800698c:	681a      	ldr	r2, [r3, #0]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	f7f9 fd5e 	bl	8000450 <__aeabi_dcmplt>
 8006994:	2800      	cmp	r0, #0
 8006996:	d047      	beq.n	8006a28 <_dtoa_r+0x21c>
 8006998:	9b04      	ldr	r3, [sp, #16]
 800699a:	3b01      	subs	r3, #1
 800699c:	9304      	str	r3, [sp, #16]
 800699e:	2300      	movs	r3, #0
 80069a0:	9315      	str	r3, [sp, #84]	@ 0x54
 80069a2:	2200      	movs	r2, #0
 80069a4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80069a6:	9206      	str	r2, [sp, #24]
 80069a8:	1bdb      	subs	r3, r3, r7
 80069aa:	1e5a      	subs	r2, r3, #1
 80069ac:	d53e      	bpl.n	8006a2c <_dtoa_r+0x220>
 80069ae:	2201      	movs	r2, #1
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	9306      	str	r3, [sp, #24]
 80069b4:	2300      	movs	r3, #0
 80069b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80069b8:	9b04      	ldr	r3, [sp, #16]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	db38      	blt.n	8006a30 <_dtoa_r+0x224>
 80069be:	9a04      	ldr	r2, [sp, #16]
 80069c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069c2:	4694      	mov	ip, r2
 80069c4:	4463      	add	r3, ip
 80069c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80069c8:	2300      	movs	r3, #0
 80069ca:	9214      	str	r2, [sp, #80]	@ 0x50
 80069cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80069ce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80069d0:	2401      	movs	r4, #1
 80069d2:	2b09      	cmp	r3, #9
 80069d4:	d867      	bhi.n	8006aa6 <_dtoa_r+0x29a>
 80069d6:	2b05      	cmp	r3, #5
 80069d8:	dd02      	ble.n	80069e0 <_dtoa_r+0x1d4>
 80069da:	2400      	movs	r4, #0
 80069dc:	3b04      	subs	r3, #4
 80069de:	9322      	str	r3, [sp, #136]	@ 0x88
 80069e0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80069e2:	1e98      	subs	r0, r3, #2
 80069e4:	2803      	cmp	r0, #3
 80069e6:	d867      	bhi.n	8006ab8 <_dtoa_r+0x2ac>
 80069e8:	f7f9 fb92 	bl	8000110 <__gnu_thumb1_case_uqi>
 80069ec:	5b383a2b 	.word	0x5b383a2b
 80069f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80069f2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80069f4:	18f6      	adds	r6, r6, r3
 80069f6:	4b68      	ldr	r3, [pc, #416]	@ (8006b98 <_dtoa_r+0x38c>)
 80069f8:	18f2      	adds	r2, r6, r3
 80069fa:	2a20      	cmp	r2, #32
 80069fc:	dd0f      	ble.n	8006a1e <_dtoa_r+0x212>
 80069fe:	2340      	movs	r3, #64	@ 0x40
 8006a00:	1a9b      	subs	r3, r3, r2
 8006a02:	409f      	lsls	r7, r3
 8006a04:	4b65      	ldr	r3, [pc, #404]	@ (8006b9c <_dtoa_r+0x390>)
 8006a06:	0038      	movs	r0, r7
 8006a08:	18f3      	adds	r3, r6, r3
 8006a0a:	40dc      	lsrs	r4, r3
 8006a0c:	4320      	orrs	r0, r4
 8006a0e:	f7fb fbdf 	bl	80021d0 <__aeabi_ui2d>
 8006a12:	2201      	movs	r2, #1
 8006a14:	4b62      	ldr	r3, [pc, #392]	@ (8006ba0 <_dtoa_r+0x394>)
 8006a16:	1e77      	subs	r7, r6, #1
 8006a18:	18cb      	adds	r3, r1, r3
 8006a1a:	9218      	str	r2, [sp, #96]	@ 0x60
 8006a1c:	e776      	b.n	800690c <_dtoa_r+0x100>
 8006a1e:	2320      	movs	r3, #32
 8006a20:	0020      	movs	r0, r4
 8006a22:	1a9b      	subs	r3, r3, r2
 8006a24:	4098      	lsls	r0, r3
 8006a26:	e7f2      	b.n	8006a0e <_dtoa_r+0x202>
 8006a28:	9015      	str	r0, [sp, #84]	@ 0x54
 8006a2a:	e7ba      	b.n	80069a2 <_dtoa_r+0x196>
 8006a2c:	920d      	str	r2, [sp, #52]	@ 0x34
 8006a2e:	e7c3      	b.n	80069b8 <_dtoa_r+0x1ac>
 8006a30:	9b06      	ldr	r3, [sp, #24]
 8006a32:	9a04      	ldr	r2, [sp, #16]
 8006a34:	1a9b      	subs	r3, r3, r2
 8006a36:	9306      	str	r3, [sp, #24]
 8006a38:	4253      	negs	r3, r2
 8006a3a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9314      	str	r3, [sp, #80]	@ 0x50
 8006a40:	e7c5      	b.n	80069ce <_dtoa_r+0x1c2>
 8006a42:	2300      	movs	r3, #0
 8006a44:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a46:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006a48:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	dc13      	bgt.n	8006a78 <_dtoa_r+0x26c>
 8006a50:	2301      	movs	r3, #1
 8006a52:	001a      	movs	r2, r3
 8006a54:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a56:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a58:	9223      	str	r2, [sp, #140]	@ 0x8c
 8006a5a:	e00d      	b.n	8006a78 <_dtoa_r+0x26c>
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e7f1      	b.n	8006a44 <_dtoa_r+0x238>
 8006a60:	2300      	movs	r3, #0
 8006a62:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006a64:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a66:	4694      	mov	ip, r2
 8006a68:	9b04      	ldr	r3, [sp, #16]
 8006a6a:	4463      	add	r3, ip
 8006a6c:	930e      	str	r3, [sp, #56]	@ 0x38
 8006a6e:	3301      	adds	r3, #1
 8006a70:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	dc00      	bgt.n	8006a78 <_dtoa_r+0x26c>
 8006a76:	2301      	movs	r3, #1
 8006a78:	9a03      	ldr	r2, [sp, #12]
 8006a7a:	2100      	movs	r1, #0
 8006a7c:	69d0      	ldr	r0, [r2, #28]
 8006a7e:	2204      	movs	r2, #4
 8006a80:	0015      	movs	r5, r2
 8006a82:	3514      	adds	r5, #20
 8006a84:	429d      	cmp	r5, r3
 8006a86:	d91b      	bls.n	8006ac0 <_dtoa_r+0x2b4>
 8006a88:	6041      	str	r1, [r0, #4]
 8006a8a:	9803      	ldr	r0, [sp, #12]
 8006a8c:	f000 fdb8 	bl	8007600 <_Balloc>
 8006a90:	9008      	str	r0, [sp, #32]
 8006a92:	2800      	cmp	r0, #0
 8006a94:	d117      	bne.n	8006ac6 <_dtoa_r+0x2ba>
 8006a96:	21b0      	movs	r1, #176	@ 0xb0
 8006a98:	4b42      	ldr	r3, [pc, #264]	@ (8006ba4 <_dtoa_r+0x398>)
 8006a9a:	482e      	ldr	r0, [pc, #184]	@ (8006b54 <_dtoa_r+0x348>)
 8006a9c:	9a08      	ldr	r2, [sp, #32]
 8006a9e:	31ff      	adds	r1, #255	@ 0xff
 8006aa0:	e6c9      	b.n	8006836 <_dtoa_r+0x2a>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	e7dd      	b.n	8006a62 <_dtoa_r+0x256>
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	9410      	str	r4, [sp, #64]	@ 0x40
 8006aaa:	9322      	str	r3, [sp, #136]	@ 0x88
 8006aac:	3b01      	subs	r3, #1
 8006aae:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ab2:	2200      	movs	r2, #0
 8006ab4:	3313      	adds	r3, #19
 8006ab6:	e7cf      	b.n	8006a58 <_dtoa_r+0x24c>
 8006ab8:	2301      	movs	r3, #1
 8006aba:	9310      	str	r3, [sp, #64]	@ 0x40
 8006abc:	3b02      	subs	r3, #2
 8006abe:	e7f6      	b.n	8006aae <_dtoa_r+0x2a2>
 8006ac0:	3101      	adds	r1, #1
 8006ac2:	0052      	lsls	r2, r2, #1
 8006ac4:	e7dc      	b.n	8006a80 <_dtoa_r+0x274>
 8006ac6:	9b03      	ldr	r3, [sp, #12]
 8006ac8:	9a08      	ldr	r2, [sp, #32]
 8006aca:	69db      	ldr	r3, [r3, #28]
 8006acc:	601a      	str	r2, [r3, #0]
 8006ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad0:	2b0e      	cmp	r3, #14
 8006ad2:	d900      	bls.n	8006ad6 <_dtoa_r+0x2ca>
 8006ad4:	e0d9      	b.n	8006c8a <_dtoa_r+0x47e>
 8006ad6:	2c00      	cmp	r4, #0
 8006ad8:	d100      	bne.n	8006adc <_dtoa_r+0x2d0>
 8006ada:	e0d6      	b.n	8006c8a <_dtoa_r+0x47e>
 8006adc:	9b04      	ldr	r3, [sp, #16]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	dd64      	ble.n	8006bac <_dtoa_r+0x3a0>
 8006ae2:	210f      	movs	r1, #15
 8006ae4:	9a04      	ldr	r2, [sp, #16]
 8006ae6:	4b2b      	ldr	r3, [pc, #172]	@ (8006b94 <_dtoa_r+0x388>)
 8006ae8:	400a      	ands	r2, r1
 8006aea:	00d2      	lsls	r2, r2, #3
 8006aec:	189b      	adds	r3, r3, r2
 8006aee:	681e      	ldr	r6, [r3, #0]
 8006af0:	685f      	ldr	r7, [r3, #4]
 8006af2:	9b04      	ldr	r3, [sp, #16]
 8006af4:	2402      	movs	r4, #2
 8006af6:	111d      	asrs	r5, r3, #4
 8006af8:	05db      	lsls	r3, r3, #23
 8006afa:	d50a      	bpl.n	8006b12 <_dtoa_r+0x306>
 8006afc:	4b2a      	ldr	r3, [pc, #168]	@ (8006ba8 <_dtoa_r+0x39c>)
 8006afe:	400d      	ands	r5, r1
 8006b00:	6a1a      	ldr	r2, [r3, #32]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b04:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006b06:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006b08:	f7fa f82e 	bl	8000b68 <__aeabi_ddiv>
 8006b0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b0e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b10:	3401      	adds	r4, #1
 8006b12:	4b25      	ldr	r3, [pc, #148]	@ (8006ba8 <_dtoa_r+0x39c>)
 8006b14:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b16:	2d00      	cmp	r5, #0
 8006b18:	d108      	bne.n	8006b2c <_dtoa_r+0x320>
 8006b1a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006b1c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006b1e:	0032      	movs	r2, r6
 8006b20:	003b      	movs	r3, r7
 8006b22:	f7fa f821 	bl	8000b68 <__aeabi_ddiv>
 8006b26:	900a      	str	r0, [sp, #40]	@ 0x28
 8006b28:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006b2a:	e05a      	b.n	8006be2 <_dtoa_r+0x3d6>
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	421d      	tst	r5, r3
 8006b30:	d009      	beq.n	8006b46 <_dtoa_r+0x33a>
 8006b32:	18e4      	adds	r4, r4, r3
 8006b34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b36:	0030      	movs	r0, r6
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	685b      	ldr	r3, [r3, #4]
 8006b3c:	0039      	movs	r1, r7
 8006b3e:	f7fa fc57 	bl	80013f0 <__aeabi_dmul>
 8006b42:	0006      	movs	r6, r0
 8006b44:	000f      	movs	r7, r1
 8006b46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b48:	106d      	asrs	r5, r5, #1
 8006b4a:	3308      	adds	r3, #8
 8006b4c:	e7e2      	b.n	8006b14 <_dtoa_r+0x308>
 8006b4e:	46c0      	nop			@ (mov r8, r8)
 8006b50:	0800ade9 	.word	0x0800ade9
 8006b54:	0800ae00 	.word	0x0800ae00
 8006b58:	7ff00000 	.word	0x7ff00000
 8006b5c:	0000270f 	.word	0x0000270f
 8006b60:	0800ade5 	.word	0x0800ade5
 8006b64:	0800ade8 	.word	0x0800ade8
 8006b68:	0800adb9 	.word	0x0800adb9
 8006b6c:	0800adb8 	.word	0x0800adb8
 8006b70:	3ff00000 	.word	0x3ff00000
 8006b74:	fffffc01 	.word	0xfffffc01
 8006b78:	3ff80000 	.word	0x3ff80000
 8006b7c:	636f4361 	.word	0x636f4361
 8006b80:	3fd287a7 	.word	0x3fd287a7
 8006b84:	8b60c8b3 	.word	0x8b60c8b3
 8006b88:	3fc68a28 	.word	0x3fc68a28
 8006b8c:	509f79fb 	.word	0x509f79fb
 8006b90:	3fd34413 	.word	0x3fd34413
 8006b94:	0800aef8 	.word	0x0800aef8
 8006b98:	00000432 	.word	0x00000432
 8006b9c:	00000412 	.word	0x00000412
 8006ba0:	fe100000 	.word	0xfe100000
 8006ba4:	0800ae58 	.word	0x0800ae58
 8006ba8:	0800aed0 	.word	0x0800aed0
 8006bac:	9b04      	ldr	r3, [sp, #16]
 8006bae:	2402      	movs	r4, #2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d016      	beq.n	8006be2 <_dtoa_r+0x3d6>
 8006bb4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006bb6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006bb8:	220f      	movs	r2, #15
 8006bba:	425d      	negs	r5, r3
 8006bbc:	402a      	ands	r2, r5
 8006bbe:	4bd7      	ldr	r3, [pc, #860]	@ (8006f1c <_dtoa_r+0x710>)
 8006bc0:	00d2      	lsls	r2, r2, #3
 8006bc2:	189b      	adds	r3, r3, r2
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	f7fa fc12 	bl	80013f0 <__aeabi_dmul>
 8006bcc:	2701      	movs	r7, #1
 8006bce:	2300      	movs	r3, #0
 8006bd0:	900a      	str	r0, [sp, #40]	@ 0x28
 8006bd2:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006bd4:	4ed2      	ldr	r6, [pc, #840]	@ (8006f20 <_dtoa_r+0x714>)
 8006bd6:	112d      	asrs	r5, r5, #4
 8006bd8:	2d00      	cmp	r5, #0
 8006bda:	d000      	beq.n	8006bde <_dtoa_r+0x3d2>
 8006bdc:	e0ba      	b.n	8006d54 <_dtoa_r+0x548>
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d1a1      	bne.n	8006b26 <_dtoa_r+0x31a>
 8006be2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006be4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006be6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d100      	bne.n	8006bee <_dtoa_r+0x3e2>
 8006bec:	e0bd      	b.n	8006d6a <_dtoa_r+0x55e>
 8006bee:	2200      	movs	r2, #0
 8006bf0:	0030      	movs	r0, r6
 8006bf2:	0039      	movs	r1, r7
 8006bf4:	4bcb      	ldr	r3, [pc, #812]	@ (8006f24 <_dtoa_r+0x718>)
 8006bf6:	f7f9 fc2b 	bl	8000450 <__aeabi_dcmplt>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	d100      	bne.n	8006c00 <_dtoa_r+0x3f4>
 8006bfe:	e0b4      	b.n	8006d6a <_dtoa_r+0x55e>
 8006c00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d100      	bne.n	8006c08 <_dtoa_r+0x3fc>
 8006c06:	e0b0      	b.n	8006d6a <_dtoa_r+0x55e>
 8006c08:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	dd39      	ble.n	8006c82 <_dtoa_r+0x476>
 8006c0e:	9b04      	ldr	r3, [sp, #16]
 8006c10:	2200      	movs	r2, #0
 8006c12:	3b01      	subs	r3, #1
 8006c14:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c16:	0030      	movs	r0, r6
 8006c18:	4bc3      	ldr	r3, [pc, #780]	@ (8006f28 <_dtoa_r+0x71c>)
 8006c1a:	0039      	movs	r1, r7
 8006c1c:	f7fa fbe8 	bl	80013f0 <__aeabi_dmul>
 8006c20:	900a      	str	r0, [sp, #40]	@ 0x28
 8006c22:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006c24:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c26:	3401      	adds	r4, #1
 8006c28:	0020      	movs	r0, r4
 8006c2a:	9311      	str	r3, [sp, #68]	@ 0x44
 8006c2c:	f7fb faa2 	bl	8002174 <__aeabi_i2d>
 8006c30:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c34:	f7fa fbdc 	bl	80013f0 <__aeabi_dmul>
 8006c38:	4bbc      	ldr	r3, [pc, #752]	@ (8006f2c <_dtoa_r+0x720>)
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	f7f9 fc30 	bl	80004a0 <__aeabi_dadd>
 8006c40:	4bbb      	ldr	r3, [pc, #748]	@ (8006f30 <_dtoa_r+0x724>)
 8006c42:	0006      	movs	r6, r0
 8006c44:	18cf      	adds	r7, r1, r3
 8006c46:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d000      	beq.n	8006c4e <_dtoa_r+0x442>
 8006c4c:	e091      	b.n	8006d72 <_dtoa_r+0x566>
 8006c4e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c52:	2200      	movs	r2, #0
 8006c54:	4bb7      	ldr	r3, [pc, #732]	@ (8006f34 <_dtoa_r+0x728>)
 8006c56:	f7fa fe93 	bl	8001980 <__aeabi_dsub>
 8006c5a:	0032      	movs	r2, r6
 8006c5c:	003b      	movs	r3, r7
 8006c5e:	0004      	movs	r4, r0
 8006c60:	000d      	movs	r5, r1
 8006c62:	f7f9 fc09 	bl	8000478 <__aeabi_dcmpgt>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	d000      	beq.n	8006c6c <_dtoa_r+0x460>
 8006c6a:	e29d      	b.n	80071a8 <_dtoa_r+0x99c>
 8006c6c:	2180      	movs	r1, #128	@ 0x80
 8006c6e:	0609      	lsls	r1, r1, #24
 8006c70:	187b      	adds	r3, r7, r1
 8006c72:	0032      	movs	r2, r6
 8006c74:	0020      	movs	r0, r4
 8006c76:	0029      	movs	r1, r5
 8006c78:	f7f9 fbea 	bl	8000450 <__aeabi_dcmplt>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	d000      	beq.n	8006c82 <_dtoa_r+0x476>
 8006c80:	e130      	b.n	8006ee4 <_dtoa_r+0x6d8>
 8006c82:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c84:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006c86:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c88:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006c8a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	da00      	bge.n	8006c92 <_dtoa_r+0x486>
 8006c90:	e177      	b.n	8006f82 <_dtoa_r+0x776>
 8006c92:	9a04      	ldr	r2, [sp, #16]
 8006c94:	2a0e      	cmp	r2, #14
 8006c96:	dd00      	ble.n	8006c9a <_dtoa_r+0x48e>
 8006c98:	e173      	b.n	8006f82 <_dtoa_r+0x776>
 8006c9a:	4ba0      	ldr	r3, [pc, #640]	@ (8006f1c <_dtoa_r+0x710>)
 8006c9c:	00d2      	lsls	r2, r2, #3
 8006c9e:	189b      	adds	r3, r3, r2
 8006ca0:	685c      	ldr	r4, [r3, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	9306      	str	r3, [sp, #24]
 8006ca6:	9407      	str	r4, [sp, #28]
 8006ca8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	da03      	bge.n	8006cb6 <_dtoa_r+0x4aa>
 8006cae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	dc00      	bgt.n	8006cb6 <_dtoa_r+0x4aa>
 8006cb4:	e106      	b.n	8006ec4 <_dtoa_r+0x6b8>
 8006cb6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006cb8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006cba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cbc:	9d08      	ldr	r5, [sp, #32]
 8006cbe:	3b01      	subs	r3, #1
 8006cc0:	195b      	adds	r3, r3, r5
 8006cc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cc4:	9a06      	ldr	r2, [sp, #24]
 8006cc6:	9b07      	ldr	r3, [sp, #28]
 8006cc8:	0030      	movs	r0, r6
 8006cca:	0039      	movs	r1, r7
 8006ccc:	f7f9 ff4c 	bl	8000b68 <__aeabi_ddiv>
 8006cd0:	f7fb fa14 	bl	80020fc <__aeabi_d2iz>
 8006cd4:	9009      	str	r0, [sp, #36]	@ 0x24
 8006cd6:	f7fb fa4d 	bl	8002174 <__aeabi_i2d>
 8006cda:	9a06      	ldr	r2, [sp, #24]
 8006cdc:	9b07      	ldr	r3, [sp, #28]
 8006cde:	f7fa fb87 	bl	80013f0 <__aeabi_dmul>
 8006ce2:	0002      	movs	r2, r0
 8006ce4:	000b      	movs	r3, r1
 8006ce6:	0030      	movs	r0, r6
 8006ce8:	0039      	movs	r1, r7
 8006cea:	f7fa fe49 	bl	8001980 <__aeabi_dsub>
 8006cee:	002b      	movs	r3, r5
 8006cf0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cf2:	3501      	adds	r5, #1
 8006cf4:	3230      	adds	r2, #48	@ 0x30
 8006cf6:	701a      	strb	r2, [r3, #0]
 8006cf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006cfa:	002c      	movs	r4, r5
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d000      	beq.n	8006d02 <_dtoa_r+0x4f6>
 8006d00:	e131      	b.n	8006f66 <_dtoa_r+0x75a>
 8006d02:	0002      	movs	r2, r0
 8006d04:	000b      	movs	r3, r1
 8006d06:	f7f9 fbcb 	bl	80004a0 <__aeabi_dadd>
 8006d0a:	9a06      	ldr	r2, [sp, #24]
 8006d0c:	9b07      	ldr	r3, [sp, #28]
 8006d0e:	0006      	movs	r6, r0
 8006d10:	000f      	movs	r7, r1
 8006d12:	f7f9 fbb1 	bl	8000478 <__aeabi_dcmpgt>
 8006d16:	2800      	cmp	r0, #0
 8006d18:	d000      	beq.n	8006d1c <_dtoa_r+0x510>
 8006d1a:	e10f      	b.n	8006f3c <_dtoa_r+0x730>
 8006d1c:	9a06      	ldr	r2, [sp, #24]
 8006d1e:	9b07      	ldr	r3, [sp, #28]
 8006d20:	0030      	movs	r0, r6
 8006d22:	0039      	movs	r1, r7
 8006d24:	f7f9 fb8e 	bl	8000444 <__aeabi_dcmpeq>
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d003      	beq.n	8006d34 <_dtoa_r+0x528>
 8006d2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d2e:	07dd      	lsls	r5, r3, #31
 8006d30:	d500      	bpl.n	8006d34 <_dtoa_r+0x528>
 8006d32:	e103      	b.n	8006f3c <_dtoa_r+0x730>
 8006d34:	9905      	ldr	r1, [sp, #20]
 8006d36:	9803      	ldr	r0, [sp, #12]
 8006d38:	f000 fca6 	bl	8007688 <_Bfree>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	7023      	strb	r3, [r4, #0]
 8006d40:	9b04      	ldr	r3, [sp, #16]
 8006d42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006d44:	3301      	adds	r3, #1
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d100      	bne.n	8006d50 <_dtoa_r+0x544>
 8006d4e:	e5a7      	b.n	80068a0 <_dtoa_r+0x94>
 8006d50:	601c      	str	r4, [r3, #0]
 8006d52:	e5a5      	b.n	80068a0 <_dtoa_r+0x94>
 8006d54:	423d      	tst	r5, r7
 8006d56:	d005      	beq.n	8006d64 <_dtoa_r+0x558>
 8006d58:	6832      	ldr	r2, [r6, #0]
 8006d5a:	6873      	ldr	r3, [r6, #4]
 8006d5c:	f7fa fb48 	bl	80013f0 <__aeabi_dmul>
 8006d60:	003b      	movs	r3, r7
 8006d62:	3401      	adds	r4, #1
 8006d64:	106d      	asrs	r5, r5, #1
 8006d66:	3608      	adds	r6, #8
 8006d68:	e736      	b.n	8006bd8 <_dtoa_r+0x3cc>
 8006d6a:	9b04      	ldr	r3, [sp, #16]
 8006d6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d70:	e75a      	b.n	8006c28 <_dtoa_r+0x41c>
 8006d72:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006d74:	4b69      	ldr	r3, [pc, #420]	@ (8006f1c <_dtoa_r+0x710>)
 8006d76:	3a01      	subs	r2, #1
 8006d78:	00d2      	lsls	r2, r2, #3
 8006d7a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006d7c:	189b      	adds	r3, r3, r2
 8006d7e:	681a      	ldr	r2, [r3, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2900      	cmp	r1, #0
 8006d84:	d04c      	beq.n	8006e20 <_dtoa_r+0x614>
 8006d86:	2000      	movs	r0, #0
 8006d88:	496b      	ldr	r1, [pc, #428]	@ (8006f38 <_dtoa_r+0x72c>)
 8006d8a:	f7f9 feed 	bl	8000b68 <__aeabi_ddiv>
 8006d8e:	0032      	movs	r2, r6
 8006d90:	003b      	movs	r3, r7
 8006d92:	f7fa fdf5 	bl	8001980 <__aeabi_dsub>
 8006d96:	9a08      	ldr	r2, [sp, #32]
 8006d98:	0006      	movs	r6, r0
 8006d9a:	4694      	mov	ip, r2
 8006d9c:	000f      	movs	r7, r1
 8006d9e:	9b08      	ldr	r3, [sp, #32]
 8006da0:	9316      	str	r3, [sp, #88]	@ 0x58
 8006da2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006da4:	4463      	add	r3, ip
 8006da6:	9311      	str	r3, [sp, #68]	@ 0x44
 8006da8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006daa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dac:	f7fb f9a6 	bl	80020fc <__aeabi_d2iz>
 8006db0:	0005      	movs	r5, r0
 8006db2:	f7fb f9df 	bl	8002174 <__aeabi_i2d>
 8006db6:	0002      	movs	r2, r0
 8006db8:	000b      	movs	r3, r1
 8006dba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006dbe:	f7fa fddf 	bl	8001980 <__aeabi_dsub>
 8006dc2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006dc4:	3530      	adds	r5, #48	@ 0x30
 8006dc6:	1c5c      	adds	r4, r3, #1
 8006dc8:	701d      	strb	r5, [r3, #0]
 8006dca:	0032      	movs	r2, r6
 8006dcc:	003b      	movs	r3, r7
 8006dce:	900a      	str	r0, [sp, #40]	@ 0x28
 8006dd0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006dd2:	f7f9 fb3d 	bl	8000450 <__aeabi_dcmplt>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	d16a      	bne.n	8006eb0 <_dtoa_r+0x6a4>
 8006dda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ddc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dde:	2000      	movs	r0, #0
 8006de0:	4950      	ldr	r1, [pc, #320]	@ (8006f24 <_dtoa_r+0x718>)
 8006de2:	f7fa fdcd 	bl	8001980 <__aeabi_dsub>
 8006de6:	0032      	movs	r2, r6
 8006de8:	003b      	movs	r3, r7
 8006dea:	f7f9 fb31 	bl	8000450 <__aeabi_dcmplt>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	d000      	beq.n	8006df4 <_dtoa_r+0x5e8>
 8006df2:	e0a5      	b.n	8006f40 <_dtoa_r+0x734>
 8006df4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006df6:	42a3      	cmp	r3, r4
 8006df8:	d100      	bne.n	8006dfc <_dtoa_r+0x5f0>
 8006dfa:	e742      	b.n	8006c82 <_dtoa_r+0x476>
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	0030      	movs	r0, r6
 8006e00:	0039      	movs	r1, r7
 8006e02:	4b49      	ldr	r3, [pc, #292]	@ (8006f28 <_dtoa_r+0x71c>)
 8006e04:	f7fa faf4 	bl	80013f0 <__aeabi_dmul>
 8006e08:	2200      	movs	r2, #0
 8006e0a:	0006      	movs	r6, r0
 8006e0c:	000f      	movs	r7, r1
 8006e0e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e10:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e12:	4b45      	ldr	r3, [pc, #276]	@ (8006f28 <_dtoa_r+0x71c>)
 8006e14:	f7fa faec 	bl	80013f0 <__aeabi_dmul>
 8006e18:	9416      	str	r4, [sp, #88]	@ 0x58
 8006e1a:	900a      	str	r0, [sp, #40]	@ 0x28
 8006e1c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006e1e:	e7c3      	b.n	8006da8 <_dtoa_r+0x59c>
 8006e20:	0030      	movs	r0, r6
 8006e22:	0039      	movs	r1, r7
 8006e24:	f7fa fae4 	bl	80013f0 <__aeabi_dmul>
 8006e28:	9d08      	ldr	r5, [sp, #32]
 8006e2a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006e2c:	002b      	movs	r3, r5
 8006e2e:	4694      	mov	ip, r2
 8006e30:	9016      	str	r0, [sp, #88]	@ 0x58
 8006e32:	9117      	str	r1, [sp, #92]	@ 0x5c
 8006e34:	4463      	add	r3, ip
 8006e36:	9319      	str	r3, [sp, #100]	@ 0x64
 8006e38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e3c:	f7fb f95e 	bl	80020fc <__aeabi_d2iz>
 8006e40:	0004      	movs	r4, r0
 8006e42:	f7fb f997 	bl	8002174 <__aeabi_i2d>
 8006e46:	000b      	movs	r3, r1
 8006e48:	0002      	movs	r2, r0
 8006e4a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e4e:	f7fa fd97 	bl	8001980 <__aeabi_dsub>
 8006e52:	3430      	adds	r4, #48	@ 0x30
 8006e54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006e56:	702c      	strb	r4, [r5, #0]
 8006e58:	3501      	adds	r5, #1
 8006e5a:	0006      	movs	r6, r0
 8006e5c:	000f      	movs	r7, r1
 8006e5e:	42ab      	cmp	r3, r5
 8006e60:	d129      	bne.n	8006eb6 <_dtoa_r+0x6aa>
 8006e62:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8006e64:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8006e66:	9b08      	ldr	r3, [sp, #32]
 8006e68:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8006e6a:	469c      	mov	ip, r3
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	4b32      	ldr	r3, [pc, #200]	@ (8006f38 <_dtoa_r+0x72c>)
 8006e70:	4464      	add	r4, ip
 8006e72:	f7f9 fb15 	bl	80004a0 <__aeabi_dadd>
 8006e76:	0002      	movs	r2, r0
 8006e78:	000b      	movs	r3, r1
 8006e7a:	0030      	movs	r0, r6
 8006e7c:	0039      	movs	r1, r7
 8006e7e:	f7f9 fafb 	bl	8000478 <__aeabi_dcmpgt>
 8006e82:	2800      	cmp	r0, #0
 8006e84:	d15c      	bne.n	8006f40 <_dtoa_r+0x734>
 8006e86:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8006e88:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006e8a:	2000      	movs	r0, #0
 8006e8c:	492a      	ldr	r1, [pc, #168]	@ (8006f38 <_dtoa_r+0x72c>)
 8006e8e:	f7fa fd77 	bl	8001980 <__aeabi_dsub>
 8006e92:	0002      	movs	r2, r0
 8006e94:	000b      	movs	r3, r1
 8006e96:	0030      	movs	r0, r6
 8006e98:	0039      	movs	r1, r7
 8006e9a:	f7f9 fad9 	bl	8000450 <__aeabi_dcmplt>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	d100      	bne.n	8006ea4 <_dtoa_r+0x698>
 8006ea2:	e6ee      	b.n	8006c82 <_dtoa_r+0x476>
 8006ea4:	0023      	movs	r3, r4
 8006ea6:	3c01      	subs	r4, #1
 8006ea8:	7822      	ldrb	r2, [r4, #0]
 8006eaa:	2a30      	cmp	r2, #48	@ 0x30
 8006eac:	d0fa      	beq.n	8006ea4 <_dtoa_r+0x698>
 8006eae:	001c      	movs	r4, r3
 8006eb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006eb2:	9304      	str	r3, [sp, #16]
 8006eb4:	e73e      	b.n	8006d34 <_dtoa_r+0x528>
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8006f28 <_dtoa_r+0x71c>)
 8006eba:	f7fa fa99 	bl	80013f0 <__aeabi_dmul>
 8006ebe:	900a      	str	r0, [sp, #40]	@ 0x28
 8006ec0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006ec2:	e7b9      	b.n	8006e38 <_dtoa_r+0x62c>
 8006ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d10c      	bne.n	8006ee4 <_dtoa_r+0x6d8>
 8006eca:	9806      	ldr	r0, [sp, #24]
 8006ecc:	9907      	ldr	r1, [sp, #28]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	4b18      	ldr	r3, [pc, #96]	@ (8006f34 <_dtoa_r+0x728>)
 8006ed2:	f7fa fa8d 	bl	80013f0 <__aeabi_dmul>
 8006ed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ed8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eda:	f7f9 fad7 	bl	800048c <__aeabi_dcmpge>
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	d100      	bne.n	8006ee4 <_dtoa_r+0x6d8>
 8006ee2:	e164      	b.n	80071ae <_dtoa_r+0x9a2>
 8006ee4:	2600      	movs	r6, #0
 8006ee6:	0037      	movs	r7, r6
 8006ee8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006eea:	9c08      	ldr	r4, [sp, #32]
 8006eec:	43db      	mvns	r3, r3
 8006eee:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	9304      	str	r3, [sp, #16]
 8006ef4:	0031      	movs	r1, r6
 8006ef6:	9803      	ldr	r0, [sp, #12]
 8006ef8:	f000 fbc6 	bl	8007688 <_Bfree>
 8006efc:	2f00      	cmp	r7, #0
 8006efe:	d0d7      	beq.n	8006eb0 <_dtoa_r+0x6a4>
 8006f00:	9b04      	ldr	r3, [sp, #16]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d005      	beq.n	8006f12 <_dtoa_r+0x706>
 8006f06:	42bb      	cmp	r3, r7
 8006f08:	d003      	beq.n	8006f12 <_dtoa_r+0x706>
 8006f0a:	0019      	movs	r1, r3
 8006f0c:	9803      	ldr	r0, [sp, #12]
 8006f0e:	f000 fbbb 	bl	8007688 <_Bfree>
 8006f12:	0039      	movs	r1, r7
 8006f14:	9803      	ldr	r0, [sp, #12]
 8006f16:	f000 fbb7 	bl	8007688 <_Bfree>
 8006f1a:	e7c9      	b.n	8006eb0 <_dtoa_r+0x6a4>
 8006f1c:	0800aef8 	.word	0x0800aef8
 8006f20:	0800aed0 	.word	0x0800aed0
 8006f24:	3ff00000 	.word	0x3ff00000
 8006f28:	40240000 	.word	0x40240000
 8006f2c:	401c0000 	.word	0x401c0000
 8006f30:	fcc00000 	.word	0xfcc00000
 8006f34:	40140000 	.word	0x40140000
 8006f38:	3fe00000 	.word	0x3fe00000
 8006f3c:	9b04      	ldr	r3, [sp, #16]
 8006f3e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f40:	0023      	movs	r3, r4
 8006f42:	001c      	movs	r4, r3
 8006f44:	3b01      	subs	r3, #1
 8006f46:	781a      	ldrb	r2, [r3, #0]
 8006f48:	2a39      	cmp	r2, #57	@ 0x39
 8006f4a:	d108      	bne.n	8006f5e <_dtoa_r+0x752>
 8006f4c:	9a08      	ldr	r2, [sp, #32]
 8006f4e:	429a      	cmp	r2, r3
 8006f50:	d1f7      	bne.n	8006f42 <_dtoa_r+0x736>
 8006f52:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006f54:	9908      	ldr	r1, [sp, #32]
 8006f56:	3201      	adds	r2, #1
 8006f58:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f5a:	2230      	movs	r2, #48	@ 0x30
 8006f5c:	700a      	strb	r2, [r1, #0]
 8006f5e:	781a      	ldrb	r2, [r3, #0]
 8006f60:	3201      	adds	r2, #1
 8006f62:	701a      	strb	r2, [r3, #0]
 8006f64:	e7a4      	b.n	8006eb0 <_dtoa_r+0x6a4>
 8006f66:	2200      	movs	r2, #0
 8006f68:	4bc6      	ldr	r3, [pc, #792]	@ (8007284 <_dtoa_r+0xa78>)
 8006f6a:	f7fa fa41 	bl	80013f0 <__aeabi_dmul>
 8006f6e:	2200      	movs	r2, #0
 8006f70:	2300      	movs	r3, #0
 8006f72:	0006      	movs	r6, r0
 8006f74:	000f      	movs	r7, r1
 8006f76:	f7f9 fa65 	bl	8000444 <__aeabi_dcmpeq>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d100      	bne.n	8006f80 <_dtoa_r+0x774>
 8006f7e:	e6a1      	b.n	8006cc4 <_dtoa_r+0x4b8>
 8006f80:	e6d8      	b.n	8006d34 <_dtoa_r+0x528>
 8006f82:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8006f84:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8006f86:	9c06      	ldr	r4, [sp, #24]
 8006f88:	2f00      	cmp	r7, #0
 8006f8a:	d014      	beq.n	8006fb6 <_dtoa_r+0x7aa>
 8006f8c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006f8e:	2a01      	cmp	r2, #1
 8006f90:	dd00      	ble.n	8006f94 <_dtoa_r+0x788>
 8006f92:	e0c8      	b.n	8007126 <_dtoa_r+0x91a>
 8006f94:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8006f96:	2a00      	cmp	r2, #0
 8006f98:	d100      	bne.n	8006f9c <_dtoa_r+0x790>
 8006f9a:	e0be      	b.n	800711a <_dtoa_r+0x90e>
 8006f9c:	4aba      	ldr	r2, [pc, #744]	@ (8007288 <_dtoa_r+0xa7c>)
 8006f9e:	189b      	adds	r3, r3, r2
 8006fa0:	9a06      	ldr	r2, [sp, #24]
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	18d2      	adds	r2, r2, r3
 8006fa6:	9206      	str	r2, [sp, #24]
 8006fa8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006faa:	9803      	ldr	r0, [sp, #12]
 8006fac:	18d3      	adds	r3, r2, r3
 8006fae:	930d      	str	r3, [sp, #52]	@ 0x34
 8006fb0:	f000 fc22 	bl	80077f8 <__i2b>
 8006fb4:	0007      	movs	r7, r0
 8006fb6:	2c00      	cmp	r4, #0
 8006fb8:	d00e      	beq.n	8006fd8 <_dtoa_r+0x7cc>
 8006fba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	dd0b      	ble.n	8006fd8 <_dtoa_r+0x7cc>
 8006fc0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006fc2:	0023      	movs	r3, r4
 8006fc4:	4294      	cmp	r4, r2
 8006fc6:	dd00      	ble.n	8006fca <_dtoa_r+0x7be>
 8006fc8:	0013      	movs	r3, r2
 8006fca:	9a06      	ldr	r2, [sp, #24]
 8006fcc:	1ae4      	subs	r4, r4, r3
 8006fce:	1ad2      	subs	r2, r2, r3
 8006fd0:	9206      	str	r2, [sp, #24]
 8006fd2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006fd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d01f      	beq.n	800701e <_dtoa_r+0x812>
 8006fde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d100      	bne.n	8006fe6 <_dtoa_r+0x7da>
 8006fe4:	e0b5      	b.n	8007152 <_dtoa_r+0x946>
 8006fe6:	2d00      	cmp	r5, #0
 8006fe8:	d010      	beq.n	800700c <_dtoa_r+0x800>
 8006fea:	0039      	movs	r1, r7
 8006fec:	002a      	movs	r2, r5
 8006fee:	9803      	ldr	r0, [sp, #12]
 8006ff0:	f000 fccc 	bl	800798c <__pow5mult>
 8006ff4:	9a05      	ldr	r2, [sp, #20]
 8006ff6:	0001      	movs	r1, r0
 8006ff8:	0007      	movs	r7, r0
 8006ffa:	9803      	ldr	r0, [sp, #12]
 8006ffc:	f000 fc14 	bl	8007828 <__multiply>
 8007000:	0006      	movs	r6, r0
 8007002:	9905      	ldr	r1, [sp, #20]
 8007004:	9803      	ldr	r0, [sp, #12]
 8007006:	f000 fb3f 	bl	8007688 <_Bfree>
 800700a:	9605      	str	r6, [sp, #20]
 800700c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800700e:	1b5a      	subs	r2, r3, r5
 8007010:	42ab      	cmp	r3, r5
 8007012:	d004      	beq.n	800701e <_dtoa_r+0x812>
 8007014:	9905      	ldr	r1, [sp, #20]
 8007016:	9803      	ldr	r0, [sp, #12]
 8007018:	f000 fcb8 	bl	800798c <__pow5mult>
 800701c:	9005      	str	r0, [sp, #20]
 800701e:	2101      	movs	r1, #1
 8007020:	9803      	ldr	r0, [sp, #12]
 8007022:	f000 fbe9 	bl	80077f8 <__i2b>
 8007026:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007028:	0006      	movs	r6, r0
 800702a:	2b00      	cmp	r3, #0
 800702c:	d100      	bne.n	8007030 <_dtoa_r+0x824>
 800702e:	e1bc      	b.n	80073aa <_dtoa_r+0xb9e>
 8007030:	001a      	movs	r2, r3
 8007032:	0001      	movs	r1, r0
 8007034:	9803      	ldr	r0, [sp, #12]
 8007036:	f000 fca9 	bl	800798c <__pow5mult>
 800703a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800703c:	0006      	movs	r6, r0
 800703e:	2500      	movs	r5, #0
 8007040:	2b01      	cmp	r3, #1
 8007042:	dc16      	bgt.n	8007072 <_dtoa_r+0x866>
 8007044:	2500      	movs	r5, #0
 8007046:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007048:	42ab      	cmp	r3, r5
 800704a:	d10e      	bne.n	800706a <_dtoa_r+0x85e>
 800704c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800704e:	031b      	lsls	r3, r3, #12
 8007050:	42ab      	cmp	r3, r5
 8007052:	d10a      	bne.n	800706a <_dtoa_r+0x85e>
 8007054:	4b8d      	ldr	r3, [pc, #564]	@ (800728c <_dtoa_r+0xa80>)
 8007056:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007058:	4213      	tst	r3, r2
 800705a:	d006      	beq.n	800706a <_dtoa_r+0x85e>
 800705c:	9b06      	ldr	r3, [sp, #24]
 800705e:	3501      	adds	r5, #1
 8007060:	3301      	adds	r3, #1
 8007062:	9306      	str	r3, [sp, #24]
 8007064:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007066:	3301      	adds	r3, #1
 8007068:	930d      	str	r3, [sp, #52]	@ 0x34
 800706a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800706c:	2001      	movs	r0, #1
 800706e:	2b00      	cmp	r3, #0
 8007070:	d008      	beq.n	8007084 <_dtoa_r+0x878>
 8007072:	6933      	ldr	r3, [r6, #16]
 8007074:	3303      	adds	r3, #3
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	18f3      	adds	r3, r6, r3
 800707a:	6858      	ldr	r0, [r3, #4]
 800707c:	f000 fb6c 	bl	8007758 <__hi0bits>
 8007080:	2320      	movs	r3, #32
 8007082:	1a18      	subs	r0, r3, r0
 8007084:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007086:	1818      	adds	r0, r3, r0
 8007088:	0002      	movs	r2, r0
 800708a:	231f      	movs	r3, #31
 800708c:	401a      	ands	r2, r3
 800708e:	4218      	tst	r0, r3
 8007090:	d065      	beq.n	800715e <_dtoa_r+0x952>
 8007092:	3301      	adds	r3, #1
 8007094:	1a9b      	subs	r3, r3, r2
 8007096:	2b04      	cmp	r3, #4
 8007098:	dd5d      	ble.n	8007156 <_dtoa_r+0x94a>
 800709a:	231c      	movs	r3, #28
 800709c:	1a9b      	subs	r3, r3, r2
 800709e:	9a06      	ldr	r2, [sp, #24]
 80070a0:	18e4      	adds	r4, r4, r3
 80070a2:	18d2      	adds	r2, r2, r3
 80070a4:	9206      	str	r2, [sp, #24]
 80070a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80070a8:	18d3      	adds	r3, r2, r3
 80070aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80070ac:	9b06      	ldr	r3, [sp, #24]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	dd05      	ble.n	80070be <_dtoa_r+0x8b2>
 80070b2:	001a      	movs	r2, r3
 80070b4:	9905      	ldr	r1, [sp, #20]
 80070b6:	9803      	ldr	r0, [sp, #12]
 80070b8:	f000 fcc4 	bl	8007a44 <__lshift>
 80070bc:	9005      	str	r0, [sp, #20]
 80070be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	dd05      	ble.n	80070d0 <_dtoa_r+0x8c4>
 80070c4:	0031      	movs	r1, r6
 80070c6:	001a      	movs	r2, r3
 80070c8:	9803      	ldr	r0, [sp, #12]
 80070ca:	f000 fcbb 	bl	8007a44 <__lshift>
 80070ce:	0006      	movs	r6, r0
 80070d0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d045      	beq.n	8007162 <_dtoa_r+0x956>
 80070d6:	0031      	movs	r1, r6
 80070d8:	9805      	ldr	r0, [sp, #20]
 80070da:	f000 fd1f 	bl	8007b1c <__mcmp>
 80070de:	2800      	cmp	r0, #0
 80070e0:	da3f      	bge.n	8007162 <_dtoa_r+0x956>
 80070e2:	9b04      	ldr	r3, [sp, #16]
 80070e4:	220a      	movs	r2, #10
 80070e6:	3b01      	subs	r3, #1
 80070e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80070ea:	9905      	ldr	r1, [sp, #20]
 80070ec:	2300      	movs	r3, #0
 80070ee:	9803      	ldr	r0, [sp, #12]
 80070f0:	f000 faee 	bl	80076d0 <__multadd>
 80070f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80070f6:	9005      	str	r0, [sp, #20]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d100      	bne.n	80070fe <_dtoa_r+0x8f2>
 80070fc:	e15c      	b.n	80073b8 <_dtoa_r+0xbac>
 80070fe:	2300      	movs	r3, #0
 8007100:	0039      	movs	r1, r7
 8007102:	220a      	movs	r2, #10
 8007104:	9803      	ldr	r0, [sp, #12]
 8007106:	f000 fae3 	bl	80076d0 <__multadd>
 800710a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800710c:	0007      	movs	r7, r0
 800710e:	2b00      	cmp	r3, #0
 8007110:	dc55      	bgt.n	80071be <_dtoa_r+0x9b2>
 8007112:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007114:	2b02      	cmp	r3, #2
 8007116:	dc2d      	bgt.n	8007174 <_dtoa_r+0x968>
 8007118:	e051      	b.n	80071be <_dtoa_r+0x9b2>
 800711a:	2336      	movs	r3, #54	@ 0x36
 800711c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800711e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007120:	9c06      	ldr	r4, [sp, #24]
 8007122:	1a9b      	subs	r3, r3, r2
 8007124:	e73c      	b.n	8006fa0 <_dtoa_r+0x794>
 8007126:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007128:	1e5d      	subs	r5, r3, #1
 800712a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800712c:	42ab      	cmp	r3, r5
 800712e:	db08      	blt.n	8007142 <_dtoa_r+0x936>
 8007130:	1b5d      	subs	r5, r3, r5
 8007132:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007134:	9c06      	ldr	r4, [sp, #24]
 8007136:	2b00      	cmp	r3, #0
 8007138:	db00      	blt.n	800713c <_dtoa_r+0x930>
 800713a:	e731      	b.n	8006fa0 <_dtoa_r+0x794>
 800713c:	1ae4      	subs	r4, r4, r3
 800713e:	2300      	movs	r3, #0
 8007140:	e72e      	b.n	8006fa0 <_dtoa_r+0x794>
 8007142:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007144:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007146:	1aeb      	subs	r3, r5, r3
 8007148:	18d3      	adds	r3, r2, r3
 800714a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800714c:	9314      	str	r3, [sp, #80]	@ 0x50
 800714e:	2500      	movs	r5, #0
 8007150:	e7ef      	b.n	8007132 <_dtoa_r+0x926>
 8007152:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007154:	e75e      	b.n	8007014 <_dtoa_r+0x808>
 8007156:	2b04      	cmp	r3, #4
 8007158:	d0a8      	beq.n	80070ac <_dtoa_r+0x8a0>
 800715a:	331c      	adds	r3, #28
 800715c:	e79f      	b.n	800709e <_dtoa_r+0x892>
 800715e:	0013      	movs	r3, r2
 8007160:	e7fb      	b.n	800715a <_dtoa_r+0x94e>
 8007162:	9b04      	ldr	r3, [sp, #16]
 8007164:	930c      	str	r3, [sp, #48]	@ 0x30
 8007166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007168:	930e      	str	r3, [sp, #56]	@ 0x38
 800716a:	2b00      	cmp	r3, #0
 800716c:	dc23      	bgt.n	80071b6 <_dtoa_r+0x9aa>
 800716e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007170:	2b02      	cmp	r3, #2
 8007172:	dd20      	ble.n	80071b6 <_dtoa_r+0x9aa>
 8007174:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007176:	2b00      	cmp	r3, #0
 8007178:	d000      	beq.n	800717c <_dtoa_r+0x970>
 800717a:	e6b5      	b.n	8006ee8 <_dtoa_r+0x6dc>
 800717c:	0031      	movs	r1, r6
 800717e:	2205      	movs	r2, #5
 8007180:	9803      	ldr	r0, [sp, #12]
 8007182:	f000 faa5 	bl	80076d0 <__multadd>
 8007186:	0006      	movs	r6, r0
 8007188:	0001      	movs	r1, r0
 800718a:	9805      	ldr	r0, [sp, #20]
 800718c:	f000 fcc6 	bl	8007b1c <__mcmp>
 8007190:	2800      	cmp	r0, #0
 8007192:	dc00      	bgt.n	8007196 <_dtoa_r+0x98a>
 8007194:	e6a8      	b.n	8006ee8 <_dtoa_r+0x6dc>
 8007196:	9b08      	ldr	r3, [sp, #32]
 8007198:	9a08      	ldr	r2, [sp, #32]
 800719a:	1c5c      	adds	r4, r3, #1
 800719c:	2331      	movs	r3, #49	@ 0x31
 800719e:	7013      	strb	r3, [r2, #0]
 80071a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80071a2:	3301      	adds	r3, #1
 80071a4:	930c      	str	r3, [sp, #48]	@ 0x30
 80071a6:	e6a3      	b.n	8006ef0 <_dtoa_r+0x6e4>
 80071a8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80071aa:	0037      	movs	r7, r6
 80071ac:	e7f3      	b.n	8007196 <_dtoa_r+0x98a>
 80071ae:	9b04      	ldr	r3, [sp, #16]
 80071b0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80071b2:	930c      	str	r3, [sp, #48]	@ 0x30
 80071b4:	e7f9      	b.n	80071aa <_dtoa_r+0x99e>
 80071b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d100      	bne.n	80071be <_dtoa_r+0x9b2>
 80071bc:	e100      	b.n	80073c0 <_dtoa_r+0xbb4>
 80071be:	2c00      	cmp	r4, #0
 80071c0:	dd05      	ble.n	80071ce <_dtoa_r+0x9c2>
 80071c2:	0039      	movs	r1, r7
 80071c4:	0022      	movs	r2, r4
 80071c6:	9803      	ldr	r0, [sp, #12]
 80071c8:	f000 fc3c 	bl	8007a44 <__lshift>
 80071cc:	0007      	movs	r7, r0
 80071ce:	0038      	movs	r0, r7
 80071d0:	2d00      	cmp	r5, #0
 80071d2:	d018      	beq.n	8007206 <_dtoa_r+0x9fa>
 80071d4:	6879      	ldr	r1, [r7, #4]
 80071d6:	9803      	ldr	r0, [sp, #12]
 80071d8:	f000 fa12 	bl	8007600 <_Balloc>
 80071dc:	1e04      	subs	r4, r0, #0
 80071de:	d105      	bne.n	80071ec <_dtoa_r+0x9e0>
 80071e0:	0022      	movs	r2, r4
 80071e2:	4b2b      	ldr	r3, [pc, #172]	@ (8007290 <_dtoa_r+0xa84>)
 80071e4:	482b      	ldr	r0, [pc, #172]	@ (8007294 <_dtoa_r+0xa88>)
 80071e6:	492c      	ldr	r1, [pc, #176]	@ (8007298 <_dtoa_r+0xa8c>)
 80071e8:	f7ff fb25 	bl	8006836 <_dtoa_r+0x2a>
 80071ec:	0039      	movs	r1, r7
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	310c      	adds	r1, #12
 80071f2:	3202      	adds	r2, #2
 80071f4:	0092      	lsls	r2, r2, #2
 80071f6:	300c      	adds	r0, #12
 80071f8:	f7ff fa70 	bl	80066dc <memcpy>
 80071fc:	2201      	movs	r2, #1
 80071fe:	0021      	movs	r1, r4
 8007200:	9803      	ldr	r0, [sp, #12]
 8007202:	f000 fc1f 	bl	8007a44 <__lshift>
 8007206:	9b08      	ldr	r3, [sp, #32]
 8007208:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800720a:	9306      	str	r3, [sp, #24]
 800720c:	3b01      	subs	r3, #1
 800720e:	189b      	adds	r3, r3, r2
 8007210:	2201      	movs	r2, #1
 8007212:	9704      	str	r7, [sp, #16]
 8007214:	0007      	movs	r7, r0
 8007216:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007218:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800721a:	4013      	ands	r3, r2
 800721c:	930e      	str	r3, [sp, #56]	@ 0x38
 800721e:	0031      	movs	r1, r6
 8007220:	9805      	ldr	r0, [sp, #20]
 8007222:	f7ff fa64 	bl	80066ee <quorem>
 8007226:	9904      	ldr	r1, [sp, #16]
 8007228:	0005      	movs	r5, r0
 800722a:	900a      	str	r0, [sp, #40]	@ 0x28
 800722c:	9805      	ldr	r0, [sp, #20]
 800722e:	f000 fc75 	bl	8007b1c <__mcmp>
 8007232:	003a      	movs	r2, r7
 8007234:	900d      	str	r0, [sp, #52]	@ 0x34
 8007236:	0031      	movs	r1, r6
 8007238:	9803      	ldr	r0, [sp, #12]
 800723a:	f000 fc8b 	bl	8007b54 <__mdiff>
 800723e:	2201      	movs	r2, #1
 8007240:	68c3      	ldr	r3, [r0, #12]
 8007242:	0004      	movs	r4, r0
 8007244:	3530      	adds	r5, #48	@ 0x30
 8007246:	9209      	str	r2, [sp, #36]	@ 0x24
 8007248:	2b00      	cmp	r3, #0
 800724a:	d104      	bne.n	8007256 <_dtoa_r+0xa4a>
 800724c:	0001      	movs	r1, r0
 800724e:	9805      	ldr	r0, [sp, #20]
 8007250:	f000 fc64 	bl	8007b1c <__mcmp>
 8007254:	9009      	str	r0, [sp, #36]	@ 0x24
 8007256:	0021      	movs	r1, r4
 8007258:	9803      	ldr	r0, [sp, #12]
 800725a:	f000 fa15 	bl	8007688 <_Bfree>
 800725e:	9b06      	ldr	r3, [sp, #24]
 8007260:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007262:	1c5c      	adds	r4, r3, #1
 8007264:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007266:	4313      	orrs	r3, r2
 8007268:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800726a:	4313      	orrs	r3, r2
 800726c:	d116      	bne.n	800729c <_dtoa_r+0xa90>
 800726e:	2d39      	cmp	r5, #57	@ 0x39
 8007270:	d02f      	beq.n	80072d2 <_dtoa_r+0xac6>
 8007272:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007274:	2b00      	cmp	r3, #0
 8007276:	dd01      	ble.n	800727c <_dtoa_r+0xa70>
 8007278:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800727a:	3531      	adds	r5, #49	@ 0x31
 800727c:	9b06      	ldr	r3, [sp, #24]
 800727e:	701d      	strb	r5, [r3, #0]
 8007280:	e638      	b.n	8006ef4 <_dtoa_r+0x6e8>
 8007282:	46c0      	nop			@ (mov r8, r8)
 8007284:	40240000 	.word	0x40240000
 8007288:	00000433 	.word	0x00000433
 800728c:	7ff00000 	.word	0x7ff00000
 8007290:	0800ae58 	.word	0x0800ae58
 8007294:	0800ae00 	.word	0x0800ae00
 8007298:	000002ef 	.word	0x000002ef
 800729c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800729e:	2b00      	cmp	r3, #0
 80072a0:	db04      	blt.n	80072ac <_dtoa_r+0xaa0>
 80072a2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80072a4:	4313      	orrs	r3, r2
 80072a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072a8:	4313      	orrs	r3, r2
 80072aa:	d11e      	bne.n	80072ea <_dtoa_r+0xade>
 80072ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	dde4      	ble.n	800727c <_dtoa_r+0xa70>
 80072b2:	9905      	ldr	r1, [sp, #20]
 80072b4:	2201      	movs	r2, #1
 80072b6:	9803      	ldr	r0, [sp, #12]
 80072b8:	f000 fbc4 	bl	8007a44 <__lshift>
 80072bc:	0031      	movs	r1, r6
 80072be:	9005      	str	r0, [sp, #20]
 80072c0:	f000 fc2c 	bl	8007b1c <__mcmp>
 80072c4:	2800      	cmp	r0, #0
 80072c6:	dc02      	bgt.n	80072ce <_dtoa_r+0xac2>
 80072c8:	d1d8      	bne.n	800727c <_dtoa_r+0xa70>
 80072ca:	07eb      	lsls	r3, r5, #31
 80072cc:	d5d6      	bpl.n	800727c <_dtoa_r+0xa70>
 80072ce:	2d39      	cmp	r5, #57	@ 0x39
 80072d0:	d1d2      	bne.n	8007278 <_dtoa_r+0xa6c>
 80072d2:	2339      	movs	r3, #57	@ 0x39
 80072d4:	9a06      	ldr	r2, [sp, #24]
 80072d6:	7013      	strb	r3, [r2, #0]
 80072d8:	0023      	movs	r3, r4
 80072da:	001c      	movs	r4, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	781a      	ldrb	r2, [r3, #0]
 80072e0:	2a39      	cmp	r2, #57	@ 0x39
 80072e2:	d04f      	beq.n	8007384 <_dtoa_r+0xb78>
 80072e4:	3201      	adds	r2, #1
 80072e6:	701a      	strb	r2, [r3, #0]
 80072e8:	e604      	b.n	8006ef4 <_dtoa_r+0x6e8>
 80072ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dd03      	ble.n	80072f8 <_dtoa_r+0xaec>
 80072f0:	2d39      	cmp	r5, #57	@ 0x39
 80072f2:	d0ee      	beq.n	80072d2 <_dtoa_r+0xac6>
 80072f4:	3501      	adds	r5, #1
 80072f6:	e7c1      	b.n	800727c <_dtoa_r+0xa70>
 80072f8:	9b06      	ldr	r3, [sp, #24]
 80072fa:	9a06      	ldr	r2, [sp, #24]
 80072fc:	701d      	strb	r5, [r3, #0]
 80072fe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007300:	4293      	cmp	r3, r2
 8007302:	d02a      	beq.n	800735a <_dtoa_r+0xb4e>
 8007304:	2300      	movs	r3, #0
 8007306:	220a      	movs	r2, #10
 8007308:	9905      	ldr	r1, [sp, #20]
 800730a:	9803      	ldr	r0, [sp, #12]
 800730c:	f000 f9e0 	bl	80076d0 <__multadd>
 8007310:	9b04      	ldr	r3, [sp, #16]
 8007312:	9005      	str	r0, [sp, #20]
 8007314:	42bb      	cmp	r3, r7
 8007316:	d109      	bne.n	800732c <_dtoa_r+0xb20>
 8007318:	2300      	movs	r3, #0
 800731a:	220a      	movs	r2, #10
 800731c:	9904      	ldr	r1, [sp, #16]
 800731e:	9803      	ldr	r0, [sp, #12]
 8007320:	f000 f9d6 	bl	80076d0 <__multadd>
 8007324:	9004      	str	r0, [sp, #16]
 8007326:	0007      	movs	r7, r0
 8007328:	9406      	str	r4, [sp, #24]
 800732a:	e778      	b.n	800721e <_dtoa_r+0xa12>
 800732c:	9904      	ldr	r1, [sp, #16]
 800732e:	2300      	movs	r3, #0
 8007330:	220a      	movs	r2, #10
 8007332:	9803      	ldr	r0, [sp, #12]
 8007334:	f000 f9cc 	bl	80076d0 <__multadd>
 8007338:	2300      	movs	r3, #0
 800733a:	9004      	str	r0, [sp, #16]
 800733c:	220a      	movs	r2, #10
 800733e:	0039      	movs	r1, r7
 8007340:	9803      	ldr	r0, [sp, #12]
 8007342:	f000 f9c5 	bl	80076d0 <__multadd>
 8007346:	e7ee      	b.n	8007326 <_dtoa_r+0xb1a>
 8007348:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800734a:	2401      	movs	r4, #1
 800734c:	2b00      	cmp	r3, #0
 800734e:	dd00      	ble.n	8007352 <_dtoa_r+0xb46>
 8007350:	001c      	movs	r4, r3
 8007352:	9b08      	ldr	r3, [sp, #32]
 8007354:	191c      	adds	r4, r3, r4
 8007356:	2300      	movs	r3, #0
 8007358:	9304      	str	r3, [sp, #16]
 800735a:	9905      	ldr	r1, [sp, #20]
 800735c:	2201      	movs	r2, #1
 800735e:	9803      	ldr	r0, [sp, #12]
 8007360:	f000 fb70 	bl	8007a44 <__lshift>
 8007364:	0031      	movs	r1, r6
 8007366:	9005      	str	r0, [sp, #20]
 8007368:	f000 fbd8 	bl	8007b1c <__mcmp>
 800736c:	2800      	cmp	r0, #0
 800736e:	dcb3      	bgt.n	80072d8 <_dtoa_r+0xacc>
 8007370:	d101      	bne.n	8007376 <_dtoa_r+0xb6a>
 8007372:	07ed      	lsls	r5, r5, #31
 8007374:	d4b0      	bmi.n	80072d8 <_dtoa_r+0xacc>
 8007376:	0023      	movs	r3, r4
 8007378:	001c      	movs	r4, r3
 800737a:	3b01      	subs	r3, #1
 800737c:	781a      	ldrb	r2, [r3, #0]
 800737e:	2a30      	cmp	r2, #48	@ 0x30
 8007380:	d0fa      	beq.n	8007378 <_dtoa_r+0xb6c>
 8007382:	e5b7      	b.n	8006ef4 <_dtoa_r+0x6e8>
 8007384:	9a08      	ldr	r2, [sp, #32]
 8007386:	429a      	cmp	r2, r3
 8007388:	d1a7      	bne.n	80072da <_dtoa_r+0xace>
 800738a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800738c:	3301      	adds	r3, #1
 800738e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007390:	2331      	movs	r3, #49	@ 0x31
 8007392:	7013      	strb	r3, [r2, #0]
 8007394:	e5ae      	b.n	8006ef4 <_dtoa_r+0x6e8>
 8007396:	4b15      	ldr	r3, [pc, #84]	@ (80073ec <_dtoa_r+0xbe0>)
 8007398:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800739a:	9308      	str	r3, [sp, #32]
 800739c:	4b14      	ldr	r3, [pc, #80]	@ (80073f0 <_dtoa_r+0xbe4>)
 800739e:	2a00      	cmp	r2, #0
 80073a0:	d001      	beq.n	80073a6 <_dtoa_r+0xb9a>
 80073a2:	f7ff fa7b 	bl	800689c <_dtoa_r+0x90>
 80073a6:	f7ff fa7b 	bl	80068a0 <_dtoa_r+0x94>
 80073aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	dc00      	bgt.n	80073b2 <_dtoa_r+0xba6>
 80073b0:	e648      	b.n	8007044 <_dtoa_r+0x838>
 80073b2:	2001      	movs	r0, #1
 80073b4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80073b6:	e665      	b.n	8007084 <_dtoa_r+0x878>
 80073b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	dc00      	bgt.n	80073c0 <_dtoa_r+0xbb4>
 80073be:	e6d6      	b.n	800716e <_dtoa_r+0x962>
 80073c0:	2400      	movs	r4, #0
 80073c2:	0031      	movs	r1, r6
 80073c4:	9805      	ldr	r0, [sp, #20]
 80073c6:	f7ff f992 	bl	80066ee <quorem>
 80073ca:	9b08      	ldr	r3, [sp, #32]
 80073cc:	3030      	adds	r0, #48	@ 0x30
 80073ce:	5518      	strb	r0, [r3, r4]
 80073d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073d2:	3401      	adds	r4, #1
 80073d4:	0005      	movs	r5, r0
 80073d6:	429c      	cmp	r4, r3
 80073d8:	dab6      	bge.n	8007348 <_dtoa_r+0xb3c>
 80073da:	2300      	movs	r3, #0
 80073dc:	220a      	movs	r2, #10
 80073de:	9905      	ldr	r1, [sp, #20]
 80073e0:	9803      	ldr	r0, [sp, #12]
 80073e2:	f000 f975 	bl	80076d0 <__multadd>
 80073e6:	9005      	str	r0, [sp, #20]
 80073e8:	e7eb      	b.n	80073c2 <_dtoa_r+0xbb6>
 80073ea:	46c0      	nop			@ (mov r8, r8)
 80073ec:	0800addc 	.word	0x0800addc
 80073f0:	0800ade4 	.word	0x0800ade4

080073f4 <_free_r>:
 80073f4:	b570      	push	{r4, r5, r6, lr}
 80073f6:	0005      	movs	r5, r0
 80073f8:	1e0c      	subs	r4, r1, #0
 80073fa:	d010      	beq.n	800741e <_free_r+0x2a>
 80073fc:	3c04      	subs	r4, #4
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	da00      	bge.n	8007406 <_free_r+0x12>
 8007404:	18e4      	adds	r4, r4, r3
 8007406:	0028      	movs	r0, r5
 8007408:	f000 f8ea 	bl	80075e0 <__malloc_lock>
 800740c:	4a1d      	ldr	r2, [pc, #116]	@ (8007484 <_free_r+0x90>)
 800740e:	6813      	ldr	r3, [r2, #0]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d105      	bne.n	8007420 <_free_r+0x2c>
 8007414:	6063      	str	r3, [r4, #4]
 8007416:	6014      	str	r4, [r2, #0]
 8007418:	0028      	movs	r0, r5
 800741a:	f000 f8e9 	bl	80075f0 <__malloc_unlock>
 800741e:	bd70      	pop	{r4, r5, r6, pc}
 8007420:	42a3      	cmp	r3, r4
 8007422:	d908      	bls.n	8007436 <_free_r+0x42>
 8007424:	6820      	ldr	r0, [r4, #0]
 8007426:	1821      	adds	r1, r4, r0
 8007428:	428b      	cmp	r3, r1
 800742a:	d1f3      	bne.n	8007414 <_free_r+0x20>
 800742c:	6819      	ldr	r1, [r3, #0]
 800742e:	685b      	ldr	r3, [r3, #4]
 8007430:	1809      	adds	r1, r1, r0
 8007432:	6021      	str	r1, [r4, #0]
 8007434:	e7ee      	b.n	8007414 <_free_r+0x20>
 8007436:	001a      	movs	r2, r3
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d001      	beq.n	8007442 <_free_r+0x4e>
 800743e:	42a3      	cmp	r3, r4
 8007440:	d9f9      	bls.n	8007436 <_free_r+0x42>
 8007442:	6811      	ldr	r1, [r2, #0]
 8007444:	1850      	adds	r0, r2, r1
 8007446:	42a0      	cmp	r0, r4
 8007448:	d10b      	bne.n	8007462 <_free_r+0x6e>
 800744a:	6820      	ldr	r0, [r4, #0]
 800744c:	1809      	adds	r1, r1, r0
 800744e:	1850      	adds	r0, r2, r1
 8007450:	6011      	str	r1, [r2, #0]
 8007452:	4283      	cmp	r3, r0
 8007454:	d1e0      	bne.n	8007418 <_free_r+0x24>
 8007456:	6818      	ldr	r0, [r3, #0]
 8007458:	685b      	ldr	r3, [r3, #4]
 800745a:	1841      	adds	r1, r0, r1
 800745c:	6011      	str	r1, [r2, #0]
 800745e:	6053      	str	r3, [r2, #4]
 8007460:	e7da      	b.n	8007418 <_free_r+0x24>
 8007462:	42a0      	cmp	r0, r4
 8007464:	d902      	bls.n	800746c <_free_r+0x78>
 8007466:	230c      	movs	r3, #12
 8007468:	602b      	str	r3, [r5, #0]
 800746a:	e7d5      	b.n	8007418 <_free_r+0x24>
 800746c:	6820      	ldr	r0, [r4, #0]
 800746e:	1821      	adds	r1, r4, r0
 8007470:	428b      	cmp	r3, r1
 8007472:	d103      	bne.n	800747c <_free_r+0x88>
 8007474:	6819      	ldr	r1, [r3, #0]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	1809      	adds	r1, r1, r0
 800747a:	6021      	str	r1, [r4, #0]
 800747c:	6063      	str	r3, [r4, #4]
 800747e:	6054      	str	r4, [r2, #4]
 8007480:	e7ca      	b.n	8007418 <_free_r+0x24>
 8007482:	46c0      	nop			@ (mov r8, r8)
 8007484:	20000890 	.word	0x20000890

08007488 <malloc>:
 8007488:	b510      	push	{r4, lr}
 800748a:	4b03      	ldr	r3, [pc, #12]	@ (8007498 <malloc+0x10>)
 800748c:	0001      	movs	r1, r0
 800748e:	6818      	ldr	r0, [r3, #0]
 8007490:	f000 f826 	bl	80074e0 <_malloc_r>
 8007494:	bd10      	pop	{r4, pc}
 8007496:	46c0      	nop			@ (mov r8, r8)
 8007498:	20000028 	.word	0x20000028

0800749c <sbrk_aligned>:
 800749c:	b570      	push	{r4, r5, r6, lr}
 800749e:	4e0f      	ldr	r6, [pc, #60]	@ (80074dc <sbrk_aligned+0x40>)
 80074a0:	000d      	movs	r5, r1
 80074a2:	6831      	ldr	r1, [r6, #0]
 80074a4:	0004      	movs	r4, r0
 80074a6:	2900      	cmp	r1, #0
 80074a8:	d102      	bne.n	80074b0 <sbrk_aligned+0x14>
 80074aa:	f000 fe5d 	bl	8008168 <_sbrk_r>
 80074ae:	6030      	str	r0, [r6, #0]
 80074b0:	0029      	movs	r1, r5
 80074b2:	0020      	movs	r0, r4
 80074b4:	f000 fe58 	bl	8008168 <_sbrk_r>
 80074b8:	1c43      	adds	r3, r0, #1
 80074ba:	d103      	bne.n	80074c4 <sbrk_aligned+0x28>
 80074bc:	2501      	movs	r5, #1
 80074be:	426d      	negs	r5, r5
 80074c0:	0028      	movs	r0, r5
 80074c2:	bd70      	pop	{r4, r5, r6, pc}
 80074c4:	2303      	movs	r3, #3
 80074c6:	1cc5      	adds	r5, r0, #3
 80074c8:	439d      	bics	r5, r3
 80074ca:	42a8      	cmp	r0, r5
 80074cc:	d0f8      	beq.n	80074c0 <sbrk_aligned+0x24>
 80074ce:	1a29      	subs	r1, r5, r0
 80074d0:	0020      	movs	r0, r4
 80074d2:	f000 fe49 	bl	8008168 <_sbrk_r>
 80074d6:	3001      	adds	r0, #1
 80074d8:	d1f2      	bne.n	80074c0 <sbrk_aligned+0x24>
 80074da:	e7ef      	b.n	80074bc <sbrk_aligned+0x20>
 80074dc:	2000088c 	.word	0x2000088c

080074e0 <_malloc_r>:
 80074e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e2:	2203      	movs	r2, #3
 80074e4:	1ccb      	adds	r3, r1, #3
 80074e6:	4393      	bics	r3, r2
 80074e8:	3308      	adds	r3, #8
 80074ea:	0005      	movs	r5, r0
 80074ec:	001f      	movs	r7, r3
 80074ee:	2b0c      	cmp	r3, #12
 80074f0:	d234      	bcs.n	800755c <_malloc_r+0x7c>
 80074f2:	270c      	movs	r7, #12
 80074f4:	42b9      	cmp	r1, r7
 80074f6:	d833      	bhi.n	8007560 <_malloc_r+0x80>
 80074f8:	0028      	movs	r0, r5
 80074fa:	f000 f871 	bl	80075e0 <__malloc_lock>
 80074fe:	4e37      	ldr	r6, [pc, #220]	@ (80075dc <_malloc_r+0xfc>)
 8007500:	6833      	ldr	r3, [r6, #0]
 8007502:	001c      	movs	r4, r3
 8007504:	2c00      	cmp	r4, #0
 8007506:	d12f      	bne.n	8007568 <_malloc_r+0x88>
 8007508:	0039      	movs	r1, r7
 800750a:	0028      	movs	r0, r5
 800750c:	f7ff ffc6 	bl	800749c <sbrk_aligned>
 8007510:	0004      	movs	r4, r0
 8007512:	1c43      	adds	r3, r0, #1
 8007514:	d15f      	bne.n	80075d6 <_malloc_r+0xf6>
 8007516:	6834      	ldr	r4, [r6, #0]
 8007518:	9400      	str	r4, [sp, #0]
 800751a:	9b00      	ldr	r3, [sp, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d14a      	bne.n	80075b6 <_malloc_r+0xd6>
 8007520:	2c00      	cmp	r4, #0
 8007522:	d052      	beq.n	80075ca <_malloc_r+0xea>
 8007524:	6823      	ldr	r3, [r4, #0]
 8007526:	0028      	movs	r0, r5
 8007528:	18e3      	adds	r3, r4, r3
 800752a:	9900      	ldr	r1, [sp, #0]
 800752c:	9301      	str	r3, [sp, #4]
 800752e:	f000 fe1b 	bl	8008168 <_sbrk_r>
 8007532:	9b01      	ldr	r3, [sp, #4]
 8007534:	4283      	cmp	r3, r0
 8007536:	d148      	bne.n	80075ca <_malloc_r+0xea>
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	0028      	movs	r0, r5
 800753c:	1aff      	subs	r7, r7, r3
 800753e:	0039      	movs	r1, r7
 8007540:	f7ff ffac 	bl	800749c <sbrk_aligned>
 8007544:	3001      	adds	r0, #1
 8007546:	d040      	beq.n	80075ca <_malloc_r+0xea>
 8007548:	6823      	ldr	r3, [r4, #0]
 800754a:	19db      	adds	r3, r3, r7
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	6833      	ldr	r3, [r6, #0]
 8007550:	685a      	ldr	r2, [r3, #4]
 8007552:	2a00      	cmp	r2, #0
 8007554:	d133      	bne.n	80075be <_malloc_r+0xde>
 8007556:	9b00      	ldr	r3, [sp, #0]
 8007558:	6033      	str	r3, [r6, #0]
 800755a:	e019      	b.n	8007590 <_malloc_r+0xb0>
 800755c:	2b00      	cmp	r3, #0
 800755e:	dac9      	bge.n	80074f4 <_malloc_r+0x14>
 8007560:	230c      	movs	r3, #12
 8007562:	602b      	str	r3, [r5, #0]
 8007564:	2000      	movs	r0, #0
 8007566:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007568:	6821      	ldr	r1, [r4, #0]
 800756a:	1bc9      	subs	r1, r1, r7
 800756c:	d420      	bmi.n	80075b0 <_malloc_r+0xd0>
 800756e:	290b      	cmp	r1, #11
 8007570:	d90a      	bls.n	8007588 <_malloc_r+0xa8>
 8007572:	19e2      	adds	r2, r4, r7
 8007574:	6027      	str	r7, [r4, #0]
 8007576:	42a3      	cmp	r3, r4
 8007578:	d104      	bne.n	8007584 <_malloc_r+0xa4>
 800757a:	6032      	str	r2, [r6, #0]
 800757c:	6863      	ldr	r3, [r4, #4]
 800757e:	6011      	str	r1, [r2, #0]
 8007580:	6053      	str	r3, [r2, #4]
 8007582:	e005      	b.n	8007590 <_malloc_r+0xb0>
 8007584:	605a      	str	r2, [r3, #4]
 8007586:	e7f9      	b.n	800757c <_malloc_r+0x9c>
 8007588:	6862      	ldr	r2, [r4, #4]
 800758a:	42a3      	cmp	r3, r4
 800758c:	d10e      	bne.n	80075ac <_malloc_r+0xcc>
 800758e:	6032      	str	r2, [r6, #0]
 8007590:	0028      	movs	r0, r5
 8007592:	f000 f82d 	bl	80075f0 <__malloc_unlock>
 8007596:	0020      	movs	r0, r4
 8007598:	2207      	movs	r2, #7
 800759a:	300b      	adds	r0, #11
 800759c:	1d23      	adds	r3, r4, #4
 800759e:	4390      	bics	r0, r2
 80075a0:	1ac2      	subs	r2, r0, r3
 80075a2:	4298      	cmp	r0, r3
 80075a4:	d0df      	beq.n	8007566 <_malloc_r+0x86>
 80075a6:	1a1b      	subs	r3, r3, r0
 80075a8:	50a3      	str	r3, [r4, r2]
 80075aa:	e7dc      	b.n	8007566 <_malloc_r+0x86>
 80075ac:	605a      	str	r2, [r3, #4]
 80075ae:	e7ef      	b.n	8007590 <_malloc_r+0xb0>
 80075b0:	0023      	movs	r3, r4
 80075b2:	6864      	ldr	r4, [r4, #4]
 80075b4:	e7a6      	b.n	8007504 <_malloc_r+0x24>
 80075b6:	9c00      	ldr	r4, [sp, #0]
 80075b8:	6863      	ldr	r3, [r4, #4]
 80075ba:	9300      	str	r3, [sp, #0]
 80075bc:	e7ad      	b.n	800751a <_malloc_r+0x3a>
 80075be:	001a      	movs	r2, r3
 80075c0:	685b      	ldr	r3, [r3, #4]
 80075c2:	42a3      	cmp	r3, r4
 80075c4:	d1fb      	bne.n	80075be <_malloc_r+0xde>
 80075c6:	2300      	movs	r3, #0
 80075c8:	e7da      	b.n	8007580 <_malloc_r+0xa0>
 80075ca:	230c      	movs	r3, #12
 80075cc:	0028      	movs	r0, r5
 80075ce:	602b      	str	r3, [r5, #0]
 80075d0:	f000 f80e 	bl	80075f0 <__malloc_unlock>
 80075d4:	e7c6      	b.n	8007564 <_malloc_r+0x84>
 80075d6:	6007      	str	r7, [r0, #0]
 80075d8:	e7da      	b.n	8007590 <_malloc_r+0xb0>
 80075da:	46c0      	nop			@ (mov r8, r8)
 80075dc:	20000890 	.word	0x20000890

080075e0 <__malloc_lock>:
 80075e0:	b510      	push	{r4, lr}
 80075e2:	4802      	ldr	r0, [pc, #8]	@ (80075ec <__malloc_lock+0xc>)
 80075e4:	f7ff f86d 	bl	80066c2 <__retarget_lock_acquire_recursive>
 80075e8:	bd10      	pop	{r4, pc}
 80075ea:	46c0      	nop			@ (mov r8, r8)
 80075ec:	20000888 	.word	0x20000888

080075f0 <__malloc_unlock>:
 80075f0:	b510      	push	{r4, lr}
 80075f2:	4802      	ldr	r0, [pc, #8]	@ (80075fc <__malloc_unlock+0xc>)
 80075f4:	f7ff f866 	bl	80066c4 <__retarget_lock_release_recursive>
 80075f8:	bd10      	pop	{r4, pc}
 80075fa:	46c0      	nop			@ (mov r8, r8)
 80075fc:	20000888 	.word	0x20000888

08007600 <_Balloc>:
 8007600:	b570      	push	{r4, r5, r6, lr}
 8007602:	69c5      	ldr	r5, [r0, #28]
 8007604:	0006      	movs	r6, r0
 8007606:	000c      	movs	r4, r1
 8007608:	2d00      	cmp	r5, #0
 800760a:	d10e      	bne.n	800762a <_Balloc+0x2a>
 800760c:	2010      	movs	r0, #16
 800760e:	f7ff ff3b 	bl	8007488 <malloc>
 8007612:	1e02      	subs	r2, r0, #0
 8007614:	61f0      	str	r0, [r6, #28]
 8007616:	d104      	bne.n	8007622 <_Balloc+0x22>
 8007618:	216b      	movs	r1, #107	@ 0x6b
 800761a:	4b19      	ldr	r3, [pc, #100]	@ (8007680 <_Balloc+0x80>)
 800761c:	4819      	ldr	r0, [pc, #100]	@ (8007684 <_Balloc+0x84>)
 800761e:	f000 fdb5 	bl	800818c <__assert_func>
 8007622:	6045      	str	r5, [r0, #4]
 8007624:	6085      	str	r5, [r0, #8]
 8007626:	6005      	str	r5, [r0, #0]
 8007628:	60c5      	str	r5, [r0, #12]
 800762a:	69f5      	ldr	r5, [r6, #28]
 800762c:	68eb      	ldr	r3, [r5, #12]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d013      	beq.n	800765a <_Balloc+0x5a>
 8007632:	69f3      	ldr	r3, [r6, #28]
 8007634:	00a2      	lsls	r2, r4, #2
 8007636:	68db      	ldr	r3, [r3, #12]
 8007638:	189b      	adds	r3, r3, r2
 800763a:	6818      	ldr	r0, [r3, #0]
 800763c:	2800      	cmp	r0, #0
 800763e:	d118      	bne.n	8007672 <_Balloc+0x72>
 8007640:	2101      	movs	r1, #1
 8007642:	000d      	movs	r5, r1
 8007644:	40a5      	lsls	r5, r4
 8007646:	1d6a      	adds	r2, r5, #5
 8007648:	0030      	movs	r0, r6
 800764a:	0092      	lsls	r2, r2, #2
 800764c:	f000 fdbc 	bl	80081c8 <_calloc_r>
 8007650:	2800      	cmp	r0, #0
 8007652:	d00c      	beq.n	800766e <_Balloc+0x6e>
 8007654:	6044      	str	r4, [r0, #4]
 8007656:	6085      	str	r5, [r0, #8]
 8007658:	e00d      	b.n	8007676 <_Balloc+0x76>
 800765a:	2221      	movs	r2, #33	@ 0x21
 800765c:	2104      	movs	r1, #4
 800765e:	0030      	movs	r0, r6
 8007660:	f000 fdb2 	bl	80081c8 <_calloc_r>
 8007664:	69f3      	ldr	r3, [r6, #28]
 8007666:	60e8      	str	r0, [r5, #12]
 8007668:	68db      	ldr	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d1e1      	bne.n	8007632 <_Balloc+0x32>
 800766e:	2000      	movs	r0, #0
 8007670:	bd70      	pop	{r4, r5, r6, pc}
 8007672:	6802      	ldr	r2, [r0, #0]
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	2300      	movs	r3, #0
 8007678:	6103      	str	r3, [r0, #16]
 800767a:	60c3      	str	r3, [r0, #12]
 800767c:	e7f8      	b.n	8007670 <_Balloc+0x70>
 800767e:	46c0      	nop			@ (mov r8, r8)
 8007680:	0800ade9 	.word	0x0800ade9
 8007684:	0800ae69 	.word	0x0800ae69

08007688 <_Bfree>:
 8007688:	b570      	push	{r4, r5, r6, lr}
 800768a:	69c6      	ldr	r6, [r0, #28]
 800768c:	0005      	movs	r5, r0
 800768e:	000c      	movs	r4, r1
 8007690:	2e00      	cmp	r6, #0
 8007692:	d10e      	bne.n	80076b2 <_Bfree+0x2a>
 8007694:	2010      	movs	r0, #16
 8007696:	f7ff fef7 	bl	8007488 <malloc>
 800769a:	1e02      	subs	r2, r0, #0
 800769c:	61e8      	str	r0, [r5, #28]
 800769e:	d104      	bne.n	80076aa <_Bfree+0x22>
 80076a0:	218f      	movs	r1, #143	@ 0x8f
 80076a2:	4b09      	ldr	r3, [pc, #36]	@ (80076c8 <_Bfree+0x40>)
 80076a4:	4809      	ldr	r0, [pc, #36]	@ (80076cc <_Bfree+0x44>)
 80076a6:	f000 fd71 	bl	800818c <__assert_func>
 80076aa:	6046      	str	r6, [r0, #4]
 80076ac:	6086      	str	r6, [r0, #8]
 80076ae:	6006      	str	r6, [r0, #0]
 80076b0:	60c6      	str	r6, [r0, #12]
 80076b2:	2c00      	cmp	r4, #0
 80076b4:	d007      	beq.n	80076c6 <_Bfree+0x3e>
 80076b6:	69eb      	ldr	r3, [r5, #28]
 80076b8:	6862      	ldr	r2, [r4, #4]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	0092      	lsls	r2, r2, #2
 80076be:	189b      	adds	r3, r3, r2
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	6022      	str	r2, [r4, #0]
 80076c4:	601c      	str	r4, [r3, #0]
 80076c6:	bd70      	pop	{r4, r5, r6, pc}
 80076c8:	0800ade9 	.word	0x0800ade9
 80076cc:	0800ae69 	.word	0x0800ae69

080076d0 <__multadd>:
 80076d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076d2:	000f      	movs	r7, r1
 80076d4:	9001      	str	r0, [sp, #4]
 80076d6:	000c      	movs	r4, r1
 80076d8:	001e      	movs	r6, r3
 80076da:	2000      	movs	r0, #0
 80076dc:	690d      	ldr	r5, [r1, #16]
 80076de:	3714      	adds	r7, #20
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	3001      	adds	r0, #1
 80076e4:	b299      	uxth	r1, r3
 80076e6:	4351      	muls	r1, r2
 80076e8:	0c1b      	lsrs	r3, r3, #16
 80076ea:	4353      	muls	r3, r2
 80076ec:	1989      	adds	r1, r1, r6
 80076ee:	0c0e      	lsrs	r6, r1, #16
 80076f0:	199b      	adds	r3, r3, r6
 80076f2:	0c1e      	lsrs	r6, r3, #16
 80076f4:	b289      	uxth	r1, r1
 80076f6:	041b      	lsls	r3, r3, #16
 80076f8:	185b      	adds	r3, r3, r1
 80076fa:	c708      	stmia	r7!, {r3}
 80076fc:	4285      	cmp	r5, r0
 80076fe:	dcef      	bgt.n	80076e0 <__multadd+0x10>
 8007700:	2e00      	cmp	r6, #0
 8007702:	d022      	beq.n	800774a <__multadd+0x7a>
 8007704:	68a3      	ldr	r3, [r4, #8]
 8007706:	42ab      	cmp	r3, r5
 8007708:	dc19      	bgt.n	800773e <__multadd+0x6e>
 800770a:	6861      	ldr	r1, [r4, #4]
 800770c:	9801      	ldr	r0, [sp, #4]
 800770e:	3101      	adds	r1, #1
 8007710:	f7ff ff76 	bl	8007600 <_Balloc>
 8007714:	1e07      	subs	r7, r0, #0
 8007716:	d105      	bne.n	8007724 <__multadd+0x54>
 8007718:	003a      	movs	r2, r7
 800771a:	21ba      	movs	r1, #186	@ 0xba
 800771c:	4b0c      	ldr	r3, [pc, #48]	@ (8007750 <__multadd+0x80>)
 800771e:	480d      	ldr	r0, [pc, #52]	@ (8007754 <__multadd+0x84>)
 8007720:	f000 fd34 	bl	800818c <__assert_func>
 8007724:	0021      	movs	r1, r4
 8007726:	6922      	ldr	r2, [r4, #16]
 8007728:	310c      	adds	r1, #12
 800772a:	3202      	adds	r2, #2
 800772c:	0092      	lsls	r2, r2, #2
 800772e:	300c      	adds	r0, #12
 8007730:	f7fe ffd4 	bl	80066dc <memcpy>
 8007734:	0021      	movs	r1, r4
 8007736:	9801      	ldr	r0, [sp, #4]
 8007738:	f7ff ffa6 	bl	8007688 <_Bfree>
 800773c:	003c      	movs	r4, r7
 800773e:	1d2b      	adds	r3, r5, #4
 8007740:	009b      	lsls	r3, r3, #2
 8007742:	18e3      	adds	r3, r4, r3
 8007744:	3501      	adds	r5, #1
 8007746:	605e      	str	r6, [r3, #4]
 8007748:	6125      	str	r5, [r4, #16]
 800774a:	0020      	movs	r0, r4
 800774c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800774e:	46c0      	nop			@ (mov r8, r8)
 8007750:	0800ae58 	.word	0x0800ae58
 8007754:	0800ae69 	.word	0x0800ae69

08007758 <__hi0bits>:
 8007758:	2280      	movs	r2, #128	@ 0x80
 800775a:	0003      	movs	r3, r0
 800775c:	0252      	lsls	r2, r2, #9
 800775e:	2000      	movs	r0, #0
 8007760:	4293      	cmp	r3, r2
 8007762:	d201      	bcs.n	8007768 <__hi0bits+0x10>
 8007764:	041b      	lsls	r3, r3, #16
 8007766:	3010      	adds	r0, #16
 8007768:	2280      	movs	r2, #128	@ 0x80
 800776a:	0452      	lsls	r2, r2, #17
 800776c:	4293      	cmp	r3, r2
 800776e:	d201      	bcs.n	8007774 <__hi0bits+0x1c>
 8007770:	3008      	adds	r0, #8
 8007772:	021b      	lsls	r3, r3, #8
 8007774:	2280      	movs	r2, #128	@ 0x80
 8007776:	0552      	lsls	r2, r2, #21
 8007778:	4293      	cmp	r3, r2
 800777a:	d201      	bcs.n	8007780 <__hi0bits+0x28>
 800777c:	3004      	adds	r0, #4
 800777e:	011b      	lsls	r3, r3, #4
 8007780:	2280      	movs	r2, #128	@ 0x80
 8007782:	05d2      	lsls	r2, r2, #23
 8007784:	4293      	cmp	r3, r2
 8007786:	d201      	bcs.n	800778c <__hi0bits+0x34>
 8007788:	3002      	adds	r0, #2
 800778a:	009b      	lsls	r3, r3, #2
 800778c:	2b00      	cmp	r3, #0
 800778e:	db03      	blt.n	8007798 <__hi0bits+0x40>
 8007790:	3001      	adds	r0, #1
 8007792:	4213      	tst	r3, r2
 8007794:	d100      	bne.n	8007798 <__hi0bits+0x40>
 8007796:	2020      	movs	r0, #32
 8007798:	4770      	bx	lr

0800779a <__lo0bits>:
 800779a:	6803      	ldr	r3, [r0, #0]
 800779c:	0001      	movs	r1, r0
 800779e:	2207      	movs	r2, #7
 80077a0:	0018      	movs	r0, r3
 80077a2:	4010      	ands	r0, r2
 80077a4:	4213      	tst	r3, r2
 80077a6:	d00d      	beq.n	80077c4 <__lo0bits+0x2a>
 80077a8:	3a06      	subs	r2, #6
 80077aa:	2000      	movs	r0, #0
 80077ac:	4213      	tst	r3, r2
 80077ae:	d105      	bne.n	80077bc <__lo0bits+0x22>
 80077b0:	3002      	adds	r0, #2
 80077b2:	4203      	tst	r3, r0
 80077b4:	d003      	beq.n	80077be <__lo0bits+0x24>
 80077b6:	40d3      	lsrs	r3, r2
 80077b8:	0010      	movs	r0, r2
 80077ba:	600b      	str	r3, [r1, #0]
 80077bc:	4770      	bx	lr
 80077be:	089b      	lsrs	r3, r3, #2
 80077c0:	600b      	str	r3, [r1, #0]
 80077c2:	e7fb      	b.n	80077bc <__lo0bits+0x22>
 80077c4:	b29a      	uxth	r2, r3
 80077c6:	2a00      	cmp	r2, #0
 80077c8:	d101      	bne.n	80077ce <__lo0bits+0x34>
 80077ca:	2010      	movs	r0, #16
 80077cc:	0c1b      	lsrs	r3, r3, #16
 80077ce:	b2da      	uxtb	r2, r3
 80077d0:	2a00      	cmp	r2, #0
 80077d2:	d101      	bne.n	80077d8 <__lo0bits+0x3e>
 80077d4:	3008      	adds	r0, #8
 80077d6:	0a1b      	lsrs	r3, r3, #8
 80077d8:	071a      	lsls	r2, r3, #28
 80077da:	d101      	bne.n	80077e0 <__lo0bits+0x46>
 80077dc:	3004      	adds	r0, #4
 80077de:	091b      	lsrs	r3, r3, #4
 80077e0:	079a      	lsls	r2, r3, #30
 80077e2:	d101      	bne.n	80077e8 <__lo0bits+0x4e>
 80077e4:	3002      	adds	r0, #2
 80077e6:	089b      	lsrs	r3, r3, #2
 80077e8:	07da      	lsls	r2, r3, #31
 80077ea:	d4e9      	bmi.n	80077c0 <__lo0bits+0x26>
 80077ec:	3001      	adds	r0, #1
 80077ee:	085b      	lsrs	r3, r3, #1
 80077f0:	d1e6      	bne.n	80077c0 <__lo0bits+0x26>
 80077f2:	2020      	movs	r0, #32
 80077f4:	e7e2      	b.n	80077bc <__lo0bits+0x22>
	...

080077f8 <__i2b>:
 80077f8:	b510      	push	{r4, lr}
 80077fa:	000c      	movs	r4, r1
 80077fc:	2101      	movs	r1, #1
 80077fe:	f7ff feff 	bl	8007600 <_Balloc>
 8007802:	2800      	cmp	r0, #0
 8007804:	d107      	bne.n	8007816 <__i2b+0x1e>
 8007806:	2146      	movs	r1, #70	@ 0x46
 8007808:	4c05      	ldr	r4, [pc, #20]	@ (8007820 <__i2b+0x28>)
 800780a:	0002      	movs	r2, r0
 800780c:	4b05      	ldr	r3, [pc, #20]	@ (8007824 <__i2b+0x2c>)
 800780e:	0020      	movs	r0, r4
 8007810:	31ff      	adds	r1, #255	@ 0xff
 8007812:	f000 fcbb 	bl	800818c <__assert_func>
 8007816:	2301      	movs	r3, #1
 8007818:	6144      	str	r4, [r0, #20]
 800781a:	6103      	str	r3, [r0, #16]
 800781c:	bd10      	pop	{r4, pc}
 800781e:	46c0      	nop			@ (mov r8, r8)
 8007820:	0800ae69 	.word	0x0800ae69
 8007824:	0800ae58 	.word	0x0800ae58

08007828 <__multiply>:
 8007828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800782a:	0014      	movs	r4, r2
 800782c:	690a      	ldr	r2, [r1, #16]
 800782e:	6923      	ldr	r3, [r4, #16]
 8007830:	000d      	movs	r5, r1
 8007832:	b08b      	sub	sp, #44	@ 0x2c
 8007834:	429a      	cmp	r2, r3
 8007836:	db02      	blt.n	800783e <__multiply+0x16>
 8007838:	0023      	movs	r3, r4
 800783a:	000c      	movs	r4, r1
 800783c:	001d      	movs	r5, r3
 800783e:	6927      	ldr	r7, [r4, #16]
 8007840:	692e      	ldr	r6, [r5, #16]
 8007842:	6861      	ldr	r1, [r4, #4]
 8007844:	19bb      	adds	r3, r7, r6
 8007846:	9303      	str	r3, [sp, #12]
 8007848:	68a3      	ldr	r3, [r4, #8]
 800784a:	19ba      	adds	r2, r7, r6
 800784c:	4293      	cmp	r3, r2
 800784e:	da00      	bge.n	8007852 <__multiply+0x2a>
 8007850:	3101      	adds	r1, #1
 8007852:	f7ff fed5 	bl	8007600 <_Balloc>
 8007856:	9002      	str	r0, [sp, #8]
 8007858:	2800      	cmp	r0, #0
 800785a:	d106      	bne.n	800786a <__multiply+0x42>
 800785c:	21b1      	movs	r1, #177	@ 0xb1
 800785e:	4b49      	ldr	r3, [pc, #292]	@ (8007984 <__multiply+0x15c>)
 8007860:	4849      	ldr	r0, [pc, #292]	@ (8007988 <__multiply+0x160>)
 8007862:	9a02      	ldr	r2, [sp, #8]
 8007864:	0049      	lsls	r1, r1, #1
 8007866:	f000 fc91 	bl	800818c <__assert_func>
 800786a:	9b02      	ldr	r3, [sp, #8]
 800786c:	2200      	movs	r2, #0
 800786e:	3314      	adds	r3, #20
 8007870:	469c      	mov	ip, r3
 8007872:	19bb      	adds	r3, r7, r6
 8007874:	009b      	lsls	r3, r3, #2
 8007876:	4463      	add	r3, ip
 8007878:	9304      	str	r3, [sp, #16]
 800787a:	4663      	mov	r3, ip
 800787c:	9904      	ldr	r1, [sp, #16]
 800787e:	428b      	cmp	r3, r1
 8007880:	d32a      	bcc.n	80078d8 <__multiply+0xb0>
 8007882:	0023      	movs	r3, r4
 8007884:	00bf      	lsls	r7, r7, #2
 8007886:	3314      	adds	r3, #20
 8007888:	3514      	adds	r5, #20
 800788a:	9308      	str	r3, [sp, #32]
 800788c:	00b6      	lsls	r6, r6, #2
 800788e:	19db      	adds	r3, r3, r7
 8007890:	9305      	str	r3, [sp, #20]
 8007892:	19ab      	adds	r3, r5, r6
 8007894:	9309      	str	r3, [sp, #36]	@ 0x24
 8007896:	2304      	movs	r3, #4
 8007898:	9306      	str	r3, [sp, #24]
 800789a:	0023      	movs	r3, r4
 800789c:	9a05      	ldr	r2, [sp, #20]
 800789e:	3315      	adds	r3, #21
 80078a0:	9501      	str	r5, [sp, #4]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d305      	bcc.n	80078b2 <__multiply+0x8a>
 80078a6:	1b13      	subs	r3, r2, r4
 80078a8:	3b15      	subs	r3, #21
 80078aa:	089b      	lsrs	r3, r3, #2
 80078ac:	3301      	adds	r3, #1
 80078ae:	009b      	lsls	r3, r3, #2
 80078b0:	9306      	str	r3, [sp, #24]
 80078b2:	9b01      	ldr	r3, [sp, #4]
 80078b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d310      	bcc.n	80078dc <__multiply+0xb4>
 80078ba:	9b03      	ldr	r3, [sp, #12]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	dd05      	ble.n	80078cc <__multiply+0xa4>
 80078c0:	9b04      	ldr	r3, [sp, #16]
 80078c2:	3b04      	subs	r3, #4
 80078c4:	9304      	str	r3, [sp, #16]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d056      	beq.n	800797a <__multiply+0x152>
 80078cc:	9b02      	ldr	r3, [sp, #8]
 80078ce:	9a03      	ldr	r2, [sp, #12]
 80078d0:	0018      	movs	r0, r3
 80078d2:	611a      	str	r2, [r3, #16]
 80078d4:	b00b      	add	sp, #44	@ 0x2c
 80078d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078d8:	c304      	stmia	r3!, {r2}
 80078da:	e7cf      	b.n	800787c <__multiply+0x54>
 80078dc:	9b01      	ldr	r3, [sp, #4]
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	b280      	uxth	r0, r0
 80078e2:	2800      	cmp	r0, #0
 80078e4:	d01e      	beq.n	8007924 <__multiply+0xfc>
 80078e6:	4667      	mov	r7, ip
 80078e8:	2500      	movs	r5, #0
 80078ea:	9e08      	ldr	r6, [sp, #32]
 80078ec:	ce02      	ldmia	r6!, {r1}
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	9307      	str	r3, [sp, #28]
 80078f2:	b28b      	uxth	r3, r1
 80078f4:	4343      	muls	r3, r0
 80078f6:	001a      	movs	r2, r3
 80078f8:	466b      	mov	r3, sp
 80078fa:	0c09      	lsrs	r1, r1, #16
 80078fc:	8b9b      	ldrh	r3, [r3, #28]
 80078fe:	4341      	muls	r1, r0
 8007900:	18d3      	adds	r3, r2, r3
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	195b      	adds	r3, r3, r5
 8007906:	0c12      	lsrs	r2, r2, #16
 8007908:	1889      	adds	r1, r1, r2
 800790a:	0c1a      	lsrs	r2, r3, #16
 800790c:	188a      	adds	r2, r1, r2
 800790e:	b29b      	uxth	r3, r3
 8007910:	0c15      	lsrs	r5, r2, #16
 8007912:	0412      	lsls	r2, r2, #16
 8007914:	431a      	orrs	r2, r3
 8007916:	9b05      	ldr	r3, [sp, #20]
 8007918:	c704      	stmia	r7!, {r2}
 800791a:	42b3      	cmp	r3, r6
 800791c:	d8e6      	bhi.n	80078ec <__multiply+0xc4>
 800791e:	4663      	mov	r3, ip
 8007920:	9a06      	ldr	r2, [sp, #24]
 8007922:	509d      	str	r5, [r3, r2]
 8007924:	9b01      	ldr	r3, [sp, #4]
 8007926:	6818      	ldr	r0, [r3, #0]
 8007928:	0c00      	lsrs	r0, r0, #16
 800792a:	d020      	beq.n	800796e <__multiply+0x146>
 800792c:	4663      	mov	r3, ip
 800792e:	0025      	movs	r5, r4
 8007930:	4661      	mov	r1, ip
 8007932:	2700      	movs	r7, #0
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	3514      	adds	r5, #20
 8007938:	682a      	ldr	r2, [r5, #0]
 800793a:	680e      	ldr	r6, [r1, #0]
 800793c:	b292      	uxth	r2, r2
 800793e:	4342      	muls	r2, r0
 8007940:	0c36      	lsrs	r6, r6, #16
 8007942:	1992      	adds	r2, r2, r6
 8007944:	19d2      	adds	r2, r2, r7
 8007946:	0416      	lsls	r6, r2, #16
 8007948:	b29b      	uxth	r3, r3
 800794a:	431e      	orrs	r6, r3
 800794c:	600e      	str	r6, [r1, #0]
 800794e:	cd40      	ldmia	r5!, {r6}
 8007950:	684b      	ldr	r3, [r1, #4]
 8007952:	0c36      	lsrs	r6, r6, #16
 8007954:	4346      	muls	r6, r0
 8007956:	b29b      	uxth	r3, r3
 8007958:	0c12      	lsrs	r2, r2, #16
 800795a:	18f3      	adds	r3, r6, r3
 800795c:	189b      	adds	r3, r3, r2
 800795e:	9a05      	ldr	r2, [sp, #20]
 8007960:	0c1f      	lsrs	r7, r3, #16
 8007962:	3104      	adds	r1, #4
 8007964:	42aa      	cmp	r2, r5
 8007966:	d8e7      	bhi.n	8007938 <__multiply+0x110>
 8007968:	4662      	mov	r2, ip
 800796a:	9906      	ldr	r1, [sp, #24]
 800796c:	5053      	str	r3, [r2, r1]
 800796e:	9b01      	ldr	r3, [sp, #4]
 8007970:	3304      	adds	r3, #4
 8007972:	9301      	str	r3, [sp, #4]
 8007974:	2304      	movs	r3, #4
 8007976:	449c      	add	ip, r3
 8007978:	e79b      	b.n	80078b2 <__multiply+0x8a>
 800797a:	9b03      	ldr	r3, [sp, #12]
 800797c:	3b01      	subs	r3, #1
 800797e:	9303      	str	r3, [sp, #12]
 8007980:	e79b      	b.n	80078ba <__multiply+0x92>
 8007982:	46c0      	nop			@ (mov r8, r8)
 8007984:	0800ae58 	.word	0x0800ae58
 8007988:	0800ae69 	.word	0x0800ae69

0800798c <__pow5mult>:
 800798c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800798e:	2303      	movs	r3, #3
 8007990:	0015      	movs	r5, r2
 8007992:	0007      	movs	r7, r0
 8007994:	000e      	movs	r6, r1
 8007996:	401a      	ands	r2, r3
 8007998:	421d      	tst	r5, r3
 800799a:	d008      	beq.n	80079ae <__pow5mult+0x22>
 800799c:	4925      	ldr	r1, [pc, #148]	@ (8007a34 <__pow5mult+0xa8>)
 800799e:	3a01      	subs	r2, #1
 80079a0:	0092      	lsls	r2, r2, #2
 80079a2:	5852      	ldr	r2, [r2, r1]
 80079a4:	2300      	movs	r3, #0
 80079a6:	0031      	movs	r1, r6
 80079a8:	f7ff fe92 	bl	80076d0 <__multadd>
 80079ac:	0006      	movs	r6, r0
 80079ae:	10ad      	asrs	r5, r5, #2
 80079b0:	d03d      	beq.n	8007a2e <__pow5mult+0xa2>
 80079b2:	69fc      	ldr	r4, [r7, #28]
 80079b4:	2c00      	cmp	r4, #0
 80079b6:	d10f      	bne.n	80079d8 <__pow5mult+0x4c>
 80079b8:	2010      	movs	r0, #16
 80079ba:	f7ff fd65 	bl	8007488 <malloc>
 80079be:	1e02      	subs	r2, r0, #0
 80079c0:	61f8      	str	r0, [r7, #28]
 80079c2:	d105      	bne.n	80079d0 <__pow5mult+0x44>
 80079c4:	21b4      	movs	r1, #180	@ 0xb4
 80079c6:	4b1c      	ldr	r3, [pc, #112]	@ (8007a38 <__pow5mult+0xac>)
 80079c8:	481c      	ldr	r0, [pc, #112]	@ (8007a3c <__pow5mult+0xb0>)
 80079ca:	31ff      	adds	r1, #255	@ 0xff
 80079cc:	f000 fbde 	bl	800818c <__assert_func>
 80079d0:	6044      	str	r4, [r0, #4]
 80079d2:	6084      	str	r4, [r0, #8]
 80079d4:	6004      	str	r4, [r0, #0]
 80079d6:	60c4      	str	r4, [r0, #12]
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	689c      	ldr	r4, [r3, #8]
 80079dc:	9301      	str	r3, [sp, #4]
 80079de:	2c00      	cmp	r4, #0
 80079e0:	d108      	bne.n	80079f4 <__pow5mult+0x68>
 80079e2:	0038      	movs	r0, r7
 80079e4:	4916      	ldr	r1, [pc, #88]	@ (8007a40 <__pow5mult+0xb4>)
 80079e6:	f7ff ff07 	bl	80077f8 <__i2b>
 80079ea:	9b01      	ldr	r3, [sp, #4]
 80079ec:	0004      	movs	r4, r0
 80079ee:	6098      	str	r0, [r3, #8]
 80079f0:	2300      	movs	r3, #0
 80079f2:	6003      	str	r3, [r0, #0]
 80079f4:	2301      	movs	r3, #1
 80079f6:	421d      	tst	r5, r3
 80079f8:	d00a      	beq.n	8007a10 <__pow5mult+0x84>
 80079fa:	0031      	movs	r1, r6
 80079fc:	0022      	movs	r2, r4
 80079fe:	0038      	movs	r0, r7
 8007a00:	f7ff ff12 	bl	8007828 <__multiply>
 8007a04:	0031      	movs	r1, r6
 8007a06:	9001      	str	r0, [sp, #4]
 8007a08:	0038      	movs	r0, r7
 8007a0a:	f7ff fe3d 	bl	8007688 <_Bfree>
 8007a0e:	9e01      	ldr	r6, [sp, #4]
 8007a10:	106d      	asrs	r5, r5, #1
 8007a12:	d00c      	beq.n	8007a2e <__pow5mult+0xa2>
 8007a14:	6820      	ldr	r0, [r4, #0]
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d107      	bne.n	8007a2a <__pow5mult+0x9e>
 8007a1a:	0022      	movs	r2, r4
 8007a1c:	0021      	movs	r1, r4
 8007a1e:	0038      	movs	r0, r7
 8007a20:	f7ff ff02 	bl	8007828 <__multiply>
 8007a24:	2300      	movs	r3, #0
 8007a26:	6020      	str	r0, [r4, #0]
 8007a28:	6003      	str	r3, [r0, #0]
 8007a2a:	0004      	movs	r4, r0
 8007a2c:	e7e2      	b.n	80079f4 <__pow5mult+0x68>
 8007a2e:	0030      	movs	r0, r6
 8007a30:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007a32:	46c0      	nop			@ (mov r8, r8)
 8007a34:	0800aec4 	.word	0x0800aec4
 8007a38:	0800ade9 	.word	0x0800ade9
 8007a3c:	0800ae69 	.word	0x0800ae69
 8007a40:	00000271 	.word	0x00000271

08007a44 <__lshift>:
 8007a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a46:	000c      	movs	r4, r1
 8007a48:	0016      	movs	r6, r2
 8007a4a:	6923      	ldr	r3, [r4, #16]
 8007a4c:	1157      	asrs	r7, r2, #5
 8007a4e:	b085      	sub	sp, #20
 8007a50:	18fb      	adds	r3, r7, r3
 8007a52:	9301      	str	r3, [sp, #4]
 8007a54:	3301      	adds	r3, #1
 8007a56:	9300      	str	r3, [sp, #0]
 8007a58:	6849      	ldr	r1, [r1, #4]
 8007a5a:	68a3      	ldr	r3, [r4, #8]
 8007a5c:	9002      	str	r0, [sp, #8]
 8007a5e:	9a00      	ldr	r2, [sp, #0]
 8007a60:	4293      	cmp	r3, r2
 8007a62:	db10      	blt.n	8007a86 <__lshift+0x42>
 8007a64:	9802      	ldr	r0, [sp, #8]
 8007a66:	f7ff fdcb 	bl	8007600 <_Balloc>
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	0001      	movs	r1, r0
 8007a6e:	0005      	movs	r5, r0
 8007a70:	001a      	movs	r2, r3
 8007a72:	3114      	adds	r1, #20
 8007a74:	4298      	cmp	r0, r3
 8007a76:	d10c      	bne.n	8007a92 <__lshift+0x4e>
 8007a78:	21ef      	movs	r1, #239	@ 0xef
 8007a7a:	002a      	movs	r2, r5
 8007a7c:	4b25      	ldr	r3, [pc, #148]	@ (8007b14 <__lshift+0xd0>)
 8007a7e:	4826      	ldr	r0, [pc, #152]	@ (8007b18 <__lshift+0xd4>)
 8007a80:	0049      	lsls	r1, r1, #1
 8007a82:	f000 fb83 	bl	800818c <__assert_func>
 8007a86:	3101      	adds	r1, #1
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	e7e8      	b.n	8007a5e <__lshift+0x1a>
 8007a8c:	0098      	lsls	r0, r3, #2
 8007a8e:	500a      	str	r2, [r1, r0]
 8007a90:	3301      	adds	r3, #1
 8007a92:	42bb      	cmp	r3, r7
 8007a94:	dbfa      	blt.n	8007a8c <__lshift+0x48>
 8007a96:	43fb      	mvns	r3, r7
 8007a98:	17db      	asrs	r3, r3, #31
 8007a9a:	401f      	ands	r7, r3
 8007a9c:	00bf      	lsls	r7, r7, #2
 8007a9e:	0023      	movs	r3, r4
 8007aa0:	201f      	movs	r0, #31
 8007aa2:	19c9      	adds	r1, r1, r7
 8007aa4:	0037      	movs	r7, r6
 8007aa6:	6922      	ldr	r2, [r4, #16]
 8007aa8:	3314      	adds	r3, #20
 8007aaa:	0092      	lsls	r2, r2, #2
 8007aac:	189a      	adds	r2, r3, r2
 8007aae:	4007      	ands	r7, r0
 8007ab0:	4206      	tst	r6, r0
 8007ab2:	d029      	beq.n	8007b08 <__lshift+0xc4>
 8007ab4:	3001      	adds	r0, #1
 8007ab6:	1bc0      	subs	r0, r0, r7
 8007ab8:	9003      	str	r0, [sp, #12]
 8007aba:	468c      	mov	ip, r1
 8007abc:	2000      	movs	r0, #0
 8007abe:	681e      	ldr	r6, [r3, #0]
 8007ac0:	40be      	lsls	r6, r7
 8007ac2:	4306      	orrs	r6, r0
 8007ac4:	4660      	mov	r0, ip
 8007ac6:	c040      	stmia	r0!, {r6}
 8007ac8:	4684      	mov	ip, r0
 8007aca:	9e03      	ldr	r6, [sp, #12]
 8007acc:	cb01      	ldmia	r3!, {r0}
 8007ace:	40f0      	lsrs	r0, r6
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	d8f4      	bhi.n	8007abe <__lshift+0x7a>
 8007ad4:	0026      	movs	r6, r4
 8007ad6:	3615      	adds	r6, #21
 8007ad8:	2304      	movs	r3, #4
 8007ada:	42b2      	cmp	r2, r6
 8007adc:	d304      	bcc.n	8007ae8 <__lshift+0xa4>
 8007ade:	1b13      	subs	r3, r2, r4
 8007ae0:	3b15      	subs	r3, #21
 8007ae2:	089b      	lsrs	r3, r3, #2
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	009b      	lsls	r3, r3, #2
 8007ae8:	50c8      	str	r0, [r1, r3]
 8007aea:	2800      	cmp	r0, #0
 8007aec:	d002      	beq.n	8007af4 <__lshift+0xb0>
 8007aee:	9b01      	ldr	r3, [sp, #4]
 8007af0:	3302      	adds	r3, #2
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	9b00      	ldr	r3, [sp, #0]
 8007af6:	9802      	ldr	r0, [sp, #8]
 8007af8:	3b01      	subs	r3, #1
 8007afa:	0021      	movs	r1, r4
 8007afc:	612b      	str	r3, [r5, #16]
 8007afe:	f7ff fdc3 	bl	8007688 <_Bfree>
 8007b02:	0028      	movs	r0, r5
 8007b04:	b005      	add	sp, #20
 8007b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b08:	cb01      	ldmia	r3!, {r0}
 8007b0a:	c101      	stmia	r1!, {r0}
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d8fb      	bhi.n	8007b08 <__lshift+0xc4>
 8007b10:	e7f0      	b.n	8007af4 <__lshift+0xb0>
 8007b12:	46c0      	nop			@ (mov r8, r8)
 8007b14:	0800ae58 	.word	0x0800ae58
 8007b18:	0800ae69 	.word	0x0800ae69

08007b1c <__mcmp>:
 8007b1c:	b530      	push	{r4, r5, lr}
 8007b1e:	690b      	ldr	r3, [r1, #16]
 8007b20:	6904      	ldr	r4, [r0, #16]
 8007b22:	0002      	movs	r2, r0
 8007b24:	1ae0      	subs	r0, r4, r3
 8007b26:	429c      	cmp	r4, r3
 8007b28:	d10f      	bne.n	8007b4a <__mcmp+0x2e>
 8007b2a:	3214      	adds	r2, #20
 8007b2c:	009b      	lsls	r3, r3, #2
 8007b2e:	3114      	adds	r1, #20
 8007b30:	0014      	movs	r4, r2
 8007b32:	18c9      	adds	r1, r1, r3
 8007b34:	18d2      	adds	r2, r2, r3
 8007b36:	3a04      	subs	r2, #4
 8007b38:	3904      	subs	r1, #4
 8007b3a:	6815      	ldr	r5, [r2, #0]
 8007b3c:	680b      	ldr	r3, [r1, #0]
 8007b3e:	429d      	cmp	r5, r3
 8007b40:	d004      	beq.n	8007b4c <__mcmp+0x30>
 8007b42:	2001      	movs	r0, #1
 8007b44:	429d      	cmp	r5, r3
 8007b46:	d200      	bcs.n	8007b4a <__mcmp+0x2e>
 8007b48:	3802      	subs	r0, #2
 8007b4a:	bd30      	pop	{r4, r5, pc}
 8007b4c:	4294      	cmp	r4, r2
 8007b4e:	d3f2      	bcc.n	8007b36 <__mcmp+0x1a>
 8007b50:	e7fb      	b.n	8007b4a <__mcmp+0x2e>
	...

08007b54 <__mdiff>:
 8007b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b56:	000c      	movs	r4, r1
 8007b58:	b087      	sub	sp, #28
 8007b5a:	9000      	str	r0, [sp, #0]
 8007b5c:	0011      	movs	r1, r2
 8007b5e:	0020      	movs	r0, r4
 8007b60:	0017      	movs	r7, r2
 8007b62:	f7ff ffdb 	bl	8007b1c <__mcmp>
 8007b66:	1e05      	subs	r5, r0, #0
 8007b68:	d110      	bne.n	8007b8c <__mdiff+0x38>
 8007b6a:	0001      	movs	r1, r0
 8007b6c:	9800      	ldr	r0, [sp, #0]
 8007b6e:	f7ff fd47 	bl	8007600 <_Balloc>
 8007b72:	1e02      	subs	r2, r0, #0
 8007b74:	d104      	bne.n	8007b80 <__mdiff+0x2c>
 8007b76:	4b40      	ldr	r3, [pc, #256]	@ (8007c78 <__mdiff+0x124>)
 8007b78:	4840      	ldr	r0, [pc, #256]	@ (8007c7c <__mdiff+0x128>)
 8007b7a:	4941      	ldr	r1, [pc, #260]	@ (8007c80 <__mdiff+0x12c>)
 8007b7c:	f000 fb06 	bl	800818c <__assert_func>
 8007b80:	2301      	movs	r3, #1
 8007b82:	6145      	str	r5, [r0, #20]
 8007b84:	6103      	str	r3, [r0, #16]
 8007b86:	0010      	movs	r0, r2
 8007b88:	b007      	add	sp, #28
 8007b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b8c:	2600      	movs	r6, #0
 8007b8e:	42b0      	cmp	r0, r6
 8007b90:	da03      	bge.n	8007b9a <__mdiff+0x46>
 8007b92:	0023      	movs	r3, r4
 8007b94:	003c      	movs	r4, r7
 8007b96:	001f      	movs	r7, r3
 8007b98:	3601      	adds	r6, #1
 8007b9a:	6861      	ldr	r1, [r4, #4]
 8007b9c:	9800      	ldr	r0, [sp, #0]
 8007b9e:	f7ff fd2f 	bl	8007600 <_Balloc>
 8007ba2:	1e02      	subs	r2, r0, #0
 8007ba4:	d103      	bne.n	8007bae <__mdiff+0x5a>
 8007ba6:	4b34      	ldr	r3, [pc, #208]	@ (8007c78 <__mdiff+0x124>)
 8007ba8:	4834      	ldr	r0, [pc, #208]	@ (8007c7c <__mdiff+0x128>)
 8007baa:	4936      	ldr	r1, [pc, #216]	@ (8007c84 <__mdiff+0x130>)
 8007bac:	e7e6      	b.n	8007b7c <__mdiff+0x28>
 8007bae:	6923      	ldr	r3, [r4, #16]
 8007bb0:	3414      	adds	r4, #20
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	009b      	lsls	r3, r3, #2
 8007bb6:	18e3      	adds	r3, r4, r3
 8007bb8:	0021      	movs	r1, r4
 8007bba:	9401      	str	r4, [sp, #4]
 8007bbc:	003c      	movs	r4, r7
 8007bbe:	9302      	str	r3, [sp, #8]
 8007bc0:	693b      	ldr	r3, [r7, #16]
 8007bc2:	3414      	adds	r4, #20
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	18e3      	adds	r3, r4, r3
 8007bc8:	9303      	str	r3, [sp, #12]
 8007bca:	0003      	movs	r3, r0
 8007bcc:	60c6      	str	r6, [r0, #12]
 8007bce:	468c      	mov	ip, r1
 8007bd0:	2000      	movs	r0, #0
 8007bd2:	3314      	adds	r3, #20
 8007bd4:	9304      	str	r3, [sp, #16]
 8007bd6:	9305      	str	r3, [sp, #20]
 8007bd8:	4663      	mov	r3, ip
 8007bda:	cb20      	ldmia	r3!, {r5}
 8007bdc:	b2a9      	uxth	r1, r5
 8007bde:	000e      	movs	r6, r1
 8007be0:	469c      	mov	ip, r3
 8007be2:	cc08      	ldmia	r4!, {r3}
 8007be4:	0c2d      	lsrs	r5, r5, #16
 8007be6:	b299      	uxth	r1, r3
 8007be8:	1a71      	subs	r1, r6, r1
 8007bea:	1809      	adds	r1, r1, r0
 8007bec:	0c1b      	lsrs	r3, r3, #16
 8007bee:	1408      	asrs	r0, r1, #16
 8007bf0:	1aeb      	subs	r3, r5, r3
 8007bf2:	181b      	adds	r3, r3, r0
 8007bf4:	1418      	asrs	r0, r3, #16
 8007bf6:	b289      	uxth	r1, r1
 8007bf8:	041b      	lsls	r3, r3, #16
 8007bfa:	4319      	orrs	r1, r3
 8007bfc:	9b05      	ldr	r3, [sp, #20]
 8007bfe:	c302      	stmia	r3!, {r1}
 8007c00:	9305      	str	r3, [sp, #20]
 8007c02:	9b03      	ldr	r3, [sp, #12]
 8007c04:	42a3      	cmp	r3, r4
 8007c06:	d8e7      	bhi.n	8007bd8 <__mdiff+0x84>
 8007c08:	0039      	movs	r1, r7
 8007c0a:	9c03      	ldr	r4, [sp, #12]
 8007c0c:	3115      	adds	r1, #21
 8007c0e:	2304      	movs	r3, #4
 8007c10:	428c      	cmp	r4, r1
 8007c12:	d304      	bcc.n	8007c1e <__mdiff+0xca>
 8007c14:	1be3      	subs	r3, r4, r7
 8007c16:	3b15      	subs	r3, #21
 8007c18:	089b      	lsrs	r3, r3, #2
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	9901      	ldr	r1, [sp, #4]
 8007c20:	18cd      	adds	r5, r1, r3
 8007c22:	9904      	ldr	r1, [sp, #16]
 8007c24:	002e      	movs	r6, r5
 8007c26:	18cb      	adds	r3, r1, r3
 8007c28:	001f      	movs	r7, r3
 8007c2a:	9902      	ldr	r1, [sp, #8]
 8007c2c:	428e      	cmp	r6, r1
 8007c2e:	d311      	bcc.n	8007c54 <__mdiff+0x100>
 8007c30:	9c02      	ldr	r4, [sp, #8]
 8007c32:	1ee9      	subs	r1, r5, #3
 8007c34:	2000      	movs	r0, #0
 8007c36:	428c      	cmp	r4, r1
 8007c38:	d304      	bcc.n	8007c44 <__mdiff+0xf0>
 8007c3a:	0021      	movs	r1, r4
 8007c3c:	3103      	adds	r1, #3
 8007c3e:	1b49      	subs	r1, r1, r5
 8007c40:	0889      	lsrs	r1, r1, #2
 8007c42:	0088      	lsls	r0, r1, #2
 8007c44:	181b      	adds	r3, r3, r0
 8007c46:	3b04      	subs	r3, #4
 8007c48:	6819      	ldr	r1, [r3, #0]
 8007c4a:	2900      	cmp	r1, #0
 8007c4c:	d010      	beq.n	8007c70 <__mdiff+0x11c>
 8007c4e:	9b00      	ldr	r3, [sp, #0]
 8007c50:	6113      	str	r3, [r2, #16]
 8007c52:	e798      	b.n	8007b86 <__mdiff+0x32>
 8007c54:	4684      	mov	ip, r0
 8007c56:	ce02      	ldmia	r6!, {r1}
 8007c58:	b288      	uxth	r0, r1
 8007c5a:	4460      	add	r0, ip
 8007c5c:	1400      	asrs	r0, r0, #16
 8007c5e:	0c0c      	lsrs	r4, r1, #16
 8007c60:	1904      	adds	r4, r0, r4
 8007c62:	4461      	add	r1, ip
 8007c64:	1420      	asrs	r0, r4, #16
 8007c66:	b289      	uxth	r1, r1
 8007c68:	0424      	lsls	r4, r4, #16
 8007c6a:	4321      	orrs	r1, r4
 8007c6c:	c702      	stmia	r7!, {r1}
 8007c6e:	e7dc      	b.n	8007c2a <__mdiff+0xd6>
 8007c70:	9900      	ldr	r1, [sp, #0]
 8007c72:	3901      	subs	r1, #1
 8007c74:	9100      	str	r1, [sp, #0]
 8007c76:	e7e6      	b.n	8007c46 <__mdiff+0xf2>
 8007c78:	0800ae58 	.word	0x0800ae58
 8007c7c:	0800ae69 	.word	0x0800ae69
 8007c80:	00000237 	.word	0x00000237
 8007c84:	00000245 	.word	0x00000245

08007c88 <__d2b>:
 8007c88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c8a:	2101      	movs	r1, #1
 8007c8c:	0016      	movs	r6, r2
 8007c8e:	001f      	movs	r7, r3
 8007c90:	f7ff fcb6 	bl	8007600 <_Balloc>
 8007c94:	1e04      	subs	r4, r0, #0
 8007c96:	d105      	bne.n	8007ca4 <__d2b+0x1c>
 8007c98:	0022      	movs	r2, r4
 8007c9a:	4b25      	ldr	r3, [pc, #148]	@ (8007d30 <__d2b+0xa8>)
 8007c9c:	4825      	ldr	r0, [pc, #148]	@ (8007d34 <__d2b+0xac>)
 8007c9e:	4926      	ldr	r1, [pc, #152]	@ (8007d38 <__d2b+0xb0>)
 8007ca0:	f000 fa74 	bl	800818c <__assert_func>
 8007ca4:	033b      	lsls	r3, r7, #12
 8007ca6:	007d      	lsls	r5, r7, #1
 8007ca8:	0b1b      	lsrs	r3, r3, #12
 8007caa:	0d6d      	lsrs	r5, r5, #21
 8007cac:	d002      	beq.n	8007cb4 <__d2b+0x2c>
 8007cae:	2280      	movs	r2, #128	@ 0x80
 8007cb0:	0352      	lsls	r2, r2, #13
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	9301      	str	r3, [sp, #4]
 8007cb6:	2e00      	cmp	r6, #0
 8007cb8:	d025      	beq.n	8007d06 <__d2b+0x7e>
 8007cba:	4668      	mov	r0, sp
 8007cbc:	9600      	str	r6, [sp, #0]
 8007cbe:	f7ff fd6c 	bl	800779a <__lo0bits>
 8007cc2:	9b01      	ldr	r3, [sp, #4]
 8007cc4:	9900      	ldr	r1, [sp, #0]
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d01b      	beq.n	8007d02 <__d2b+0x7a>
 8007cca:	2220      	movs	r2, #32
 8007ccc:	001e      	movs	r6, r3
 8007cce:	1a12      	subs	r2, r2, r0
 8007cd0:	4096      	lsls	r6, r2
 8007cd2:	0032      	movs	r2, r6
 8007cd4:	40c3      	lsrs	r3, r0
 8007cd6:	430a      	orrs	r2, r1
 8007cd8:	6162      	str	r2, [r4, #20]
 8007cda:	9301      	str	r3, [sp, #4]
 8007cdc:	9e01      	ldr	r6, [sp, #4]
 8007cde:	61a6      	str	r6, [r4, #24]
 8007ce0:	1e73      	subs	r3, r6, #1
 8007ce2:	419e      	sbcs	r6, r3
 8007ce4:	3601      	adds	r6, #1
 8007ce6:	6126      	str	r6, [r4, #16]
 8007ce8:	2d00      	cmp	r5, #0
 8007cea:	d014      	beq.n	8007d16 <__d2b+0x8e>
 8007cec:	2635      	movs	r6, #53	@ 0x35
 8007cee:	4b13      	ldr	r3, [pc, #76]	@ (8007d3c <__d2b+0xb4>)
 8007cf0:	18ed      	adds	r5, r5, r3
 8007cf2:	9b08      	ldr	r3, [sp, #32]
 8007cf4:	182d      	adds	r5, r5, r0
 8007cf6:	601d      	str	r5, [r3, #0]
 8007cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cfa:	1a36      	subs	r6, r6, r0
 8007cfc:	601e      	str	r6, [r3, #0]
 8007cfe:	0020      	movs	r0, r4
 8007d00:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007d02:	6161      	str	r1, [r4, #20]
 8007d04:	e7ea      	b.n	8007cdc <__d2b+0x54>
 8007d06:	a801      	add	r0, sp, #4
 8007d08:	f7ff fd47 	bl	800779a <__lo0bits>
 8007d0c:	9b01      	ldr	r3, [sp, #4]
 8007d0e:	2601      	movs	r6, #1
 8007d10:	6163      	str	r3, [r4, #20]
 8007d12:	3020      	adds	r0, #32
 8007d14:	e7e7      	b.n	8007ce6 <__d2b+0x5e>
 8007d16:	4b0a      	ldr	r3, [pc, #40]	@ (8007d40 <__d2b+0xb8>)
 8007d18:	18c0      	adds	r0, r0, r3
 8007d1a:	9b08      	ldr	r3, [sp, #32]
 8007d1c:	6018      	str	r0, [r3, #0]
 8007d1e:	4b09      	ldr	r3, [pc, #36]	@ (8007d44 <__d2b+0xbc>)
 8007d20:	18f3      	adds	r3, r6, r3
 8007d22:	009b      	lsls	r3, r3, #2
 8007d24:	18e3      	adds	r3, r4, r3
 8007d26:	6958      	ldr	r0, [r3, #20]
 8007d28:	f7ff fd16 	bl	8007758 <__hi0bits>
 8007d2c:	0176      	lsls	r6, r6, #5
 8007d2e:	e7e3      	b.n	8007cf8 <__d2b+0x70>
 8007d30:	0800ae58 	.word	0x0800ae58
 8007d34:	0800ae69 	.word	0x0800ae69
 8007d38:	0000030f 	.word	0x0000030f
 8007d3c:	fffffbcd 	.word	0xfffffbcd
 8007d40:	fffffbce 	.word	0xfffffbce
 8007d44:	3fffffff 	.word	0x3fffffff

08007d48 <__ssputs_r>:
 8007d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d4a:	688e      	ldr	r6, [r1, #8]
 8007d4c:	b085      	sub	sp, #20
 8007d4e:	001f      	movs	r7, r3
 8007d50:	000c      	movs	r4, r1
 8007d52:	680b      	ldr	r3, [r1, #0]
 8007d54:	9002      	str	r0, [sp, #8]
 8007d56:	9203      	str	r2, [sp, #12]
 8007d58:	42be      	cmp	r6, r7
 8007d5a:	d830      	bhi.n	8007dbe <__ssputs_r+0x76>
 8007d5c:	210c      	movs	r1, #12
 8007d5e:	5e62      	ldrsh	r2, [r4, r1]
 8007d60:	2190      	movs	r1, #144	@ 0x90
 8007d62:	00c9      	lsls	r1, r1, #3
 8007d64:	420a      	tst	r2, r1
 8007d66:	d028      	beq.n	8007dba <__ssputs_r+0x72>
 8007d68:	2003      	movs	r0, #3
 8007d6a:	6921      	ldr	r1, [r4, #16]
 8007d6c:	1a5b      	subs	r3, r3, r1
 8007d6e:	9301      	str	r3, [sp, #4]
 8007d70:	6963      	ldr	r3, [r4, #20]
 8007d72:	4343      	muls	r3, r0
 8007d74:	9801      	ldr	r0, [sp, #4]
 8007d76:	0fdd      	lsrs	r5, r3, #31
 8007d78:	18ed      	adds	r5, r5, r3
 8007d7a:	1c7b      	adds	r3, r7, #1
 8007d7c:	181b      	adds	r3, r3, r0
 8007d7e:	106d      	asrs	r5, r5, #1
 8007d80:	42ab      	cmp	r3, r5
 8007d82:	d900      	bls.n	8007d86 <__ssputs_r+0x3e>
 8007d84:	001d      	movs	r5, r3
 8007d86:	0552      	lsls	r2, r2, #21
 8007d88:	d528      	bpl.n	8007ddc <__ssputs_r+0x94>
 8007d8a:	0029      	movs	r1, r5
 8007d8c:	9802      	ldr	r0, [sp, #8]
 8007d8e:	f7ff fba7 	bl	80074e0 <_malloc_r>
 8007d92:	1e06      	subs	r6, r0, #0
 8007d94:	d02c      	beq.n	8007df0 <__ssputs_r+0xa8>
 8007d96:	9a01      	ldr	r2, [sp, #4]
 8007d98:	6921      	ldr	r1, [r4, #16]
 8007d9a:	f7fe fc9f 	bl	80066dc <memcpy>
 8007d9e:	89a2      	ldrh	r2, [r4, #12]
 8007da0:	4b18      	ldr	r3, [pc, #96]	@ (8007e04 <__ssputs_r+0xbc>)
 8007da2:	401a      	ands	r2, r3
 8007da4:	2380      	movs	r3, #128	@ 0x80
 8007da6:	4313      	orrs	r3, r2
 8007da8:	81a3      	strh	r3, [r4, #12]
 8007daa:	9b01      	ldr	r3, [sp, #4]
 8007dac:	6126      	str	r6, [r4, #16]
 8007dae:	18f6      	adds	r6, r6, r3
 8007db0:	6026      	str	r6, [r4, #0]
 8007db2:	003e      	movs	r6, r7
 8007db4:	6165      	str	r5, [r4, #20]
 8007db6:	1aed      	subs	r5, r5, r3
 8007db8:	60a5      	str	r5, [r4, #8]
 8007dba:	42be      	cmp	r6, r7
 8007dbc:	d900      	bls.n	8007dc0 <__ssputs_r+0x78>
 8007dbe:	003e      	movs	r6, r7
 8007dc0:	0032      	movs	r2, r6
 8007dc2:	9903      	ldr	r1, [sp, #12]
 8007dc4:	6820      	ldr	r0, [r4, #0]
 8007dc6:	f7fe fbe3 	bl	8006590 <memmove>
 8007dca:	2000      	movs	r0, #0
 8007dcc:	68a3      	ldr	r3, [r4, #8]
 8007dce:	1b9b      	subs	r3, r3, r6
 8007dd0:	60a3      	str	r3, [r4, #8]
 8007dd2:	6823      	ldr	r3, [r4, #0]
 8007dd4:	199b      	adds	r3, r3, r6
 8007dd6:	6023      	str	r3, [r4, #0]
 8007dd8:	b005      	add	sp, #20
 8007dda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ddc:	002a      	movs	r2, r5
 8007dde:	9802      	ldr	r0, [sp, #8]
 8007de0:	f000 fa31 	bl	8008246 <_realloc_r>
 8007de4:	1e06      	subs	r6, r0, #0
 8007de6:	d1e0      	bne.n	8007daa <__ssputs_r+0x62>
 8007de8:	6921      	ldr	r1, [r4, #16]
 8007dea:	9802      	ldr	r0, [sp, #8]
 8007dec:	f7ff fb02 	bl	80073f4 <_free_r>
 8007df0:	230c      	movs	r3, #12
 8007df2:	2001      	movs	r0, #1
 8007df4:	9a02      	ldr	r2, [sp, #8]
 8007df6:	4240      	negs	r0, r0
 8007df8:	6013      	str	r3, [r2, #0]
 8007dfa:	89a2      	ldrh	r2, [r4, #12]
 8007dfc:	3334      	adds	r3, #52	@ 0x34
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	81a3      	strh	r3, [r4, #12]
 8007e02:	e7e9      	b.n	8007dd8 <__ssputs_r+0x90>
 8007e04:	fffffb7f 	.word	0xfffffb7f

08007e08 <_svfiprintf_r>:
 8007e08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e0a:	b0a1      	sub	sp, #132	@ 0x84
 8007e0c:	9003      	str	r0, [sp, #12]
 8007e0e:	001d      	movs	r5, r3
 8007e10:	898b      	ldrh	r3, [r1, #12]
 8007e12:	000f      	movs	r7, r1
 8007e14:	0016      	movs	r6, r2
 8007e16:	061b      	lsls	r3, r3, #24
 8007e18:	d511      	bpl.n	8007e3e <_svfiprintf_r+0x36>
 8007e1a:	690b      	ldr	r3, [r1, #16]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d10e      	bne.n	8007e3e <_svfiprintf_r+0x36>
 8007e20:	2140      	movs	r1, #64	@ 0x40
 8007e22:	f7ff fb5d 	bl	80074e0 <_malloc_r>
 8007e26:	6038      	str	r0, [r7, #0]
 8007e28:	6138      	str	r0, [r7, #16]
 8007e2a:	2800      	cmp	r0, #0
 8007e2c:	d105      	bne.n	8007e3a <_svfiprintf_r+0x32>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	9a03      	ldr	r2, [sp, #12]
 8007e32:	6013      	str	r3, [r2, #0]
 8007e34:	2001      	movs	r0, #1
 8007e36:	4240      	negs	r0, r0
 8007e38:	e0cf      	b.n	8007fda <_svfiprintf_r+0x1d2>
 8007e3a:	2340      	movs	r3, #64	@ 0x40
 8007e3c:	617b      	str	r3, [r7, #20]
 8007e3e:	2300      	movs	r3, #0
 8007e40:	ac08      	add	r4, sp, #32
 8007e42:	6163      	str	r3, [r4, #20]
 8007e44:	3320      	adds	r3, #32
 8007e46:	7663      	strb	r3, [r4, #25]
 8007e48:	3310      	adds	r3, #16
 8007e4a:	76a3      	strb	r3, [r4, #26]
 8007e4c:	9507      	str	r5, [sp, #28]
 8007e4e:	0035      	movs	r5, r6
 8007e50:	782b      	ldrb	r3, [r5, #0]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <_svfiprintf_r+0x52>
 8007e56:	2b25      	cmp	r3, #37	@ 0x25
 8007e58:	d148      	bne.n	8007eec <_svfiprintf_r+0xe4>
 8007e5a:	1bab      	subs	r3, r5, r6
 8007e5c:	9305      	str	r3, [sp, #20]
 8007e5e:	42b5      	cmp	r5, r6
 8007e60:	d00b      	beq.n	8007e7a <_svfiprintf_r+0x72>
 8007e62:	0032      	movs	r2, r6
 8007e64:	0039      	movs	r1, r7
 8007e66:	9803      	ldr	r0, [sp, #12]
 8007e68:	f7ff ff6e 	bl	8007d48 <__ssputs_r>
 8007e6c:	3001      	adds	r0, #1
 8007e6e:	d100      	bne.n	8007e72 <_svfiprintf_r+0x6a>
 8007e70:	e0ae      	b.n	8007fd0 <_svfiprintf_r+0x1c8>
 8007e72:	6963      	ldr	r3, [r4, #20]
 8007e74:	9a05      	ldr	r2, [sp, #20]
 8007e76:	189b      	adds	r3, r3, r2
 8007e78:	6163      	str	r3, [r4, #20]
 8007e7a:	782b      	ldrb	r3, [r5, #0]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d100      	bne.n	8007e82 <_svfiprintf_r+0x7a>
 8007e80:	e0a6      	b.n	8007fd0 <_svfiprintf_r+0x1c8>
 8007e82:	2201      	movs	r2, #1
 8007e84:	2300      	movs	r3, #0
 8007e86:	4252      	negs	r2, r2
 8007e88:	6062      	str	r2, [r4, #4]
 8007e8a:	a904      	add	r1, sp, #16
 8007e8c:	3254      	adds	r2, #84	@ 0x54
 8007e8e:	1852      	adds	r2, r2, r1
 8007e90:	1c6e      	adds	r6, r5, #1
 8007e92:	6023      	str	r3, [r4, #0]
 8007e94:	60e3      	str	r3, [r4, #12]
 8007e96:	60a3      	str	r3, [r4, #8]
 8007e98:	7013      	strb	r3, [r2, #0]
 8007e9a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8007e9c:	4b54      	ldr	r3, [pc, #336]	@ (8007ff0 <_svfiprintf_r+0x1e8>)
 8007e9e:	2205      	movs	r2, #5
 8007ea0:	0018      	movs	r0, r3
 8007ea2:	7831      	ldrb	r1, [r6, #0]
 8007ea4:	9305      	str	r3, [sp, #20]
 8007ea6:	f7fe fc0e 	bl	80066c6 <memchr>
 8007eaa:	1c75      	adds	r5, r6, #1
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d11f      	bne.n	8007ef0 <_svfiprintf_r+0xe8>
 8007eb0:	6822      	ldr	r2, [r4, #0]
 8007eb2:	06d3      	lsls	r3, r2, #27
 8007eb4:	d504      	bpl.n	8007ec0 <_svfiprintf_r+0xb8>
 8007eb6:	2353      	movs	r3, #83	@ 0x53
 8007eb8:	a904      	add	r1, sp, #16
 8007eba:	185b      	adds	r3, r3, r1
 8007ebc:	2120      	movs	r1, #32
 8007ebe:	7019      	strb	r1, [r3, #0]
 8007ec0:	0713      	lsls	r3, r2, #28
 8007ec2:	d504      	bpl.n	8007ece <_svfiprintf_r+0xc6>
 8007ec4:	2353      	movs	r3, #83	@ 0x53
 8007ec6:	a904      	add	r1, sp, #16
 8007ec8:	185b      	adds	r3, r3, r1
 8007eca:	212b      	movs	r1, #43	@ 0x2b
 8007ecc:	7019      	strb	r1, [r3, #0]
 8007ece:	7833      	ldrb	r3, [r6, #0]
 8007ed0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ed2:	d016      	beq.n	8007f02 <_svfiprintf_r+0xfa>
 8007ed4:	0035      	movs	r5, r6
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	200a      	movs	r0, #10
 8007eda:	68e3      	ldr	r3, [r4, #12]
 8007edc:	782a      	ldrb	r2, [r5, #0]
 8007ede:	1c6e      	adds	r6, r5, #1
 8007ee0:	3a30      	subs	r2, #48	@ 0x30
 8007ee2:	2a09      	cmp	r2, #9
 8007ee4:	d950      	bls.n	8007f88 <_svfiprintf_r+0x180>
 8007ee6:	2900      	cmp	r1, #0
 8007ee8:	d111      	bne.n	8007f0e <_svfiprintf_r+0x106>
 8007eea:	e017      	b.n	8007f1c <_svfiprintf_r+0x114>
 8007eec:	3501      	adds	r5, #1
 8007eee:	e7af      	b.n	8007e50 <_svfiprintf_r+0x48>
 8007ef0:	9b05      	ldr	r3, [sp, #20]
 8007ef2:	6822      	ldr	r2, [r4, #0]
 8007ef4:	1ac0      	subs	r0, r0, r3
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	4083      	lsls	r3, r0
 8007efa:	4313      	orrs	r3, r2
 8007efc:	002e      	movs	r6, r5
 8007efe:	6023      	str	r3, [r4, #0]
 8007f00:	e7cc      	b.n	8007e9c <_svfiprintf_r+0x94>
 8007f02:	9b07      	ldr	r3, [sp, #28]
 8007f04:	1d19      	adds	r1, r3, #4
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	9107      	str	r1, [sp, #28]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	db01      	blt.n	8007f12 <_svfiprintf_r+0x10a>
 8007f0e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f10:	e004      	b.n	8007f1c <_svfiprintf_r+0x114>
 8007f12:	425b      	negs	r3, r3
 8007f14:	60e3      	str	r3, [r4, #12]
 8007f16:	2302      	movs	r3, #2
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	6023      	str	r3, [r4, #0]
 8007f1c:	782b      	ldrb	r3, [r5, #0]
 8007f1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f20:	d10c      	bne.n	8007f3c <_svfiprintf_r+0x134>
 8007f22:	786b      	ldrb	r3, [r5, #1]
 8007f24:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f26:	d134      	bne.n	8007f92 <_svfiprintf_r+0x18a>
 8007f28:	9b07      	ldr	r3, [sp, #28]
 8007f2a:	3502      	adds	r5, #2
 8007f2c:	1d1a      	adds	r2, r3, #4
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	9207      	str	r2, [sp, #28]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	da01      	bge.n	8007f3a <_svfiprintf_r+0x132>
 8007f36:	2301      	movs	r3, #1
 8007f38:	425b      	negs	r3, r3
 8007f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f3c:	4e2d      	ldr	r6, [pc, #180]	@ (8007ff4 <_svfiprintf_r+0x1ec>)
 8007f3e:	2203      	movs	r2, #3
 8007f40:	0030      	movs	r0, r6
 8007f42:	7829      	ldrb	r1, [r5, #0]
 8007f44:	f7fe fbbf 	bl	80066c6 <memchr>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	d006      	beq.n	8007f5a <_svfiprintf_r+0x152>
 8007f4c:	2340      	movs	r3, #64	@ 0x40
 8007f4e:	1b80      	subs	r0, r0, r6
 8007f50:	4083      	lsls	r3, r0
 8007f52:	6822      	ldr	r2, [r4, #0]
 8007f54:	3501      	adds	r5, #1
 8007f56:	4313      	orrs	r3, r2
 8007f58:	6023      	str	r3, [r4, #0]
 8007f5a:	7829      	ldrb	r1, [r5, #0]
 8007f5c:	2206      	movs	r2, #6
 8007f5e:	4826      	ldr	r0, [pc, #152]	@ (8007ff8 <_svfiprintf_r+0x1f0>)
 8007f60:	1c6e      	adds	r6, r5, #1
 8007f62:	7621      	strb	r1, [r4, #24]
 8007f64:	f7fe fbaf 	bl	80066c6 <memchr>
 8007f68:	2800      	cmp	r0, #0
 8007f6a:	d038      	beq.n	8007fde <_svfiprintf_r+0x1d6>
 8007f6c:	4b23      	ldr	r3, [pc, #140]	@ (8007ffc <_svfiprintf_r+0x1f4>)
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d122      	bne.n	8007fb8 <_svfiprintf_r+0x1b0>
 8007f72:	2207      	movs	r2, #7
 8007f74:	9b07      	ldr	r3, [sp, #28]
 8007f76:	3307      	adds	r3, #7
 8007f78:	4393      	bics	r3, r2
 8007f7a:	3308      	adds	r3, #8
 8007f7c:	9307      	str	r3, [sp, #28]
 8007f7e:	6963      	ldr	r3, [r4, #20]
 8007f80:	9a04      	ldr	r2, [sp, #16]
 8007f82:	189b      	adds	r3, r3, r2
 8007f84:	6163      	str	r3, [r4, #20]
 8007f86:	e762      	b.n	8007e4e <_svfiprintf_r+0x46>
 8007f88:	4343      	muls	r3, r0
 8007f8a:	0035      	movs	r5, r6
 8007f8c:	2101      	movs	r1, #1
 8007f8e:	189b      	adds	r3, r3, r2
 8007f90:	e7a4      	b.n	8007edc <_svfiprintf_r+0xd4>
 8007f92:	2300      	movs	r3, #0
 8007f94:	200a      	movs	r0, #10
 8007f96:	0019      	movs	r1, r3
 8007f98:	3501      	adds	r5, #1
 8007f9a:	6063      	str	r3, [r4, #4]
 8007f9c:	782a      	ldrb	r2, [r5, #0]
 8007f9e:	1c6e      	adds	r6, r5, #1
 8007fa0:	3a30      	subs	r2, #48	@ 0x30
 8007fa2:	2a09      	cmp	r2, #9
 8007fa4:	d903      	bls.n	8007fae <_svfiprintf_r+0x1a6>
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d0c8      	beq.n	8007f3c <_svfiprintf_r+0x134>
 8007faa:	9109      	str	r1, [sp, #36]	@ 0x24
 8007fac:	e7c6      	b.n	8007f3c <_svfiprintf_r+0x134>
 8007fae:	4341      	muls	r1, r0
 8007fb0:	0035      	movs	r5, r6
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	1889      	adds	r1, r1, r2
 8007fb6:	e7f1      	b.n	8007f9c <_svfiprintf_r+0x194>
 8007fb8:	aa07      	add	r2, sp, #28
 8007fba:	9200      	str	r2, [sp, #0]
 8007fbc:	0021      	movs	r1, r4
 8007fbe:	003a      	movs	r2, r7
 8007fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8008000 <_svfiprintf_r+0x1f8>)
 8007fc2:	9803      	ldr	r0, [sp, #12]
 8007fc4:	f7fd fde4 	bl	8005b90 <_printf_float>
 8007fc8:	9004      	str	r0, [sp, #16]
 8007fca:	9b04      	ldr	r3, [sp, #16]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	d1d6      	bne.n	8007f7e <_svfiprintf_r+0x176>
 8007fd0:	89bb      	ldrh	r3, [r7, #12]
 8007fd2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8007fd4:	065b      	lsls	r3, r3, #25
 8007fd6:	d500      	bpl.n	8007fda <_svfiprintf_r+0x1d2>
 8007fd8:	e72c      	b.n	8007e34 <_svfiprintf_r+0x2c>
 8007fda:	b021      	add	sp, #132	@ 0x84
 8007fdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007fde:	aa07      	add	r2, sp, #28
 8007fe0:	9200      	str	r2, [sp, #0]
 8007fe2:	0021      	movs	r1, r4
 8007fe4:	003a      	movs	r2, r7
 8007fe6:	4b06      	ldr	r3, [pc, #24]	@ (8008000 <_svfiprintf_r+0x1f8>)
 8007fe8:	9803      	ldr	r0, [sp, #12]
 8007fea:	f7fe f87f 	bl	80060ec <_printf_i>
 8007fee:	e7eb      	b.n	8007fc8 <_svfiprintf_r+0x1c0>
 8007ff0:	0800afc0 	.word	0x0800afc0
 8007ff4:	0800afc6 	.word	0x0800afc6
 8007ff8:	0800afca 	.word	0x0800afca
 8007ffc:	08005b91 	.word	0x08005b91
 8008000:	08007d49 	.word	0x08007d49

08008004 <__sflush_r>:
 8008004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008006:	220c      	movs	r2, #12
 8008008:	5e8b      	ldrsh	r3, [r1, r2]
 800800a:	0005      	movs	r5, r0
 800800c:	000c      	movs	r4, r1
 800800e:	071a      	lsls	r2, r3, #28
 8008010:	d456      	bmi.n	80080c0 <__sflush_r+0xbc>
 8008012:	684a      	ldr	r2, [r1, #4]
 8008014:	2a00      	cmp	r2, #0
 8008016:	dc02      	bgt.n	800801e <__sflush_r+0x1a>
 8008018:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800801a:	2a00      	cmp	r2, #0
 800801c:	dd4e      	ble.n	80080bc <__sflush_r+0xb8>
 800801e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008020:	2f00      	cmp	r7, #0
 8008022:	d04b      	beq.n	80080bc <__sflush_r+0xb8>
 8008024:	2200      	movs	r2, #0
 8008026:	2080      	movs	r0, #128	@ 0x80
 8008028:	682e      	ldr	r6, [r5, #0]
 800802a:	602a      	str	r2, [r5, #0]
 800802c:	001a      	movs	r2, r3
 800802e:	0140      	lsls	r0, r0, #5
 8008030:	6a21      	ldr	r1, [r4, #32]
 8008032:	4002      	ands	r2, r0
 8008034:	4203      	tst	r3, r0
 8008036:	d033      	beq.n	80080a0 <__sflush_r+0x9c>
 8008038:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	075b      	lsls	r3, r3, #29
 800803e:	d506      	bpl.n	800804e <__sflush_r+0x4a>
 8008040:	6863      	ldr	r3, [r4, #4]
 8008042:	1ad2      	subs	r2, r2, r3
 8008044:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008046:	2b00      	cmp	r3, #0
 8008048:	d001      	beq.n	800804e <__sflush_r+0x4a>
 800804a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800804c:	1ad2      	subs	r2, r2, r3
 800804e:	2300      	movs	r3, #0
 8008050:	0028      	movs	r0, r5
 8008052:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008054:	6a21      	ldr	r1, [r4, #32]
 8008056:	47b8      	blx	r7
 8008058:	89a2      	ldrh	r2, [r4, #12]
 800805a:	1c43      	adds	r3, r0, #1
 800805c:	d106      	bne.n	800806c <__sflush_r+0x68>
 800805e:	6829      	ldr	r1, [r5, #0]
 8008060:	291d      	cmp	r1, #29
 8008062:	d846      	bhi.n	80080f2 <__sflush_r+0xee>
 8008064:	4b29      	ldr	r3, [pc, #164]	@ (800810c <__sflush_r+0x108>)
 8008066:	410b      	asrs	r3, r1
 8008068:	07db      	lsls	r3, r3, #31
 800806a:	d442      	bmi.n	80080f2 <__sflush_r+0xee>
 800806c:	2300      	movs	r3, #0
 800806e:	6063      	str	r3, [r4, #4]
 8008070:	6923      	ldr	r3, [r4, #16]
 8008072:	6023      	str	r3, [r4, #0]
 8008074:	04d2      	lsls	r2, r2, #19
 8008076:	d505      	bpl.n	8008084 <__sflush_r+0x80>
 8008078:	1c43      	adds	r3, r0, #1
 800807a:	d102      	bne.n	8008082 <__sflush_r+0x7e>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d100      	bne.n	8008084 <__sflush_r+0x80>
 8008082:	6560      	str	r0, [r4, #84]	@ 0x54
 8008084:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008086:	602e      	str	r6, [r5, #0]
 8008088:	2900      	cmp	r1, #0
 800808a:	d017      	beq.n	80080bc <__sflush_r+0xb8>
 800808c:	0023      	movs	r3, r4
 800808e:	3344      	adds	r3, #68	@ 0x44
 8008090:	4299      	cmp	r1, r3
 8008092:	d002      	beq.n	800809a <__sflush_r+0x96>
 8008094:	0028      	movs	r0, r5
 8008096:	f7ff f9ad 	bl	80073f4 <_free_r>
 800809a:	2300      	movs	r3, #0
 800809c:	6363      	str	r3, [r4, #52]	@ 0x34
 800809e:	e00d      	b.n	80080bc <__sflush_r+0xb8>
 80080a0:	2301      	movs	r3, #1
 80080a2:	0028      	movs	r0, r5
 80080a4:	47b8      	blx	r7
 80080a6:	0002      	movs	r2, r0
 80080a8:	1c43      	adds	r3, r0, #1
 80080aa:	d1c6      	bne.n	800803a <__sflush_r+0x36>
 80080ac:	682b      	ldr	r3, [r5, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d0c3      	beq.n	800803a <__sflush_r+0x36>
 80080b2:	2b1d      	cmp	r3, #29
 80080b4:	d001      	beq.n	80080ba <__sflush_r+0xb6>
 80080b6:	2b16      	cmp	r3, #22
 80080b8:	d11a      	bne.n	80080f0 <__sflush_r+0xec>
 80080ba:	602e      	str	r6, [r5, #0]
 80080bc:	2000      	movs	r0, #0
 80080be:	e01e      	b.n	80080fe <__sflush_r+0xfa>
 80080c0:	690e      	ldr	r6, [r1, #16]
 80080c2:	2e00      	cmp	r6, #0
 80080c4:	d0fa      	beq.n	80080bc <__sflush_r+0xb8>
 80080c6:	680f      	ldr	r7, [r1, #0]
 80080c8:	600e      	str	r6, [r1, #0]
 80080ca:	1bba      	subs	r2, r7, r6
 80080cc:	9201      	str	r2, [sp, #4]
 80080ce:	2200      	movs	r2, #0
 80080d0:	079b      	lsls	r3, r3, #30
 80080d2:	d100      	bne.n	80080d6 <__sflush_r+0xd2>
 80080d4:	694a      	ldr	r2, [r1, #20]
 80080d6:	60a2      	str	r2, [r4, #8]
 80080d8:	9b01      	ldr	r3, [sp, #4]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	ddee      	ble.n	80080bc <__sflush_r+0xb8>
 80080de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80080e0:	0032      	movs	r2, r6
 80080e2:	001f      	movs	r7, r3
 80080e4:	0028      	movs	r0, r5
 80080e6:	9b01      	ldr	r3, [sp, #4]
 80080e8:	6a21      	ldr	r1, [r4, #32]
 80080ea:	47b8      	blx	r7
 80080ec:	2800      	cmp	r0, #0
 80080ee:	dc07      	bgt.n	8008100 <__sflush_r+0xfc>
 80080f0:	89a2      	ldrh	r2, [r4, #12]
 80080f2:	2340      	movs	r3, #64	@ 0x40
 80080f4:	2001      	movs	r0, #1
 80080f6:	4313      	orrs	r3, r2
 80080f8:	b21b      	sxth	r3, r3
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	4240      	negs	r0, r0
 80080fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008100:	9b01      	ldr	r3, [sp, #4]
 8008102:	1836      	adds	r6, r6, r0
 8008104:	1a1b      	subs	r3, r3, r0
 8008106:	9301      	str	r3, [sp, #4]
 8008108:	e7e6      	b.n	80080d8 <__sflush_r+0xd4>
 800810a:	46c0      	nop			@ (mov r8, r8)
 800810c:	dfbffffe 	.word	0xdfbffffe

08008110 <_fflush_r>:
 8008110:	690b      	ldr	r3, [r1, #16]
 8008112:	b570      	push	{r4, r5, r6, lr}
 8008114:	0005      	movs	r5, r0
 8008116:	000c      	movs	r4, r1
 8008118:	2b00      	cmp	r3, #0
 800811a:	d102      	bne.n	8008122 <_fflush_r+0x12>
 800811c:	2500      	movs	r5, #0
 800811e:	0028      	movs	r0, r5
 8008120:	bd70      	pop	{r4, r5, r6, pc}
 8008122:	2800      	cmp	r0, #0
 8008124:	d004      	beq.n	8008130 <_fflush_r+0x20>
 8008126:	6a03      	ldr	r3, [r0, #32]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <_fflush_r+0x20>
 800812c:	f7fe f97c 	bl	8006428 <__sinit>
 8008130:	220c      	movs	r2, #12
 8008132:	5ea3      	ldrsh	r3, [r4, r2]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d0f1      	beq.n	800811c <_fflush_r+0xc>
 8008138:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800813a:	07d2      	lsls	r2, r2, #31
 800813c:	d404      	bmi.n	8008148 <_fflush_r+0x38>
 800813e:	059b      	lsls	r3, r3, #22
 8008140:	d402      	bmi.n	8008148 <_fflush_r+0x38>
 8008142:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008144:	f7fe fabd 	bl	80066c2 <__retarget_lock_acquire_recursive>
 8008148:	0028      	movs	r0, r5
 800814a:	0021      	movs	r1, r4
 800814c:	f7ff ff5a 	bl	8008004 <__sflush_r>
 8008150:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008152:	0005      	movs	r5, r0
 8008154:	07db      	lsls	r3, r3, #31
 8008156:	d4e2      	bmi.n	800811e <_fflush_r+0xe>
 8008158:	89a3      	ldrh	r3, [r4, #12]
 800815a:	059b      	lsls	r3, r3, #22
 800815c:	d4df      	bmi.n	800811e <_fflush_r+0xe>
 800815e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008160:	f7fe fab0 	bl	80066c4 <__retarget_lock_release_recursive>
 8008164:	e7db      	b.n	800811e <_fflush_r+0xe>
	...

08008168 <_sbrk_r>:
 8008168:	2300      	movs	r3, #0
 800816a:	b570      	push	{r4, r5, r6, lr}
 800816c:	4d06      	ldr	r5, [pc, #24]	@ (8008188 <_sbrk_r+0x20>)
 800816e:	0004      	movs	r4, r0
 8008170:	0008      	movs	r0, r1
 8008172:	602b      	str	r3, [r5, #0]
 8008174:	f7fa fcc4 	bl	8002b00 <_sbrk>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	d103      	bne.n	8008184 <_sbrk_r+0x1c>
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d000      	beq.n	8008184 <_sbrk_r+0x1c>
 8008182:	6023      	str	r3, [r4, #0]
 8008184:	bd70      	pop	{r4, r5, r6, pc}
 8008186:	46c0      	nop			@ (mov r8, r8)
 8008188:	20000884 	.word	0x20000884

0800818c <__assert_func>:
 800818c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800818e:	0014      	movs	r4, r2
 8008190:	001a      	movs	r2, r3
 8008192:	4b09      	ldr	r3, [pc, #36]	@ (80081b8 <__assert_func+0x2c>)
 8008194:	0005      	movs	r5, r0
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	000e      	movs	r6, r1
 800819a:	68d8      	ldr	r0, [r3, #12]
 800819c:	4b07      	ldr	r3, [pc, #28]	@ (80081bc <__assert_func+0x30>)
 800819e:	2c00      	cmp	r4, #0
 80081a0:	d101      	bne.n	80081a6 <__assert_func+0x1a>
 80081a2:	4b07      	ldr	r3, [pc, #28]	@ (80081c0 <__assert_func+0x34>)
 80081a4:	001c      	movs	r4, r3
 80081a6:	4907      	ldr	r1, [pc, #28]	@ (80081c4 <__assert_func+0x38>)
 80081a8:	9301      	str	r3, [sp, #4]
 80081aa:	9402      	str	r4, [sp, #8]
 80081ac:	002b      	movs	r3, r5
 80081ae:	9600      	str	r6, [sp, #0]
 80081b0:	f000 f886 	bl	80082c0 <fiprintf>
 80081b4:	f000 f894 	bl	80082e0 <abort>
 80081b8:	20000028 	.word	0x20000028
 80081bc:	0800afdb 	.word	0x0800afdb
 80081c0:	0800b016 	.word	0x0800b016
 80081c4:	0800afe8 	.word	0x0800afe8

080081c8 <_calloc_r>:
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	0c0b      	lsrs	r3, r1, #16
 80081cc:	0c15      	lsrs	r5, r2, #16
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d11e      	bne.n	8008210 <_calloc_r+0x48>
 80081d2:	2d00      	cmp	r5, #0
 80081d4:	d10c      	bne.n	80081f0 <_calloc_r+0x28>
 80081d6:	b289      	uxth	r1, r1
 80081d8:	b294      	uxth	r4, r2
 80081da:	434c      	muls	r4, r1
 80081dc:	0021      	movs	r1, r4
 80081de:	f7ff f97f 	bl	80074e0 <_malloc_r>
 80081e2:	1e05      	subs	r5, r0, #0
 80081e4:	d01a      	beq.n	800821c <_calloc_r+0x54>
 80081e6:	0022      	movs	r2, r4
 80081e8:	2100      	movs	r1, #0
 80081ea:	f7fe f9e4 	bl	80065b6 <memset>
 80081ee:	e016      	b.n	800821e <_calloc_r+0x56>
 80081f0:	1c2b      	adds	r3, r5, #0
 80081f2:	1c0c      	adds	r4, r1, #0
 80081f4:	b289      	uxth	r1, r1
 80081f6:	b292      	uxth	r2, r2
 80081f8:	434a      	muls	r2, r1
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	b2a1      	uxth	r1, r4
 80081fe:	4359      	muls	r1, r3
 8008200:	0c14      	lsrs	r4, r2, #16
 8008202:	190c      	adds	r4, r1, r4
 8008204:	0c23      	lsrs	r3, r4, #16
 8008206:	d107      	bne.n	8008218 <_calloc_r+0x50>
 8008208:	0424      	lsls	r4, r4, #16
 800820a:	b292      	uxth	r2, r2
 800820c:	4314      	orrs	r4, r2
 800820e:	e7e5      	b.n	80081dc <_calloc_r+0x14>
 8008210:	2d00      	cmp	r5, #0
 8008212:	d101      	bne.n	8008218 <_calloc_r+0x50>
 8008214:	1c14      	adds	r4, r2, #0
 8008216:	e7ed      	b.n	80081f4 <_calloc_r+0x2c>
 8008218:	230c      	movs	r3, #12
 800821a:	6003      	str	r3, [r0, #0]
 800821c:	2500      	movs	r5, #0
 800821e:	0028      	movs	r0, r5
 8008220:	bd70      	pop	{r4, r5, r6, pc}

08008222 <__ascii_mbtowc>:
 8008222:	b082      	sub	sp, #8
 8008224:	2900      	cmp	r1, #0
 8008226:	d100      	bne.n	800822a <__ascii_mbtowc+0x8>
 8008228:	a901      	add	r1, sp, #4
 800822a:	1e10      	subs	r0, r2, #0
 800822c:	d006      	beq.n	800823c <__ascii_mbtowc+0x1a>
 800822e:	2b00      	cmp	r3, #0
 8008230:	d006      	beq.n	8008240 <__ascii_mbtowc+0x1e>
 8008232:	7813      	ldrb	r3, [r2, #0]
 8008234:	600b      	str	r3, [r1, #0]
 8008236:	7810      	ldrb	r0, [r2, #0]
 8008238:	1e43      	subs	r3, r0, #1
 800823a:	4198      	sbcs	r0, r3
 800823c:	b002      	add	sp, #8
 800823e:	4770      	bx	lr
 8008240:	2002      	movs	r0, #2
 8008242:	4240      	negs	r0, r0
 8008244:	e7fa      	b.n	800823c <__ascii_mbtowc+0x1a>

08008246 <_realloc_r>:
 8008246:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008248:	0006      	movs	r6, r0
 800824a:	000c      	movs	r4, r1
 800824c:	0015      	movs	r5, r2
 800824e:	2900      	cmp	r1, #0
 8008250:	d105      	bne.n	800825e <_realloc_r+0x18>
 8008252:	0011      	movs	r1, r2
 8008254:	f7ff f944 	bl	80074e0 <_malloc_r>
 8008258:	0004      	movs	r4, r0
 800825a:	0020      	movs	r0, r4
 800825c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800825e:	2a00      	cmp	r2, #0
 8008260:	d103      	bne.n	800826a <_realloc_r+0x24>
 8008262:	f7ff f8c7 	bl	80073f4 <_free_r>
 8008266:	2400      	movs	r4, #0
 8008268:	e7f7      	b.n	800825a <_realloc_r+0x14>
 800826a:	f000 f840 	bl	80082ee <_malloc_usable_size_r>
 800826e:	0007      	movs	r7, r0
 8008270:	4285      	cmp	r5, r0
 8008272:	d802      	bhi.n	800827a <_realloc_r+0x34>
 8008274:	0843      	lsrs	r3, r0, #1
 8008276:	42ab      	cmp	r3, r5
 8008278:	d3ef      	bcc.n	800825a <_realloc_r+0x14>
 800827a:	0029      	movs	r1, r5
 800827c:	0030      	movs	r0, r6
 800827e:	f7ff f92f 	bl	80074e0 <_malloc_r>
 8008282:	9001      	str	r0, [sp, #4]
 8008284:	2800      	cmp	r0, #0
 8008286:	d0ee      	beq.n	8008266 <_realloc_r+0x20>
 8008288:	002a      	movs	r2, r5
 800828a:	42bd      	cmp	r5, r7
 800828c:	d900      	bls.n	8008290 <_realloc_r+0x4a>
 800828e:	003a      	movs	r2, r7
 8008290:	0021      	movs	r1, r4
 8008292:	9801      	ldr	r0, [sp, #4]
 8008294:	f7fe fa22 	bl	80066dc <memcpy>
 8008298:	0021      	movs	r1, r4
 800829a:	0030      	movs	r0, r6
 800829c:	f7ff f8aa 	bl	80073f4 <_free_r>
 80082a0:	9c01      	ldr	r4, [sp, #4]
 80082a2:	e7da      	b.n	800825a <_realloc_r+0x14>

080082a4 <__ascii_wctomb>:
 80082a4:	0003      	movs	r3, r0
 80082a6:	1e08      	subs	r0, r1, #0
 80082a8:	d005      	beq.n	80082b6 <__ascii_wctomb+0x12>
 80082aa:	2aff      	cmp	r2, #255	@ 0xff
 80082ac:	d904      	bls.n	80082b8 <__ascii_wctomb+0x14>
 80082ae:	228a      	movs	r2, #138	@ 0x8a
 80082b0:	2001      	movs	r0, #1
 80082b2:	601a      	str	r2, [r3, #0]
 80082b4:	4240      	negs	r0, r0
 80082b6:	4770      	bx	lr
 80082b8:	2001      	movs	r0, #1
 80082ba:	700a      	strb	r2, [r1, #0]
 80082bc:	e7fb      	b.n	80082b6 <__ascii_wctomb+0x12>
	...

080082c0 <fiprintf>:
 80082c0:	b40e      	push	{r1, r2, r3}
 80082c2:	b517      	push	{r0, r1, r2, r4, lr}
 80082c4:	4c05      	ldr	r4, [pc, #20]	@ (80082dc <fiprintf+0x1c>)
 80082c6:	ab05      	add	r3, sp, #20
 80082c8:	cb04      	ldmia	r3!, {r2}
 80082ca:	0001      	movs	r1, r0
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	9301      	str	r3, [sp, #4]
 80082d0:	f000 f83c 	bl	800834c <_vfiprintf_r>
 80082d4:	bc1e      	pop	{r1, r2, r3, r4}
 80082d6:	bc08      	pop	{r3}
 80082d8:	b003      	add	sp, #12
 80082da:	4718      	bx	r3
 80082dc:	20000028 	.word	0x20000028

080082e0 <abort>:
 80082e0:	2006      	movs	r0, #6
 80082e2:	b510      	push	{r4, lr}
 80082e4:	f000 fa18 	bl	8008718 <raise>
 80082e8:	2001      	movs	r0, #1
 80082ea:	f7fa fb96 	bl	8002a1a <_exit>

080082ee <_malloc_usable_size_r>:
 80082ee:	1f0b      	subs	r3, r1, #4
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	1f18      	subs	r0, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	da01      	bge.n	80082fc <_malloc_usable_size_r+0xe>
 80082f8:	580b      	ldr	r3, [r1, r0]
 80082fa:	18c0      	adds	r0, r0, r3
 80082fc:	4770      	bx	lr

080082fe <__sfputc_r>:
 80082fe:	6893      	ldr	r3, [r2, #8]
 8008300:	b510      	push	{r4, lr}
 8008302:	3b01      	subs	r3, #1
 8008304:	6093      	str	r3, [r2, #8]
 8008306:	2b00      	cmp	r3, #0
 8008308:	da04      	bge.n	8008314 <__sfputc_r+0x16>
 800830a:	6994      	ldr	r4, [r2, #24]
 800830c:	42a3      	cmp	r3, r4
 800830e:	db07      	blt.n	8008320 <__sfputc_r+0x22>
 8008310:	290a      	cmp	r1, #10
 8008312:	d005      	beq.n	8008320 <__sfputc_r+0x22>
 8008314:	6813      	ldr	r3, [r2, #0]
 8008316:	1c58      	adds	r0, r3, #1
 8008318:	6010      	str	r0, [r2, #0]
 800831a:	7019      	strb	r1, [r3, #0]
 800831c:	0008      	movs	r0, r1
 800831e:	bd10      	pop	{r4, pc}
 8008320:	f000 f930 	bl	8008584 <__swbuf_r>
 8008324:	0001      	movs	r1, r0
 8008326:	e7f9      	b.n	800831c <__sfputc_r+0x1e>

08008328 <__sfputs_r>:
 8008328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800832a:	0006      	movs	r6, r0
 800832c:	000f      	movs	r7, r1
 800832e:	0014      	movs	r4, r2
 8008330:	18d5      	adds	r5, r2, r3
 8008332:	42ac      	cmp	r4, r5
 8008334:	d101      	bne.n	800833a <__sfputs_r+0x12>
 8008336:	2000      	movs	r0, #0
 8008338:	e007      	b.n	800834a <__sfputs_r+0x22>
 800833a:	7821      	ldrb	r1, [r4, #0]
 800833c:	003a      	movs	r2, r7
 800833e:	0030      	movs	r0, r6
 8008340:	f7ff ffdd 	bl	80082fe <__sfputc_r>
 8008344:	3401      	adds	r4, #1
 8008346:	1c43      	adds	r3, r0, #1
 8008348:	d1f3      	bne.n	8008332 <__sfputs_r+0xa>
 800834a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800834c <_vfiprintf_r>:
 800834c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800834e:	b0a1      	sub	sp, #132	@ 0x84
 8008350:	000f      	movs	r7, r1
 8008352:	0015      	movs	r5, r2
 8008354:	001e      	movs	r6, r3
 8008356:	9003      	str	r0, [sp, #12]
 8008358:	2800      	cmp	r0, #0
 800835a:	d004      	beq.n	8008366 <_vfiprintf_r+0x1a>
 800835c:	6a03      	ldr	r3, [r0, #32]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d101      	bne.n	8008366 <_vfiprintf_r+0x1a>
 8008362:	f7fe f861 	bl	8006428 <__sinit>
 8008366:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008368:	07db      	lsls	r3, r3, #31
 800836a:	d405      	bmi.n	8008378 <_vfiprintf_r+0x2c>
 800836c:	89bb      	ldrh	r3, [r7, #12]
 800836e:	059b      	lsls	r3, r3, #22
 8008370:	d402      	bmi.n	8008378 <_vfiprintf_r+0x2c>
 8008372:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008374:	f7fe f9a5 	bl	80066c2 <__retarget_lock_acquire_recursive>
 8008378:	89bb      	ldrh	r3, [r7, #12]
 800837a:	071b      	lsls	r3, r3, #28
 800837c:	d502      	bpl.n	8008384 <_vfiprintf_r+0x38>
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d113      	bne.n	80083ac <_vfiprintf_r+0x60>
 8008384:	0039      	movs	r1, r7
 8008386:	9803      	ldr	r0, [sp, #12]
 8008388:	f000 f93e 	bl	8008608 <__swsetup_r>
 800838c:	2800      	cmp	r0, #0
 800838e:	d00d      	beq.n	80083ac <_vfiprintf_r+0x60>
 8008390:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008392:	07db      	lsls	r3, r3, #31
 8008394:	d503      	bpl.n	800839e <_vfiprintf_r+0x52>
 8008396:	2001      	movs	r0, #1
 8008398:	4240      	negs	r0, r0
 800839a:	b021      	add	sp, #132	@ 0x84
 800839c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800839e:	89bb      	ldrh	r3, [r7, #12]
 80083a0:	059b      	lsls	r3, r3, #22
 80083a2:	d4f8      	bmi.n	8008396 <_vfiprintf_r+0x4a>
 80083a4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80083a6:	f7fe f98d 	bl	80066c4 <__retarget_lock_release_recursive>
 80083aa:	e7f4      	b.n	8008396 <_vfiprintf_r+0x4a>
 80083ac:	2300      	movs	r3, #0
 80083ae:	ac08      	add	r4, sp, #32
 80083b0:	6163      	str	r3, [r4, #20]
 80083b2:	3320      	adds	r3, #32
 80083b4:	7663      	strb	r3, [r4, #25]
 80083b6:	3310      	adds	r3, #16
 80083b8:	76a3      	strb	r3, [r4, #26]
 80083ba:	9607      	str	r6, [sp, #28]
 80083bc:	002e      	movs	r6, r5
 80083be:	7833      	ldrb	r3, [r6, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d001      	beq.n	80083c8 <_vfiprintf_r+0x7c>
 80083c4:	2b25      	cmp	r3, #37	@ 0x25
 80083c6:	d148      	bne.n	800845a <_vfiprintf_r+0x10e>
 80083c8:	1b73      	subs	r3, r6, r5
 80083ca:	9305      	str	r3, [sp, #20]
 80083cc:	42ae      	cmp	r6, r5
 80083ce:	d00b      	beq.n	80083e8 <_vfiprintf_r+0x9c>
 80083d0:	002a      	movs	r2, r5
 80083d2:	0039      	movs	r1, r7
 80083d4:	9803      	ldr	r0, [sp, #12]
 80083d6:	f7ff ffa7 	bl	8008328 <__sfputs_r>
 80083da:	3001      	adds	r0, #1
 80083dc:	d100      	bne.n	80083e0 <_vfiprintf_r+0x94>
 80083de:	e0ae      	b.n	800853e <_vfiprintf_r+0x1f2>
 80083e0:	6963      	ldr	r3, [r4, #20]
 80083e2:	9a05      	ldr	r2, [sp, #20]
 80083e4:	189b      	adds	r3, r3, r2
 80083e6:	6163      	str	r3, [r4, #20]
 80083e8:	7833      	ldrb	r3, [r6, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d100      	bne.n	80083f0 <_vfiprintf_r+0xa4>
 80083ee:	e0a6      	b.n	800853e <_vfiprintf_r+0x1f2>
 80083f0:	2201      	movs	r2, #1
 80083f2:	2300      	movs	r3, #0
 80083f4:	4252      	negs	r2, r2
 80083f6:	6062      	str	r2, [r4, #4]
 80083f8:	a904      	add	r1, sp, #16
 80083fa:	3254      	adds	r2, #84	@ 0x54
 80083fc:	1852      	adds	r2, r2, r1
 80083fe:	1c75      	adds	r5, r6, #1
 8008400:	6023      	str	r3, [r4, #0]
 8008402:	60e3      	str	r3, [r4, #12]
 8008404:	60a3      	str	r3, [r4, #8]
 8008406:	7013      	strb	r3, [r2, #0]
 8008408:	65a3      	str	r3, [r4, #88]	@ 0x58
 800840a:	4b59      	ldr	r3, [pc, #356]	@ (8008570 <_vfiprintf_r+0x224>)
 800840c:	2205      	movs	r2, #5
 800840e:	0018      	movs	r0, r3
 8008410:	7829      	ldrb	r1, [r5, #0]
 8008412:	9305      	str	r3, [sp, #20]
 8008414:	f7fe f957 	bl	80066c6 <memchr>
 8008418:	1c6e      	adds	r6, r5, #1
 800841a:	2800      	cmp	r0, #0
 800841c:	d11f      	bne.n	800845e <_vfiprintf_r+0x112>
 800841e:	6822      	ldr	r2, [r4, #0]
 8008420:	06d3      	lsls	r3, r2, #27
 8008422:	d504      	bpl.n	800842e <_vfiprintf_r+0xe2>
 8008424:	2353      	movs	r3, #83	@ 0x53
 8008426:	a904      	add	r1, sp, #16
 8008428:	185b      	adds	r3, r3, r1
 800842a:	2120      	movs	r1, #32
 800842c:	7019      	strb	r1, [r3, #0]
 800842e:	0713      	lsls	r3, r2, #28
 8008430:	d504      	bpl.n	800843c <_vfiprintf_r+0xf0>
 8008432:	2353      	movs	r3, #83	@ 0x53
 8008434:	a904      	add	r1, sp, #16
 8008436:	185b      	adds	r3, r3, r1
 8008438:	212b      	movs	r1, #43	@ 0x2b
 800843a:	7019      	strb	r1, [r3, #0]
 800843c:	782b      	ldrb	r3, [r5, #0]
 800843e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008440:	d016      	beq.n	8008470 <_vfiprintf_r+0x124>
 8008442:	002e      	movs	r6, r5
 8008444:	2100      	movs	r1, #0
 8008446:	200a      	movs	r0, #10
 8008448:	68e3      	ldr	r3, [r4, #12]
 800844a:	7832      	ldrb	r2, [r6, #0]
 800844c:	1c75      	adds	r5, r6, #1
 800844e:	3a30      	subs	r2, #48	@ 0x30
 8008450:	2a09      	cmp	r2, #9
 8008452:	d950      	bls.n	80084f6 <_vfiprintf_r+0x1aa>
 8008454:	2900      	cmp	r1, #0
 8008456:	d111      	bne.n	800847c <_vfiprintf_r+0x130>
 8008458:	e017      	b.n	800848a <_vfiprintf_r+0x13e>
 800845a:	3601      	adds	r6, #1
 800845c:	e7af      	b.n	80083be <_vfiprintf_r+0x72>
 800845e:	9b05      	ldr	r3, [sp, #20]
 8008460:	6822      	ldr	r2, [r4, #0]
 8008462:	1ac0      	subs	r0, r0, r3
 8008464:	2301      	movs	r3, #1
 8008466:	4083      	lsls	r3, r0
 8008468:	4313      	orrs	r3, r2
 800846a:	0035      	movs	r5, r6
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	e7cc      	b.n	800840a <_vfiprintf_r+0xbe>
 8008470:	9b07      	ldr	r3, [sp, #28]
 8008472:	1d19      	adds	r1, r3, #4
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	9107      	str	r1, [sp, #28]
 8008478:	2b00      	cmp	r3, #0
 800847a:	db01      	blt.n	8008480 <_vfiprintf_r+0x134>
 800847c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800847e:	e004      	b.n	800848a <_vfiprintf_r+0x13e>
 8008480:	425b      	negs	r3, r3
 8008482:	60e3      	str	r3, [r4, #12]
 8008484:	2302      	movs	r3, #2
 8008486:	4313      	orrs	r3, r2
 8008488:	6023      	str	r3, [r4, #0]
 800848a:	7833      	ldrb	r3, [r6, #0]
 800848c:	2b2e      	cmp	r3, #46	@ 0x2e
 800848e:	d10c      	bne.n	80084aa <_vfiprintf_r+0x15e>
 8008490:	7873      	ldrb	r3, [r6, #1]
 8008492:	2b2a      	cmp	r3, #42	@ 0x2a
 8008494:	d134      	bne.n	8008500 <_vfiprintf_r+0x1b4>
 8008496:	9b07      	ldr	r3, [sp, #28]
 8008498:	3602      	adds	r6, #2
 800849a:	1d1a      	adds	r2, r3, #4
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	9207      	str	r2, [sp, #28]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	da01      	bge.n	80084a8 <_vfiprintf_r+0x15c>
 80084a4:	2301      	movs	r3, #1
 80084a6:	425b      	negs	r3, r3
 80084a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80084aa:	4d32      	ldr	r5, [pc, #200]	@ (8008574 <_vfiprintf_r+0x228>)
 80084ac:	2203      	movs	r2, #3
 80084ae:	0028      	movs	r0, r5
 80084b0:	7831      	ldrb	r1, [r6, #0]
 80084b2:	f7fe f908 	bl	80066c6 <memchr>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d006      	beq.n	80084c8 <_vfiprintf_r+0x17c>
 80084ba:	2340      	movs	r3, #64	@ 0x40
 80084bc:	1b40      	subs	r0, r0, r5
 80084be:	4083      	lsls	r3, r0
 80084c0:	6822      	ldr	r2, [r4, #0]
 80084c2:	3601      	adds	r6, #1
 80084c4:	4313      	orrs	r3, r2
 80084c6:	6023      	str	r3, [r4, #0]
 80084c8:	7831      	ldrb	r1, [r6, #0]
 80084ca:	2206      	movs	r2, #6
 80084cc:	482a      	ldr	r0, [pc, #168]	@ (8008578 <_vfiprintf_r+0x22c>)
 80084ce:	1c75      	adds	r5, r6, #1
 80084d0:	7621      	strb	r1, [r4, #24]
 80084d2:	f7fe f8f8 	bl	80066c6 <memchr>
 80084d6:	2800      	cmp	r0, #0
 80084d8:	d040      	beq.n	800855c <_vfiprintf_r+0x210>
 80084da:	4b28      	ldr	r3, [pc, #160]	@ (800857c <_vfiprintf_r+0x230>)
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d122      	bne.n	8008526 <_vfiprintf_r+0x1da>
 80084e0:	2207      	movs	r2, #7
 80084e2:	9b07      	ldr	r3, [sp, #28]
 80084e4:	3307      	adds	r3, #7
 80084e6:	4393      	bics	r3, r2
 80084e8:	3308      	adds	r3, #8
 80084ea:	9307      	str	r3, [sp, #28]
 80084ec:	6963      	ldr	r3, [r4, #20]
 80084ee:	9a04      	ldr	r2, [sp, #16]
 80084f0:	189b      	adds	r3, r3, r2
 80084f2:	6163      	str	r3, [r4, #20]
 80084f4:	e762      	b.n	80083bc <_vfiprintf_r+0x70>
 80084f6:	4343      	muls	r3, r0
 80084f8:	002e      	movs	r6, r5
 80084fa:	2101      	movs	r1, #1
 80084fc:	189b      	adds	r3, r3, r2
 80084fe:	e7a4      	b.n	800844a <_vfiprintf_r+0xfe>
 8008500:	2300      	movs	r3, #0
 8008502:	200a      	movs	r0, #10
 8008504:	0019      	movs	r1, r3
 8008506:	3601      	adds	r6, #1
 8008508:	6063      	str	r3, [r4, #4]
 800850a:	7832      	ldrb	r2, [r6, #0]
 800850c:	1c75      	adds	r5, r6, #1
 800850e:	3a30      	subs	r2, #48	@ 0x30
 8008510:	2a09      	cmp	r2, #9
 8008512:	d903      	bls.n	800851c <_vfiprintf_r+0x1d0>
 8008514:	2b00      	cmp	r3, #0
 8008516:	d0c8      	beq.n	80084aa <_vfiprintf_r+0x15e>
 8008518:	9109      	str	r1, [sp, #36]	@ 0x24
 800851a:	e7c6      	b.n	80084aa <_vfiprintf_r+0x15e>
 800851c:	4341      	muls	r1, r0
 800851e:	002e      	movs	r6, r5
 8008520:	2301      	movs	r3, #1
 8008522:	1889      	adds	r1, r1, r2
 8008524:	e7f1      	b.n	800850a <_vfiprintf_r+0x1be>
 8008526:	aa07      	add	r2, sp, #28
 8008528:	9200      	str	r2, [sp, #0]
 800852a:	0021      	movs	r1, r4
 800852c:	003a      	movs	r2, r7
 800852e:	4b14      	ldr	r3, [pc, #80]	@ (8008580 <_vfiprintf_r+0x234>)
 8008530:	9803      	ldr	r0, [sp, #12]
 8008532:	f7fd fb2d 	bl	8005b90 <_printf_float>
 8008536:	9004      	str	r0, [sp, #16]
 8008538:	9b04      	ldr	r3, [sp, #16]
 800853a:	3301      	adds	r3, #1
 800853c:	d1d6      	bne.n	80084ec <_vfiprintf_r+0x1a0>
 800853e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008540:	07db      	lsls	r3, r3, #31
 8008542:	d405      	bmi.n	8008550 <_vfiprintf_r+0x204>
 8008544:	89bb      	ldrh	r3, [r7, #12]
 8008546:	059b      	lsls	r3, r3, #22
 8008548:	d402      	bmi.n	8008550 <_vfiprintf_r+0x204>
 800854a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800854c:	f7fe f8ba 	bl	80066c4 <__retarget_lock_release_recursive>
 8008550:	89bb      	ldrh	r3, [r7, #12]
 8008552:	065b      	lsls	r3, r3, #25
 8008554:	d500      	bpl.n	8008558 <_vfiprintf_r+0x20c>
 8008556:	e71e      	b.n	8008396 <_vfiprintf_r+0x4a>
 8008558:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800855a:	e71e      	b.n	800839a <_vfiprintf_r+0x4e>
 800855c:	aa07      	add	r2, sp, #28
 800855e:	9200      	str	r2, [sp, #0]
 8008560:	0021      	movs	r1, r4
 8008562:	003a      	movs	r2, r7
 8008564:	4b06      	ldr	r3, [pc, #24]	@ (8008580 <_vfiprintf_r+0x234>)
 8008566:	9803      	ldr	r0, [sp, #12]
 8008568:	f7fd fdc0 	bl	80060ec <_printf_i>
 800856c:	e7e3      	b.n	8008536 <_vfiprintf_r+0x1ea>
 800856e:	46c0      	nop			@ (mov r8, r8)
 8008570:	0800afc0 	.word	0x0800afc0
 8008574:	0800afc6 	.word	0x0800afc6
 8008578:	0800afca 	.word	0x0800afca
 800857c:	08005b91 	.word	0x08005b91
 8008580:	08008329 	.word	0x08008329

08008584 <__swbuf_r>:
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	0006      	movs	r6, r0
 8008588:	000d      	movs	r5, r1
 800858a:	0014      	movs	r4, r2
 800858c:	2800      	cmp	r0, #0
 800858e:	d004      	beq.n	800859a <__swbuf_r+0x16>
 8008590:	6a03      	ldr	r3, [r0, #32]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d101      	bne.n	800859a <__swbuf_r+0x16>
 8008596:	f7fd ff47 	bl	8006428 <__sinit>
 800859a:	69a3      	ldr	r3, [r4, #24]
 800859c:	60a3      	str	r3, [r4, #8]
 800859e:	89a3      	ldrh	r3, [r4, #12]
 80085a0:	071b      	lsls	r3, r3, #28
 80085a2:	d502      	bpl.n	80085aa <__swbuf_r+0x26>
 80085a4:	6923      	ldr	r3, [r4, #16]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d109      	bne.n	80085be <__swbuf_r+0x3a>
 80085aa:	0021      	movs	r1, r4
 80085ac:	0030      	movs	r0, r6
 80085ae:	f000 f82b 	bl	8008608 <__swsetup_r>
 80085b2:	2800      	cmp	r0, #0
 80085b4:	d003      	beq.n	80085be <__swbuf_r+0x3a>
 80085b6:	2501      	movs	r5, #1
 80085b8:	426d      	negs	r5, r5
 80085ba:	0028      	movs	r0, r5
 80085bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085be:	6923      	ldr	r3, [r4, #16]
 80085c0:	6820      	ldr	r0, [r4, #0]
 80085c2:	b2ef      	uxtb	r7, r5
 80085c4:	1ac0      	subs	r0, r0, r3
 80085c6:	6963      	ldr	r3, [r4, #20]
 80085c8:	b2ed      	uxtb	r5, r5
 80085ca:	4283      	cmp	r3, r0
 80085cc:	dc05      	bgt.n	80085da <__swbuf_r+0x56>
 80085ce:	0021      	movs	r1, r4
 80085d0:	0030      	movs	r0, r6
 80085d2:	f7ff fd9d 	bl	8008110 <_fflush_r>
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d1ed      	bne.n	80085b6 <__swbuf_r+0x32>
 80085da:	68a3      	ldr	r3, [r4, #8]
 80085dc:	3001      	adds	r0, #1
 80085de:	3b01      	subs	r3, #1
 80085e0:	60a3      	str	r3, [r4, #8]
 80085e2:	6823      	ldr	r3, [r4, #0]
 80085e4:	1c5a      	adds	r2, r3, #1
 80085e6:	6022      	str	r2, [r4, #0]
 80085e8:	701f      	strb	r7, [r3, #0]
 80085ea:	6963      	ldr	r3, [r4, #20]
 80085ec:	4283      	cmp	r3, r0
 80085ee:	d004      	beq.n	80085fa <__swbuf_r+0x76>
 80085f0:	89a3      	ldrh	r3, [r4, #12]
 80085f2:	07db      	lsls	r3, r3, #31
 80085f4:	d5e1      	bpl.n	80085ba <__swbuf_r+0x36>
 80085f6:	2d0a      	cmp	r5, #10
 80085f8:	d1df      	bne.n	80085ba <__swbuf_r+0x36>
 80085fa:	0021      	movs	r1, r4
 80085fc:	0030      	movs	r0, r6
 80085fe:	f7ff fd87 	bl	8008110 <_fflush_r>
 8008602:	2800      	cmp	r0, #0
 8008604:	d0d9      	beq.n	80085ba <__swbuf_r+0x36>
 8008606:	e7d6      	b.n	80085b6 <__swbuf_r+0x32>

08008608 <__swsetup_r>:
 8008608:	4b2d      	ldr	r3, [pc, #180]	@ (80086c0 <__swsetup_r+0xb8>)
 800860a:	b570      	push	{r4, r5, r6, lr}
 800860c:	0005      	movs	r5, r0
 800860e:	6818      	ldr	r0, [r3, #0]
 8008610:	000c      	movs	r4, r1
 8008612:	2800      	cmp	r0, #0
 8008614:	d004      	beq.n	8008620 <__swsetup_r+0x18>
 8008616:	6a03      	ldr	r3, [r0, #32]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d101      	bne.n	8008620 <__swsetup_r+0x18>
 800861c:	f7fd ff04 	bl	8006428 <__sinit>
 8008620:	230c      	movs	r3, #12
 8008622:	5ee2      	ldrsh	r2, [r4, r3]
 8008624:	0713      	lsls	r3, r2, #28
 8008626:	d423      	bmi.n	8008670 <__swsetup_r+0x68>
 8008628:	06d3      	lsls	r3, r2, #27
 800862a:	d407      	bmi.n	800863c <__swsetup_r+0x34>
 800862c:	2309      	movs	r3, #9
 800862e:	602b      	str	r3, [r5, #0]
 8008630:	2340      	movs	r3, #64	@ 0x40
 8008632:	2001      	movs	r0, #1
 8008634:	4313      	orrs	r3, r2
 8008636:	81a3      	strh	r3, [r4, #12]
 8008638:	4240      	negs	r0, r0
 800863a:	e03a      	b.n	80086b2 <__swsetup_r+0xaa>
 800863c:	0752      	lsls	r2, r2, #29
 800863e:	d513      	bpl.n	8008668 <__swsetup_r+0x60>
 8008640:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008642:	2900      	cmp	r1, #0
 8008644:	d008      	beq.n	8008658 <__swsetup_r+0x50>
 8008646:	0023      	movs	r3, r4
 8008648:	3344      	adds	r3, #68	@ 0x44
 800864a:	4299      	cmp	r1, r3
 800864c:	d002      	beq.n	8008654 <__swsetup_r+0x4c>
 800864e:	0028      	movs	r0, r5
 8008650:	f7fe fed0 	bl	80073f4 <_free_r>
 8008654:	2300      	movs	r3, #0
 8008656:	6363      	str	r3, [r4, #52]	@ 0x34
 8008658:	2224      	movs	r2, #36	@ 0x24
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	4393      	bics	r3, r2
 800865e:	81a3      	strh	r3, [r4, #12]
 8008660:	2300      	movs	r3, #0
 8008662:	6063      	str	r3, [r4, #4]
 8008664:	6923      	ldr	r3, [r4, #16]
 8008666:	6023      	str	r3, [r4, #0]
 8008668:	2308      	movs	r3, #8
 800866a:	89a2      	ldrh	r2, [r4, #12]
 800866c:	4313      	orrs	r3, r2
 800866e:	81a3      	strh	r3, [r4, #12]
 8008670:	6923      	ldr	r3, [r4, #16]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d10b      	bne.n	800868e <__swsetup_r+0x86>
 8008676:	21a0      	movs	r1, #160	@ 0xa0
 8008678:	2280      	movs	r2, #128	@ 0x80
 800867a:	89a3      	ldrh	r3, [r4, #12]
 800867c:	0089      	lsls	r1, r1, #2
 800867e:	0092      	lsls	r2, r2, #2
 8008680:	400b      	ands	r3, r1
 8008682:	4293      	cmp	r3, r2
 8008684:	d003      	beq.n	800868e <__swsetup_r+0x86>
 8008686:	0021      	movs	r1, r4
 8008688:	0028      	movs	r0, r5
 800868a:	f000 f88f 	bl	80087ac <__smakebuf_r>
 800868e:	230c      	movs	r3, #12
 8008690:	5ee2      	ldrsh	r2, [r4, r3]
 8008692:	2101      	movs	r1, #1
 8008694:	0013      	movs	r3, r2
 8008696:	400b      	ands	r3, r1
 8008698:	420a      	tst	r2, r1
 800869a:	d00b      	beq.n	80086b4 <__swsetup_r+0xac>
 800869c:	2300      	movs	r3, #0
 800869e:	60a3      	str	r3, [r4, #8]
 80086a0:	6963      	ldr	r3, [r4, #20]
 80086a2:	425b      	negs	r3, r3
 80086a4:	61a3      	str	r3, [r4, #24]
 80086a6:	2000      	movs	r0, #0
 80086a8:	6923      	ldr	r3, [r4, #16]
 80086aa:	4283      	cmp	r3, r0
 80086ac:	d101      	bne.n	80086b2 <__swsetup_r+0xaa>
 80086ae:	0613      	lsls	r3, r2, #24
 80086b0:	d4be      	bmi.n	8008630 <__swsetup_r+0x28>
 80086b2:	bd70      	pop	{r4, r5, r6, pc}
 80086b4:	0791      	lsls	r1, r2, #30
 80086b6:	d400      	bmi.n	80086ba <__swsetup_r+0xb2>
 80086b8:	6963      	ldr	r3, [r4, #20]
 80086ba:	60a3      	str	r3, [r4, #8]
 80086bc:	e7f3      	b.n	80086a6 <__swsetup_r+0x9e>
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	20000028 	.word	0x20000028

080086c4 <_raise_r>:
 80086c4:	b570      	push	{r4, r5, r6, lr}
 80086c6:	0004      	movs	r4, r0
 80086c8:	000d      	movs	r5, r1
 80086ca:	291f      	cmp	r1, #31
 80086cc:	d904      	bls.n	80086d8 <_raise_r+0x14>
 80086ce:	2316      	movs	r3, #22
 80086d0:	6003      	str	r3, [r0, #0]
 80086d2:	2001      	movs	r0, #1
 80086d4:	4240      	negs	r0, r0
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d004      	beq.n	80086e8 <_raise_r+0x24>
 80086de:	008a      	lsls	r2, r1, #2
 80086e0:	189b      	adds	r3, r3, r2
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	2a00      	cmp	r2, #0
 80086e6:	d108      	bne.n	80086fa <_raise_r+0x36>
 80086e8:	0020      	movs	r0, r4
 80086ea:	f000 f831 	bl	8008750 <_getpid_r>
 80086ee:	002a      	movs	r2, r5
 80086f0:	0001      	movs	r1, r0
 80086f2:	0020      	movs	r0, r4
 80086f4:	f000 f81a 	bl	800872c <_kill_r>
 80086f8:	e7ed      	b.n	80086d6 <_raise_r+0x12>
 80086fa:	2a01      	cmp	r2, #1
 80086fc:	d009      	beq.n	8008712 <_raise_r+0x4e>
 80086fe:	1c51      	adds	r1, r2, #1
 8008700:	d103      	bne.n	800870a <_raise_r+0x46>
 8008702:	2316      	movs	r3, #22
 8008704:	6003      	str	r3, [r0, #0]
 8008706:	2001      	movs	r0, #1
 8008708:	e7e5      	b.n	80086d6 <_raise_r+0x12>
 800870a:	2100      	movs	r1, #0
 800870c:	0028      	movs	r0, r5
 800870e:	6019      	str	r1, [r3, #0]
 8008710:	4790      	blx	r2
 8008712:	2000      	movs	r0, #0
 8008714:	e7df      	b.n	80086d6 <_raise_r+0x12>
	...

08008718 <raise>:
 8008718:	b510      	push	{r4, lr}
 800871a:	4b03      	ldr	r3, [pc, #12]	@ (8008728 <raise+0x10>)
 800871c:	0001      	movs	r1, r0
 800871e:	6818      	ldr	r0, [r3, #0]
 8008720:	f7ff ffd0 	bl	80086c4 <_raise_r>
 8008724:	bd10      	pop	{r4, pc}
 8008726:	46c0      	nop			@ (mov r8, r8)
 8008728:	20000028 	.word	0x20000028

0800872c <_kill_r>:
 800872c:	2300      	movs	r3, #0
 800872e:	b570      	push	{r4, r5, r6, lr}
 8008730:	4d06      	ldr	r5, [pc, #24]	@ (800874c <_kill_r+0x20>)
 8008732:	0004      	movs	r4, r0
 8008734:	0008      	movs	r0, r1
 8008736:	0011      	movs	r1, r2
 8008738:	602b      	str	r3, [r5, #0]
 800873a:	f7fa f95e 	bl	80029fa <_kill>
 800873e:	1c43      	adds	r3, r0, #1
 8008740:	d103      	bne.n	800874a <_kill_r+0x1e>
 8008742:	682b      	ldr	r3, [r5, #0]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d000      	beq.n	800874a <_kill_r+0x1e>
 8008748:	6023      	str	r3, [r4, #0]
 800874a:	bd70      	pop	{r4, r5, r6, pc}
 800874c:	20000884 	.word	0x20000884

08008750 <_getpid_r>:
 8008750:	b510      	push	{r4, lr}
 8008752:	f7fa f94c 	bl	80029ee <_getpid>
 8008756:	bd10      	pop	{r4, pc}

08008758 <__swhatbuf_r>:
 8008758:	b570      	push	{r4, r5, r6, lr}
 800875a:	000e      	movs	r6, r1
 800875c:	001d      	movs	r5, r3
 800875e:	230e      	movs	r3, #14
 8008760:	5ec9      	ldrsh	r1, [r1, r3]
 8008762:	0014      	movs	r4, r2
 8008764:	b096      	sub	sp, #88	@ 0x58
 8008766:	2900      	cmp	r1, #0
 8008768:	da0c      	bge.n	8008784 <__swhatbuf_r+0x2c>
 800876a:	89b2      	ldrh	r2, [r6, #12]
 800876c:	2380      	movs	r3, #128	@ 0x80
 800876e:	0011      	movs	r1, r2
 8008770:	4019      	ands	r1, r3
 8008772:	421a      	tst	r2, r3
 8008774:	d114      	bne.n	80087a0 <__swhatbuf_r+0x48>
 8008776:	2380      	movs	r3, #128	@ 0x80
 8008778:	00db      	lsls	r3, r3, #3
 800877a:	2000      	movs	r0, #0
 800877c:	6029      	str	r1, [r5, #0]
 800877e:	6023      	str	r3, [r4, #0]
 8008780:	b016      	add	sp, #88	@ 0x58
 8008782:	bd70      	pop	{r4, r5, r6, pc}
 8008784:	466a      	mov	r2, sp
 8008786:	f000 f853 	bl	8008830 <_fstat_r>
 800878a:	2800      	cmp	r0, #0
 800878c:	dbed      	blt.n	800876a <__swhatbuf_r+0x12>
 800878e:	23f0      	movs	r3, #240	@ 0xf0
 8008790:	9901      	ldr	r1, [sp, #4]
 8008792:	021b      	lsls	r3, r3, #8
 8008794:	4019      	ands	r1, r3
 8008796:	4b04      	ldr	r3, [pc, #16]	@ (80087a8 <__swhatbuf_r+0x50>)
 8008798:	18c9      	adds	r1, r1, r3
 800879a:	424b      	negs	r3, r1
 800879c:	4159      	adcs	r1, r3
 800879e:	e7ea      	b.n	8008776 <__swhatbuf_r+0x1e>
 80087a0:	2100      	movs	r1, #0
 80087a2:	2340      	movs	r3, #64	@ 0x40
 80087a4:	e7e9      	b.n	800877a <__swhatbuf_r+0x22>
 80087a6:	46c0      	nop			@ (mov r8, r8)
 80087a8:	ffffe000 	.word	0xffffe000

080087ac <__smakebuf_r>:
 80087ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087ae:	2602      	movs	r6, #2
 80087b0:	898b      	ldrh	r3, [r1, #12]
 80087b2:	0005      	movs	r5, r0
 80087b4:	000c      	movs	r4, r1
 80087b6:	b085      	sub	sp, #20
 80087b8:	4233      	tst	r3, r6
 80087ba:	d007      	beq.n	80087cc <__smakebuf_r+0x20>
 80087bc:	0023      	movs	r3, r4
 80087be:	3347      	adds	r3, #71	@ 0x47
 80087c0:	6023      	str	r3, [r4, #0]
 80087c2:	6123      	str	r3, [r4, #16]
 80087c4:	2301      	movs	r3, #1
 80087c6:	6163      	str	r3, [r4, #20]
 80087c8:	b005      	add	sp, #20
 80087ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087cc:	ab03      	add	r3, sp, #12
 80087ce:	aa02      	add	r2, sp, #8
 80087d0:	f7ff ffc2 	bl	8008758 <__swhatbuf_r>
 80087d4:	9f02      	ldr	r7, [sp, #8]
 80087d6:	9001      	str	r0, [sp, #4]
 80087d8:	0039      	movs	r1, r7
 80087da:	0028      	movs	r0, r5
 80087dc:	f7fe fe80 	bl	80074e0 <_malloc_r>
 80087e0:	2800      	cmp	r0, #0
 80087e2:	d108      	bne.n	80087f6 <__smakebuf_r+0x4a>
 80087e4:	220c      	movs	r2, #12
 80087e6:	5ea3      	ldrsh	r3, [r4, r2]
 80087e8:	059a      	lsls	r2, r3, #22
 80087ea:	d4ed      	bmi.n	80087c8 <__smakebuf_r+0x1c>
 80087ec:	2203      	movs	r2, #3
 80087ee:	4393      	bics	r3, r2
 80087f0:	431e      	orrs	r6, r3
 80087f2:	81a6      	strh	r6, [r4, #12]
 80087f4:	e7e2      	b.n	80087bc <__smakebuf_r+0x10>
 80087f6:	2380      	movs	r3, #128	@ 0x80
 80087f8:	89a2      	ldrh	r2, [r4, #12]
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	4313      	orrs	r3, r2
 80087fe:	81a3      	strh	r3, [r4, #12]
 8008800:	9b03      	ldr	r3, [sp, #12]
 8008802:	6120      	str	r0, [r4, #16]
 8008804:	6167      	str	r7, [r4, #20]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d00c      	beq.n	8008824 <__smakebuf_r+0x78>
 800880a:	0028      	movs	r0, r5
 800880c:	230e      	movs	r3, #14
 800880e:	5ee1      	ldrsh	r1, [r4, r3]
 8008810:	f000 f820 	bl	8008854 <_isatty_r>
 8008814:	2800      	cmp	r0, #0
 8008816:	d005      	beq.n	8008824 <__smakebuf_r+0x78>
 8008818:	2303      	movs	r3, #3
 800881a:	89a2      	ldrh	r2, [r4, #12]
 800881c:	439a      	bics	r2, r3
 800881e:	3b02      	subs	r3, #2
 8008820:	4313      	orrs	r3, r2
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	9a01      	ldr	r2, [sp, #4]
 8008828:	4313      	orrs	r3, r2
 800882a:	81a3      	strh	r3, [r4, #12]
 800882c:	e7cc      	b.n	80087c8 <__smakebuf_r+0x1c>
	...

08008830 <_fstat_r>:
 8008830:	2300      	movs	r3, #0
 8008832:	b570      	push	{r4, r5, r6, lr}
 8008834:	4d06      	ldr	r5, [pc, #24]	@ (8008850 <_fstat_r+0x20>)
 8008836:	0004      	movs	r4, r0
 8008838:	0008      	movs	r0, r1
 800883a:	0011      	movs	r1, r2
 800883c:	602b      	str	r3, [r5, #0]
 800883e:	f7fa f93c 	bl	8002aba <_fstat>
 8008842:	1c43      	adds	r3, r0, #1
 8008844:	d103      	bne.n	800884e <_fstat_r+0x1e>
 8008846:	682b      	ldr	r3, [r5, #0]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d000      	beq.n	800884e <_fstat_r+0x1e>
 800884c:	6023      	str	r3, [r4, #0]
 800884e:	bd70      	pop	{r4, r5, r6, pc}
 8008850:	20000884 	.word	0x20000884

08008854 <_isatty_r>:
 8008854:	2300      	movs	r3, #0
 8008856:	b570      	push	{r4, r5, r6, lr}
 8008858:	4d06      	ldr	r5, [pc, #24]	@ (8008874 <_isatty_r+0x20>)
 800885a:	0004      	movs	r4, r0
 800885c:	0008      	movs	r0, r1
 800885e:	602b      	str	r3, [r5, #0]
 8008860:	f7fa f939 	bl	8002ad6 <_isatty>
 8008864:	1c43      	adds	r3, r0, #1
 8008866:	d103      	bne.n	8008870 <_isatty_r+0x1c>
 8008868:	682b      	ldr	r3, [r5, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d000      	beq.n	8008870 <_isatty_r+0x1c>
 800886e:	6023      	str	r3, [r4, #0]
 8008870:	bd70      	pop	{r4, r5, r6, pc}
 8008872:	46c0      	nop			@ (mov r8, r8)
 8008874:	20000884 	.word	0x20000884

08008878 <log>:
 8008878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800887a:	0004      	movs	r4, r0
 800887c:	000d      	movs	r5, r1
 800887e:	f000 f837 	bl	80088f0 <__ieee754_log>
 8008882:	0022      	movs	r2, r4
 8008884:	0006      	movs	r6, r0
 8008886:	000f      	movs	r7, r1
 8008888:	002b      	movs	r3, r5
 800888a:	0020      	movs	r0, r4
 800888c:	0029      	movs	r1, r5
 800888e:	f7f9 fc13 	bl	80020b8 <__aeabi_dcmpun>
 8008892:	2800      	cmp	r0, #0
 8008894:	d115      	bne.n	80088c2 <log+0x4a>
 8008896:	2200      	movs	r2, #0
 8008898:	2300      	movs	r3, #0
 800889a:	0020      	movs	r0, r4
 800889c:	0029      	movs	r1, r5
 800889e:	f7f7 fdeb 	bl	8000478 <__aeabi_dcmpgt>
 80088a2:	2800      	cmp	r0, #0
 80088a4:	d10d      	bne.n	80088c2 <log+0x4a>
 80088a6:	2200      	movs	r2, #0
 80088a8:	2300      	movs	r3, #0
 80088aa:	0020      	movs	r0, r4
 80088ac:	0029      	movs	r1, r5
 80088ae:	f7f7 fdc9 	bl	8000444 <__aeabi_dcmpeq>
 80088b2:	2800      	cmp	r0, #0
 80088b4:	d008      	beq.n	80088c8 <log+0x50>
 80088b6:	f7fd fed9 	bl	800666c <__errno>
 80088ba:	2322      	movs	r3, #34	@ 0x22
 80088bc:	2600      	movs	r6, #0
 80088be:	4f07      	ldr	r7, [pc, #28]	@ (80088dc <log+0x64>)
 80088c0:	6003      	str	r3, [r0, #0]
 80088c2:	0030      	movs	r0, r6
 80088c4:	0039      	movs	r1, r7
 80088c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088c8:	f7fd fed0 	bl	800666c <__errno>
 80088cc:	2321      	movs	r3, #33	@ 0x21
 80088ce:	6003      	str	r3, [r0, #0]
 80088d0:	4803      	ldr	r0, [pc, #12]	@ (80088e0 <log+0x68>)
 80088d2:	f000 f807 	bl	80088e4 <nan>
 80088d6:	0006      	movs	r6, r0
 80088d8:	000f      	movs	r7, r1
 80088da:	e7f2      	b.n	80088c2 <log+0x4a>
 80088dc:	fff00000 	.word	0xfff00000
 80088e0:	0800b016 	.word	0x0800b016

080088e4 <nan>:
 80088e4:	2000      	movs	r0, #0
 80088e6:	4901      	ldr	r1, [pc, #4]	@ (80088ec <nan+0x8>)
 80088e8:	4770      	bx	lr
 80088ea:	46c0      	nop			@ (mov r8, r8)
 80088ec:	7ff80000 	.word	0x7ff80000

080088f0 <__ieee754_log>:
 80088f0:	2380      	movs	r3, #128	@ 0x80
 80088f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80088f4:	035b      	lsls	r3, r3, #13
 80088f6:	000e      	movs	r6, r1
 80088f8:	b08d      	sub	sp, #52	@ 0x34
 80088fa:	4299      	cmp	r1, r3
 80088fc:	da23      	bge.n	8008946 <__ieee754_log+0x56>
 80088fe:	004b      	lsls	r3, r1, #1
 8008900:	085b      	lsrs	r3, r3, #1
 8008902:	4303      	orrs	r3, r0
 8008904:	d107      	bne.n	8008916 <__ieee754_log+0x26>
 8008906:	2200      	movs	r2, #0
 8008908:	2300      	movs	r3, #0
 800890a:	2000      	movs	r0, #0
 800890c:	49b4      	ldr	r1, [pc, #720]	@ (8008be0 <__ieee754_log+0x2f0>)
 800890e:	f7f8 f92b 	bl	8000b68 <__aeabi_ddiv>
 8008912:	b00d      	add	sp, #52	@ 0x34
 8008914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008916:	2900      	cmp	r1, #0
 8008918:	da06      	bge.n	8008928 <__ieee754_log+0x38>
 800891a:	0002      	movs	r2, r0
 800891c:	000b      	movs	r3, r1
 800891e:	f7f9 f82f 	bl	8001980 <__aeabi_dsub>
 8008922:	2200      	movs	r2, #0
 8008924:	2300      	movs	r3, #0
 8008926:	e7f2      	b.n	800890e <__ieee754_log+0x1e>
 8008928:	4bae      	ldr	r3, [pc, #696]	@ (8008be4 <__ieee754_log+0x2f4>)
 800892a:	2200      	movs	r2, #0
 800892c:	f7f8 fd60 	bl	80013f0 <__aeabi_dmul>
 8008930:	2336      	movs	r3, #54	@ 0x36
 8008932:	000e      	movs	r6, r1
 8008934:	425b      	negs	r3, r3
 8008936:	4aac      	ldr	r2, [pc, #688]	@ (8008be8 <__ieee754_log+0x2f8>)
 8008938:	4296      	cmp	r6, r2
 800893a:	dd06      	ble.n	800894a <__ieee754_log+0x5a>
 800893c:	0002      	movs	r2, r0
 800893e:	000b      	movs	r3, r1
 8008940:	f7f7 fdae 	bl	80004a0 <__aeabi_dadd>
 8008944:	e7e5      	b.n	8008912 <__ieee754_log+0x22>
 8008946:	2300      	movs	r3, #0
 8008948:	e7f5      	b.n	8008936 <__ieee754_log+0x46>
 800894a:	4ca8      	ldr	r4, [pc, #672]	@ (8008bec <__ieee754_log+0x2fc>)
 800894c:	1532      	asrs	r2, r6, #20
 800894e:	1912      	adds	r2, r2, r4
 8008950:	0336      	lsls	r6, r6, #12
 8008952:	4ca7      	ldr	r4, [pc, #668]	@ (8008bf0 <__ieee754_log+0x300>)
 8008954:	18d2      	adds	r2, r2, r3
 8008956:	0b33      	lsrs	r3, r6, #12
 8008958:	9302      	str	r3, [sp, #8]
 800895a:	191b      	adds	r3, r3, r4
 800895c:	2480      	movs	r4, #128	@ 0x80
 800895e:	0364      	lsls	r4, r4, #13
 8008960:	4023      	ands	r3, r4
 8008962:	4ca4      	ldr	r4, [pc, #656]	@ (8008bf4 <__ieee754_log+0x304>)
 8008964:	9d02      	ldr	r5, [sp, #8]
 8008966:	405c      	eors	r4, r3
 8008968:	151b      	asrs	r3, r3, #20
 800896a:	189b      	adds	r3, r3, r2
 800896c:	4325      	orrs	r5, r4
 800896e:	2200      	movs	r2, #0
 8008970:	9300      	str	r3, [sp, #0]
 8008972:	0029      	movs	r1, r5
 8008974:	4b9f      	ldr	r3, [pc, #636]	@ (8008bf4 <__ieee754_log+0x304>)
 8008976:	f7f9 f803 	bl	8001980 <__aeabi_dsub>
 800897a:	9b02      	ldr	r3, [sp, #8]
 800897c:	0006      	movs	r6, r0
 800897e:	3302      	adds	r3, #2
 8008980:	031b      	lsls	r3, r3, #12
 8008982:	000f      	movs	r7, r1
 8008984:	2200      	movs	r2, #0
 8008986:	0b1b      	lsrs	r3, r3, #12
 8008988:	2b02      	cmp	r3, #2
 800898a:	dc64      	bgt.n	8008a56 <__ieee754_log+0x166>
 800898c:	2300      	movs	r3, #0
 800898e:	f7f7 fd59 	bl	8000444 <__aeabi_dcmpeq>
 8008992:	2800      	cmp	r0, #0
 8008994:	d019      	beq.n	80089ca <__ieee754_log+0xda>
 8008996:	9b00      	ldr	r3, [sp, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d100      	bne.n	800899e <__ieee754_log+0xae>
 800899c:	e11c      	b.n	8008bd8 <__ieee754_log+0x2e8>
 800899e:	0018      	movs	r0, r3
 80089a0:	f7f9 fbe8 	bl	8002174 <__aeabi_i2d>
 80089a4:	4a94      	ldr	r2, [pc, #592]	@ (8008bf8 <__ieee754_log+0x308>)
 80089a6:	4b95      	ldr	r3, [pc, #596]	@ (8008bfc <__ieee754_log+0x30c>)
 80089a8:	0004      	movs	r4, r0
 80089aa:	000d      	movs	r5, r1
 80089ac:	f7f8 fd20 	bl	80013f0 <__aeabi_dmul>
 80089b0:	4a93      	ldr	r2, [pc, #588]	@ (8008c00 <__ieee754_log+0x310>)
 80089b2:	0006      	movs	r6, r0
 80089b4:	000f      	movs	r7, r1
 80089b6:	4b93      	ldr	r3, [pc, #588]	@ (8008c04 <__ieee754_log+0x314>)
 80089b8:	0020      	movs	r0, r4
 80089ba:	0029      	movs	r1, r5
 80089bc:	f7f8 fd18 	bl	80013f0 <__aeabi_dmul>
 80089c0:	0002      	movs	r2, r0
 80089c2:	000b      	movs	r3, r1
 80089c4:	0030      	movs	r0, r6
 80089c6:	0039      	movs	r1, r7
 80089c8:	e7ba      	b.n	8008940 <__ieee754_log+0x50>
 80089ca:	4a8f      	ldr	r2, [pc, #572]	@ (8008c08 <__ieee754_log+0x318>)
 80089cc:	4b8f      	ldr	r3, [pc, #572]	@ (8008c0c <__ieee754_log+0x31c>)
 80089ce:	0030      	movs	r0, r6
 80089d0:	0039      	movs	r1, r7
 80089d2:	f7f8 fd0d 	bl	80013f0 <__aeabi_dmul>
 80089d6:	0002      	movs	r2, r0
 80089d8:	000b      	movs	r3, r1
 80089da:	2000      	movs	r0, #0
 80089dc:	498c      	ldr	r1, [pc, #560]	@ (8008c10 <__ieee754_log+0x320>)
 80089de:	f7f8 ffcf 	bl	8001980 <__aeabi_dsub>
 80089e2:	0032      	movs	r2, r6
 80089e4:	0004      	movs	r4, r0
 80089e6:	000d      	movs	r5, r1
 80089e8:	003b      	movs	r3, r7
 80089ea:	0030      	movs	r0, r6
 80089ec:	0039      	movs	r1, r7
 80089ee:	f7f8 fcff 	bl	80013f0 <__aeabi_dmul>
 80089f2:	000b      	movs	r3, r1
 80089f4:	0002      	movs	r2, r0
 80089f6:	0029      	movs	r1, r5
 80089f8:	0020      	movs	r0, r4
 80089fa:	f7f8 fcf9 	bl	80013f0 <__aeabi_dmul>
 80089fe:	9b00      	ldr	r3, [sp, #0]
 8008a00:	9002      	str	r0, [sp, #8]
 8008a02:	9103      	str	r1, [sp, #12]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d106      	bne.n	8008a16 <__ieee754_log+0x126>
 8008a08:	0002      	movs	r2, r0
 8008a0a:	000b      	movs	r3, r1
 8008a0c:	0030      	movs	r0, r6
 8008a0e:	0039      	movs	r1, r7
 8008a10:	f7f8 ffb6 	bl	8001980 <__aeabi_dsub>
 8008a14:	e77d      	b.n	8008912 <__ieee754_log+0x22>
 8008a16:	9800      	ldr	r0, [sp, #0]
 8008a18:	f7f9 fbac 	bl	8002174 <__aeabi_i2d>
 8008a1c:	4a76      	ldr	r2, [pc, #472]	@ (8008bf8 <__ieee754_log+0x308>)
 8008a1e:	4b77      	ldr	r3, [pc, #476]	@ (8008bfc <__ieee754_log+0x30c>)
 8008a20:	0004      	movs	r4, r0
 8008a22:	000d      	movs	r5, r1
 8008a24:	f7f8 fce4 	bl	80013f0 <__aeabi_dmul>
 8008a28:	4a75      	ldr	r2, [pc, #468]	@ (8008c00 <__ieee754_log+0x310>)
 8008a2a:	9000      	str	r0, [sp, #0]
 8008a2c:	9101      	str	r1, [sp, #4]
 8008a2e:	4b75      	ldr	r3, [pc, #468]	@ (8008c04 <__ieee754_log+0x314>)
 8008a30:	0020      	movs	r0, r4
 8008a32:	0029      	movs	r1, r5
 8008a34:	f7f8 fcdc 	bl	80013f0 <__aeabi_dmul>
 8008a38:	0002      	movs	r2, r0
 8008a3a:	000b      	movs	r3, r1
 8008a3c:	9802      	ldr	r0, [sp, #8]
 8008a3e:	9903      	ldr	r1, [sp, #12]
 8008a40:	f7f8 ff9e 	bl	8001980 <__aeabi_dsub>
 8008a44:	0032      	movs	r2, r6
 8008a46:	003b      	movs	r3, r7
 8008a48:	f7f8 ff9a 	bl	8001980 <__aeabi_dsub>
 8008a4c:	0002      	movs	r2, r0
 8008a4e:	000b      	movs	r3, r1
 8008a50:	9800      	ldr	r0, [sp, #0]
 8008a52:	9901      	ldr	r1, [sp, #4]
 8008a54:	e7dc      	b.n	8008a10 <__ieee754_log+0x120>
 8008a56:	2380      	movs	r3, #128	@ 0x80
 8008a58:	05db      	lsls	r3, r3, #23
 8008a5a:	f7f7 fd21 	bl	80004a0 <__aeabi_dadd>
 8008a5e:	0002      	movs	r2, r0
 8008a60:	000b      	movs	r3, r1
 8008a62:	0030      	movs	r0, r6
 8008a64:	0039      	movs	r1, r7
 8008a66:	f7f8 f87f 	bl	8000b68 <__aeabi_ddiv>
 8008a6a:	9004      	str	r0, [sp, #16]
 8008a6c:	9105      	str	r1, [sp, #20]
 8008a6e:	9800      	ldr	r0, [sp, #0]
 8008a70:	f7f9 fb80 	bl	8002174 <__aeabi_i2d>
 8008a74:	9a04      	ldr	r2, [sp, #16]
 8008a76:	9b05      	ldr	r3, [sp, #20]
 8008a78:	9006      	str	r0, [sp, #24]
 8008a7a:	9107      	str	r1, [sp, #28]
 8008a7c:	0010      	movs	r0, r2
 8008a7e:	0019      	movs	r1, r3
 8008a80:	f7f8 fcb6 	bl	80013f0 <__aeabi_dmul>
 8008a84:	4a63      	ldr	r2, [pc, #396]	@ (8008c14 <__ieee754_log+0x324>)
 8008a86:	9b02      	ldr	r3, [sp, #8]
 8008a88:	4694      	mov	ip, r2
 8008a8a:	4463      	add	r3, ip
 8008a8c:	0002      	movs	r2, r0
 8008a8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008a90:	000b      	movs	r3, r1
 8008a92:	9008      	str	r0, [sp, #32]
 8008a94:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a96:	f7f8 fcab 	bl	80013f0 <__aeabi_dmul>
 8008a9a:	0004      	movs	r4, r0
 8008a9c:	000d      	movs	r5, r1
 8008a9e:	4a5e      	ldr	r2, [pc, #376]	@ (8008c18 <__ieee754_log+0x328>)
 8008aa0:	4b5e      	ldr	r3, [pc, #376]	@ (8008c1c <__ieee754_log+0x32c>)
 8008aa2:	f7f8 fca5 	bl	80013f0 <__aeabi_dmul>
 8008aa6:	4a5e      	ldr	r2, [pc, #376]	@ (8008c20 <__ieee754_log+0x330>)
 8008aa8:	4b5e      	ldr	r3, [pc, #376]	@ (8008c24 <__ieee754_log+0x334>)
 8008aaa:	f7f7 fcf9 	bl	80004a0 <__aeabi_dadd>
 8008aae:	0022      	movs	r2, r4
 8008ab0:	002b      	movs	r3, r5
 8008ab2:	f7f8 fc9d 	bl	80013f0 <__aeabi_dmul>
 8008ab6:	4a5c      	ldr	r2, [pc, #368]	@ (8008c28 <__ieee754_log+0x338>)
 8008ab8:	4b5c      	ldr	r3, [pc, #368]	@ (8008c2c <__ieee754_log+0x33c>)
 8008aba:	f7f7 fcf1 	bl	80004a0 <__aeabi_dadd>
 8008abe:	0022      	movs	r2, r4
 8008ac0:	002b      	movs	r3, r5
 8008ac2:	f7f8 fc95 	bl	80013f0 <__aeabi_dmul>
 8008ac6:	4a5a      	ldr	r2, [pc, #360]	@ (8008c30 <__ieee754_log+0x340>)
 8008ac8:	4b5a      	ldr	r3, [pc, #360]	@ (8008c34 <__ieee754_log+0x344>)
 8008aca:	f7f7 fce9 	bl	80004a0 <__aeabi_dadd>
 8008ace:	9a08      	ldr	r2, [sp, #32]
 8008ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad2:	f7f8 fc8d 	bl	80013f0 <__aeabi_dmul>
 8008ad6:	4a58      	ldr	r2, [pc, #352]	@ (8008c38 <__ieee754_log+0x348>)
 8008ad8:	9008      	str	r0, [sp, #32]
 8008ada:	9109      	str	r1, [sp, #36]	@ 0x24
 8008adc:	4b57      	ldr	r3, [pc, #348]	@ (8008c3c <__ieee754_log+0x34c>)
 8008ade:	0020      	movs	r0, r4
 8008ae0:	0029      	movs	r1, r5
 8008ae2:	f7f8 fc85 	bl	80013f0 <__aeabi_dmul>
 8008ae6:	4a56      	ldr	r2, [pc, #344]	@ (8008c40 <__ieee754_log+0x350>)
 8008ae8:	4b56      	ldr	r3, [pc, #344]	@ (8008c44 <__ieee754_log+0x354>)
 8008aea:	f7f7 fcd9 	bl	80004a0 <__aeabi_dadd>
 8008aee:	0022      	movs	r2, r4
 8008af0:	002b      	movs	r3, r5
 8008af2:	f7f8 fc7d 	bl	80013f0 <__aeabi_dmul>
 8008af6:	4a54      	ldr	r2, [pc, #336]	@ (8008c48 <__ieee754_log+0x358>)
 8008af8:	4b54      	ldr	r3, [pc, #336]	@ (8008c4c <__ieee754_log+0x35c>)
 8008afa:	f7f7 fcd1 	bl	80004a0 <__aeabi_dadd>
 8008afe:	0022      	movs	r2, r4
 8008b00:	002b      	movs	r3, r5
 8008b02:	f7f8 fc75 	bl	80013f0 <__aeabi_dmul>
 8008b06:	0002      	movs	r2, r0
 8008b08:	000b      	movs	r3, r1
 8008b0a:	9808      	ldr	r0, [sp, #32]
 8008b0c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008b0e:	f7f7 fcc7 	bl	80004a0 <__aeabi_dadd>
 8008b12:	9a02      	ldr	r2, [sp, #8]
 8008b14:	4b4e      	ldr	r3, [pc, #312]	@ (8008c50 <__ieee754_log+0x360>)
 8008b16:	0004      	movs	r4, r0
 8008b18:	1a9b      	subs	r3, r3, r2
 8008b1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b1c:	000d      	movs	r5, r1
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	dd34      	ble.n	8008b8e <__ieee754_log+0x29e>
 8008b24:	2200      	movs	r2, #0
 8008b26:	4b3a      	ldr	r3, [pc, #232]	@ (8008c10 <__ieee754_log+0x320>)
 8008b28:	0030      	movs	r0, r6
 8008b2a:	0039      	movs	r1, r7
 8008b2c:	f7f8 fc60 	bl	80013f0 <__aeabi_dmul>
 8008b30:	0032      	movs	r2, r6
 8008b32:	003b      	movs	r3, r7
 8008b34:	f7f8 fc5c 	bl	80013f0 <__aeabi_dmul>
 8008b38:	0002      	movs	r2, r0
 8008b3a:	000b      	movs	r3, r1
 8008b3c:	9002      	str	r0, [sp, #8]
 8008b3e:	9103      	str	r1, [sp, #12]
 8008b40:	0020      	movs	r0, r4
 8008b42:	0029      	movs	r1, r5
 8008b44:	f7f7 fcac 	bl	80004a0 <__aeabi_dadd>
 8008b48:	9a04      	ldr	r2, [sp, #16]
 8008b4a:	9b05      	ldr	r3, [sp, #20]
 8008b4c:	f7f8 fc50 	bl	80013f0 <__aeabi_dmul>
 8008b50:	9b00      	ldr	r3, [sp, #0]
 8008b52:	0004      	movs	r4, r0
 8008b54:	000d      	movs	r5, r1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d106      	bne.n	8008b68 <__ieee754_log+0x278>
 8008b5a:	0002      	movs	r2, r0
 8008b5c:	000b      	movs	r3, r1
 8008b5e:	9802      	ldr	r0, [sp, #8]
 8008b60:	9903      	ldr	r1, [sp, #12]
 8008b62:	f7f8 ff0d 	bl	8001980 <__aeabi_dsub>
 8008b66:	e74f      	b.n	8008a08 <__ieee754_log+0x118>
 8008b68:	4a23      	ldr	r2, [pc, #140]	@ (8008bf8 <__ieee754_log+0x308>)
 8008b6a:	4b24      	ldr	r3, [pc, #144]	@ (8008bfc <__ieee754_log+0x30c>)
 8008b6c:	9806      	ldr	r0, [sp, #24]
 8008b6e:	9907      	ldr	r1, [sp, #28]
 8008b70:	f7f8 fc3e 	bl	80013f0 <__aeabi_dmul>
 8008b74:	4a22      	ldr	r2, [pc, #136]	@ (8008c00 <__ieee754_log+0x310>)
 8008b76:	9000      	str	r0, [sp, #0]
 8008b78:	9101      	str	r1, [sp, #4]
 8008b7a:	9806      	ldr	r0, [sp, #24]
 8008b7c:	9907      	ldr	r1, [sp, #28]
 8008b7e:	4b21      	ldr	r3, [pc, #132]	@ (8008c04 <__ieee754_log+0x314>)
 8008b80:	f7f8 fc36 	bl	80013f0 <__aeabi_dmul>
 8008b84:	0022      	movs	r2, r4
 8008b86:	002b      	movs	r3, r5
 8008b88:	f7f7 fc8a 	bl	80004a0 <__aeabi_dadd>
 8008b8c:	e754      	b.n	8008a38 <__ieee754_log+0x148>
 8008b8e:	0002      	movs	r2, r0
 8008b90:	000b      	movs	r3, r1
 8008b92:	0030      	movs	r0, r6
 8008b94:	0039      	movs	r1, r7
 8008b96:	f7f8 fef3 	bl	8001980 <__aeabi_dsub>
 8008b9a:	9a04      	ldr	r2, [sp, #16]
 8008b9c:	9b05      	ldr	r3, [sp, #20]
 8008b9e:	f7f8 fc27 	bl	80013f0 <__aeabi_dmul>
 8008ba2:	9b00      	ldr	r3, [sp, #0]
 8008ba4:	0004      	movs	r4, r0
 8008ba6:	000d      	movs	r5, r1
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d102      	bne.n	8008bb2 <__ieee754_log+0x2c2>
 8008bac:	0002      	movs	r2, r0
 8008bae:	000b      	movs	r3, r1
 8008bb0:	e72c      	b.n	8008a0c <__ieee754_log+0x11c>
 8008bb2:	4a11      	ldr	r2, [pc, #68]	@ (8008bf8 <__ieee754_log+0x308>)
 8008bb4:	4b11      	ldr	r3, [pc, #68]	@ (8008bfc <__ieee754_log+0x30c>)
 8008bb6:	9806      	ldr	r0, [sp, #24]
 8008bb8:	9907      	ldr	r1, [sp, #28]
 8008bba:	f7f8 fc19 	bl	80013f0 <__aeabi_dmul>
 8008bbe:	4a10      	ldr	r2, [pc, #64]	@ (8008c00 <__ieee754_log+0x310>)
 8008bc0:	9000      	str	r0, [sp, #0]
 8008bc2:	9101      	str	r1, [sp, #4]
 8008bc4:	9806      	ldr	r0, [sp, #24]
 8008bc6:	9907      	ldr	r1, [sp, #28]
 8008bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8008c04 <__ieee754_log+0x314>)
 8008bca:	f7f8 fc11 	bl	80013f0 <__aeabi_dmul>
 8008bce:	0002      	movs	r2, r0
 8008bd0:	000b      	movs	r3, r1
 8008bd2:	0020      	movs	r0, r4
 8008bd4:	0029      	movs	r1, r5
 8008bd6:	e733      	b.n	8008a40 <__ieee754_log+0x150>
 8008bd8:	2000      	movs	r0, #0
 8008bda:	2100      	movs	r1, #0
 8008bdc:	e699      	b.n	8008912 <__ieee754_log+0x22>
 8008bde:	46c0      	nop			@ (mov r8, r8)
 8008be0:	c3500000 	.word	0xc3500000
 8008be4:	43500000 	.word	0x43500000
 8008be8:	7fefffff 	.word	0x7fefffff
 8008bec:	fffffc01 	.word	0xfffffc01
 8008bf0:	00095f64 	.word	0x00095f64
 8008bf4:	3ff00000 	.word	0x3ff00000
 8008bf8:	fee00000 	.word	0xfee00000
 8008bfc:	3fe62e42 	.word	0x3fe62e42
 8008c00:	35793c76 	.word	0x35793c76
 8008c04:	3dea39ef 	.word	0x3dea39ef
 8008c08:	55555555 	.word	0x55555555
 8008c0c:	3fd55555 	.word	0x3fd55555
 8008c10:	3fe00000 	.word	0x3fe00000
 8008c14:	fff9eb86 	.word	0xfff9eb86
 8008c18:	df3e5244 	.word	0xdf3e5244
 8008c1c:	3fc2f112 	.word	0x3fc2f112
 8008c20:	96cb03de 	.word	0x96cb03de
 8008c24:	3fc74664 	.word	0x3fc74664
 8008c28:	94229359 	.word	0x94229359
 8008c2c:	3fd24924 	.word	0x3fd24924
 8008c30:	55555593 	.word	0x55555593
 8008c34:	3fe55555 	.word	0x3fe55555
 8008c38:	d078c69f 	.word	0xd078c69f
 8008c3c:	3fc39a09 	.word	0x3fc39a09
 8008c40:	1d8e78af 	.word	0x1d8e78af
 8008c44:	3fcc71c5 	.word	0x3fcc71c5
 8008c48:	9997fa04 	.word	0x9997fa04
 8008c4c:	3fd99999 	.word	0x3fd99999
 8008c50:	0006b851 	.word	0x0006b851

08008c54 <_init>:
 8008c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c56:	46c0      	nop			@ (mov r8, r8)
 8008c58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c5a:	bc08      	pop	{r3}
 8008c5c:	469e      	mov	lr, r3
 8008c5e:	4770      	bx	lr

08008c60 <_fini>:
 8008c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c62:	46c0      	nop			@ (mov r8, r8)
 8008c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c66:	bc08      	pop	{r3}
 8008c68:	469e      	mov	lr, r3
 8008c6a:	4770      	bx	lr
