SROM fields,,,,,BCM9X531EVB_1 Rev 01 (FCC),
Byte Offset,,Word Offset,,Description,Value,Explanation
Dec,Hex,Dec,Hex,,Hex,
0,0,0,0,"3:0 Enable function bits 
10:4 Unused 
11 Power Budget Availability (pwr_budget_cap(0)) 
15:12 Translate 3rd/7th 4k entry in Bar0 space",0x380f,
2,2,1,1,"7:0 Powwer for each D state
11:8 Unused
12 Hot Reset Enable
13 link_cap.aspm_optionality
15:14 Unused",0x3800,SPROM PCIE Header Map; Bit11: Select xtal frequency = 37.4MHz
4,4,2,2,PCI subsystem ID,0x1103,X531 EVB
6,6,3,3,PCI subsystem vendor ID,0x106b,Apple
8,8,4,4,ASPM,0x021c,http://jira.broadcom.com/browse/CRWLPCIEGEN2-44
10,A,5,5,L0/L1 Latency,0x1b7e,
12,C,6,6,PCIe Port Number,0x8a00,CRWLPCIEGEN2-161 WAR
14,E,7,7,PowerBudget0,0x0000,
16,10,8,8,PowerBudget1,0x0000,
18,12,9,9,PowerBudget2,0x0000,
20,14,10,A,PowerBudget3,0x0000,
22,16,11,B,PowerBudget4,0x0000,
24,18,12,C,"7:0 Clkreq control
15:8 Pointer to Device Serial Number",0x5254,Set to 0x48 to indicate the start of the MAC address; 8 LSB = CRWLPCIEGEN2-161 WAR
26,1A,13,D,"LTR Message, gen2Enable",0x213c,Bit13: advertise L1subenable; Bit12: advertise Gen1
28,1C,14,E,"LTR Message, MPS",0x4164,
30,1E,15,F,"LTR Message, CommonClock override",0x3203,
32,20,16,10,Power budgets for different power mgmt states (sel=1),0x185f,r# 15725444 Set default Value of CLKREQ pulse to 1.24us
34,22,17,11,Power budgets for different power mgmt states (sel=2),0x9605,http://jira.broadcom.com/browse/CRWLPCIEGEN2-44
36,24,18,12,MDIO,0x9f2f,
38,26,19,13,MDIOAddr (2 and 3),0x79b6,
40,28,20,14,MDIOData (0),0x8080,
42,2A,21,15,MDIOData (1),0x0c03,
44,2C,22,16,MDIOData (2),0x4000,
46,2E,23,17,MDIOData (3),0x3240,
48,30,24,18,MDIOAddr (5)(1:0),0x5f00,
50,32,25,19,"MDIOAddr (5)(3:0), MDIOAddr (6 and 7)",0x4df4,
52,34,26,1A,MDIOData (4),0x8090,
54,36,27,1B,MDIOData (5),0xee00,
56,38,28,1C,MDIOData (6),0x8630,
58,3A,29,1D,MDIOData (7),0x0180,
60,3C,30,1E,"MDIOAddr(8), MDIOAddr(9)(1:0)",0x000a,"Bits [0] - Internal reserved
Bits [2:1] - represents l1_sub_pwr_on_scale value for L1_sub_capability register
Bits [7:3] - represents l1_sub_pwr_on_value value for L1_sub_capability register
Bits [15:8] - Internal reserved

These bits affect the Tpoweron value that is advertized by the device. The Tpoweron value must be greater than the platform clkreq to refclk stable time or 6us (minimum Analog power up time) whichever is larger. 
Sample settings for this OTP are: 
0x002a - 50us 
0x000a - 10us 
0x0018 - 6us (minimum Tpoweron value)
Broadcom Internal: For Internal testing, we should use 0x002a i.e. 50us so that this works on Haswell platforms. This is due to CRWLPCIEGEN2-161 WAR"
62,3E,31,1F,"MDIOAddr(9)(5:2), MDIOAddr(10 and 11)",0x0000,
64,40,32,20,MDIOData (8),0x0000,
66,42,33,21,MDIOData (9),0x0000,
68,44,34,22,MDIOData (10),0x0000,
70,46,35,23,MDIOData (11),0x0000,
72,48,36,24,"MDIOAddr (12), MDIOAddr(13)(1:0)",0x0000,
74,4A,37,25,"MDIOAddr (13)(5:2), MDIOAddr(14)",0x0000,
76,4C,38,26,MDIOData (12),0x0000,
78,4E,39,27,MDIOData (13),0x0000,
80,50,40,28,MDIOData (14),0x0000,
82,52,41,29,MDIOData (15),0x0000,
84,54,42,2A,Spare address 0 to program COE pvt registers,0x0000,CRWLPCIEGEN2-160 WAR
86,56,43,2B,Spare Data 0  to program COE pvt registers,0x0000,CRWLPCIEGEN2-160 WAR
88,58,44,2C,Spare address 1 to program COE pvt registers,0x0000,CRWLPCIEGEN2-160 WAR
90,5A,45,2D,Spare Data 1 to program COE pvt registers,0x0000,
92,5C,46,2E,Spare address 2 to program COE pvt registers,0x0000,
94,5E,47,2F,Spare Data 2 to program COE pvt registers,0x0000,
96,60,48,30,PCI device ID,0x43dc,BCM4355 Dual-Band
98,62,49,31,PCI Class Code bits 15:0,0x8000,
100,64,50,32,"7:0 Class code in cfg (23:16)
8: BAR1 prefect disable
15:9 Power for each D0 state",0x0002,
102,66,51,33,Power for D states,0x0000,
104,68,52,34,"0 BAR1 Enabled 
3:1 BAR1 Size 
4 Power Management Enable 
10:5 Report PME bits 
11 Clock PME enabled
15:12 BAR0 backplane adddres translation",0x3ff5,
106,6A,53,35,BAR0 backplane adddres translation,0x1800,
108,6C,54,36,BAR2 enable and size,0x0000,
110,6E,55,37,Unused,0xffff,
112,70,56,38,PCI device ID,0xffff,
114,72,57,39,PCI Class Code bits 23:8,0xffff,
116,74,58,3A,"PCI Class Code bits 31:24 
Power in D states",0xffff,
118,76,59,3B,"Power for D1, D2, D3 states",0xffff,
120,78,60,3C,BAR1 Control,0xffff,
122,7A,61,3D,BAR0 backplane address translation,0xffff,
124,7C,62,3E,BAR2 enable and size,0xffff,
126,7E,63,3F,Unused,0xffff,
128,80,64,40,Srom Signature,0x0634,Srom Rev 11
130,82,65,41,Board Rev,0x1101,Board Rev P101 (4355 : X531 EVB)
132,84,66,42,boardflags bits 15:0,0x1201,Bit4 = TSSI averaging
134,86,67,43,(boardflags) bits 31:16,0x1048,
136,88,68,44,boardflags2 bits 47:32,0x0000,2G spur WAR
138,8A,69,45,(boardflags2) 63:48,0x0000,Set BFL2_BT_SHARE_ANT0 - indicates sharing of core 0 antenna with BT
140,8C,70,46,boardflags3 bits 79:64,0x0106,Set bit 71 if 20 vs 40/80 TSSI Divergence WAR needs to be enabled
142,8E,71,47,(boardflags3) 95:80,0x4850,
144,90,72,48,macaddr,0x0090,machi
146,92,73,49,(macaddr),0x4c21,macmid
148,94,74,4A,(macaddr),0x8XXX,maclo
150,96,75,4B,ccode,0x5830,CountryCode (FCC)
152,98,76,4C,regrev,0x00DB,"Regulatory revision (219 in decimal, new autogen feature)"
154,9A,77,4D,"ledbh1, ledbh0",0xffff,LED behavior
156,9C,78,4E,"ledbh3, ledbh2",0xffff,LED behavior
158,9E,79,4F,leddc,0xffff,Default led duty cycle
160,A0,80,50,aa5g/aa2g,0x0303,2 antennas for both 2.4G and 5G
162,A2,81,51,antgain_bandbg[core_01],0x0202,"2.25dB g-band core0, 3.5dB g-band core1 (8bit per core, bit 5:0: whole number in dB, bit 7:6: 1/4dB)"
164,A4,82,52,"antgain_bandbg[core_2], antgain_banda[core_0]",0x0002,"g-band core2 = NA, 5dB a-band core0 (8bit per core, bit 5:0: whole number in dB, bit 7:6: 1/4dB)"
166,A6,83,53,antgain_banda[core_12],0x0200,"5.25dB a-band core1, a-band core2 = NA (8bit per core, bit 5:0: whole number in dB, bit 7:6: 1/4dB)"
168,A8,84,54,"0:3 txchain bitmap
4:7 rxchain bitmap
8:15 ant switch type",0x0033,2 cores active for tx and rx
170,AA,85,55,fem_cfg1,0x7007,"15:11 femctrl,10 papd_cap_2g,9 2_range_tssi_2g,8:4 pd_gain_2g, 3:1 epa_gain_2g, 0 tssi_posslope_2g"
172,AC,86,56,fem_cfg2,0x0007,"15:11 gainctrl_sph,10 papd_cap_5g,9 2_rg_tssi_5g,8:4 pd_gain_5g, 3:1 epa_gain_5g, 0 tssi_posslope_5g"
174,AE,87,57,"tempthresh, tempoffset",0xffff,[15:8] temperature threshold for single chain mode; [7:0] temperature sensor offset 
176,B0,88,58,"0:9 raw tempsense
15:9 measured power",0xffff,
178,B2,89,59,"0:7 tempsense slope
8:9 tempsense option
10:15 tempcorrs",0xffff,
180,B4,90,5A,Crystal Frequency,0x9218,"37.4MHz crystal, [15:0] Xtal frequency in KHz"
182,B6,91,5B,reserved,0xffff,reserved
184,B8,92,5C,"tempshysteresis, tempsperiod, phycaltempdelta",0xafff,"Bits [5:0] are used to specify the temperature delta in degrees C, below which periodic calibration should not run. 
Bits 7 should be 0. If bits 7 are not 0, then this field is ignored. 
bit [11:8] is used for tempsense polling period [1-14] in unit of second, 0 means driver decides, 0xf is reserved 
bit [15:12] for temp Hysteresis [1-14] in unit of degrees C. 0 means driver decides default, 0xf is reserved "
186,BA,93,5D,"measpower1, measpower2",0xffff,"6:0: Measpower1, 13:7: Measpower2. meas. Tx power CH7&13 in MFGc."
188,BC,94,5E,reserved,0xffff,reserved
190,BE,95,5F,tssifloor2g,0x0120,"[9:0] tssi floor for 2g, [15:10] Reserved "
192,C0,96,60,tssifloor5gl,0x0103,"[9:0] tssi floor for 5g lower band, [15:10] Reserved "
194,C2,97,61,tssifloor5gm,0x00fe,"[9:0] tssi floor for 5g middle band, [15:10] Reserved "
196,C4,98,62,tssifloor5gh,0x00f0,"[9:0] tssi floor for 5g high band, [15:10] Reserved "
198,C6,99,63,tssifloor5gu,0x00f2,"[9:0] tssi floor for 5g ultra high band, [15:10] Reserved"
200,C8,100,64,"pdoffset2g40ma0, pdoffset2g40ma1, pdoffset2g40ma2, pdoffset2g40mvalid ",0x0000,"2g 40 Mhz PD offset (1/4 dB steps) in 2's complement format ; [15] valid flag, 1: invalid, 0:valid ;  [11:8] core 2; [7:4] core 1; [3:0] core 0 "
202,CA,101,65,pdoffset40ma0 ,0xdede,"A0, 40 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
204,CC,102,66,pdoffset40ma1,0xeffe,"A1, 40 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
206,CE,103,67,pdoffset40ma2,0x0000,"A2, 40 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
208,D0,104,68,pdoffset80ma0 ,0xefde,"A0, 80 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
210,D2,105,69,pdoffset80ma1 ,0xefee,"A1, 80 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
212,D4,106,6A,pdoffset80ma2,0x0000,"A2, 80 MHz PD offset: subband3, 2, 1, 0 (1/4 dB steps per subband, 2's complement)"
214,D6,107,6B,subband5gver,0x0004,number of subbands used in 5G band
216,D8,108,6C,reserved/maxp2ga0,0xff50,2G Band ant0: Reserved (15:8) / Max Power (7:0)
218,DA,109,6D,pa2gw0a0 [a1],0xff1d,2G Band ant0: PA parms
220,DC,110,6E,pa2gw1a0 [b0],0x1a9a,2G Band ant0: PA parms
222,DE,111,6F,pa2gw2a0 [b1],0xfcb4,2G Band ant0: PA parms
224,E0,112,70,reserved,0xffff,reserved
226,E2,113,71,rxgains core0,0xabab,"upper 8 bits 5G, lower 2G. 8 bit definition – tr_elnabypass[7], tr_iso[6:3], elna_gain[2:0]"
228,E4,114,72,maxp5gb0/maxp5gb1,0x4c4c,5G Band ant0: Max power subband1 (15:8) / Max power subband0 (7:0)
230,E6,115,73,maxp5gb2/maxp5gb3,0x4c4c,5G Band ant0: Max power subband3 (15:8) / Max power subband2 (7:0)
232,E8,116,74,pa5gb0w0a0 [a1],0xff23,5G Band ant0: subband0 PA parms for 20 MHz
234,EA,117,75,pa5gb0w1a0 [b0],0x1c23,5G Band ant0: subband0 PA parms for 20 MHz
236,EC,118,76,pa5gb0w2a0 [b1],0xfc83,5G Band ant0: subband0 PA parms for 20 MHz
238,EE,119,77,pa5gb1w0a0 [a1],0xff1f,5G Band ant0: subband1 PA parms for 20 MHz
240,F0,120,78,pa5gb1w1a0 [b0],0x1bbb,5G Band ant0: subband1 PA parms for 20 MHz
242,F2,121,79,pa5gb1w2a0 [b1],0xfc8c,5G Band ant0: subband1 PA parms for 20 MHz
244,F4,122,7A,pa5gb2w0a0 [a1],0xff20,5G Band ant0: subband2 PA parms for 20 MHz
246,F6,123,7B,pa5gb2w1a0 [b0],0x1c2f,5G Band ant0: subband2 PA parms for 20 MHz
248,F8,124,7C,pa5gb2w2a0 [b1],0xfc7e,5G Band ant0: subband2 PA parms for 20 MHz
250,FA,125,7D,pa5gb3w0a0 [a1],0xff2e,5G Band ant0: subband3 PA parms for 20 MHz
252,FC,126,7E,pa5gb3w1a0 [b0],0x1c96,5G Band ant0: subband3 PA parms for 20 MHz
254,FE,127,7F,pa5gb3w2a0 [b1],0xfc7e,5G Band ant0: subband3 PA parms for 20 MHz
256,100,128,80,reserved/maxp2ga1,0xff50,2G Band ant1: reserved / Max Power (7:0)
258,102,129,81,pa2gw0a1 [a1],0xff1d,2G Band ant1: PA parms
260,104,130,82,pa2gw1a1 [b0],0x1ae9,2G Band ant1: PA parms
262,106,131,83,pa2gw2a1 [b1],0xfcab,2G Band ant1: PA parms
264,108,132,84,reserved,0xffff,reserved
266,10A,133,85,rxgains core1,0xabab,"upper 8 bits 5G, lower 2G. 8 bit definition – tr_elnabypass[7], tr_iso[6:3], elna_gain[2:0]"
268,10C,134,86,maxp5gb0/maxp5gb1,0x4c4c,5G Band ant1: Max power subband1 (15:8) / Max power subband0 (7:0)
270,10E,135,87,maxp5gb2/maxp5gb3,0x4c4c,5G Band ant1: Max power subband3 (15:8) / Max power subband2 (7:0)
272,110,136,88,pa5gb0w0a1 [a1],0xff1d,5G Band ant1: subband0 PA parms for 20 MHz
274,112,137,89,pa5gb0w1a1 [b0],0x1b72,5G Band ant1: subband0 PA parms for 20 MHz
276,114,138,8A,pa5gb0w2a1 [b1],0xfc95,5G Band ant1: subband0 PA parms for 20 MHz
278,116,139,8B,pa5gb1w0a1 [a1],0xff1a,5G Band ant1: subband1 PA parms for 20 MHz
280,118,140,8C,pa5gb1w1a1 [b0],0x1ba7,5G Band ant1: subband1 PA parms for 20 MHz
282,11A,141,8D,pa5gb1w2a1 [b1],0xfc87,5G Band ant1: subband1 PA parms for 20 MHz
284,11C,142,8E,pa5gb2w0a1 [a1],0xff13,5G Band ant1: subband2 PA parms for 20 MHz
286,11E,143,8F,pa5gb2w1a1 [b0],0x19f6,5G Band ant1: subband2 PA parms for 20 MHz
288,120,144,90,pa5gb2w2a1 [b1],0xfcba,5G Band ant1: subband2 PA parms for 20 MHz
290,122,145,91,pa5gb3w0a1 [a1],0xff1e,5G Band ant1: subband3 PA parms for 20 MHz
292,124,146,92,pa5gb3w1a1 [b0],0x1b10,5G Band ant1: subband3 PA parms for 20 MHz
294,126,147,93,pa5gb3w2a1 [b1],0xfc9d,5G Band ant1: subband3 PA parms for 20 MHz
296,128,148,94,reserved/maxp2ga2,0xffff,2G Band ant2: reserved / Max Power (7:0)
298,12A,149,95,pa2gw0a2 [a1],0xffff,2G Band ant2: PA parms
300,12C,150,96,pa2gw1a2 [b0],0xffff,2G Band ant2: PA parms
302,12E,151,97,pa2gw2a2 [b1],0xffff,2G Band ant2: PA parms
304,130,152,98,reserved,0xffff,reserved
306,132,153,99,rxgains core2,0xffff,"upper 8 bits 5G, lower 2G. 8 bit definition – tr_elnabypass[7], tr_iso[6:3], elna_gain[2:0]"
308,134,154,9A,maxp5gb0/maxp5gb1,0xffff,5G Band ant2: Max power subband1 (15:8) / Max power subband0 (7:0)
310,136,155,9B,maxp5gb2/maxp5gb3,0xffff,5G Band ant2: Max power subband3 (15:8) / Max power subband2 (7:0)
312,138,156,9C,pa5gb0w0a2 [a1],0xffff,5G Band ant2: subband0 PA parms for 20 MHz
314,13A,157,9D,pa5gb0w1a2 [b0],0xffff,5G Band ant2: subband0 PA parms for 20 MHz
316,13C,158,9E,pa5gb0w2a2 [b1],0xffff,5G Band ant2: subband0 PA parms for 20 MHz
318,13E,159,9F,pa5gb1w0a2 [a1],0xffff,5G Band ant2: subband1 PA parms for 20 MHz
320,140,160,A0,pa5gb1w1a2 [b0],0xffff,5G Band ant2: subband1 PA parms for 20 MHz
322,142,161,A1,pa5gb1w2a2 [b1],0xffff,5G Band ant2: subband1 PA parms for 20 MHz
324,144,162,A2,pa5gb2w0a2 [a1],0xffff,5G Band ant2: subband2 PA parms for 20 MHz
326,146,163,A3,pa5gb2w1a2 [b0],0xffff,5G Band ant2: subband2 PA parms for 20 MHz
328,148,164,A4,pa5gb2w2a2 [b1],0xffff,5G Band ant2: subband2 PA parms for 20 MHz
330,14A,165,A5,pa5gb3w0a2 [a1],0xffff,5G Band ant2: subband3 PA parms for 20 MHz
332,14C,166,A6,pa5gb3w1a2 [b0],0xffff,5G Band ant2: subband3 PA parms for 20 MHz
334,14E,167,A7,pa5gb3w2a2 [b1],0xffff,5G Band ant2: subband3 PA parms for 20 MHz
336,150,168,A8,cckbw202gpo,0x0000,"CCK power reduction offsets for 20 MHz rates (11, 5.5, 2, 1Mbps) "
338,152,169,A9,cckbw20ul2gpo,0x0000,"CCK power reduction offsets for 20 U/L rates (11, 5.5, 2, 1 Mbps) "
340,154,170,AA,mcsbw202gpo,0x4200,"2G band: 11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9. "
342,156,171,AB,(mcsbw202gpo),0x8654,
344,158,172,AC,mcsbw402gpo,0x4200,"2G band: 11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9. "
346,15A,173,AD,(mcsbw402gpo),0x8654,
348,15C,174,AE,dot11agofdmhrbw202gpo,0x4420,"2G Band: Power reduction offsets for 20 MHz 11a/g rates (54, 48, 36, 24 Mbps). LSB nibble: 24 Mbps, MSB nibble: 54 Mbps "
350,15E,175,AF,ofdmlrbw202gpo,0x0000,"2G Band, LSB nibble to MSB nibble: (0) 11a/g 20 MHz 6/9 Mbps w.r.t. max power (1) 11a/g 20 MHz 12/18 Mbps (2) 11n/11ac 20 MHz mcs 1/2 power reduction offset w.r.t. mcs 0/1/2 (3) 11n/11ac 40 MHz mcs 1/2 power offset w.r.t. mcs 0/1/2 "
352,160,176,B0,mcsbw205glpo,0x2200,"5G band low subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
354,162,177,B1,(mcsbw205glpo),0x9743,
356,164,178,B2,mcsbw405glpo,0x3200,"5G band low subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9. "
358,166,179,B3,(mcsbw405glpo),0x9764,
360,168,180,B4,mcsbw805glpo,0x3200,"5G band low subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
362,16A,181,B5,(mcsbw805glpo),0x9764,
364,16C,182,B6,rpcal2g,0x0000,"2g reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi"
366,16E,183,B7,rpcal5gb0,0x0000,"5g subband0 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi"
368,170,184,B8,mcsbw205gmpo,0x2200,"5G band mid subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9. "
370,172,185,B9,(mcsbw205gmpo),0x9743,
372,174,186,BA,mcsbw405gmpo,0x3200,"5G band mid subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
374,176,187,BB,(mcsbw405gmpo),0x9764,
376,178,188,BC,mcsbw805gmpo,0x3200,"5G band mid subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
378,17A,189,BD,(mcsbw805gmpo),0x9764,
380,17C,190,BE,rpcal5gb1,0x0000,"5g subband1 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi"
382,17E,191,BF,rpcal5gb2,0x0000,"5g subband2 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi"
384,180,192,C0,mcsbw205ghpo,0x2200,"5G band high subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 20 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
386,182,193,C1,(mcsbw205ghpo),0x9743,
388,184,194,C2,mcsbw405ghpo,0x3200,"5G band high subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 40 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
390,186,195,C3,(mcsbw405ghpo),0x9764,
392,188,196,C4,mcsbw805ghpo,0x3200,"5G band high subband: 11ag/11n/11ac mcs 0/1/2, 3-7, 11ac mcs 8, 11ac mcs 9 80 MHz power-offset. LSB nibble: m0/m1/m2, MSB nibble: c9 "
394,18A,197,C5,(mcsbw805ghpo),0x9764,
396,18C,198,C6,rpcal5gb3,0x0000,"5g subband3 reciprocity compensation coefficients (U0.8 format): B[7:0] = angle(K(1))/2pi, B[15:8] = angle(K(2))/2pi"
398,18E,199,C7,"pdoffsetcck (was mcsbw1605ghpo) 
",0x0000,Redefined for 2g cck PD offset (1/4 dB steps) [11:8] core 2; [7:4] core 1; [3:0] core 0 
400,190,200,C8,mcslr5glpo,0x0000,"5G band low subband 11ag/11n/11ac QPSK power reduction offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9 Mbps. LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz; for 4350/4335, nibble(3) is defined as paparambwver 
Mbps. LSB to MSB nib: 20/40/80/160MHz"
402,192,201,C9,mcslr5gmpo,0x0000,"5G band mid subband 11ag/11n/11ac QPSK power reduction offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9 Mbps. LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz. For 4350; Bit 12: Disable the PCIE WAR to keep RF_LDO on all the time , Bit 13: Bit to key of 5G core 0 Rx gain increase in the chip to counter the mismatch in the module, Bit 14: Bit to key one-core jammer WAR."
404,194,202,CA,mcslr5ghpo,0x0000,5G band high subband 11ag/11n/11ac QPSK power reduction offset w.r.t. BPSK - mcs 1/2 w.r.t mcs 0/1/2 and 12/18 Mbps w.r.t 6/9 Mbps. LSB to MSB nibble: (0) 20 MHz (1) 40 MHz (2) 80 MHz (3) 160 MHz 
406,196,203,CB,sb20in40hrpo,0x0000,20in40 OFDM signed power increase offsets w.r.t. 20in20 for 64 QAM and above. LSB nibble to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high subband 
408,198,204,CC,sb20in80and160hr5glpo,0x0000,"5G low subband 20in80, 20in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands "
410,19A,205,CD,sb40and80hr5glpo,0x0000,"5G low subband 40in80, 40in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) ppr bit extension for 5g low 20mhz and 40mhz (2) ppr bit extension for 5g low 80mhz (3) ppr bit extension for 2g 20mhz and 40mhz (see PPR bit expansion for mcs8 and mcs9) "
412,19C,206,CE,sb20in80and160hr5gmpo,0x0000,"5G mid subband 20in80, 20in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands "
414,19E,207,CF,sb40and80hr5gmpo,0x0000,"5G mid subband 40in80, 40in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) ppr bit extension for 5g mid 20mhz and 40mhz (2)ppr bit extension for 5g mid 80mhz (3) reserved (see PPR bit expansion for mcs8 and mcs9) "
416,1A0,208,D0,sb20in80and160hr5ghpo,0x0000,"5G high subband 20in80, 20in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands "
418,1A2,209,D1,sb40and80hr5ghpo,0x0000,"5G mid subband 40in80, 40in160 OFDM signed power increase offsets for 64 QAM and above. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) ppr bit extension for 5g high 20mhz and 40mhz (2) ppr bit extension for 5g high 80mhz (3) reserved (see PPR bit expansion for mcs8 and mcs9) "
420,1A4,210,D2,sb20in40lrpo,0x0000,20in40 OFDM signed power increase offsets w.r.t. 20in20 for 16 QAM and below. LSB nibble to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high subband 
422,1A6,211,D3,sb20in80and160lr5glpo,0x0000,"5G low subband 20in80, 20in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands "
424,1A8,212,D4,sb40and80lr5glpo,0x0000,"5G low subband 40in80, 40in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) 40in160 w.r.t. 40in40 (2) 80in160 w.r.t. 80in80 (3) 40in160 - 40LL/UU w.r.t to 40LU/UL "
426,1AA,213,D5,sb20in80and160lr5gmpo,0x0000,"5G mid subband 20in80, 20in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands"
428,1AC,214,D6,sb40and80lr5gmpo,0x0000,"5G mid subband 40in80, 40in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) 40in160 w.r.t. 40in40 (2) 80in160 w.r.t. 80in80 (3) 40in160 - 40LL/UU w.r.t to 40LU/UL "
430,1AE,215,D7,sb20in80and160lr5ghpo,0x0000,"5G high subband 20in80, 20in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 20in80 w.r.t. 20in20 (1) 20in160 w.r.t. 20in20 (2) 20in80 - 20LL/UU w.r.t to 20LU/UL (3) 20in160 - 20LLL/UUU w.r.t to other 20in160 subbands "
432,1B0,216,D8,sb40and80lr5ghpo,0x0000,"5G mid subband 40in80, 40in160 OFDM signed power increase offsets for 16 QAM and below. LSB nibble to MSB nibble: (0) 40in80 w.r.t. 40in40 (1) 40in160 w.r.t. 40in40 (2) 80in160 w.r.t. 80in80 (3) 40in160 - 40LL/UU w.r.t to 40LU/UL "
434,1B2,217,D9,dot11agduphrpo,0x0000,"11a/g duplicate mode signed power increase offsets for 64 QAM. Common power offset for Dup40, Dup40in80, and Dup40in160 w.r.t 40in40 11n/11ac, Quad80 and Quad80in160 w.r.t. 11ac 80in80, Oct160 w.r.t. 11ac 160in160. LSB to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high subband"
436,1B4,218,DA,dot11agduplrpo,0x0000,"11a/g duplicate mode signed power increase offsets for 16 QAM and below. Common power offset for Dup40, Dup40in80, and Dup40in160 w.r.t 40in40 11n/11ac, Quad80 and Quad80in160 w.r.t. 11ac 80in80, Oct160 w.r.t. 11ac 160in160. LSB to MSB nibble: (0) 2G band (1) 5G low subband (2) 5G mid subband (3) 5G high subband "
438,1B6,219,DB,signature,0x0000,"SROM Rev10 Signature word, set to 0 for SROM Rev11"
440,1B8,220,DC,reserved,0xffff,reserved
442,1BA,221,DD,"sar5g, sar2g",0xffff,"SAR limit, [15:8] 5G; [7:0] 2G "
444,1BC,222,DE,"noiselvl2ga0,1,2 ",0xffff,"Noise level 2G, [4:0]=a0_noise, [9:5]=a1_noise, [14:10]=a2_noise 
True noise level for core 0 = -70 - a0_noise (in dBm); same for cores 1,2 "
446,1BE,223,DF,"noiselvl5gla0,1,2 ",0xffff,Noise level 5G lower band
448,1C0,224,E0,"noiselvl5gma0,1,2 ",0xffff,Noise level 5G middle band 
450,1C2,225,E1,"noiselvl5gha0,1,2",0xffff,Noise level 5G high band 
452,1C4,226,E2,"noiselvl5gua0,1,2",0xffff,Noise level 5G ultra high band 
454,1C6,227,E3,"rxgainerr2ga0,1,2",0xffff,"Rx gain error 2G 
Bits [5:0] = a0_gainerror in S4.1 format (dB) 
Bits [10:6] = a1_delta in S3.1 format (dB) 
Bits [15:10] = a2_delta in S3.1 format (dB) 
a1_gainerror = a0_gainerror + a1_delta, a2_gainerror = a0_gainerror + a2_delta "
456,1C8,228,E4,"rxgainerr5gla0,1,2",0xffff,"Rx gain error 5G lower band (expansion same as rxgainerr2ga0,1,2) "
458,1CA,229,E5,"rxgainerr5gma0,1,2",0xffff,"Rx gain error 5G middle band (expansion same as rxgainerr2ga0,1,2) "
460,1CC,230,E6,"rxgainerr5gha0,1,2",0xffff,"Rx gain error 5G high band (expansion same as rxgainerr2ga0,1,2) "
462,1CE,231,E7,"rxgainerr5gua0,1,2",0xffff,"Rx gain error 5G ultra high band (expansion same as rxgainerr2ga0,1,2) "
464,1D0,232,E8,eu_edcrsth,0xffff,"15:8 eu_edthresh5g, 7:0 eu_edthresh2g. In 2s compliment format. dBm value "
466,1D2,233,E9,sromrev,0xXX0B,"7:0 Srom revision, 15:8 CRC (rev 11)"
