{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602475523264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602475523265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 21:05:23 2020 " "Processing started: Sun Oct 11 21:05:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602475523265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475523265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off copper -c copper " "Command: quartus_map --read_settings_files=on --write_settings_files=off copper -c copper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475523265 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "demoRAM.qip " "Tcl Script File demoRAM.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE demoRAM.qip " "set_global_assignment -name QIP_FILE demoRAM.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1602475523710 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1602475523710 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602475524219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602475524219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "copper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file copper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "copper.bdf" "" { Schematic "C:/Users/oenri/Desktop/YouTube/copper/FPGA/copper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/onesecondperiodpulse.v 1 1 " "Found 1 design units, including 1 entities, in source file library/onesecondperiodpulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSecondPeriodPulse " "Found entity 1: OneSecondPeriodPulse" {  } { { "library/OneSecondPeriodPulse.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneSecondPeriodPulse.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general27bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general27bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General27bitCounter " "Found entity 1: General27bitCounter" {  } { { "library/General27bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General27bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/sevensegmentdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file library/sevensegmentdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplay_RevA " "Found entity 1: SevenSegmentDisplay_RevA" {  } { { "library/SevenSegmentDisplay.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/SevenSegmentDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_reva.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_reva.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevA " "Found entity 1: HexDecoder_RevA" {  } { { "library/HexDecoder_RevA.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/general42bitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file library/general42bitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 General42bitCounter " "Found entity 1: General42bitCounter" {  } { { "library/General42bitCounter.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/General42bitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_core.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_Core " "Found entity 1: HexDecoder_Core" {  } { { "library/HexDecoder_Core.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_Core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revb.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revb.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevB " "Found entity 1: HexDecoder_RevB" {  } { { "library/HexDecoder_RevB.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/hexdecoder_revc.v 1 1 " "Found 1 design units, including 1 entities, in source file library/hexdecoder_revc.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDecoder_RevC " "Found entity 1: HexDecoder_RevC" {  } { { "library/HexDecoder_RevC.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/HexDecoder_RevC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/unmapdisplays.v 1 1 " "Found 1 design units, including 1 entities, in source file library/unmapdisplays.v" { { "Info" "ISGN_ENTITY_NAME" "1 UnmapDisplays " "Found entity 1: UnmapDisplays" {  } { { "library/UnmapDisplays.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/UnmapDisplays.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_testmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_testmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_testModule " "Found entity 1: RS232_testModule" {  } { { "library/RS232_testModule.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_testModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/generallatch.v 1 1 " "Found 1 design units, including 1 entities, in source file library/generallatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralLatch " "Found entity 1: GeneralLatch" {  } { { "library/GeneralLatch.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/GeneralLatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_rx " "Found entity 1: RS232_rx" {  } { { "library/RS232_rx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/rs232_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file library/rs232_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_tx " "Found entity 1: RS232_tx" {  } { { "library/RS232_tx.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/RS232_tx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "library/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file library/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneShot " "Found entity 1: OneShot" {  } { { "library/OneShot.v" "" { Text "C:/Users/oenri/Desktop/YouTube/copper/FPGA/library/OneShot.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602475536529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475536529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OneShot " "Elaborating entity \"OneShot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602475536607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602475537437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602475538123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602475538123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602475538737 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602475538737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602475538737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602475538737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602475538757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 21:05:38 2020 " "Processing ended: Sun Oct 11 21:05:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602475538757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602475538757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602475538757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602475538757 ""}
