#! /usr/bin/vvp
:vpi_time_precision + 0;
:vpi_module "system";
S_0xa0f70e8 .scope module, "tb" "tb";
 .timescale 0;
P_0xa10e234 .param/l "EXP_ADDR_WIDTH", +C4<011>;
P_0xa10e240 .param/l "EXP_MEM_WIDTH", +C4<01011>;
P_0xa10e24c .param/str "EXP_VECTOR_FILE", "../systemC/exp_vec_x0_";
P_0xa10e258 .param/l "EXP_VECTOR_ID", +C4<01>;
P_0xa10e264 .param/l "EXP_VECTOR_MAX_ERR", +C4<01010>;
P_0xa10e270 .param/str "EXP_VECTOR_NAME", "exp";
P_0xa10e27c .param/l "EXP_VECTOR_RADIX", +C4<0>;
P_0xa10e288 .param/l "EXP_VECTOR_VERSION", +C4<010>;
P_0xa10e294 .param/l "SIM_TIMEOUT_CNT", +C4<0>;
P_0xa10e2a0 .param/l "STIM_ADDR_WIDTH", +C4<011>;
P_0xa10e2ac .param/l "STIM_MEM_WIDTH", +C4<01011>;
P_0xa10e2b8 .param/str "STIM_VECTOR_FILE", "../systemC/stim_vec_x0_";
P_0xa10e2c4 .param/l "STIM_VECTOR_ID", +C4<01>;
P_0xa10e2d0 .param/l "STIM_VECTOR_MAX_ERR", +C4<01>;
P_0xa10e2dc .param/str "STIM_VECTOR_NAME", "stim";
P_0xa10e2e8 .param/l "STIM_VECTOR_RADIX", +C4<0>;
P_0xa10e2f4 .param/l "STIM_VECTOR_VERSION", +C4<011>;
v0xa0f3b90_0 .var "clk", 0 0;
v0xa0f3bd8_0 .var/i "cycle_cnt", 31 0;
v0xa113790_0 .net "exp_mem_id_err", 0 0, L_0xa129f78; 1 drivers
v0xa1137d8_0 .net "exp_mem_version_err", 0 0, L_0xa129c88; 1 drivers
v0xa113820_0 .var "exp_x0_match_count", 2 0;
v0xa113868_0 .var "exp_x0_mismatch_count", 2 0;
v0xa1138d0_0 .var "exp_x0_transaction_count", 2 0;
RS_0xa1152d0 .resolv tri, L_0xa0f6ec8, L_0xa12a080, C4<z>, C4<z>;
v0xa1143b8_0 .net8 "expect_out_valid", 0 0, RS_0xa1152d0; 2 drivers
v0xa114428_0 .var/i "file_mcd", 31 0;
v0xa114470_0 .var "rand_valid", 0 0;
v0xa1144b8_0 .net "rd_en", 0 0, v0xa114470_0; 1 drivers
v0xa114500_0 .net "stim_mem_id_err", 0 0, L_0xa0f72b0; 1 drivers
v0xa114548_0 .net "stim_mem_version_err", 0 0, L_0xa0f1058; 1 drivers
v0xa114590_0 .net "stop_sim", 0 0, L_0xa129438; 1 drivers
v0xa1145d8_0 .var "testbench_reset_", 0 0;
v0xa114620_0 .net "x0_in_in1", 2 0, L_0xa129858; 1 drivers
v0xa1146b0_0 .net "x0_in_in2", 7 0, L_0xa1066b0; 1 drivers
v0xa1146f8_0 .net "x0_out_out1", 2 0, L_0xa0f8c88; 1 drivers
v0xa114668_0 .net "x0_out_out1_expected", 2 0, L_0xa12a160; 1 drivers
v0xa114790_0 .net "x0_out_out1_match_en", 0 0, L_0xa12a1a0; 1 drivers
v0xa114740_0 .net "x0_out_out1_mismatch_en", 0 0, L_0xa129598; 1 drivers
v0xa114830_0 .net "x0_out_out2", 7 0, L_0xa0f8080; 1 drivers
v0xa1147d8_0 .net "x0_out_out2_expected", 7 0, L_0xa12a120; 1 drivers
v0xa1148d8_0 .net "x0_out_out2_match_en", 0 0, L_0xa12a2b0; 1 drivers
v0xa114878_0 .net "x0_out_out2_mismatch_en", 0 0, L_0xa10a1d8; 1 drivers
L_0xa129438 .cmp/ge.s 32, v0xa0f3bd8_0, C4<00000000000000000000000000000000>;
L_0xa1066b0 .part L_0xa129758, 3, 8;
L_0xa129858 .part L_0xa129758, 0, 3;
L_0xa12a120 .part L_0xa129ae8, 3, 8;
L_0xa12a160 .part L_0xa129ae8, 0, 3;
L_0xa12a1a0 .cmp/eq 3, L_0xa0f8c88, L_0xa12a160;
L_0xa129598 .cmp/ne 3, L_0xa0f8c88, L_0xa12a160;
L_0xa12a2b0 .cmp/eq 8, L_0xa0f8080, L_0xa12a120;
L_0xa10a1d8 .cmp/ne 8, L_0xa0f8080, L_0xa12a120;
S_0xa1063e8 .scope module, "x0" "x", S_0xa0f70e8;
 .timescale 0;
v0xa0f5240_0 .net "clk", 0 0, v0xa0f3b90_0; 1 drivers
v0xa0f5288_0 .alias "in1", 2 0, v0xa114620_0;
v0xa0f52d0_0 .alias "in2", 7 0, v0xa1146b0_0;
v0xa0f5318_0 .alias "out1", 2 0, v0xa1146f8_0;
v0xa0f3b00_0 .alias "out2", 7 0, v0xa114830_0;
v0xa0f3b48_0 .alias "s_clk", 0 0, v0xa0f5240_0;
S_0xa1065f0 .scope module, "y0" "y", S_0xa1063e8;
 .timescale 0;
v0xa0f5e38_0 .alias "in1", 2 0, v0xa114620_0;
v0xa0f5e90_0 .alias "in2", 7 0, v0xa1146b0_0;
v0xa0f5ed8_0 .alias "out1", 2 0, v0xa1146f8_0;
v0xa0f5f20_0 .alias "out2", 7 0, v0xa114830_0;
S_0xa106650 .scope module, "z0" "z", S_0xa1065f0;
 .timescale 0;
L_0xa0f8c88 .functor AND 3, C4<111>, L_0xa129858, C4<111>, C4<111>;
L_0xa0f8080 .functor OR 8, C4<11110000>, L_0xa1066b0, C4<00000000>, C4<00000000>;
v0xa10afc8_0 .alias "in1", 2 0, v0xa114620_0;
v0xa10b030_0 .alias "in2", 7 0, v0xa1146b0_0;
v0xa0f01c8_0 .alias "out1", 2 0, v0xa1146f8_0;
v0xa0f0220_0 .alias "out2", 7 0, v0xa114830_0;
v0xa0f0268_0 .alias "s_in1", 2 0, v0xa114620_0;
v0xa0f6c30_0 .alias "s_in2", 7 0, v0xa1146b0_0;
v0xa0f6c98_0 .net "s_out1", 2 0, C4<111>; 1 drivers
v0xa0f6ce0_0 .net "s_out2", 7 0, C4<11110000>; 1 drivers
S_0xa104ee8 .scope module, "stim_mem_inst" "stim_expect_mem_template", S_0xa0f70e8;
 .timescale 0;
P_0xa1048fc .param/l "ADDR_WIDTH", +C4<011>;
P_0xa104908 .param/l "MEM_DEPTH", C4<00111>;
P_0xa104914 .param/l "MEM_WIDTH", +C4<01011>;
P_0xa104920 .param/str "VECTOR_FILE", "../systemC/stim_vec_x0_";
P_0xa10492c .param/l "VECTOR_ID", +C4<01>;
P_0xa104938 .param/str "VECTOR_NAME", "stim";
P_0xa104944 .param/l "VECTOR_RADIX", +C4<0>;
P_0xa104950 .param/l "VECTOR_VERSION", +C4<011>;
L_0xa105bc8 .functor OR 1, v0xa1043d8_0, v0xa103f38_0, C4<0>, C4<0>;
L_0xa0fb120 .functor NOT 1, L_0xa105bc8, C4<0>, C4<0>, C4<0>;
L_0xa0f92e8 .functor OR 1, L_0xa0fb120, v0xa114470_0, C4<0>, C4<0>;
L_0xa0f0f10 .functor AND 1, L_0xa129798, v0xa1043d8_0, C4<1>, C4<1>;
L_0xa0f1870 .functor AND 1, L_0xa1297d8, v0xa103f38_0, C4<1>, C4<1>;
L_0xa0f1058 .functor AND 1, v0xa103f38_0, L_0xa129818, C4<1>, C4<1>;
L_0xa0f72b0 .functor AND 1, v0xa1043d8_0, L_0xa129898, C4<1>, C4<1>;
L_0xa0f6d98 .functor NOT 1, L_0xa105bc8, C4<0>, C4<0>, C4<0>;
L_0xa0f6ec8 .functor AND 1, v0xa114470_0, L_0xa0f6d98, C4<1>, C4<1>;
v0xa104f48_0 .alias "clock", 0 0, v0xa0f5240_0;
v0xa105578_0 .alias "id_err", 0 0, v0xa114500_0;
v0xa104380_0 .var/i "mem_addr", 31 0;
v0xa1043d8_0 .var "mem_out_is_id", 0 0;
v0xa103ee0_0 .net "mem_out_is_id_or_version", 0 0, L_0xa105bc8; 1 drivers
v0xa103f38_0 .var "mem_out_is_version", 0 0;
v0xa10ab48_0 .var "memory_out", 10 0;
v0xa10aba0_0 .net "mux_select", 0 0, L_0xa0f92e8; 1 drivers
v0xa10a7a8_0 .var "rd_addr", 2 0;
v0xa10a800_0 .alias "rd_en", 0 0, v0xa1144b8_0;
v0xa10a170_0 .net "reset_", 0 0, v0xa1145d8_0; 1 drivers
v0xa109b38 .array "stim_expect_memory", 7 0, 10 0;
v0xa109500_0 .var "stim_expect_memory_loaded", 0 0;
v0xa109558_0 .alias "valid", 0 0, v0xa1143b8_0;
v0xa108a60_0 .net "vector_id_match", 0 0, L_0xa0f0f10; 1 drivers
v0xa108aa8_0 .net "vector_out", 10 0, L_0xa129758; 1 drivers
v0xa108800_0 .net "vector_version_match", 0 0, L_0xa0f1870; 1 drivers
v0xa0fed88_0 .alias "version_err", 0 0, v0xa114548_0;
E_0xa0f79f0 .event edge, v0xa109500_0;
LS_0xa129678_0_0 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
LS_0xa129678_0_4 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
LS_0xa129678_0_8 .concat [ 1 1 1 0], C4<0>, C4<0>, C4<0>;
L_0xa129678 .concat [ 4 4 3 0], LS_0xa129678_0_0, LS_0xa129678_0_4, LS_0xa129678_0_8;
L_0xa129758 .functor MUXZ 11, L_0xa129678, v0xa10ab48_0, v0xa10aba0_0, C4<>;
L_0xa129798 .cmp/eq 11, v0xa10ab48_0, C4<00000000001>;
L_0xa1297d8 .cmp/eq 11, v0xa10ab48_0, C4<00000000011>;
L_0xa129818 .cmp/ne 11, v0xa10ab48_0, C4<00000000011>;
L_0xa129898 .cmp/ne 11, v0xa10ab48_0, C4<00000000001>;
S_0xa108e58 .scope module, "exp_mem_inst" "stim_expect_mem_template", S_0xa0f70e8;
 .timescale 0;
P_0xa103c5c .param/l "ADDR_WIDTH", +C4<011>;
P_0xa103c68 .param/l "MEM_DEPTH", C4<00111>;
P_0xa103c74 .param/l "MEM_WIDTH", +C4<01011>;
P_0xa103c80 .param/str "VECTOR_FILE", "../systemC/exp_vec_x0_";
P_0xa103c8c .param/l "VECTOR_ID", +C4<01>;
P_0xa103c98 .param/str "VECTOR_NAME", "exp";
P_0xa103ca4 .param/l "VECTOR_RADIX", +C4<0>;
P_0xa103cb0 .param/l "VECTOR_VERSION", +C4<010>;
L_0xa0f6f38 .functor OR 1, v0xa10dc08_0, v0xa10d8d8_0, C4<0>, C4<0>;
L_0xa0f07c0 .functor NOT 1, L_0xa0f6f38, C4<0>, C4<0>, C4<0>;
L_0xa0f0760 .functor OR 1, L_0xa0f07c0, v0xa114470_0, C4<0>, C4<0>;
L_0xa129bc8 .functor AND 1, L_0xa129b68, v0xa10dc08_0, C4<1>, C4<1>;
L_0xa129cc0 .functor AND 1, L_0xa129c28, v0xa10d8d8_0, C4<1>, C4<1>;
L_0xa129c88 .functor AND 1, v0xa10d8d8_0, L_0xa129d78, C4<1>, C4<1>;
L_0xa129f78 .functor AND 1, v0xa10dc08_0, L_0xa129ea0, C4<1>, C4<1>;
L_0xa12a010 .functor NOT 1, L_0xa0f6f38, C4<0>, C4<0>, C4<0>;
L_0xa12a080 .functor AND 1, v0xa114470_0, L_0xa12a010, C4<1>, C4<1>;
v0xa103188_0 .alias "clock", 0 0, v0xa0f5240_0;
v0xa1128e8_0 .alias "id_err", 0 0, v0xa113790_0;
v0xa10dbc0_0 .var/i "mem_addr", 31 0;
v0xa10dc08_0 .var "mem_out_is_id", 0 0;
v0xa10d890_0 .net "mem_out_is_id_or_version", 0 0, L_0xa0f6f38; 1 drivers
v0xa10d8d8_0 .var "mem_out_is_version", 0 0;
v0xa10d590_0 .var "memory_out", 10 0;
v0xa10d5d8_0 .net "mux_select", 0 0, L_0xa0f0760; 1 drivers
v0xa10d308_0 .var "rd_addr", 2 0;
v0xa10d350_0 .alias "rd_en", 0 0, v0xa1144b8_0;
v0xa10c448_0 .alias "reset_", 0 0, v0xa10a170_0;
v0xa10c490 .array "stim_expect_memory", 7 0, 10 0;
v0xa1084e8_0 .var "stim_expect_memory_loaded", 0 0;
v0xa108530_0 .alias "valid", 0 0, v0xa1143b8_0;
v0xa0fe2a0_0 .net "vector_id_match", 0 0, L_0xa129bc8; 1 drivers
v0xa103a48_0 .net "vector_out", 10 0, L_0xa129ae8; 1 drivers
v0xa1038d8_0 .net "vector_version_match", 0 0, L_0xa129cc0; 1 drivers
v0xa103930_0 .alias "version_err", 0 0, v0xa1137d8_0;
E_0xa0f8788 .event edge, v0xa1084e8_0;
E_0xa0f7ef0/0 .event negedge, v0xa10c448_0;
E_0xa0f7ef0/1 .event posedge, v0xa103188_0;
E_0xa0f7ef0 .event/or E_0xa0f7ef0/0, E_0xa0f7ef0/1;
LS_0xa129928_0_0 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
LS_0xa129928_0_4 .concat [ 1 1 1 1], C4<0>, C4<0>, C4<0>, C4<0>;
LS_0xa129928_0_8 .concat [ 1 1 1 0], C4<0>, C4<0>, C4<0>;
L_0xa129928 .concat [ 4 4 3 0], LS_0xa129928_0_0, LS_0xa129928_0_4, LS_0xa129928_0_8;
L_0xa129ae8 .functor MUXZ 11, L_0xa129928, v0xa10d590_0, v0xa10d5d8_0, C4<>;
L_0xa129b68 .cmp/eq 11, v0xa10d590_0, C4<00000000001>;
L_0xa129c28 .cmp/eq 11, v0xa10d590_0, C4<00000000010>;
L_0xa129d78 .cmp/ne 11, v0xa10d590_0, C4<00000000010>;
L_0xa129ea0 .cmp/ne 11, v0xa10d590_0, C4<00000000001>;
    .scope S_0xa104ee8;
T_0 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa10a170_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3;
    %assign/v0 v0xa10a7a8_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0xa10a800_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0xa10a7a8_0, 3;
    %addi 8, 1, 3;
    %ix/load 0, 3;
    %assign/v0 v0xa10a7a8_0, 0, 8;
    %load/v 8, v0xa10a7a8_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0xa1043d8_0, 0, 8;
    %load/v 8, v0xa10a7a8_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0xa103f38_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xa104ee8;
T_1 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa10a800_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 19, v0xa10a7a8_0, 3;
    %ix/get 3, 19, 3;
   %load/av 8, v0xa109b38, 11;
    %ix/load 0, 11;
    %assign/v0 v0xa10ab48_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xa104ee8;
T_2 ;
    %ix/load 0, 1;
    %assign/v0 v0xa109500_0, 0, 0;
    %vpi_call "$display", "VECTOR_FILE= %s", P_0xa104920;
    %vpi_call "$readmemb", P_0xa104920, v0xa109b38;
    %ix/load 0, 1;
    %assign/v0 v0xa109500_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xa104ee8;
T_3 ;
    %wait E_0xa0f79f0;
    %vpi_func "$test$plusargs", 8, 32, "show_stim_expect_memory_init_state";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_3.0, 4;
    %vpi_call "$display", "Initial state of vector file %s ", P_0xa104920;
    %set/v v0xa104380_0, 0, 32;
T_3.2 ;
    %load/v 8, v0xa104380_0, 32;
    %mov 40, 1, 3;
    %mov 43, 0, 2;
    %mov 45, 0, 27;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_3.3, 5;
    %load/v 72, v0xa104380_0, 32;
    %ix/get 3, 72, 32;
   %load/av 8, v0xa109b38, 11;
    %vpi_call "$display", "mem[%d] = %x", v0xa104380_0, T<8,11,u>;
    %load/v 8, v0xa104380_0, 32;
    %addi 8, 1, 32;
    %set/v v0xa104380_0, 8, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %end;
    .thread T_3;
    .scope S_0xa108e58;
T_4 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa10c448_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 3;
    %assign/v0 v0xa10d308_0, 0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0xa10d350_0, 1;
    %jmp/0xz  T_4.2, 8;
    %load/v 8, v0xa10d308_0, 3;
    %addi 8, 1, 3;
    %ix/load 0, 3;
    %assign/v0 v0xa10d308_0, 0, 8;
    %load/v 8, v0xa10d308_0, 3;
    %cmpi/u 8, 0, 3;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0xa10dc08_0, 0, 8;
    %load/v 8, v0xa10d308_0, 3;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 0, 1;
    %assign/v0 v0xa10d8d8_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa108e58;
T_5 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa10d350_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 19, v0xa10d308_0, 3;
    %ix/get 3, 19, 3;
   %load/av 8, v0xa10c490, 11;
    %ix/load 0, 11;
    %assign/v0 v0xa10d590_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xa108e58;
T_6 ;
    %ix/load 0, 1;
    %assign/v0 v0xa1084e8_0, 0, 0;
    %vpi_call "$display", "VECTOR_FILE= %s", P_0xa103c80;
    %vpi_call "$readmemb", P_0xa103c80, v0xa10c490;
    %ix/load 0, 1;
    %assign/v0 v0xa1084e8_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xa108e58;
T_7 ;
    %wait E_0xa0f8788;
    %vpi_func "$test$plusargs", 8, 32, "show_stim_expect_memory_init_state";
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_7.0, 4;
    %vpi_call "$display", "Initial state of vector file %s ", P_0xa103c80;
    %set/v v0xa10dbc0_0, 0, 32;
T_7.2 ;
    %load/v 8, v0xa10dbc0_0, 32;
    %mov 40, 1, 3;
    %mov 43, 0, 2;
    %mov 45, 0, 27;
    %cmp/u 8, 40, 32;
    %jmp/0xz T_7.3, 5;
    %load/v 72, v0xa10dbc0_0, 32;
    %ix/get 3, 72, 32;
   %load/av 8, v0xa10c490, 11;
    %vpi_call "$display", "mem[%d] = %x", v0xa10dbc0_0, T<8,11,u>;
    %load/v 8, v0xa10dbc0_0, 32;
    %addi 8, 1, 32;
    %set/v v0xa10dbc0_0, 8, 32;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %end;
    .thread T_7;
    .scope S_0xa0f70e8;
T_8 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa1145d8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 32;
    %assign/v0 v0xa0f3bd8_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0xa0f3bd8_0, 32;
    %addi 8, 1, 32;
    %ix/load 0, 32;
    %assign/v0 v0xa0f3bd8_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xa0f70e8;
T_9 ;
    %vpi_func "$fopen", 8, 32, "vectors.txt";
    %set/v v0xa114428_0, 8, 32;
; Reuse signal base=8 wid=32 from lookaside.
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call "$display", "Error opening vectors.txt file";
    %vpi_call "$finish";
T_9.0 ;
    %vpi_call "$fwrite", v0xa114428_0, "Dut outputs vs expected vectors:\012";
    %vpi_call "$dumpfile", "wavesDefaultOutputFile_dump";
    %vpi_call "$dumpvars", 1'sb0, S_0xa0f70e8;
    %vpi_call "$dumpon";
    %set/v v0xa0f3b90_0, 0, 1;
    %set/v v0xa114470_0, 1, 1;
    %set/v v0xa1145d8_0, 1, 1;
    %set/v v0xa113820_0, 0, 3;
    %set/v v0xa113868_0, 0, 3;
    %set/v v0xa1138d0_0, 0, 3;
    %delay 10, 0;
    %set/v v0xa1145d8_0, 0, 1;
    %delay 20, 0;
    %set/v v0xa1145d8_0, 1, 1;
    %end;
    .thread T_9;
    .scope S_0xa0f70e8;
T_10 ;
    %delay 20, 0;
    %load/v 8, v0xa0f3b90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1;
    %assign/v0 v0xa0f3b90_0, 0, 8;
    %jmp T_10;
    .thread T_10;
    .scope S_0xa0f70e8;
T_11 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa1145d8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v0xa113868_0, 0, 3;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0xa114740_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0xa1138d0_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa1138d0_0, 8, 3;
    %load/v 8, v0xa113868_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa113868_0, 8, 3;
    %vpi_call "$fwrite", v0xa114428_0, "mismatch detected: DUT output %s = %x     Expected output %s = %x \012", "x0_out_out1", v0xa1146f8_0, "x0_out_out1_expected", v0xa114668_0;
T_11.2 ;
    %load/v 8, v0xa114878_0, 1;
    %jmp/0xz  T_11.4, 8;
    %load/v 8, v0xa1138d0_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa1138d0_0, 8, 3;
    %load/v 8, v0xa113868_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa113868_0, 8, 3;
    %vpi_call "$fwrite", v0xa114428_0, "mismatch detected: DUT output %s = %x     Expected output %s = %x \012", "x0_out_out2", v0xa114830_0, "x0_out_out2_expected", v0xa1147d8_0;
T_11.4 ;
    %load/v 8, v0xa113868_0, 3;
    %mov 11, 0, 2;
    %mov 13, 0, 1;
    %mov 14, 1, 1;
    %mov 15, 0, 1;
    %mov 16, 1, 1;
    %mov 17, 0, 1;
    %cmp/u 13, 8, 5;
    %jmp/0xz  T_11.6, 5;
    %vpi_call "$display", "Maximum number or errors allowed for vector %s has been reached", "exp_dut_i";
T_11.6 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xa0f70e8;
T_12 ;
    %wait E_0xa0f7ef0;
    %load/v 8, v0xa1145d8_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v0xa113820_0, 0, 3;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0xa114790_0, 1;
    %jmp/0xz  T_12.2, 8;
    %load/v 8, v0xa1138d0_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa1138d0_0, 8, 3;
    %load/v 8, v0xa113820_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa113820_0, 8, 3;
    %vpi_call "$fwrite", v0xa114428_0, "match detected: DUT output %s = %x     Expected output %s = %x \012", "x0_out_out1", v0xa1146f8_0, "x0_out_out1_expected", v0xa114668_0;
T_12.2 ;
    %load/v 8, v0xa1148d8_0, 1;
    %jmp/0xz  T_12.4, 8;
    %load/v 8, v0xa1138d0_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa1138d0_0, 8, 3;
    %load/v 8, v0xa113820_0, 3;
    %addi 8, 1, 3;
    %set/v v0xa113820_0, 8, 3;
    %vpi_call "$fwrite", v0xa114428_0, "match detected: DUT output %s = %x     Expected output %s = %x \012", "x0_out_out2", v0xa114830_0, "x0_out_out2_expected", v0xa1147d8_0;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
