
<html><head><title>Connecting SystemVerilog Variable Logic Vector to SPICE Bus</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677669040" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Connecting SystemVerilog Variable Logic Vector to SPICE Bus" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Mixed-Signal," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677669040" />
<meta name="NextFile" content="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Connecting SystemVerilog Variable Logic Vector to SPICE Bus" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html" title="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects">Connecting_SystemVerilog_Logic ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html" title="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections">Applying_Bit-Wise_Discipline_f ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Connecting SystemVerilog Variable Logic Vector to SPICE Bus</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="ConnectingSystemVerilogVariableLogicVectortoSPICEBus-sv_logic_var_spice_electrical"></span>In mixed-signal designs, to connect a SystemVerilog logic vector to a SPICE electrical bus, use the&#160;<code style="letter-spacing: 0.0px;">-adv_ms</code>&#160;option. The tool then generates a wire bus port as a wrapper and maps the wire bus to the electrical nodes.</p>

<p>The following is an example of an SV logic vector connecting to a SPICE electrical bus:</p>

<p><code>-------------top.sv-----------</code></p>

<p><code>`timescale 1ns/1ps</code></p>

<p><code>module top;</code><br /><code>&#160;&#160; real i[3:0];</code><br /><code>&#160;&#160; real o[3:0];</code><br /><code>&#160;&#160;&#160; spice_middle x0 ( i,o);</code><br /><code>&#160;&#160; //initial #3 $display(&quot;==== &quot;, i,,o);</code></p>

<p><code>Endmodule</code></p>

<p><code>------ spice.scs-----------</code></p>

<p><code>subckt spice_middle ( i_3&#160; i_2&#160; i_1&#160; i_0 out\&lt;3\&gt; out\&lt;2\&gt; out\&lt;1\&gt; out\&lt;0\&gt;)&#160;</code><br /><code>v7 ( i_3 0) vsource dc=5</code><br /><code>v6 ( i_2 0) vsource dc=5</code><br /><code>v5 ( i_1 0) vsource dc=5</code><br /><code>v4 ( i_0 0) vsource dc=5</code><br /><code>v3 (out\&lt;3\&gt; 0) vsource dc=5</code><br /><code>v2 (out\&lt;2\&gt; 0) vsource dc=5</code><br /><code>v1 (out\&lt;1\&gt; 0) vsource dc=5</code><br /><code>v0 (out\&lt;0\&gt; 0) vsource dc=5</code><br /><code>ends</code></p>
<h5 id="ConnectingSystemVerilogVariableLogicVectortoSPICEBus-RelatedTopics">Related Topics</h5><ul><li><a href="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html">Connecting SystemVerilog Logic Ports to Electrical Using Wire/Interconnects</a></li><li><a href="Features_Enabled_Using_the_-adv_ms_Option.html">Features Enabled Using the -adv_ms Option</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects.html" id="prev" title="Connecting_SystemVerilog_Logic_Ports_to_Electrical_Using_Wire_Interconnects">Connecting_SystemVerilog_Logic ...</a></em></b><b><em><a href="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections.html" id="nex" title="Applying_Bit-Wise_Discipline_for_SPICE_Bus_Connections">Applying_Bit-Wise_Discipline_f ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>