

================================================================
== Vitis HLS Report for 'maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12'
================================================================
* Date:           Mon Oct 28 11:01:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        maxpool_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_185_11_VITIS_LOOP_186_12  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    468|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     42|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     212|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     212|    573|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance         |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U28  |sparsemux_17_3_32_1_1  |        0|   0|  0|  42|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+
    |Total                      |                       |        0|   0|  0|  42|    0|
    +---------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln185_1_fu_387_p2      |         +|   0|  0|  38|          31|           1|
    |add_ln185_fu_366_p2        |         +|   0|  0|  70|          63|           1|
    |add_ln186_fu_454_p2        |         +|   0|  0|  14|           6|           1|
    |sub_ln189_1_fu_551_p2      |         -|   0|  0|  38|           1|          31|
    |sub_ln189_fu_522_p2        |         -|   0|  0|  39|           1|          32|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |valOut_last_fu_448_p2      |       and|   0|  0|   2|           1|           1|
    |cmp135_not_fu_409_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln185_fu_361_p2       |      icmp|   0|  0|  70|          63|          63|
    |icmp_ln186_fu_356_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln190_fu_443_p2       |      icmp|   0|  0|  39|          32|          32|
    |brmerge164_fu_419_p2       |        or|   0|  0|   2|           1|           1|
    |tmp1_fu_414_p2             |        or|   0|  0|   2|           1|           1|
    |select_ln185_1_fu_393_p3   |    select|   0|  0|  31|           1|          31|
    |select_ln185_fu_375_p3     |    select|   0|  0|   6|           1|           1|
    |valOut_data_fu_560_p3      |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |brmerge164_not_fu_424_p2   |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 468|         271|         297|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten13_fu_122  |   9|          2|   63|        126|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    |outch_fu_114             |   9|          2|    6|         12|
    |outpix_fu_118            |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  104|        208|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |buf_1_addr_reg_649                 |   5|   0|    5|          0|
    |buf_2_addr_reg_655                 |   5|   0|    5|          0|
    |buf_3_addr_reg_661                 |   5|   0|    5|          0|
    |buf_4_addr_reg_667                 |   5|   0|    5|          0|
    |buf_5_addr_reg_673                 |   5|   0|    5|          0|
    |buf_6_addr_reg_679                 |   5|   0|    5|          0|
    |buf_7_addr_reg_685                 |   5|   0|    5|          0|
    |buf_addr_reg_643                   |   5|   0|    5|          0|
    |indvar_flatten13_fu_122            |  63|   0|   63|          0|
    |outch_fu_114                       |   6|   0|    6|          0|
    |outpix_fu_118                      |  31|   0|   31|          0|
    |tmp_1_reg_696                      |   1|   0|    1|          0|
    |tmp_6_reg_701                      |  30|   0|   30|          0|
    |tmp_7_reg_706                      |  30|   0|   30|          0|
    |trunc_ln185_reg_638                |   3|   0|    3|          0|
    |valOut_last_reg_691                |   1|   0|    1|          0|
    |valOut_last_reg_691_pp0_iter2_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 212|   0|  212|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12|  return value|
|out_r_TREADY     |   in|    1|        axis|                                                         out_r|       pointer|
|out_r_TDATA      |  out|   64|        axis|                                                         out_r|       pointer|
|out_r_TVALID     |  out|    1|        axis|                                                         out_r|       pointer|
|IFMCH_curr_load  |   in|   32|     ap_none|                                               IFMCH_curr_load|        scalar|
|mul_ln154        |   in|   63|     ap_none|                                                     mul_ln154|        scalar|
|acc_address1     |  out|    5|   ap_memory|                                                           acc|         array|
|acc_ce1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_we1          |  out|    1|   ap_memory|                                                           acc|         array|
|acc_d1           |  out|   32|   ap_memory|                                                           acc|         array|
|sub131           |   in|   32|     ap_none|                                                        sub131|        scalar|
|cmp132_not       |   in|    1|     ap_none|                                                    cmp132_not|        scalar|
|select_ln155_1   |   in|    1|     ap_none|                                                select_ln155_1|        scalar|
|buf_7_address0   |  out|    5|   ap_memory|                                                         buf_7|         array|
|buf_7_ce0        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_q0         |   in|   32|   ap_memory|                                                         buf_7|         array|
|buf_7_address1   |  out|    5|   ap_memory|                                                         buf_7|         array|
|buf_7_ce1        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_we1        |  out|    1|   ap_memory|                                                         buf_7|         array|
|buf_7_d1         |  out|   32|   ap_memory|                                                         buf_7|         array|
|buf_6_address0   |  out|    5|   ap_memory|                                                         buf_6|         array|
|buf_6_ce0        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_q0         |   in|   32|   ap_memory|                                                         buf_6|         array|
|buf_6_address1   |  out|    5|   ap_memory|                                                         buf_6|         array|
|buf_6_ce1        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_we1        |  out|    1|   ap_memory|                                                         buf_6|         array|
|buf_6_d1         |  out|   32|   ap_memory|                                                         buf_6|         array|
|buf_5_address0   |  out|    5|   ap_memory|                                                         buf_5|         array|
|buf_5_ce0        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_q0         |   in|   32|   ap_memory|                                                         buf_5|         array|
|buf_5_address1   |  out|    5|   ap_memory|                                                         buf_5|         array|
|buf_5_ce1        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_we1        |  out|    1|   ap_memory|                                                         buf_5|         array|
|buf_5_d1         |  out|   32|   ap_memory|                                                         buf_5|         array|
|buf_4_address0   |  out|    5|   ap_memory|                                                         buf_4|         array|
|buf_4_ce0        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_q0         |   in|   32|   ap_memory|                                                         buf_4|         array|
|buf_4_address1   |  out|    5|   ap_memory|                                                         buf_4|         array|
|buf_4_ce1        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_we1        |  out|    1|   ap_memory|                                                         buf_4|         array|
|buf_4_d1         |  out|   32|   ap_memory|                                                         buf_4|         array|
|buf_3_address0   |  out|    5|   ap_memory|                                                         buf_3|         array|
|buf_3_ce0        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_q0         |   in|   32|   ap_memory|                                                         buf_3|         array|
|buf_3_address1   |  out|    5|   ap_memory|                                                         buf_3|         array|
|buf_3_ce1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_we1        |  out|    1|   ap_memory|                                                         buf_3|         array|
|buf_3_d1         |  out|   32|   ap_memory|                                                         buf_3|         array|
|buf_2_address0   |  out|    5|   ap_memory|                                                         buf_2|         array|
|buf_2_ce0        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_q0         |   in|   32|   ap_memory|                                                         buf_2|         array|
|buf_2_address1   |  out|    5|   ap_memory|                                                         buf_2|         array|
|buf_2_ce1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_we1        |  out|    1|   ap_memory|                                                         buf_2|         array|
|buf_2_d1         |  out|   32|   ap_memory|                                                         buf_2|         array|
|buf_1_address0   |  out|    5|   ap_memory|                                                         buf_1|         array|
|buf_1_ce0        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_q0         |   in|   32|   ap_memory|                                                         buf_1|         array|
|buf_1_address1   |  out|    5|   ap_memory|                                                         buf_1|         array|
|buf_1_ce1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_we1        |  out|    1|   ap_memory|                                                         buf_1|         array|
|buf_1_d1         |  out|   32|   ap_memory|                                                         buf_1|         array|
|buf_r_address0   |  out|    5|   ap_memory|                                                         buf_r|         array|
|buf_r_ce0        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_q0         |   in|   32|   ap_memory|                                                         buf_r|         array|
|buf_r_address1   |  out|    5|   ap_memory|                                                         buf_r|         array|
|buf_r_ce1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_we1        |  out|    1|   ap_memory|                                                         buf_r|         array|
|buf_r_d1         |  out|   32|   ap_memory|                                                         buf_r|         array|
|sub137           |   in|   32|     ap_none|                                                        sub137|        scalar|
+-----------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%outch = alloca i32 1" [maxPool_2.cpp:186]   --->   Operation 6 'alloca' 'outch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outpix = alloca i32 1" [maxPool_2.cpp:185]   --->   Operation 7 'alloca' 'outpix' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_4, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_5, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_6, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_7, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub137"   --->   Operation 19 'read' 'sub137_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln155_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln155_1"   --->   Operation 20 'read' 'select_ln155_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmp132_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp132_not"   --->   Operation 21 'read' 'cmp132_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sub131_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub131"   --->   Operation 22 'read' 'sub131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul_ln154_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln154"   --->   Operation 23 'read' 'mul_ln154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%IFMCH_curr_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %IFMCH_curr_load"   --->   Operation 24 'read' 'IFMCH_curr_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten13"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 0, i31 %outpix" [maxPool_2.cpp:185]   --->   Operation 26 'store' 'store_ln185' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 0, i6 %outch" [maxPool_2.cpp:186]   --->   Operation 27 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body122"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%outch_1 = load i6 %outch" [maxPool_2.cpp:186]   --->   Operation 29 'load' 'outch_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i63 %indvar_flatten13" [maxPool_2.cpp:185]   --->   Operation 30 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln186_1 = zext i6 %outch_1" [maxPool_2.cpp:186]   --->   Operation 31 'zext' 'zext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln186 = icmp_eq  i32 %zext_ln186_1, i32 %IFMCH_curr_load_read" [maxPool_2.cpp:186]   --->   Operation 32 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (3.49ns)   --->   "%icmp_ln185 = icmp_eq  i63 %indvar_flatten13_load, i63 %mul_ln154_read" [maxPool_2.cpp:185]   --->   Operation 33 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (3.49ns)   --->   "%add_ln185 = add i63 %indvar_flatten13_load, i63 1" [maxPool_2.cpp:185]   --->   Operation 34 'add' 'add_ln185' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln185 = br i1 %icmp_ln185, void %for.inc151.loopexit, void %for.inc154.exitStub" [maxPool_2.cpp:185]   --->   Operation 35 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%outpix_load = load i31 %outpix" [maxPool_2.cpp:185]   --->   Operation 36 'load' 'outpix_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.18ns)   --->   "%select_ln185 = select i1 %icmp_ln186, i6 0, i6 %outch_1" [maxPool_2.cpp:185]   --->   Operation 37 'select' 'select_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i6 %select_ln185" [maxPool_2.cpp:185]   --->   Operation 38 'zext' 'zext_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.52ns)   --->   "%add_ln185_1 = add i31 %outpix_load, i31 1" [maxPool_2.cpp:185]   --->   Operation 39 'add' 'add_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.73ns)   --->   "%select_ln185_1 = select i1 %icmp_ln186, i31 %add_ln185_1, i31 %outpix_load" [maxPool_2.cpp:185]   --->   Operation 40 'select' 'select_ln185_1' <Predicate = (!icmp_ln185)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i31 %select_ln185_1" [maxPool_2.cpp:185]   --->   Operation 41 'zext' 'zext_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i31 %select_ln185_1" [maxPool_2.cpp:185]   --->   Operation 42 'trunc' 'trunc_ln185' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%cmp135_not = icmp_ne  i32 %zext_ln185, i32 %sub131_read" [maxPool_2.cpp:185]   --->   Operation 43 'icmp' 'cmp135_not' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%tmp1 = or i1 %cmp132_not_read, i1 %cmp135_not" [maxPool_2.cpp:185]   --->   Operation 44 'or' 'tmp1' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164 = or i1 %tmp1, i1 %select_ln155_1_read" [maxPool_2.cpp:185]   --->   Operation 45 'or' 'brmerge164' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node valOut_last)   --->   "%brmerge164_not = xor i1 %brmerge164, i1 1" [maxPool_2.cpp:185]   --->   Operation 46 'xor' 'brmerge164_not' <Predicate = (!icmp_ln185)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i6 %select_ln185" [maxPool_2.cpp:186]   --->   Operation 47 'zext' 'zext_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 48 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 49 'getelementptr' 'buf_1_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 50 'getelementptr' 'buf_2_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 51 'getelementptr' 'buf_3_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buf_4_addr = getelementptr i32 %buf_4, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 52 'getelementptr' 'buf_4_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buf_5_addr = getelementptr i32 %buf_5, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 53 'getelementptr' 'buf_5_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buf_6_addr = getelementptr i32 %buf_6, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 54 'getelementptr' 'buf_6_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%buf_7_addr = getelementptr i32 %buf_7, i64 0, i64 %zext_ln186" [maxPool_2.cpp:189]   --->   Operation 55 'getelementptr' 'buf_7_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:189]   --->   Operation 56 'load' 'buf_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:189]   --->   Operation 57 'load' 'buf_1_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:189]   --->   Operation 58 'load' 'buf_2_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:189]   --->   Operation 59 'load' 'buf_3_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:189]   --->   Operation 60 'load' 'buf_4_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 61 [2/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:189]   --->   Operation 61 'load' 'buf_5_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:189]   --->   Operation 62 'load' 'buf_6_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 63 [2/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:189]   --->   Operation 63 'load' 'buf_7_load' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 64 [1/1] (2.55ns)   --->   "%icmp_ln190 = icmp_eq  i32 %zext_ln185_1, i32 %sub137_read" [maxPool_2.cpp:190]   --->   Operation 64 'icmp' 'icmp_ln190' <Predicate = (!icmp_ln185)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%valOut_last = and i1 %icmp_ln190, i1 %brmerge164_not" [maxPool_2.cpp:190]   --->   Operation 65 'and' 'valOut_last' <Predicate = (!icmp_ln185)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%switch_ln199 = switch i3 %trunc_ln185, void %arrayidx1271.case.7, i3 0, void %arrayidx1271.case.0, i3 1, void %arrayidx1271.case.1, i3 2, void %arrayidx1271.case.2, i3 3, void %arrayidx1271.case.3, i3 4, void %arrayidx1271.case.4, i3 5, void %arrayidx1271.case.5, i3 6, void %arrayidx1271.case.6" [maxPool_2.cpp:199]   --->   Operation 66 'switch' 'switch_ln199' <Predicate = (!icmp_ln185)> <Delay = 1.87>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln186" [maxPool_2.cpp:200]   --->   Operation 67 'getelementptr' 'acc_addr' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln200 = store i32 0, i5 %acc_addr" [maxPool_2.cpp:200]   --->   Operation 68 'store' 'store_ln200' <Predicate = (!icmp_ln185)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln186 = add i6 %select_ln185, i6 1" [maxPool_2.cpp:186]   --->   Operation 69 'add' 'add_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln185 = store i63 %add_ln185, i63 %indvar_flatten13" [maxPool_2.cpp:185]   --->   Operation 70 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln185 = store i31 %select_ln185_1, i31 %outpix" [maxPool_2.cpp:185]   --->   Operation 71 'store' 'store_ln185' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln186 = store i6 %add_ln186, i6 %outch" [maxPool_2.cpp:186]   --->   Operation 72 'store' 'store_ln186' <Predicate = (!icmp_ln185)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln186 = br void %for.body122" [maxPool_2.cpp:186]   --->   Operation 73 'br' 'br_ln186' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.17>
ST_3 : Operation 74 [1/2] (2.32ns)   --->   "%buf_load = load i5 %buf_addr" [maxPool_2.cpp:189]   --->   Operation 74 'load' 'buf_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/2] (2.32ns)   --->   "%buf_1_load = load i5 %buf_1_addr" [maxPool_2.cpp:189]   --->   Operation 75 'load' 'buf_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/2] (2.32ns)   --->   "%buf_2_load = load i5 %buf_2_addr" [maxPool_2.cpp:189]   --->   Operation 76 'load' 'buf_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%buf_3_load = load i5 %buf_3_addr" [maxPool_2.cpp:189]   --->   Operation 77 'load' 'buf_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%buf_4_load = load i5 %buf_4_addr" [maxPool_2.cpp:189]   --->   Operation 78 'load' 'buf_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/2] (2.32ns)   --->   "%buf_5_load = load i5 %buf_5_addr" [maxPool_2.cpp:189]   --->   Operation 79 'load' 'buf_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%buf_6_load = load i5 %buf_6_addr" [maxPool_2.cpp:189]   --->   Operation 80 'load' 'buf_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%buf_7_load = load i5 %buf_7_addr" [maxPool_2.cpp:189]   --->   Operation 81 'load' 'buf_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 82 [1/1] (2.30ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8i32.i32.i3, i3 0, i32 %buf_load, i3 1, i32 %buf_1_load, i3 2, i32 %buf_2_load, i3 3, i32 %buf_3_load, i3 4, i32 %buf_4_load, i3 5, i32 %buf_5_load, i3 6, i32 %buf_6_load, i3 7, i32 %buf_7_load, i32 0, i3 %trunc_ln185" [maxPool_2.cpp:189]   --->   Operation 82 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.30> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp, i32 31" [maxPool_2.cpp:189]   --->   Operation 83 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%sub_ln189 = sub i32 0, i32 %tmp" [maxPool_2.cpp:189]   --->   Operation 84 'sub' 'sub_ln189' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln189, i32 2, i32 31" [maxPool_2.cpp:189]   --->   Operation 85 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %tmp, i32 2, i32 31" [maxPool_2.cpp:189]   --->   Operation 86 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_6_addr" [maxPool_2.cpp:199]   --->   Operation 87 'store' 'store_ln199' <Predicate = (trunc_ln185 == 6)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 88 'br' 'br_ln199' <Predicate = (trunc_ln185 == 6)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_5_addr" [maxPool_2.cpp:199]   --->   Operation 89 'store' 'store_ln199' <Predicate = (trunc_ln185 == 5)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 90 'br' 'br_ln199' <Predicate = (trunc_ln185 == 5)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_4_addr" [maxPool_2.cpp:199]   --->   Operation 91 'store' 'store_ln199' <Predicate = (trunc_ln185 == 4)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 92 'br' 'br_ln199' <Predicate = (trunc_ln185 == 4)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_3_addr" [maxPool_2.cpp:199]   --->   Operation 93 'store' 'store_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 94 'br' 'br_ln199' <Predicate = (trunc_ln185 == 3)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_2_addr" [maxPool_2.cpp:199]   --->   Operation 95 'store' 'store_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 96 'br' 'br_ln199' <Predicate = (trunc_ln185 == 2)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_1_addr" [maxPool_2.cpp:199]   --->   Operation 97 'store' 'store_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 98 'br' 'br_ln199' <Predicate = (trunc_ln185 == 1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_addr" [maxPool_2.cpp:199]   --->   Operation 99 'store' 'store_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 100 'br' 'br_ln199' <Predicate = (trunc_ln185 == 0)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln199 = store i32 0, i5 %buf_7_addr" [maxPool_2.cpp:199]   --->   Operation 101 'store' 'store_ln199' <Predicate = (trunc_ln185 == 7)> <Delay = 2.32> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 90 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln199 = br void %arrayidx1271.exit" [maxPool_2.cpp:199]   --->   Operation 102 'br' 'br_ln199' <Predicate = (trunc_ln185 == 7)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln185)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [maxPool_2.cpp:187]   --->   Operation 104 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i30 %tmp_6" [maxPool_2.cpp:189]   --->   Operation 105 'zext' 'zext_ln189' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (2.49ns)   --->   "%sub_ln189_1 = sub i31 0, i31 %zext_ln189" [maxPool_2.cpp:189]   --->   Operation 106 'sub' 'sub_ln189_1' <Predicate = (tmp_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln189_1 = zext i30 %tmp_7" [maxPool_2.cpp:189]   --->   Operation 107 'zext' 'zext_ln189_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.73ns)   --->   "%valOut_data = select i1 %tmp_1, i31 %sub_ln189_1, i31 %zext_ln189_1" [maxPool_2.cpp:189]   --->   Operation 108 'select' 'valOut_data' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln83 = sext i31 %valOut_data" [maxPool_2.cpp:83]   --->   Operation 109 'sext' 'sext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %valOut_last, i32 %sext_ln83" [maxPool_2.cpp:192]   --->   Operation 110 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i33 %tmp_2" [maxPool_2.cpp:192]   --->   Operation 111 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.00ns)   --->   "%write_ln192 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_r, i64 %zext_ln192" [maxPool_2.cpp:192]   --->   Operation 112 'write' 'write_ln192' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IFMCH_curr_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln154]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ sub131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp132_not]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln155_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ buf_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ sub137]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outch                 (alloca        ) [ 01100]
outpix                (alloca        ) [ 01100]
indvar_flatten13      (alloca        ) [ 01100]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specmemcore_ln0       (specmemcore   ) [ 00000]
specinterface_ln0     (specinterface ) [ 00000]
sub137_read           (read          ) [ 01100]
select_ln155_1_read   (read          ) [ 01100]
cmp132_not_read       (read          ) [ 01100]
sub131_read           (read          ) [ 01100]
mul_ln154_read        (read          ) [ 01100]
IFMCH_curr_load_read  (read          ) [ 01100]
store_ln0             (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln0                (br            ) [ 00000]
outch_1               (load          ) [ 00000]
indvar_flatten13_load (load          ) [ 00000]
zext_ln186_1          (zext          ) [ 00000]
icmp_ln186            (icmp          ) [ 00000]
icmp_ln185            (icmp          ) [ 01110]
add_ln185             (add           ) [ 00000]
br_ln185              (br            ) [ 00000]
outpix_load           (load          ) [ 00000]
select_ln185          (select        ) [ 00000]
zext_ln185_1          (zext          ) [ 00000]
add_ln185_1           (add           ) [ 00000]
select_ln185_1        (select        ) [ 00000]
zext_ln185            (zext          ) [ 00000]
trunc_ln185           (trunc         ) [ 01010]
cmp135_not            (icmp          ) [ 00000]
tmp1                  (or            ) [ 00000]
brmerge164            (or            ) [ 00000]
brmerge164_not        (xor           ) [ 00000]
zext_ln186            (zext          ) [ 00000]
buf_addr              (getelementptr ) [ 01010]
buf_1_addr            (getelementptr ) [ 01010]
buf_2_addr            (getelementptr ) [ 01010]
buf_3_addr            (getelementptr ) [ 01010]
buf_4_addr            (getelementptr ) [ 01010]
buf_5_addr            (getelementptr ) [ 01010]
buf_6_addr            (getelementptr ) [ 01010]
buf_7_addr            (getelementptr ) [ 01010]
icmp_ln190            (icmp          ) [ 00000]
valOut_last           (and           ) [ 01011]
switch_ln199          (switch        ) [ 00000]
acc_addr              (getelementptr ) [ 00000]
store_ln200           (store         ) [ 00000]
add_ln186             (add           ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln185           (store         ) [ 00000]
store_ln186           (store         ) [ 00000]
br_ln186              (br            ) [ 00000]
buf_load              (load          ) [ 00000]
buf_1_load            (load          ) [ 00000]
buf_2_load            (load          ) [ 00000]
buf_3_load            (load          ) [ 00000]
buf_4_load            (load          ) [ 00000]
buf_5_load            (load          ) [ 00000]
buf_6_load            (load          ) [ 00000]
buf_7_load            (load          ) [ 00000]
tmp                   (sparsemux     ) [ 00000]
tmp_1                 (bitselect     ) [ 01001]
sub_ln189             (sub           ) [ 00000]
tmp_6                 (partselect    ) [ 01001]
tmp_7                 (partselect    ) [ 01001]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
store_ln199           (store         ) [ 00000]
br_ln199              (br            ) [ 00000]
specloopname_ln0      (specloopname  ) [ 00000]
specpipeline_ln187    (specpipeline  ) [ 00000]
zext_ln189            (zext          ) [ 00000]
sub_ln189_1           (sub           ) [ 00000]
zext_ln189_1          (zext          ) [ 00000]
valOut_data           (select        ) [ 00000]
sext_ln83             (sext          ) [ 00000]
tmp_2                 (bitconcatenate) [ 00000]
zext_ln192            (zext          ) [ 00000]
write_ln192           (write         ) [ 00000]
ret_ln0               (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IFMCH_curr_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFMCH_curr_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln154">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub131">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub131"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp132_not">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp132_not"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln155_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln155_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buf_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buf_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buf_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buf_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buf_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sub137">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub137"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_r">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i32.i32.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_185_11_VITIS_LOOP_186_12_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="outch_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outch/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="outpix_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outpix/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten13_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sub137_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub137_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln155_1_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln155_1_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp132_not_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp132_not_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="sub131_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub131_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mul_ln154_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="63" slack="0"/>
<pin id="152" dir="0" index="1" bw="63" slack="0"/>
<pin id="153" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln154_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="IFMCH_curr_load_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IFMCH_curr_load_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln192_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="0" index="2" bw="33" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln192/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="buf_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="buf_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_1_addr/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="buf_2_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2_addr/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="buf_3_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_3_addr/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="buf_4_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_4_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="buf_5_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_5_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="buf_6_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_6_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="buf_7_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_7_addr/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="1"/>
<pin id="321" dir="0" index="4" bw="5" slack="0"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
<pin id="324" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="1"/>
<pin id="316" dir="0" index="4" bw="5" slack="0"/>
<pin id="317" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="0"/>
<pin id="319" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_1_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="0" slack="1"/>
<pin id="311" dir="0" index="4" bw="5" slack="0"/>
<pin id="312" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="32" slack="0"/>
<pin id="314" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_2_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="0" slack="1"/>
<pin id="306" dir="0" index="4" bw="5" slack="0"/>
<pin id="307" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
<pin id="309" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_3_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="1"/>
<pin id="301" dir="0" index="4" bw="5" slack="0"/>
<pin id="302" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
<pin id="304" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_4_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="1"/>
<pin id="296" dir="0" index="4" bw="5" slack="0"/>
<pin id="297" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
<pin id="299" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_5_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="0" slack="1"/>
<pin id="291" dir="0" index="4" bw="5" slack="0"/>
<pin id="292" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
<pin id="294" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_6_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="0" slack="1"/>
<pin id="326" dir="0" index="4" bw="5" slack="0"/>
<pin id="327" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="32" slack="0"/>
<pin id="329" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_7_load/2 store_ln199/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="acc_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_addr/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln200_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="282" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="0" slack="0"/>
<pin id="285" dir="0" index="4" bw="5" slack="0"/>
<pin id="286" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="288" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln200/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="63" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln185_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="31" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln186_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="6" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="outch_1_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="1"/>
<pin id="348" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outch_1/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="indvar_flatten13_load_load_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="63" slack="1"/>
<pin id="351" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln186_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln186_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="icmp_ln185_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="63" slack="0"/>
<pin id="363" dir="0" index="1" bw="63" slack="1"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_ln185_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="63" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="outpix_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="1"/>
<pin id="374" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outpix_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln185_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="6" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln185_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln185_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="31" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln185_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="31" slack="0"/>
<pin id="396" dir="0" index="2" bw="31" slack="0"/>
<pin id="397" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln185_1/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln185_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln185_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="cmp135_not_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="1"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp135_not/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="brmerge164_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge164/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="brmerge164_not_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge164_not/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln186_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln190_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="1"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="valOut_last_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="valOut_last/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln186_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln186/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="store_ln185_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="63" slack="0"/>
<pin id="462" dir="0" index="1" bw="63" slack="1"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln185_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="0" index="1" bw="31" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln186_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="6" slack="1"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="0" index="3" bw="1" slack="0"/>
<pin id="480" dir="0" index="4" bw="32" slack="0"/>
<pin id="481" dir="0" index="5" bw="3" slack="0"/>
<pin id="482" dir="0" index="6" bw="32" slack="0"/>
<pin id="483" dir="0" index="7" bw="3" slack="0"/>
<pin id="484" dir="0" index="8" bw="32" slack="0"/>
<pin id="485" dir="0" index="9" bw="3" slack="0"/>
<pin id="486" dir="0" index="10" bw="32" slack="0"/>
<pin id="487" dir="0" index="11" bw="3" slack="0"/>
<pin id="488" dir="0" index="12" bw="32" slack="0"/>
<pin id="489" dir="0" index="13" bw="2" slack="0"/>
<pin id="490" dir="0" index="14" bw="32" slack="0"/>
<pin id="491" dir="0" index="15" bw="1" slack="0"/>
<pin id="492" dir="0" index="16" bw="32" slack="0"/>
<pin id="493" dir="0" index="17" bw="1" slack="0"/>
<pin id="494" dir="0" index="18" bw="3" slack="1"/>
<pin id="495" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub_ln189_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln189/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_6_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="30" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_7_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="30" slack="0"/>
<pin id="540" dir="0" index="1" bw="32" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="6" slack="0"/>
<pin id="543" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln189_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="30" slack="1"/>
<pin id="550" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sub_ln189_1_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="30" slack="0"/>
<pin id="554" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln189_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln189_1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="30" slack="1"/>
<pin id="559" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189_1/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="valOut_data_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="31" slack="0"/>
<pin id="563" dir="0" index="2" bw="31" slack="0"/>
<pin id="564" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="valOut_data/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln83_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="31" slack="0"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln83/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="33" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="2"/>
<pin id="574" dir="0" index="2" bw="31" slack="0"/>
<pin id="575" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln192_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="33" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/4 "/>
</bind>
</comp>

<comp id="583" class="1005" name="outch_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="outch "/>
</bind>
</comp>

<comp id="590" class="1005" name="outpix_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="0"/>
<pin id="592" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outpix "/>
</bind>
</comp>

<comp id="597" class="1005" name="indvar_flatten13_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="63" slack="0"/>
<pin id="599" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="604" class="1005" name="sub137_read_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub137_read "/>
</bind>
</comp>

<comp id="609" class="1005" name="select_ln155_1_read_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln155_1_read "/>
</bind>
</comp>

<comp id="614" class="1005" name="cmp132_not_read_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp132_not_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="sub131_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub131_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="mul_ln154_read_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="63" slack="1"/>
<pin id="626" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln154_read "/>
</bind>
</comp>

<comp id="629" class="1005" name="IFMCH_curr_load_read_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="1"/>
<pin id="631" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="IFMCH_curr_load_read "/>
</bind>
</comp>

<comp id="634" class="1005" name="icmp_ln185_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="1"/>
<pin id="636" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln185 "/>
</bind>
</comp>

<comp id="638" class="1005" name="trunc_ln185_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="1"/>
<pin id="640" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

<comp id="643" class="1005" name="buf_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="1"/>
<pin id="645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="buf_1_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="1"/>
<pin id="651" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="buf_2_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="5" slack="1"/>
<pin id="657" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_2_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="buf_3_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_3_addr "/>
</bind>
</comp>

<comp id="667" class="1005" name="buf_4_addr_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="1"/>
<pin id="669" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_4_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="buf_5_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_5_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="buf_6_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="1"/>
<pin id="681" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_6_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="buf_7_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="5" slack="1"/>
<pin id="687" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buf_7_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="valOut_last_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="2"/>
<pin id="693" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="valOut_last "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="1" slack="1"/>
<pin id="698" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_6_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="30" slack="1"/>
<pin id="703" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="30" slack="1"/>
<pin id="708" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="56" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="112" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="169" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="176" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="183" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="190" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="197" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="204" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="211" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="218" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="72" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="289"><net_src comp="46" pin="0"/><net_sink comp="280" pin=4"/></net>

<net id="290"><net_src comp="273" pin="3"/><net_sink comp="280" pin=2"/></net>

<net id="295"><net_src comp="46" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="249" pin=4"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="243" pin=4"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="237" pin=4"/></net>

<net id="320"><net_src comp="46" pin="0"/><net_sink comp="231" pin=4"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="225" pin=4"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="267" pin=4"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="62" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="349" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="349" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="356" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="64" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="346" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="372" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="356" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="372" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="404"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="393" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="401" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="423"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="375" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="442"><net_src comp="430" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="447"><net_src comp="383" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="443" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="424" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="375" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="88" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="366" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="393" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="454" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="497"><net_src comp="74" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="498"><net_src comp="225" pin="3"/><net_sink comp="475" pin=2"/></net>

<net id="499"><net_src comp="76" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="500"><net_src comp="231" pin="3"/><net_sink comp="475" pin=4"/></net>

<net id="501"><net_src comp="78" pin="0"/><net_sink comp="475" pin=5"/></net>

<net id="502"><net_src comp="237" pin="3"/><net_sink comp="475" pin=6"/></net>

<net id="503"><net_src comp="80" pin="0"/><net_sink comp="475" pin=7"/></net>

<net id="504"><net_src comp="243" pin="3"/><net_sink comp="475" pin=8"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="475" pin=9"/></net>

<net id="506"><net_src comp="249" pin="3"/><net_sink comp="475" pin=10"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="475" pin=11"/></net>

<net id="508"><net_src comp="255" pin="3"/><net_sink comp="475" pin=12"/></net>

<net id="509"><net_src comp="86" pin="0"/><net_sink comp="475" pin=13"/></net>

<net id="510"><net_src comp="261" pin="3"/><net_sink comp="475" pin=14"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="475" pin=15"/></net>

<net id="512"><net_src comp="267" pin="3"/><net_sink comp="475" pin=16"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="475" pin=17"/></net>

<net id="519"><net_src comp="96" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="475" pin="19"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="98" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="46" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="475" pin="19"/><net_sink comp="522" pin=1"/></net>

<net id="534"><net_src comp="100" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="522" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="98" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="544"><net_src comp="100" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="475" pin="19"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="98" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="555"><net_src comp="62" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="548" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="565"><net_src comp="551" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="560" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="110" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="586"><net_src comp="114" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="593"><net_src comp="118" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="600"><net_src comp="122" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="607"><net_src comp="126" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="612"><net_src comp="132" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="617"><net_src comp="138" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="622"><net_src comp="144" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="627"><net_src comp="150" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="632"><net_src comp="156" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="637"><net_src comp="361" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="405" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="475" pin=18"/></net>

<net id="646"><net_src comp="169" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="652"><net_src comp="176" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="658"><net_src comp="183" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="664"><net_src comp="190" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="670"><net_src comp="197" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="676"><net_src comp="204" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="682"><net_src comp="211" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="688"><net_src comp="218" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="694"><net_src comp="448" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="699"><net_src comp="514" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="704"><net_src comp="528" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="709"><net_src comp="538" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="557" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {2 }
	Port: buf_7 | {3 }
	Port: buf_6 | {3 }
	Port: buf_5 | {3 }
	Port: buf_4 | {3 }
	Port: buf_3 | {3 }
	Port: buf_2 | {3 }
	Port: buf_1 | {3 }
	Port: buf_r | {3 }
	Port: out_r | {4 }
 - Input state : 
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : IFMCH_curr_load | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : mul_ln154 | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub131 | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : cmp132_not | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : select_ln155_1 | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_7 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_6 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_5 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_4 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_3 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_2 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_1 | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : buf_r | {2 3 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : sub137 | {1 }
	Port: maxpool_CIF_0_2_Pipeline_VITIS_LOOP_185_11_VITIS_LOOP_186_12 : out_r | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln185 : 1
		store_ln186 : 1
	State 2
		zext_ln186_1 : 1
		icmp_ln186 : 2
		icmp_ln185 : 1
		add_ln185 : 1
		br_ln185 : 2
		select_ln185 : 3
		zext_ln185_1 : 4
		add_ln185_1 : 1
		select_ln185_1 : 3
		zext_ln185 : 4
		trunc_ln185 : 4
		cmp135_not : 5
		tmp1 : 6
		brmerge164 : 6
		brmerge164_not : 6
		zext_ln186 : 4
		buf_addr : 5
		buf_1_addr : 5
		buf_2_addr : 5
		buf_3_addr : 5
		buf_4_addr : 5
		buf_5_addr : 5
		buf_6_addr : 5
		buf_7_addr : 5
		buf_load : 6
		buf_1_load : 6
		buf_2_load : 6
		buf_3_load : 6
		buf_4_load : 6
		buf_5_load : 6
		buf_6_load : 6
		buf_7_load : 6
		icmp_ln190 : 5
		valOut_last : 6
		switch_ln199 : 5
		acc_addr : 5
		store_ln200 : 6
		add_ln186 : 4
		store_ln185 : 2
		store_ln185 : 4
		store_ln186 : 5
	State 3
		tmp : 1
		tmp_1 : 2
		sub_ln189 : 2
		tmp_6 : 3
		tmp_7 : 2
	State 4
		sub_ln189_1 : 1
		valOut_data : 2
		sext_ln83 : 3
		tmp_2 : 4
		zext_ln192 : 5
		write_ln192 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln186_fu_356        |    0    |    39   |
|   icmp   |         icmp_ln185_fu_361        |    0    |    70   |
|          |         cmp135_not_fu_409        |    0    |    39   |
|          |         icmp_ln190_fu_443        |    0    |    39   |
|----------|----------------------------------|---------|---------|
|          |         add_ln185_fu_366         |    0    |    70   |
|    add   |        add_ln185_1_fu_387        |    0    |    38   |
|          |         add_ln186_fu_454         |    0    |    14   |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln189_fu_522         |    0    |    39   |
|          |        sub_ln189_1_fu_551        |    0    |    37   |
|----------|----------------------------------|---------|---------|
|          |        select_ln185_fu_375       |    0    |    6    |
|  select  |       select_ln185_1_fu_393      |    0    |    31   |
|          |        valOut_data_fu_560        |    0    |    31   |
|----------|----------------------------------|---------|---------|
| sparsemux|            tmp_fu_475            |    0    |    42   |
|----------|----------------------------------|---------|---------|
|    or    |            tmp1_fu_414           |    0    |    2    |
|          |         brmerge164_fu_419        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |       brmerge164_not_fu_424      |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    and   |        valOut_last_fu_448        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      sub137_read_read_fu_126     |    0    |    0    |
|          |  select_ln155_1_read_read_fu_132 |    0    |    0    |
|   read   |    cmp132_not_read_read_fu_138   |    0    |    0    |
|          |      sub131_read_read_fu_144     |    0    |    0    |
|          |    mul_ln154_read_read_fu_150    |    0    |    0    |
|          | IFMCH_curr_load_read_read_fu_156 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln192_write_fu_162     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        zext_ln186_1_fu_352       |    0    |    0    |
|          |        zext_ln185_1_fu_383       |    0    |    0    |
|          |         zext_ln185_fu_401        |    0    |    0    |
|   zext   |         zext_ln186_fu_430        |    0    |    0    |
|          |         zext_ln189_fu_548        |    0    |    0    |
|          |        zext_ln189_1_fu_557       |    0    |    0    |
|          |         zext_ln192_fu_578        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln185_fu_405        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_1_fu_514           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|           tmp_6_fu_528           |    0    |    0    |
|          |           tmp_7_fu_538           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln83_fu_567         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_571           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   503   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|IFMCH_curr_load_read_reg_629|   32   |
|     buf_1_addr_reg_649     |    5   |
|     buf_2_addr_reg_655     |    5   |
|     buf_3_addr_reg_661     |    5   |
|     buf_4_addr_reg_667     |    5   |
|     buf_5_addr_reg_673     |    5   |
|     buf_6_addr_reg_679     |    5   |
|     buf_7_addr_reg_685     |    5   |
|      buf_addr_reg_643      |    5   |
|   cmp132_not_read_reg_614  |    1   |
|     icmp_ln185_reg_634     |    1   |
|  indvar_flatten13_reg_597  |   63   |
|   mul_ln154_read_reg_624   |   63   |
|        outch_reg_583       |    6   |
|       outpix_reg_590       |   31   |
| select_ln155_1_read_reg_609|    1   |
|     sub131_read_reg_619    |   32   |
|     sub137_read_reg_604    |   32   |
|        tmp_1_reg_696       |    1   |
|        tmp_6_reg_701       |   30   |
|        tmp_7_reg_706       |   30   |
|     trunc_ln185_reg_638    |    3   |
|     valOut_last_reg_691    |    1   |
+----------------------------+--------+
|            Total           |   367  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_225 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_231 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_237 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_243 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_249 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_255 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_261 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_267 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   503  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   367  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   367  |   575  |
+-----------+--------+--------+--------+
