s1(12Oct2022:16:58:45):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s2(12Oct2022:17:05:22):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s3(12Oct2022:17:07:30):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s4(12Oct2022:17:10:58):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s5(12Oct2022:17:14:31):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s6(12Oct2022:17:15:41):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s7(12Oct2022:17:18:15):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s8(12Oct2022:17:21:59):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s9(12Oct2022:17:22:00):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s10(12Oct2022:17:22:00):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s11(12Oct2022:17:32:31):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s12(12Oct2022:17:32:31):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s13(12Oct2022:17:32:31):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s14(12Oct2022:17:39:26):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s15(12Oct2022:17:39:27):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s16(12Oct2022:17:39:27):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s17(12Oct2022:17:42:59):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s18(12Oct2022:17:42:59):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s19(12Oct2022:17:42:59):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s20(12Oct2022:17:45:09):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s21(12Oct2022:17:45:09):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s22(12Oct2022:17:45:10):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s23(12Oct2022:17:48:48):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s24(12Oct2022:17:48:49):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s25(12Oct2022:17:48:49):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s26(12Oct2022:17:52:55):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s27(12Oct2022:17:52:55):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s28(12Oct2022:17:52:56):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s29(12Oct2022:18:04:44):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s30(12Oct2022:18:05:14):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s31(12Oct2022:18:05:14):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s32(12Oct2022:18:05:15):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso88769 +mpshost+E-10CKI2TL0027.it.manchester.ac.uk 
s33(13Oct2022:11:28:50):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s34(13Oct2022:11:29:26):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s35(13Oct2022:11:30:04):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s36(13Oct2022:11:30:30):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s37(13Oct2022:11:30:58):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s38(13Oct2022:11:31:26):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s39(13Oct2022:11:32:06):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s40(13Oct2022:11:32:36):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s41(13Oct2022:11:34:09):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s42(13Oct2022:11:34:57):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s43(13Oct2022:11:36:24):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s44(13Oct2022:11:36:45):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +compile "+ncvlogargs+ -neverwarn -nostdout -nocopyright " 
s45(13Oct2022:11:36:45):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright +elaborate "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" 
s46(13Oct2022:11:36:46):  /cadtools5/cds_root/XCELIUM2103/tools.lnx86/bin/64bit/ncxlmode +delay_mode_path +typdelays -y /cadtools5/xil_cds_design_kits/verilog/unisims +libext+.v -l simout.tmp /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/testfixture.template -f /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/verilog.inpfiles -f /netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include +nostdout +nocopyright "+ncvlogargs+ -neverwarn -nostdout -nocopyright " "+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright" "+ncsimargs+ -neverwarn  -nocopyright -gui -input /home/m31181jg/Cadence/COMP22111/Stump_ALU_test_run1/.simTmpNCCmd " +mpssession+virtuoso91003 +mpshost+E-10CKILF1621.it.manchester.ac.uk 
