#include "init.h"
#include "bq796xx_protocol.h"
#include "uart.h"
#include "../register_maps/bq796xx_regs.h"

#include <zephyr/kernel.h>
#include <zephyr/device.h>
#include <zephyr/devicetree.h>
#include <zephyr/drivers/gpio.h>
#include <zephyr/drivers/pinctrl.h>
#include <zephyr/logging/log.h>
#include <errno.h>
#include <stdint.h>

LOG_MODULE_REGISTER(init, LOG_LEVEL_INF);

#define UART_NODE DT_NODELABEL(usart1)
#define WAKE_GPIO_NODE DT_PATH(zephyr_user)

#define BQ_PRE_PULSE_IDLE_US 1000U
#define BQ_WAKE_PULSE_US 2750U
#define BQ_WAKE_TO_WAKE_DELAY_US 3500U

#define BRIDGE_ADDR 0x00U
#define NUM_STACK_DEVICES 1U
#define OTP_DUMMY_VALUE 0x00U
#define ONE_BYTE_READ_FRAME_LEN 7U

PINCTRL_DT_DEFINE(UART_NODE);
static const struct pinctrl_dev_config *uart_pinctrl = PINCTRL_DT_DEV_CONFIG_GET(UART_NODE);

static const struct gpio_dt_spec wake_gpio = GPIO_DT_SPEC_GET(WAKE_GPIO_NODE, wake_gpios);

static void line_drive_high(void);
static void line_drive_low(void);
static void send_single_wake_ping(void);
static void wake_bridge(void);
static int wake_stack(void);
static int auto_address(void);

int monitor_init(void)
{
    int ret;

    LOG_INF("starting monitor init");

    if (!gpio_is_ready_dt(&wake_gpio))
    {
        LOG_ERR("wake GPIO device not ready");
        return -ENODEV;
    }

    ret = gpio_pin_configure_dt(&wake_gpio, GPIO_OUTPUT_HIGH);
    if (ret < 0)
    {
        LOG_ERR("wake GPIO configure failed: %d", ret);
        return ret;
    }

    wake_bridge();
    LOG_INF("bridge wake sequence complete");

    ret = pinctrl_apply_state(uart_pinctrl, PINCTRL_STATE_DEFAULT);
    if (ret < 0)
    {
        LOG_ERR("UART pinctrl restore failed: %d", ret);
        return ret;
    }

    ret = uart_init();
    if (ret < 0)
    {
        LOG_ERR("uart_init failed: %d", ret);
        return ret;
    }

    ret = wake_stack();
    if (ret < 0)
    {
        LOG_ERR("stack wake command failed: %d", ret);
        return ret;
    }

    k_msleep(15);

    ret = auto_address();
    if (ret < 0)
    {
        LOG_ERR("auto-address failed: %d", ret);
        return ret;
    }

    return 0;
}

int commit_customer_crc(void)
{
    uint8_t rx_buf[ONE_BYTE_READ_FRAME_LEN];
    uint8_t crc_hi;
    uint8_t crc_lo;
    int ret;

    ret = bq796xx_read_reg(SINGLE_READ, 1U, BQ79616_REG_CUST_CRC_RSLT_HI, rx_buf, sizeof(rx_buf), 1U);
    if (ret < 0)
    {
        return ret;
    }
    crc_hi = rx_buf[4];

    ret = bq796xx_read_reg(SINGLE_READ, 1U, BQ79616_REG_CUST_CRC_RSLT_LO, rx_buf, sizeof(rx_buf), 1U);
    if (ret < 0)
    {
        return ret;
    }
    crc_lo = rx_buf[4];

    ret = bq796xx_write_reg(SINGLE_WRITE, 1U, BQ79616_REG_CUST_CRC_HI, &crc_hi, 1U);
    if (ret < 0)
    {
        return ret;
    }

    ret = bq796xx_write_reg(SINGLE_WRITE, 1U, BQ79616_REG_CUST_CRC_LO, &crc_lo, 1U);
    if (ret < 0)
    {
        return ret;
    }

    return 0;
}

static void line_drive_high(void)
{
    gpio_pin_set_dt(&wake_gpio, 1);
}

static void line_drive_low(void)
{
    gpio_pin_set_dt(&wake_gpio, 0);
}

static void send_single_wake_ping(void)
{
    line_drive_high();
    k_usleep(BQ_PRE_PULSE_IDLE_US);

    line_drive_low();
    k_usleep(BQ_WAKE_PULSE_US);

    line_drive_high();
}

static void wake_bridge(void)
{
    send_single_wake_ping();
    k_usleep(BQ_WAKE_TO_WAKE_DELAY_US);

    send_single_wake_ping();
    k_usleep(BQ_WAKE_TO_WAKE_DELAY_US);
}

static int wake_stack(void)
{
    uint8_t data = BQ79600_CONTROL1_SEND_WAKE;
    int ret;

    ret = bq796xx_write_reg(SINGLE_WRITE, BRIDGE_ADDR, BQ79600_REG_CONTROL1, &data, 1U);
    if (ret < 0)
    {
        LOG_ERR("SEND_WAKE write failed: reg=0x%04X err=%d", BQ79600_REG_CONTROL1, ret);
    }

    return ret;
}

static int auto_address(void)
{
    uint8_t data;
    uint8_t rx_buf[ONE_BYTE_READ_FRAME_LEN];
    int ret;

    for (uint16_t reg = BQ79616_REG_OTP_ECC_DATAIN1; reg <= BQ79616_REG_OTP_ECC_DATAIN8; reg++)
    {
        data = OTP_DUMMY_VALUE;
        ret = bq796xx_write_reg(STACK_WRITE, 0U, reg, &data, 1U);
        if (ret < 0)
        {
            LOG_ERR("dummy stack write failed: reg=0x%04X err=%d", reg, ret);
            return ret;
        }

        k_msleep(1);
    }

    data = BQ79616_CONTROL1_AUTO_ADDR;
    ret = bq796xx_write_reg(BROADCAST_WRITE, 0U, BQ79616_REG_CONTROL1, &data, 1U);
    if (ret < 0)
    {
        LOG_ERR("auto-address enable failed: reg=0x%04X err=%d", BQ79616_REG_CONTROL1, ret);
        return ret;
    }
    k_msleep(1);

    for (uint8_t addr = 0U; addr <= NUM_STACK_DEVICES; addr++)
    {
        data = addr;
        ret = bq796xx_write_reg(BROADCAST_WRITE, 0U, BQ79616_REG_DIR0_ADDR, &data, 1U);
        if (ret < 0)
        {
            LOG_ERR("DIR0_ADDR assignment failed: addr=0x%02X reg=0x%04X err=%d", addr, BQ79616_REG_DIR0_ADDR, ret);
            return ret;
        }

        k_msleep(1);
    }

    data = BQ79616_COMM_CTRL_STACK;
    ret = bq796xx_write_reg(BROADCAST_WRITE, 0U, BQ79616_REG_COMM_CTRL, &data, 1U);
    if (ret < 0)
    {
        LOG_ERR("COMM_CTRL stack write failed: reg=0x%04X err=%d", BQ79616_REG_COMM_CTRL, ret);
        return ret;
    }
    k_msleep(1);

    data = BQ79616_COMM_CTRL_TOP_STACK;
    ret = bq796xx_write_reg(SINGLE_WRITE, NUM_STACK_DEVICES, BQ79616_REG_COMM_CTRL, &data, 1U);
    if (ret < 0)
    {
        LOG_ERR("COMM_CTRL top-stack write failed: dev=0x%02X reg=0x%04X err=%d", NUM_STACK_DEVICES, BQ79616_REG_COMM_CTRL, ret);
        return ret;
    }
    k_msleep(1);

    for (uint16_t reg = BQ79616_REG_OTP_ECC_DATAIN1; reg <= BQ79616_REG_OTP_ECC_DATAIN8; reg++)
    {
        ret = bq796xx_read_reg(STACK_READ, 0U, reg, rx_buf, sizeof(rx_buf), 1U);
        if (ret < 0)
        {
            LOG_ERR("dummy stack read failed: reg=0x%04X err=%d", reg, ret);
            return ret;
        }

        k_msleep(1);
    }

    return 0;
}
