
GccApplication8.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00800100  00000748  000007dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000748  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000a  0080013e  0080013e  0000081a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000081a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000084c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  0000088c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001634  00000000  00000000  00000a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000bd1  00000000  00000000  00002060  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000eb3  00000000  00000000  00002c31  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003d4  00000000  00000000  00003ae4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000006df  00000000  00000000  00003eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000bd3  00000000  00000000  00004597  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  0000516a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 5a 02 	jmp	0x4b4	; 0x4b4 <__vector_6>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 32 02 	jmp	0x464	; 0x464 <__vector_11>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 e4       	ldi	r30, 0x48	; 72
  7c:	f7 e0       	ldi	r31, 0x07	; 7
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 33       	cpi	r26, 0x3E	; 62
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ae e3       	ldi	r26, 0x3E	; 62
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a8 34       	cpi	r26, 0x48	; 72
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 9d 01 	call	0x33a	; 0x33a <main>
  9e:	0c 94 a2 03 	jmp	0x744	; 0x744 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <sunrise>:
		sleep_mode();
	}
}

void sunrise(){
	if(firstCycle){
  a6:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
  aa:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
  ae:	89 2b       	or	r24, r25
  b0:	61 f0       	breq	.+24     	; 0xca <sunrise+0x24>
		DDRD |= (1 << PIND5);
  b2:	55 9a       	sbi	0x0a, 5	; 10
		PORTD &= ~(1 << PIND6) | (1 << PIND3);
  b4:	5e 98       	cbi	0x0b, 6	; 11
		TCCR0A |= (1 << COM0B1) | (1 << WGM00) | (1 << WGM01);
  b6:	84 b5       	in	r24, 0x24	; 36
  b8:	83 62       	ori	r24, 0x23	; 35
  ba:	84 bd       	out	0x24, r24	; 36
		TCCR0B |= (1 << CS00);
  bc:	85 b5       	in	r24, 0x25	; 37
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	85 bd       	out	0x25, r24	; 37
		firstCycle = 0;
  c2:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
  c6:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
	}
	if(predniOsvetleni<244)predniOsvetleni++;
  ca:	88 b5       	in	r24, 0x28	; 40
  cc:	84 3f       	cpi	r24, 0xF4	; 244
  ce:	18 f4       	brcc	.+6      	; 0xd6 <sunrise+0x30>
  d0:	88 b5       	in	r24, 0x28	; 40
  d2:	8f 5f       	subi	r24, 0xFF	; 255
  d4:	88 bd       	out	0x28, r24	; 40
  d6:	08 95       	ret

000000d8 <morning>:
};

void morning(){
	if(firstCycle){
  d8:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
  dc:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
  e0:	89 2b       	or	r24, r25
  e2:	41 f0       	breq	.+16     	; 0xf4 <morning+0x1c>
		TCCR0B = 0;
  e4:	15 bc       	out	0x25, r1	; 37
		TCCR0A = 0;
  e6:	14 bc       	out	0x24, r1	; 36
		DDRD |= (1 << PIND5);
  e8:	55 9a       	sbi	0x0a, 5	; 10
		PORTD |= (1 << PIND5);
  ea:	5d 9a       	sbi	0x0b, 5	; 11
		firstCycle = 0;
  ec:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
  f0:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
  f4:	08 95       	ret

000000f6 <midday>:
	}
};

void midday(){
	if(firstCycle){
  f6:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
  fa:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
  fe:	89 2b       	or	r24, r25
 100:	91 f0       	breq	.+36     	; 0x126 <midday+0x30>
		DDRD |= (1 << PIND6) | (1 << PIND5);
 102:	8a b1       	in	r24, 0x0a	; 10
 104:	80 66       	ori	r24, 0x60	; 96
 106:	8a b9       	out	0x0a, r24	; 10
		PORTD &= ~(1 << PIND6) | (1 << PIND5) | (1 << PIND6);
 108:	8b b1       	in	r24, 0x0b	; 11
 10a:	8b b9       	out	0x0b, r24	; 11
		TCCR0A |= (1 << COM0A1) | (1 << COM0B1) | (1 << WGM00) | (1 << WGM01);
 10c:	84 b5       	in	r24, 0x24	; 36
 10e:	83 6a       	ori	r24, 0xA3	; 163
 110:	84 bd       	out	0x24, r24	; 36
		TCCR0B |= (1 << CS00);
 112:	85 b5       	in	r24, 0x25	; 37
 114:	81 60       	ori	r24, 0x01	; 1
 116:	85 bd       	out	0x25, r24	; 37
		hlavniOsvetleni = 0;
 118:	17 bc       	out	0x27, r1	; 39
		predniOsvetleni = 254;
 11a:	8e ef       	ldi	r24, 0xFE	; 254
 11c:	88 bd       	out	0x28, r24	; 40
		firstCycle = 0;
 11e:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
 122:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
	}
	if(predniOsvetleni>60)predniOsvetleni--;
 126:	88 b5       	in	r24, 0x28	; 40
 128:	8d 33       	cpi	r24, 0x3D	; 61
 12a:	18 f0       	brcs	.+6      	; 0x132 <midday+0x3c>
 12c:	88 b5       	in	r24, 0x28	; 40
 12e:	81 50       	subi	r24, 0x01	; 1
 130:	88 bd       	out	0x28, r24	; 40
	if(hlavniOsvetleni<254)hlavniOsvetleni++;
 132:	87 b5       	in	r24, 0x27	; 39
 134:	8e 3f       	cpi	r24, 0xFE	; 254
 136:	18 f4       	brcc	.+6      	; 0x13e <midday+0x48>
 138:	87 b5       	in	r24, 0x27	; 39
 13a:	8f 5f       	subi	r24, 0xFF	; 255
 13c:	87 bd       	out	0x27, r24	; 39
 13e:	08 95       	ret

00000140 <afternoon>:
};

void afternoon(){
	if(firstCycle){
 140:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
 144:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
 148:	89 2b       	or	r24, r25
 14a:	99 f0       	breq	.+38     	; 0x172 <afternoon+0x32>
		DDRD |= (1 << PIND6) | (1 << PIND5);
 14c:	8a b1       	in	r24, 0x0a	; 10
 14e:	80 66       	ori	r24, 0x60	; 96
 150:	8a b9       	out	0x0a, r24	; 10
		PORTD &= ~(1 << PIND6) | (1 << PIND5) | (1 << PIND6);
 152:	8b b1       	in	r24, 0x0b	; 11
 154:	8b b9       	out	0x0b, r24	; 11
		predniOsvetleni = 60;
 156:	8c e3       	ldi	r24, 0x3C	; 60
 158:	88 bd       	out	0x28, r24	; 40
		hlavniOsvetleni = 254;
 15a:	8e ef       	ldi	r24, 0xFE	; 254
 15c:	87 bd       	out	0x27, r24	; 39
		TCCR0A |= (1 << COM0A1) | (1 << COM0B1) | (1 << WGM00) | (1 << WGM01);
 15e:	84 b5       	in	r24, 0x24	; 36
 160:	83 6a       	ori	r24, 0xA3	; 163
 162:	84 bd       	out	0x24, r24	; 36
		TCCR0B |= (1 << CS00);
 164:	85 b5       	in	r24, 0x25	; 37
 166:	81 60       	ori	r24, 0x01	; 1
 168:	85 bd       	out	0x25, r24	; 37
		firstCycle = 0;
 16a:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
 16e:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
	}
	if(predniOsvetleni>0)predniOsvetleni--;
 172:	88 b5       	in	r24, 0x28	; 40
 174:	88 23       	and	r24, r24
 176:	19 f0       	breq	.+6      	; 0x17e <afternoon+0x3e>
 178:	88 b5       	in	r24, 0x28	; 40
 17a:	81 50       	subi	r24, 0x01	; 1
 17c:	88 bd       	out	0x28, r24	; 40
	PORTD |= (1 << PIND6);
 17e:	5e 9a       	sbi	0x0b, 6	; 11
 180:	08 95       	ret

00000182 <evening>:
};

void evening(){
	if(firstCycle){
 182:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
 186:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
 18a:	89 2b       	or	r24, r25
 18c:	01 f1       	breq	.+64     	; 0x1ce <evening+0x4c>
		DDRD |= (1 << PIND6) | (1 << PIND3);
 18e:	8a b1       	in	r24, 0x0a	; 10
 190:	88 64       	ori	r24, 0x48	; 72
 192:	8a b9       	out	0x0a, r24	; 10
		DDRD &= ~ (1 << PIND5);
 194:	55 98       	cbi	0x0a, 5	; 10
		PORTD &= ~(1 << PIND6) | (1 << PIND5) | (1 << PIND3);
 196:	5e 98       	cbi	0x0b, 6	; 11
		TCCR2A |= (1 << COM2B1) | (1 << WGM20) | (1 << WGM21);
 198:	e0 eb       	ldi	r30, 0xB0	; 176
 19a:	f0 e0       	ldi	r31, 0x00	; 0
 19c:	80 81       	ld	r24, Z
 19e:	83 62       	ori	r24, 0x23	; 35
 1a0:	80 83       	st	Z, r24
		TCCR2B |= (1 << CS20);
 1a2:	e1 eb       	ldi	r30, 0xB1	; 177
 1a4:	f0 e0       	ldi	r31, 0x00	; 0
 1a6:	80 81       	ld	r24, Z
 1a8:	81 60       	ori	r24, 0x01	; 1
 1aa:	80 83       	st	Z, r24
		TCCR0A |= (1 << COM0A1) | (1 << WGM00) | (1 << WGM01);
 1ac:	84 b5       	in	r24, 0x24	; 36
 1ae:	83 68       	ori	r24, 0x83	; 131
 1b0:	84 bd       	out	0x24, r24	; 36
		TCCR0A &= ~ (1 << COM0B1);
 1b2:	84 b5       	in	r24, 0x24	; 36
 1b4:	8f 7d       	andi	r24, 0xDF	; 223
 1b6:	84 bd       	out	0x24, r24	; 36
		TCCR0B |= (1 << CS00);
 1b8:	85 b5       	in	r24, 0x25	; 37
 1ba:	81 60       	ori	r24, 0x01	; 1
 1bc:	85 bd       	out	0x25, r24	; 37
		OCR0A = 254;
 1be:	8e ef       	ldi	r24, 0xFE	; 254
 1c0:	87 bd       	out	0x27, r24	; 39
		OCR2B = 0;
 1c2:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
		firstCycle = 0;
 1c6:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
 1ca:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
	}
	if(nocniOsvetleni < 80)nocniOsvetleni++;
 1ce:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
 1d2:	80 35       	cpi	r24, 0x50	; 80
 1d4:	28 f4       	brcc	.+10     	; 0x1e0 <evening+0x5e>
 1d6:	e4 eb       	ldi	r30, 0xB4	; 180
 1d8:	f0 e0       	ldi	r31, 0x00	; 0
 1da:	80 81       	ld	r24, Z
 1dc:	8f 5f       	subi	r24, 0xFF	; 255
 1de:	80 83       	st	Z, r24
	if(hlavniOsvetleni > 180)nocniOsvetleni--;
 1e0:	87 b5       	in	r24, 0x27	; 39
 1e2:	85 3b       	cpi	r24, 0xB5	; 181
 1e4:	28 f0       	brcs	.+10     	; 0x1f0 <evening+0x6e>
 1e6:	e4 eb       	ldi	r30, 0xB4	; 180
 1e8:	f0 e0       	ldi	r31, 0x00	; 0
 1ea:	80 81       	ld	r24, Z
 1ec:	81 50       	subi	r24, 0x01	; 1
 1ee:	80 83       	st	Z, r24
 1f0:	08 95       	ret

000001f2 <sunset>:
};

void sunset(){
	if(firstCycle){
 1f2:	80 91 3a 01 	lds	r24, 0x013A	; 0x80013a <firstCycle>
 1f6:	90 91 3b 01 	lds	r25, 0x013B	; 0x80013b <firstCycle+0x1>
 1fa:	89 2b       	or	r24, r25
 1fc:	f1 f0       	breq	.+60     	; 0x23a <sunset+0x48>
		DDRD |= (1 << PIND6) | (1 << PIND3);
 1fe:	8a b1       	in	r24, 0x0a	; 10
 200:	88 64       	ori	r24, 0x48	; 72
 202:	8a b9       	out	0x0a, r24	; 10
		DDRD &= ~(1 << PIND5);
 204:	55 98       	cbi	0x0a, 5	; 10
		PORTD &= ~(1 << PIND6) | (1 << PIND5) | (1 << PIND3);
 206:	5e 98       	cbi	0x0b, 6	; 11
		TCCR2A |= (1 << COM2B1) | (1 << WGM20) | (1 << WGM21);
 208:	e0 eb       	ldi	r30, 0xB0	; 176
 20a:	f0 e0       	ldi	r31, 0x00	; 0
 20c:	80 81       	ld	r24, Z
 20e:	83 62       	ori	r24, 0x23	; 35
 210:	80 83       	st	Z, r24
		TCCR2B |= (1 << CS20);
 212:	e1 eb       	ldi	r30, 0xB1	; 177
 214:	f0 e0       	ldi	r31, 0x00	; 0
 216:	80 81       	ld	r24, Z
 218:	81 60       	ori	r24, 0x01	; 1
 21a:	80 83       	st	Z, r24
		TCCR0A |= (1 << COM0A1) | (1 << WGM00) | (1 << WGM01);
 21c:	84 b5       	in	r24, 0x24	; 36
 21e:	83 68       	ori	r24, 0x83	; 131
 220:	84 bd       	out	0x24, r24	; 36
		TCCR0B |= (1 << CS00);
 222:	85 b5       	in	r24, 0x25	; 37
 224:	81 60       	ori	r24, 0x01	; 1
 226:	85 bd       	out	0x25, r24	; 37
		OCR0A = 150;
 228:	86 e9       	ldi	r24, 0x96	; 150
 22a:	87 bd       	out	0x27, r24	; 39
		OCR2B = 50;
 22c:	82 e3       	ldi	r24, 0x32	; 50
 22e:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
		firstCycle = 0;
 232:	10 92 3b 01 	sts	0x013B, r1	; 0x80013b <firstCycle+0x1>
 236:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <firstCycle>
	}
	if(hlavniOsvetleni>100)hlavniOsvetleni--;
 23a:	87 b5       	in	r24, 0x27	; 39
 23c:	85 36       	cpi	r24, 0x65	; 101
 23e:	18 f0       	brcs	.+6      	; 0x246 <sunset+0x54>
 240:	87 b5       	in	r24, 0x27	; 39
 242:	81 50       	subi	r24, 0x01	; 1
 244:	87 bd       	out	0x27, r24	; 39
	if(nocniOsvetleni<170)nocniOsvetleni++;
 246:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
 24a:	8a 3a       	cpi	r24, 0xAA	; 170
 24c:	28 f4       	brcc	.+10     	; 0x258 <sunset+0x66>
 24e:	e4 eb       	ldi	r30, 0xB4	; 180
 250:	f0 e0       	ldi	r31, 0x00	; 0
 252:	80 81       	ld	r24, Z
 254:	8f 5f       	subi	r24, 0xFF	; 255
 256:	80 83       	st	Z, r24
 258:	08 95       	ret

0000025a <night>:
};

void night(){
	if(hlavniOsvetleni>0)hlavniOsvetleni--;
 25a:	87 b5       	in	r24, 0x27	; 39
 25c:	88 23       	and	r24, r24
 25e:	19 f0       	breq	.+6      	; 0x266 <night+0xc>
 260:	87 b5       	in	r24, 0x27	; 39
 262:	81 50       	subi	r24, 0x01	; 1
 264:	87 bd       	out	0x27, r24	; 39
	if(nocniOsvetleni>0)nocniOsvetleni--;
 266:	80 91 b4 00 	lds	r24, 0x00B4	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
 26a:	88 23       	and	r24, r24
 26c:	29 f0       	breq	.+10     	; 0x278 <night+0x1e>
 26e:	e4 eb       	ldi	r30, 0xB4	; 180
 270:	f0 e0       	ldi	r31, 0x00	; 0
 272:	80 81       	ld	r24, Z
 274:	81 50       	subi	r24, 0x01	; 1
 276:	80 83       	st	Z, r24
 278:	08 95       	ret

0000027a <verifyTime>:
		}
	}
}

void verifyTime(){
	hours = RTCGetHours();
 27a:	0e 94 53 03 	call	0x6a6	; 0x6a6 <RTCGetHours>
 27e:	90 e0       	ldi	r25, 0x00	; 0
 280:	90 93 47 01 	sts	0x0147, r25	; 0x800147 <hours+0x1>
 284:	80 93 46 01 	sts	0x0146, r24	; 0x800146 <hours>
	minutes = RTCGetMinutes();
 288:	0e 94 43 03 	call	0x686	; 0x686 <RTCGetMinutes>
 28c:	90 e0       	ldi	r25, 0x00	; 0
 28e:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <minutes+0x1>
 292:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <minutes>
	enableRTC = 0;
 296:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <enableRTC+0x1>
 29a:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <enableRTC>
	for(int i = 6;i > 0;i--){
		if((hours == event[i].H && minutes >= event[i].M) || hours > event[i].H){
 29e:	60 91 46 01 	lds	r22, 0x0146	; 0x800146 <hours>
 2a2:	70 91 47 01 	lds	r23, 0x0147	; 0x800147 <hours+0x1>
 2a6:	e0 e0       	ldi	r30, 0x00	; 0
 2a8:	f1 e0       	ldi	r31, 0x01	; 1

void verifyTime(){
	hours = RTCGetHours();
	minutes = RTCGetMinutes();
	enableRTC = 0;
	for(int i = 6;i > 0;i--){
 2aa:	26 e0       	ldi	r18, 0x06	; 6
 2ac:	30 e0       	ldi	r19, 0x00	; 0
		if((hours == event[i].H && minutes >= event[i].M) || hours > event[i].H){
 2ae:	40 a9       	ldd	r20, Z+48	; 0x30
 2b0:	51 a9       	ldd	r21, Z+49	; 0x31
 2b2:	46 17       	cp	r20, r22
 2b4:	57 07       	cpc	r21, r23
 2b6:	31 f4       	brne	.+12     	; 0x2c4 <verifyTime+0x4a>
 2b8:	42 a9       	ldd	r20, Z+50	; 0x32
 2ba:	53 a9       	ldd	r21, Z+51	; 0x33
 2bc:	84 17       	cp	r24, r20
 2be:	95 07       	cpc	r25, r21
 2c0:	28 f1       	brcs	.+74     	; 0x30c <verifyTime+0x92>
 2c2:	03 c0       	rjmp	.+6      	; 0x2ca <verifyTime+0x50>
 2c4:	46 17       	cp	r20, r22
 2c6:	57 07       	cpc	r21, r23
 2c8:	08 f5       	brcc	.+66     	; 0x30c <verifyTime+0x92>
			if(i != currentMarker){
 2ca:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <__data_end>
 2ce:	90 91 3f 01 	lds	r25, 0x013F	; 0x80013f <__data_end+0x1>
 2d2:	28 17       	cp	r18, r24
 2d4:	39 07       	cpc	r19, r25
 2d6:	01 f1       	breq	.+64     	; 0x318 <verifyTime+0x9e>
				currentMarker = i;
 2d8:	30 93 3f 01 	sts	0x013F, r19	; 0x80013f <__data_end+0x1>
 2dc:	20 93 3e 01 	sts	0x013E, r18	; 0x80013e <__data_end>
				firstCycle= 1;
 2e0:	81 e0       	ldi	r24, 0x01	; 1
 2e2:	90 e0       	ldi	r25, 0x00	; 0
 2e4:	90 93 3b 01 	sts	0x013B, r25	; 0x80013b <firstCycle+0x1>
 2e8:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <firstCycle>
				prog = event[i].prog;
 2ec:	22 0f       	add	r18, r18
 2ee:	33 1f       	adc	r19, r19
 2f0:	22 0f       	add	r18, r18
 2f2:	33 1f       	adc	r19, r19
 2f4:	22 0f       	add	r18, r18
 2f6:	33 1f       	adc	r19, r19
 2f8:	f9 01       	movw	r30, r18
 2fa:	e0 50       	subi	r30, 0x00	; 0
 2fc:	ff 4f       	sbci	r31, 0xFF	; 255
 2fe:	86 81       	ldd	r24, Z+6	; 0x06
 300:	97 81       	ldd	r25, Z+7	; 0x07
 302:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <prog+0x1>
 306:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <prog>
 30a:	08 95       	ret

void verifyTime(){
	hours = RTCGetHours();
	minutes = RTCGetMinutes();
	enableRTC = 0;
	for(int i = 6;i > 0;i--){
 30c:	21 50       	subi	r18, 0x01	; 1
 30e:	31 09       	sbc	r19, r1
 310:	38 97       	sbiw	r30, 0x08	; 8
 312:	21 15       	cp	r18, r1
 314:	31 05       	cpc	r19, r1
 316:	59 f6       	brne	.-106    	; 0x2ae <verifyTime+0x34>
 318:	08 95       	ret

0000031a <watchdogSetup>:
		}
	}
}

void watchdogSetup(void){
	cli();
 31a:	f8 94       	cli
	MCUSR &= ~(1<<WDRF);
 31c:	84 b7       	in	r24, 0x34	; 52
 31e:	87 7f       	andi	r24, 0xF7	; 247
 320:	84 bf       	out	0x34, r24	; 52
	WDTCSR |= (1<<WDCE) | (1<<WDE);
 322:	e0 e6       	ldi	r30, 0x60	; 96
 324:	f0 e0       	ldi	r31, 0x00	; 0
 326:	80 81       	ld	r24, Z
 328:	88 61       	ori	r24, 0x18	; 24
 32a:	80 83       	st	Z, r24
	WDTCSR = (1<<WDP0) | (1<<WDP3); // probuzení po 8s
 32c:	81 e2       	ldi	r24, 0x21	; 33
 32e:	80 83       	st	Z, r24
	WDTCSR |= _BV(WDIE);
 330:	80 81       	ld	r24, Z
 332:	80 64       	ori	r24, 0x40	; 64
 334:	80 83       	st	Z, r24
	sei();
 336:	78 94       	sei
 338:	08 95       	ret

0000033a <main>:
	{18, 45, on,sunset},
	{20, 10, on,night}
};

int main(void){
	SerialInit(9600);
 33a:	60 e8       	ldi	r22, 0x80	; 128
 33c:	75 e2       	ldi	r23, 0x25	; 37
 33e:	80 e0       	ldi	r24, 0x00	; 0
 340:	90 e0       	ldi	r25, 0x00	; 0
 342:	0e 94 63 03 	call	0x6c6	; 0x6c6 <SerialInit>
	MTWIInit(100000);
 346:	60 ea       	ldi	r22, 0xA0	; 160
 348:	76 e8       	ldi	r23, 0x86	; 134
 34a:	81 e0       	ldi	r24, 0x01	; 1
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	0e 94 a3 02 	call	0x546	; 0x546 <MTWIInit>
	ICR1=65055;
 352:	8f e1       	ldi	r24, 0x1F	; 31
 354:	9e ef       	ldi	r25, 0xFE	; 254
 356:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__DATA_REGION_ORIGIN__+0x27>
 35a:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__DATA_REGION_ORIGIN__+0x26>
	OCR1A = 65055;
 35e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__DATA_REGION_ORIGIN__+0x29>
 362:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__DATA_REGION_ORIGIN__+0x28>
	sei();
 366:	78 94       	sei
static __inline void
__attribute__ ((__always_inline__))
__power_all_enable()
{
#ifdef __AVR_HAVE_PRR
    PRR &= (uint8_t)~(__AVR_HAVE_PRR);
 368:	0f 2e       	mov	r0, r31
 36a:	f4 e6       	ldi	r31, 0x64	; 100
 36c:	ef 2e       	mov	r14, r31
 36e:	f1 2c       	mov	r15, r1
 370:	f0 2d       	mov	r31, r0
			watchdogSetup();
			set_sleep_mode(SLEEP_MODE_PWR_DOWN);
			sleep_mode();
			sleep_disable();
			power_all_enable();
			WDTCSR = 0;
 372:	0f 2e       	mov	r0, r31
 374:	f0 e6       	ldi	r31, 0x60	; 96
 376:	cf 2e       	mov	r12, r31
 378:	d1 2c       	mov	r13, r1
 37a:	f0 2d       	mov	r31, r0
			verifyTime();
			(*prog)();
		}
		if(event[currentMarker].PWM){
			cli();
			TIMSK1 |=  (1 << OCIE1A); //Pøeteèení èítaèe1 = pøerušení a probuzení
 37c:	0f e6       	ldi	r16, 0x6F	; 111
 37e:	10 e0       	ldi	r17, 0x00	; 0
			TCCR1B |= (1 << CS10) | (1 << CS12) | (1 << WGM12) | (1 << WGM13) ; //timer1 jako èasovaè
 380:	c1 e8       	ldi	r28, 0x81	; 129
 382:	d0 e0       	ldi	r29, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 384:	2f ef       	ldi	r18, 0xFF	; 255
 386:	83 ec       	ldi	r24, 0xC3	; 195
 388:	99 e0       	ldi	r25, 0x09	; 9
 38a:	21 50       	subi	r18, 0x01	; 1
 38c:	80 40       	sbci	r24, 0x00	; 0
 38e:	90 40       	sbci	r25, 0x00	; 0
 390:	e1 f7       	brne	.-8      	; 0x38a <main+0x50>
 392:	00 c0       	rjmp	.+0      	; 0x394 <main+0x5a>
 394:	00 00       	nop
	OCR1A = 65055;
	sei();

	while (1){
		_delay_ms(200);
		if(enableRTC){
 396:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <enableRTC>
 39a:	90 91 3d 01 	lds	r25, 0x013D	; 0x80013d <enableRTC+0x1>
 39e:	89 2b       	or	r24, r25
 3a0:	39 f0       	breq	.+14     	; 0x3b0 <main+0x76>
			verifyTime();
 3a2:	0e 94 3d 01 	call	0x27a	; 0x27a <verifyTime>
			(*prog)();
 3a6:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <prog>
 3aa:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <prog+0x1>
 3ae:	09 95       	icall
		}
		if(event[currentMarker].PWM){
 3b0:	e0 91 3e 01 	lds	r30, 0x013E	; 0x80013e <__data_end>
 3b4:	f0 91 3f 01 	lds	r31, 0x013F	; 0x80013f <__data_end+0x1>
 3b8:	ee 0f       	add	r30, r30
 3ba:	ff 1f       	adc	r31, r31
 3bc:	ee 0f       	add	r30, r30
 3be:	ff 1f       	adc	r31, r31
 3c0:	ee 0f       	add	r30, r30
 3c2:	ff 1f       	adc	r31, r31
 3c4:	e0 50       	subi	r30, 0x00	; 0
 3c6:	ff 4f       	sbci	r31, 0xFF	; 255
 3c8:	84 81       	ldd	r24, Z+4	; 0x04
 3ca:	95 81       	ldd	r25, Z+5	; 0x05
 3cc:	89 2b       	or	r24, r25
 3ce:	e1 f0       	breq	.+56     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
			cli();
 3d0:	f8 94       	cli
			TIMSK1 |=  (1 << OCIE1A); //Pøeteèení èítaèe1 = pøerušení a probuzení
 3d2:	f8 01       	movw	r30, r16
 3d4:	80 81       	ld	r24, Z
 3d6:	82 60       	ori	r24, 0x02	; 2
 3d8:	80 83       	st	Z, r24
			TCCR1B |= (1 << CS10) | (1 << CS12) | (1 << WGM12) | (1 << WGM13) ; //timer1 jako èasovaè
 3da:	88 81       	ld	r24, Y
 3dc:	8d 61       	ori	r24, 0x1D	; 29
 3de:	88 83       	st	Y, r24
			sei();
 3e0:	78 94       	sei
			set_sleep_mode(SLEEP_MODE_IDLE);
 3e2:	83 b7       	in	r24, 0x33	; 51
 3e4:	81 7f       	andi	r24, 0xF1	; 241
 3e6:	83 bf       	out	0x33, r24	; 51
			sleep_mode();
 3e8:	83 b7       	in	r24, 0x33	; 51
 3ea:	81 60       	ori	r24, 0x01	; 1
 3ec:	83 bf       	out	0x33, r24	; 51
 3ee:	88 95       	sleep
 3f0:	83 b7       	in	r24, 0x33	; 51
 3f2:	8e 7f       	andi	r24, 0xFE	; 254
 3f4:	83 bf       	out	0x33, r24	; 51
			cli();
 3f6:	f8 94       	cli
			TIMSK1 &= ~(1 << OCIE1A);
 3f8:	80 81       	ld	r24, Z
 3fa:	8d 7f       	andi	r24, 0xFD	; 253
 3fc:	80 83       	st	Z, r24
			TCCR1B &= ~(1 << CS10) | (1 << CS12) | (1 << WGM12) | (1 << WGM13) ;
 3fe:	88 81       	ld	r24, Y
 400:	8e 7f       	andi	r24, 0xFE	; 254
 402:	88 83       	st	Y, r24
			sei();
 404:	78 94       	sei
 406:	be cf       	rjmp	.-132    	; 0x384 <main+0x4a>
		}
		else{
			(*prog)();
 408:	e0 91 38 01 	lds	r30, 0x0138	; 0x800138 <prog>
 40c:	f0 91 39 01 	lds	r31, 0x0139	; 0x800139 <prog+0x1>
 410:	09 95       	icall
 412:	ff ef       	ldi	r31, 0xFF	; 255
 414:	23 ec       	ldi	r18, 0xC3	; 195
 416:	89 e0       	ldi	r24, 0x09	; 9
 418:	f1 50       	subi	r31, 0x01	; 1
 41a:	20 40       	sbci	r18, 0x00	; 0
 41c:	80 40       	sbci	r24, 0x00	; 0
 41e:	e1 f7       	brne	.-8      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
 420:	00 c0       	rjmp	.+0      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
 422:	00 00       	nop
			_delay_ms(200);
			watchdogSetup();
 424:	0e 94 8d 01 	call	0x31a	; 0x31a <watchdogSetup>
			set_sleep_mode(SLEEP_MODE_PWR_DOWN);
 428:	83 b7       	in	r24, 0x33	; 51
 42a:	81 7f       	andi	r24, 0xF1	; 241
 42c:	84 60       	ori	r24, 0x04	; 4
 42e:	83 bf       	out	0x33, r24	; 51
			sleep_mode();
 430:	83 b7       	in	r24, 0x33	; 51
 432:	81 60       	ori	r24, 0x01	; 1
 434:	83 bf       	out	0x33, r24	; 51
 436:	88 95       	sleep
 438:	83 b7       	in	r24, 0x33	; 51
 43a:	8e 7f       	andi	r24, 0xFE	; 254
 43c:	83 bf       	out	0x33, r24	; 51
			sleep_disable();
 43e:	83 b7       	in	r24, 0x33	; 51
 440:	8e 7f       	andi	r24, 0xFE	; 254
 442:	83 bf       	out	0x33, r24	; 51
 444:	f7 01       	movw	r30, r14
 446:	80 81       	ld	r24, Z
 448:	80 71       	andi	r24, 0x10	; 16
 44a:	80 83       	st	Z, r24
			power_all_enable();
			WDTCSR = 0;
 44c:	f6 01       	movw	r30, r12
 44e:	10 82       	st	Z, r1
 450:	ff ef       	ldi	r31, 0xFF	; 255
 452:	25 ea       	ldi	r18, 0xA5	; 165
 454:	8e e0       	ldi	r24, 0x0E	; 14
 456:	f1 50       	subi	r31, 0x01	; 1
 458:	20 40       	sbci	r18, 0x00	; 0
 45a:	80 40       	sbci	r24, 0x00	; 0
 45c:	e1 f7       	brne	.-8      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
 45e:	00 c0       	rjmp	.+0      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
 460:	00 00       	nop
 462:	90 cf       	rjmp	.-224    	; 0x384 <main+0x4a>

00000464 <__vector_11>:
	WDTCSR = (1<<WDP0) | (1<<WDP3); // probuzení po 8s
	WDTCSR |= _BV(WDIE);
	sei();
}

ISR(TIMER1_COMPA_vect){
 464:	1f 92       	push	r1
 466:	0f 92       	push	r0
 468:	0f b6       	in	r0, 0x3f	; 63
 46a:	0f 92       	push	r0
 46c:	11 24       	eor	r1, r1
 46e:	8f 93       	push	r24
 470:	9f 93       	push	r25
	if(timerOverflow < 3)timerOverflow++;
 472:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <timerOverflow>
 476:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <timerOverflow+0x1>
 47a:	03 97       	sbiw	r24, 0x03	; 3
 47c:	54 f4       	brge	.+20     	; 0x492 <__vector_11+0x2e>
 47e:	80 91 40 01 	lds	r24, 0x0140	; 0x800140 <timerOverflow>
 482:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <timerOverflow+0x1>
 486:	01 96       	adiw	r24, 0x01	; 1
 488:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <timerOverflow+0x1>
 48c:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <timerOverflow>
 490:	0a c0       	rjmp	.+20     	; 0x4a6 <__vector_11+0x42>
	else{
		timerOverflow = 0;
 492:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <timerOverflow+0x1>
 496:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <timerOverflow>
		enableRTC = 1;
 49a:	81 e0       	ldi	r24, 0x01	; 1
 49c:	90 e0       	ldi	r25, 0x00	; 0
 49e:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <enableRTC+0x1>
 4a2:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <enableRTC>
	}
}
 4a6:	9f 91       	pop	r25
 4a8:	8f 91       	pop	r24
 4aa:	0f 90       	pop	r0
 4ac:	0f be       	out	0x3f, r0	; 63
 4ae:	0f 90       	pop	r0
 4b0:	1f 90       	pop	r1
 4b2:	18 95       	reti

000004b4 <__vector_6>:

ISR(WDT_vect){
 4b4:	1f 92       	push	r1
 4b6:	0f 92       	push	r0
 4b8:	0f b6       	in	r0, 0x3f	; 63
 4ba:	0f 92       	push	r0
 4bc:	11 24       	eor	r1, r1
 4be:	2f 93       	push	r18
 4c0:	3f 93       	push	r19
 4c2:	4f 93       	push	r20
 4c4:	5f 93       	push	r21
 4c6:	6f 93       	push	r22
 4c8:	7f 93       	push	r23
 4ca:	8f 93       	push	r24
 4cc:	9f 93       	push	r25
 4ce:	af 93       	push	r26
 4d0:	bf 93       	push	r27
 4d2:	ef 93       	push	r30
 4d4:	ff 93       	push	r31
	timeCount++;
 4d6:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <timeCount>
 4da:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <timeCount+0x1>
 4de:	01 96       	adiw	r24, 0x01	; 1
 4e0:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <timeCount+0x1>
 4e4:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <timeCount>
	if(timeCount >= 2){
 4e8:	80 91 42 01 	lds	r24, 0x0142	; 0x800142 <timeCount>
 4ec:	90 91 43 01 	lds	r25, 0x0143	; 0x800143 <timeCount+0x1>
 4f0:	02 97       	sbiw	r24, 0x02	; 2
 4f2:	5c f0       	brlt	.+22     	; 0x50a <__vector_6+0x56>
		timeCount=0;
 4f4:	10 92 43 01 	sts	0x0143, r1	; 0x800143 <timeCount+0x1>
 4f8:	10 92 42 01 	sts	0x0142, r1	; 0x800142 <timeCount>
		enableRTC=1;
 4fc:	81 e0       	ldi	r24, 0x01	; 1
 4fe:	90 e0       	ldi	r25, 0x00	; 0
 500:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <enableRTC+0x1>
 504:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <enableRTC>
 508:	0d c0       	rjmp	.+26     	; 0x524 <__vector_6+0x70>
	}
	else {
		watchdogSetup();
 50a:	0e 94 8d 01 	call	0x31a	; 0x31a <watchdogSetup>
		set_sleep_mode(SLEEP_MODE_PWR_DOWN);
 50e:	83 b7       	in	r24, 0x33	; 51
 510:	81 7f       	andi	r24, 0xF1	; 241
 512:	84 60       	ori	r24, 0x04	; 4
 514:	83 bf       	out	0x33, r24	; 51
		sleep_mode();
 516:	83 b7       	in	r24, 0x33	; 51
 518:	81 60       	ori	r24, 0x01	; 1
 51a:	83 bf       	out	0x33, r24	; 51
 51c:	88 95       	sleep
 51e:	83 b7       	in	r24, 0x33	; 51
 520:	8e 7f       	andi	r24, 0xFE	; 254
 522:	83 bf       	out	0x33, r24	; 51
	}
}
 524:	ff 91       	pop	r31
 526:	ef 91       	pop	r30
 528:	bf 91       	pop	r27
 52a:	af 91       	pop	r26
 52c:	9f 91       	pop	r25
 52e:	8f 91       	pop	r24
 530:	7f 91       	pop	r23
 532:	6f 91       	pop	r22
 534:	5f 91       	pop	r21
 536:	4f 91       	pop	r20
 538:	3f 91       	pop	r19
 53a:	2f 91       	pop	r18
 53c:	0f 90       	pop	r0
 53e:	0f be       	out	0x3f, r0	; 63
 540:	0f 90       	pop	r0
 542:	1f 90       	pop	r1
 544:	18 95       	reti

00000546 <MTWIInit>:

//Inicializace
void MTWIInit(uint32_t freq) {
	//f=(F_CPU)/(16+2*TWBR*prescaler)
	//prescaler=1
	TWBR = ((F_CPU)/(2*freq)-8);
 546:	9b 01       	movw	r18, r22
 548:	ac 01       	movw	r20, r24
 54a:	22 0f       	add	r18, r18
 54c:	33 1f       	adc	r19, r19
 54e:	44 1f       	adc	r20, r20
 550:	55 1f       	adc	r21, r21
 552:	60 e0       	ldi	r22, 0x00	; 0
 554:	74 e2       	ldi	r23, 0x24	; 36
 556:	84 ef       	ldi	r24, 0xF4	; 244
 558:	90 e0       	ldi	r25, 0x00	; 0
 55a:	0e 94 80 03 	call	0x700	; 0x700 <__udivmodsi4>
 55e:	28 50       	subi	r18, 0x08	; 8
 560:	20 93 b8 00 	sts	0x00B8, r18	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 564:	08 95       	ret

00000566 <MTWIStart>:
}

//Zahajeni zapisovani: 0-uspech, 1-selhani
uint8_t MTWIStart(uint8_t addr, uint8_t mode) { 
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTA); //poslani start sekvence
 566:	94 ea       	ldi	r25, 0xA4	; 164
 568:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(!(TWCR & (1<<TWINT))); //cekat na dokonceni startu
 56c:	ec eb       	ldi	r30, 0xBC	; 188
 56e:	f0 e0       	ldi	r31, 0x00	; 0
 570:	90 81       	ld	r25, Z
 572:	99 23       	and	r25, r25
 574:	ec f7       	brge	.-6      	; 0x570 <MTWIStart+0xa>
	if ((TW_STATUS != TW_START) && (TW_STATUS != TW_REP_START)) return 1; //kontrola stavu
 576:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 57a:	98 7f       	andi	r25, 0xF8	; 248
 57c:	98 30       	cpi	r25, 0x08	; 8
 57e:	29 f0       	breq	.+10     	; 0x58a <MTWIStart+0x24>
 580:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 584:	98 7f       	andi	r25, 0xF8	; 248
 586:	90 31       	cpi	r25, 0x10	; 16
 588:	f9 f4       	brne	.+62     	; 0x5c8 <MTWIStart+0x62>
	if (mode==WRITE) addr = (addr<<1);
 58a:	61 11       	cpse	r22, r1
 58c:	02 c0       	rjmp	.+4      	; 0x592 <MTWIStart+0x2c>
 58e:	88 0f       	add	r24, r24
 590:	04 c0       	rjmp	.+8      	; 0x59a <MTWIStart+0x34>
	if (mode==READ) addr = (addr<<1) | 1;
 592:	61 30       	cpi	r22, 0x01	; 1
 594:	11 f4       	brne	.+4      	; 0x59a <MTWIStart+0x34>
 596:	88 0f       	add	r24, r24
 598:	81 60       	ori	r24, 0x01	; 1
	TWDR = addr; //zapsani adresy s write modem
 59a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWINT) | (1<<TWEN); //odeslani
 59e:	84 e8       	ldi	r24, 0x84	; 132
 5a0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(!(TWCR & (1<<TWINT))); //cekat na dokonceni prenosu adresy
 5a4:	ec eb       	ldi	r30, 0xBC	; 188
 5a6:	f0 e0       	ldi	r31, 0x00	; 0
 5a8:	80 81       	ld	r24, Z
 5aa:	88 23       	and	r24, r24
 5ac:	ec f7       	brge	.-6      	; 0x5a8 <MTWIStart+0x42>
	if ((TW_STATUS != TW_MT_SLA_ACK) && (TW_STATUS != TW_MR_SLA_ACK)) return 1; //pokud slave neodpovedel - selhani
 5ae:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 5b2:	88 7f       	andi	r24, 0xF8	; 248
 5b4:	88 31       	cpi	r24, 0x18	; 24
 5b6:	51 f0       	breq	.+20     	; 0x5cc <MTWIStart+0x66>
 5b8:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>

//Zahajeni zapisovani: 0-uspech, 1-selhani
uint8_t MTWIStart(uint8_t addr, uint8_t mode) { 
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTA); //poslani start sekvence
	while(!(TWCR & (1<<TWINT))); //cekat na dokonceni startu
	if ((TW_STATUS != TW_START) && (TW_STATUS != TW_REP_START)) return 1; //kontrola stavu
 5bc:	98 7f       	andi	r25, 0xF8	; 248
 5be:	81 e0       	ldi	r24, 0x01	; 1
 5c0:	90 34       	cpi	r25, 0x40	; 64
 5c2:	29 f4       	brne	.+10     	; 0x5ce <MTWIStart+0x68>
 5c4:	80 e0       	ldi	r24, 0x00	; 0
 5c6:	08 95       	ret
 5c8:	81 e0       	ldi	r24, 0x01	; 1
 5ca:	08 95       	ret
	if (mode==READ) addr = (addr<<1) | 1;
	TWDR = addr; //zapsani adresy s write modem
	TWCR = (1<<TWINT) | (1<<TWEN); //odeslani
	while(!(TWCR & (1<<TWINT))); //cekat na dokonceni prenosu adresy
	if ((TW_STATUS != TW_MT_SLA_ACK) && (TW_STATUS != TW_MR_SLA_ACK)) return 1; //pokud slave neodpovedel - selhani
	return 0;
 5cc:	80 e0       	ldi	r24, 0x00	; 0
}
 5ce:	08 95       	ret

000005d0 <MTWIWrite>:

//Zapis dat: 0-uspech, 1-selhani
uint8_t MTWIWrite(uint8_t data) {
	TWDR = data; //nacteni dat
 5d0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWINT) | (1<<TWEN); //poslani dat
 5d4:	84 e8       	ldi	r24, 0x84	; 132
 5d6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(!(TWCR & (1<<TWINT))); //cekat na dokonceni prenosu
 5da:	ec eb       	ldi	r30, 0xBC	; 188
 5dc:	f0 e0       	ldi	r31, 0x00	; 0
 5de:	80 81       	ld	r24, Z
 5e0:	88 23       	and	r24, r24
 5e2:	ec f7       	brge	.-6      	; 0x5de <MTWIWrite+0xe>
	if (TW_STATUS != TW_MT_DATA_ACK) return 1; //pokud slave neodpovedel - selhani
 5e4:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 5e8:	98 7f       	andi	r25, 0xF8	; 248
 5ea:	81 e0       	ldi	r24, 0x01	; 1
 5ec:	98 32       	cpi	r25, 0x28	; 40
 5ee:	09 f4       	brne	.+2      	; 0x5f2 <MTWIWrite+0x22>
 5f0:	80 e0       	ldi	r24, 0x00	; 0
	return 0;
}
 5f2:	08 95       	ret

000005f4 <MTWIRead>:

//Cteni dat
uint8_t MTWIRead(uint8_t mode) {
	if (mode==ACK) TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); //nastaveni posilani ack
 5f4:	81 11       	cpse	r24, r1
 5f6:	04 c0       	rjmp	.+8      	; 0x600 <MTWIRead+0xc>
 5f8:	94 ec       	ldi	r25, 0xC4	; 196
 5fa:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 5fe:	05 c0       	rjmp	.+10     	; 0x60a <MTWIRead+0x16>
	if (mode==NACK) TWCR = (1<<TWINT) | (1<<TWEN); //nenastavovat ack
 600:	81 30       	cpi	r24, 0x01	; 1
 602:	19 f4       	brne	.+6      	; 0x60a <MTWIRead+0x16>
 604:	94 e8       	ldi	r25, 0x84	; 132
 606:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(!(TWCR & (1<<TWINT))); //cekani na dokonceni prenosu
 60a:	ec eb       	ldi	r30, 0xBC	; 188
 60c:	f0 e0       	ldi	r31, 0x00	; 0
 60e:	90 81       	ld	r25, Z
 610:	99 23       	and	r25, r25
 612:	ec f7       	brge	.-6      	; 0x60e <MTWIRead+0x1a>
	if (mode==ACK) if (TW_STATUS != TW_MR_DATA_ACK) return 1; //pokud master neodpovedel - selhani
 614:	81 11       	cpse	r24, r1
 616:	06 c0       	rjmp	.+12     	; 0x624 <MTWIRead+0x30>
 618:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 61c:	88 7f       	andi	r24, 0xF8	; 248
 61e:	80 35       	cpi	r24, 0x50	; 80
 620:	59 f4       	brne	.+22     	; 0x638 <MTWIRead+0x44>
 622:	07 c0       	rjmp	.+14     	; 0x632 <MTWIRead+0x3e>
	if (mode==NACK) if (TW_STATUS != TW_MR_DATA_NACK) return 1; //pokud master neodpovedel - selhani
 624:	81 30       	cpi	r24, 0x01	; 1
 626:	29 f4       	brne	.+10     	; 0x632 <MTWIRead+0x3e>
 628:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 62c:	88 7f       	andi	r24, 0xF8	; 248
 62e:	88 35       	cpi	r24, 0x58	; 88
 630:	29 f4       	brne	.+10     	; 0x63c <MTWIRead+0x48>
	return TWDR; 
 632:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 636:	08 95       	ret
//Cteni dat
uint8_t MTWIRead(uint8_t mode) {
	if (mode==ACK) TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA); //nastaveni posilani ack
	if (mode==NACK) TWCR = (1<<TWINT) | (1<<TWEN); //nenastavovat ack
	while(!(TWCR & (1<<TWINT))); //cekani na dokonceni prenosu
	if (mode==ACK) if (TW_STATUS != TW_MR_DATA_ACK) return 1; //pokud master neodpovedel - selhani
 638:	81 e0       	ldi	r24, 0x01	; 1
 63a:	08 95       	ret
	if (mode==NACK) if (TW_STATUS != TW_MR_DATA_NACK) return 1; //pokud master neodpovedel - selhani
 63c:	81 e0       	ldi	r24, 0x01	; 1
	return TWDR; 
}
 63e:	08 95       	ret

00000640 <MTWIStop>:

//Zastaveni komunikace
void MTWIStop() {
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);//poslani stop sekvence
 640:	84 e9       	ldi	r24, 0x94	; 148
 642:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	while(TWCR & (1<<TWSTO)); //cekat nez se stop sekvence posle
 646:	ec eb       	ldi	r30, 0xBC	; 188
 648:	f0 e0       	ldi	r31, 0x00	; 0
 64a:	80 81       	ld	r24, Z
 64c:	84 fd       	sbrc	r24, 4
 64e:	fd cf       	rjmp	.-6      	; 0x64a <MTWIStop+0xa>
}
 650:	08 95       	ret

00000652 <MTWIReadRegister>:

uint8_t MTWIReadRegister(uint8_t slave_addr, uint8_t reg_addr) {
 652:	cf 93       	push	r28
 654:	df 93       	push	r29
 656:	c8 2f       	mov	r28, r24
 658:	d6 2f       	mov	r29, r22
	MTWIStart(slave_addr, WRITE);
 65a:	60 e0       	ldi	r22, 0x00	; 0
 65c:	0e 94 b3 02 	call	0x566	; 0x566 <MTWIStart>
	MTWIWrite(reg_addr);
 660:	8d 2f       	mov	r24, r29
 662:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <MTWIWrite>
	MTWIStop();
 666:	0e 94 20 03 	call	0x640	; 0x640 <MTWIStop>
	MTWIStart(slave_addr, READ);
 66a:	61 e0       	ldi	r22, 0x01	; 1
 66c:	8c 2f       	mov	r24, r28
 66e:	0e 94 b3 02 	call	0x566	; 0x566 <MTWIStart>
	uint8_t response = MTWIRead(NACK);
 672:	81 e0       	ldi	r24, 0x01	; 1
 674:	0e 94 fa 02 	call	0x5f4	; 0x5f4 <MTWIRead>
 678:	c8 2f       	mov	r28, r24
	MTWIStop();
 67a:	0e 94 20 03 	call	0x640	; 0x640 <MTWIStop>
	return response;
}
 67e:	8c 2f       	mov	r24, r28
 680:	df 91       	pop	r29
 682:	cf 91       	pop	r28
 684:	08 95       	ret

00000686 <RTCGetMinutes>:
	uint8_t sec = MTWIReadRegister(ADDRESS, RTCSEC);
	return ((sec&0b00001111)+((sec&0b01110000)>>4)*10);
}

uint8_t RTCGetMinutes() {
	uint8_t min = MTWIReadRegister(ADDRESS, RTCMIN);
 686:	61 e0       	ldi	r22, 0x01	; 1
 688:	88 e6       	ldi	r24, 0x68	; 104
 68a:	0e 94 29 03 	call	0x652	; 0x652 <MTWIReadRegister>
	return ((min&0b00001111)+((min&0b01110000)>>4)*10);
 68e:	98 2f       	mov	r25, r24
 690:	90 77       	andi	r25, 0x70	; 112
 692:	96 95       	lsr	r25
 694:	96 95       	lsr	r25
 696:	96 95       	lsr	r25
 698:	29 2f       	mov	r18, r25
 69a:	22 0f       	add	r18, r18
 69c:	22 0f       	add	r18, r18
 69e:	92 0f       	add	r25, r18
 6a0:	8f 70       	andi	r24, 0x0F	; 15
}
 6a2:	89 0f       	add	r24, r25
 6a4:	08 95       	ret

000006a6 <RTCGetHours>:

uint8_t RTCGetHours() {
	uint8_t hr = MTWIReadRegister(ADDRESS, RTCHOUR);
 6a6:	62 e0       	ldi	r22, 0x02	; 2
 6a8:	88 e6       	ldi	r24, 0x68	; 104
 6aa:	0e 94 29 03 	call	0x652	; 0x652 <MTWIReadRegister>
	return ((hr&0b00001111)+((hr&0b00110000)>>4)*10);
 6ae:	98 2f       	mov	r25, r24
 6b0:	90 73       	andi	r25, 0x30	; 48
 6b2:	96 95       	lsr	r25
 6b4:	96 95       	lsr	r25
 6b6:	96 95       	lsr	r25
 6b8:	29 2f       	mov	r18, r25
 6ba:	22 0f       	add	r18, r18
 6bc:	22 0f       	add	r18, r18
 6be:	92 0f       	add	r25, r18
 6c0:	8f 70       	andi	r24, 0x0F	; 15
}
 6c2:	89 0f       	add	r24, r25
 6c4:	08 95       	ret

000006c6 <SerialInit>:
#include <avr/io.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

void SerialInit(unsigned long baud) {
 6c6:	9b 01       	movw	r18, r22
 6c8:	ac 01       	movw	r20, r24
	UCSR0B = (1 << RXEN0) | (1 << TXEN0);   // Zapnutí serial rx a tx
 6ca:	88 e1       	ldi	r24, 0x18	; 24
 6cc:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
	UCSR0C = (1 << UCSZ00) | (1 << UCSZ01); // 8bitový formát s 1 stop-bitem
 6d0:	86 e0       	ldi	r24, 0x06	; 6
 6d2:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UBRR0H = ((((F_CPU / 16 / baud)) - 1) >> 8); // Zapsání UBBR do horn?jšího registru
 6d6:	60 e4       	ldi	r22, 0x40	; 64
 6d8:	72 e4       	ldi	r23, 0x42	; 66
 6da:	8f e0       	ldi	r24, 0x0F	; 15
 6dc:	90 e0       	ldi	r25, 0x00	; 0
 6de:	0e 94 80 03 	call	0x700	; 0x700 <__udivmodsi4>
 6e2:	da 01       	movw	r26, r20
 6e4:	c9 01       	movw	r24, r18
 6e6:	01 97       	sbiw	r24, 0x01	; 1
 6e8:	a1 09       	sbc	r26, r1
 6ea:	b1 09       	sbc	r27, r1
 6ec:	89 2f       	mov	r24, r25
 6ee:	9a 2f       	mov	r25, r26
 6f0:	ab 2f       	mov	r26, r27
 6f2:	bb 27       	eor	r27, r27
 6f4:	80 93 c5 00 	sts	0x00C5, r24	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
	UBRR0L = (((F_CPU / 16 / baud)) - 1); // Zapsání UBBR do spodn?jšího registru
 6f8:	21 50       	subi	r18, 0x01	; 1
 6fa:	20 93 c4 00 	sts	0x00C4, r18	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
 6fe:	08 95       	ret

00000700 <__udivmodsi4>:
 700:	a1 e2       	ldi	r26, 0x21	; 33
 702:	1a 2e       	mov	r1, r26
 704:	aa 1b       	sub	r26, r26
 706:	bb 1b       	sub	r27, r27
 708:	fd 01       	movw	r30, r26
 70a:	0d c0       	rjmp	.+26     	; 0x726 <__udivmodsi4_ep>

0000070c <__udivmodsi4_loop>:
 70c:	aa 1f       	adc	r26, r26
 70e:	bb 1f       	adc	r27, r27
 710:	ee 1f       	adc	r30, r30
 712:	ff 1f       	adc	r31, r31
 714:	a2 17       	cp	r26, r18
 716:	b3 07       	cpc	r27, r19
 718:	e4 07       	cpc	r30, r20
 71a:	f5 07       	cpc	r31, r21
 71c:	20 f0       	brcs	.+8      	; 0x726 <__udivmodsi4_ep>
 71e:	a2 1b       	sub	r26, r18
 720:	b3 0b       	sbc	r27, r19
 722:	e4 0b       	sbc	r30, r20
 724:	f5 0b       	sbc	r31, r21

00000726 <__udivmodsi4_ep>:
 726:	66 1f       	adc	r22, r22
 728:	77 1f       	adc	r23, r23
 72a:	88 1f       	adc	r24, r24
 72c:	99 1f       	adc	r25, r25
 72e:	1a 94       	dec	r1
 730:	69 f7       	brne	.-38     	; 0x70c <__udivmodsi4_loop>
 732:	60 95       	com	r22
 734:	70 95       	com	r23
 736:	80 95       	com	r24
 738:	90 95       	com	r25
 73a:	9b 01       	movw	r18, r22
 73c:	ac 01       	movw	r20, r24
 73e:	bd 01       	movw	r22, r26
 740:	cf 01       	movw	r24, r30
 742:	08 95       	ret

00000744 <_exit>:
 744:	f8 94       	cli

00000746 <__stop_program>:
 746:	ff cf       	rjmp	.-2      	; 0x746 <__stop_program>
