   1                             		.file	"Config_RIIC0_user.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.r_Config_RIIC0_callback_transmitend,"ax",@progbits
   6                             	_r_Config_RIIC0_callback_transmitend:
   7                             	.LFB8:
   8                             		.file 1 "../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c"
   1:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
   2:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * DISCLAIMER
   3:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * No other uses are authorized. This software is owned by Renesas Electronics Corporation and is pr
   5:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * applicable laws, including copyright laws. 
   6:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHE
   7:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULA
   8:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED N
   9:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE 
  10:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, E
  11:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * of this software. By using this software, you agree to the additional terms and conditions found 
  14:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * following link:
  15:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * http://www.renesas.com/disclaimer
  16:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** *
  17:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Copyright (C) 2022 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  19:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  20:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  21:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * File Name        : Config_RIIC0_user.c
  22:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Component Version: 1.12.0
  23:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Device(s)        : R5F572NNDxFP
  24:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description      : This file implements device driver for Config_RIIC0.
  25:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  26:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  27:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  28:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** Pragma directive
  29:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  30:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* Start user code for pragma. Do not edit comment generated here */
  31:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* End user code. Do not edit comment generated here */
  32:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  33:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  34:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** Includes
  35:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  36:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** #include "r_cg_macrodriver.h"
  37:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** #include "Config_RIIC0.h"
  38:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* Start user code for include. Do not edit comment generated here */
  39:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* End user code. Do not edit comment generated here */
  40:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** #include "r_cg_userdefine.h"
  41:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  42:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  43:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** Global variables and functions
  44:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  45:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint8_t    g_riic0_mode_flag;               /* RIIC0 master transmit receive flag *
  46:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint8_t    g_riic0_state;                   /* RIIC0 master state */
  47:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint16_t   g_riic0_slave_address;           /* RIIC0 slave address */
  48:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint8_t   *gp_riic0_tx_address;             /* RIIC0 transmit buffer address */
  49:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint16_t   g_riic0_tx_count;                /* RIIC0 transmit data number */
  50:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint8_t   *gp_riic0_rx_address;             /* RIIC0 receive buffer address */
  51:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint16_t   g_riic0_rx_count;                /* RIIC0 receive data number */
  52:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint16_t   g_riic0_rx_length;               /* RIIC0 receive data length */
  53:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern volatile uint8_t    g_riic0_stop_generation;         /* RIIC0 stop condition generation flag
  54:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* Start user code for global. Do not edit comment generated here */
  55:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern void User_CallBack_transmitend0(void);//extern void User_CallBack_transmitend0();
  56:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern void User_CallBack_receiveend0(void);//extern void User_CallBack_receiveend0();
  57:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** extern void User_CallBack_receiveerror0(MD_STATUS status);//extern void User_CallBack_error0(MD_STA
  58:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /* End user code. Do not edit comment generated here */
  59:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  60:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  61:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: R_Config_RIIC0_Create_UserInit
  62:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function adds user code after initializing the RIIC0 channel
  63:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
  64:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
  65:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  66:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  67:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** void R_Config_RIIC0_Create_UserInit(void)
  68:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
  69:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* Start user code for user init. Do not edit comment generated here */
  70:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* End user code. Do not edit comment generated here */
  71:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
  72:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  73:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
  74:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_transmit_interrupt
  75:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is TXI0 interrupt service routine
  76:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
  77:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
  78:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
  79:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
  80:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** void r_Config_RIIC0_transmit_interrupt(void)
  81:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
  82:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if (_0D_IIC_MASTER_TRANSMIT == g_riic0_mode_flag)
  83:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
  84:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (_01_IIC_MASTER_SENDS_ADR_7_W == g_riic0_state)
  85:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
  86:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(g_riic0_slave_address << 1U);
  87:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
  88:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
  89:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_02_IIC_MASTER_SENDS_ADR_10A_W == g_riic0_state)
  90:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
  91:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(((g_riic0_slave_address & 0x0300U) >> 7U) | 0x00F0U);
  92:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
  93:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
  94:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_04_IIC_MASTER_SENDS_ADR_10B == g_riic0_state)
  95:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
  96:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(g_riic0_slave_address & 0x00FFU);
  97:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
  98:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
  99:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_05_IIC_MASTER_SENDS_DATA == g_riic0_state)
 100:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 101:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             if (0U < g_riic0_tx_count)
 102:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 103:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICDRT = *gp_riic0_tx_address;
 104:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_tx_address++;
 105:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_tx_count--;
 106:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             } 
 107:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             else
 108:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 109:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_state = _06_IIC_MASTER_SENDS_END;
 110:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 111:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 112:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 113:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 114:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****              /* Do nothing */
 115:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 116:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 117:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_0C_IIC_MASTER_RECEIVE == g_riic0_mode_flag)
 118:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 119:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (_00_IIC_MASTER_SENDS_ADR_7_R == g_riic0_state)
 120:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 121:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)((g_riic0_slave_address << 1U) | 0x0001U);
 122:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 123:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 124:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_02_IIC_MASTER_SENDS_ADR_10A_W == g_riic0_state)
 125:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 126:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(((g_riic0_slave_address & 0x0300U) >> 7U) | 0x00F0U);
 127:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 128:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 129:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_04_IIC_MASTER_SENDS_ADR_10B == g_riic0_state)
 130:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 131:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(g_riic0_slave_address & 0x00FFU);
 132:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 133:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 134:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_03_IIC_MASTER_SENDS_ADR_10A_R == g_riic0_state)
 135:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 136:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICDRT = (uint8_t)(((g_riic0_slave_address & 0x0300U) >> 7U) | 0x00F1U);
 137:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 138:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 139:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 140:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 141:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****              /* Do nothing */
 142:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 143:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 144:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else
 145:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 146:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****          /* Do nothing */
 147:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 148:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 149:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 150:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 151:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_transmitend_interrupt
 152:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is TEI0 interrupt service routine
 153:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
 154:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 155:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 156:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 157:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** void r_Config_RIIC0_transmitend_interrupt(void)
 158:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
 159:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if (_06_IIC_MASTER_SENDS_END == g_riic0_state)
 160:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 161:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (1U == g_riic0_stop_generation)
 162:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 163:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 164:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 165:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 166:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _07_IIC_MASTER_SENDS_STOP;
 167:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 168:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 169:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 170:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.TEND = 0U;
 171:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_transmitend();
 172:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 173:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 174:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_0E_IIC_MASTER_RECEIVES_RESTART == g_riic0_state)
 175:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 176:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICSR2.BIT.START = 0U;
 177:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICIER.BIT.STIE = 1U;
 178:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 179:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICSR2.BIT.TEND = 0U;
 180:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 181:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else
 182:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 183:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         /* Do nothing */
 184:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 185:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 186:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 187:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 188:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_receive_interrupt
 189:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is RXI0 interrupt service routine
 190:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
 191:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 192:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 193:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 194:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** void r_Config_RIIC0_receive_interrupt(void)
 195:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
 196:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     volatile uint8_t dummy;
 197:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 198:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if (_08_IIC_MASTER_RECEIVES_START == g_riic0_state)
 199:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if ((2U == g_riic0_rx_length) || (1U == g_riic0_rx_length))
 201:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 202:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICMR3.BIT.WAIT = 1U;
 203:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 204:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 205:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (1U == g_riic0_rx_length)
 206:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 207:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICMR3.BIT.ACKWP = 1U;
 208:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICMR3.BIT.ACKBT = 1U;
 209:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 210:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 211:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         /* Dummy read to release SCL */
 212:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         dummy = RIIC0.ICDRR;
 213:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 214:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_state = _09_IIC_MASTER_RECEIVES_DATA;
 215:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 216:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (1U == g_riic0_rx_length)
 217:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 218:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0A_IIC_MASTER_RECEIVES_STOPPING;
 219:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 220:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 221:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_09_IIC_MASTER_RECEIVES_DATA == g_riic0_state)
 222:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 223:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (g_riic0_rx_count < g_riic0_rx_length)
 224:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 225:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             if (g_riic0_rx_count == (g_riic0_rx_length - 3))
 226:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 227:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICMR3.BIT.WAIT = 1U;
 228:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 229:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 *gp_riic0_rx_address = RIIC0.ICDRR;
 230:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 231:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 232:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 233:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             else if (g_riic0_rx_count == (g_riic0_rx_length - 2))
 234:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 235:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICMR3.BIT.ACKWP = 1U;
 236:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICMR3.BIT.ACKBT = 1U;
 237:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 238:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 *gp_riic0_rx_address = RIIC0.ICDRR;
 239:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 240:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 241:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 242:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_state = _0A_IIC_MASTER_RECEIVES_STOPPING;
 243:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 244:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             else
 245:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 246:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 *gp_riic0_rx_address = RIIC0.ICDRR;
 247:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 248:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 249:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 250:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 251:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 252:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_0A_IIC_MASTER_RECEIVES_STOPPING == g_riic0_state)
 253:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 254:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICSR2.BIT.STOP = 0U;
 255:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.SP = 1U;
 256:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 257:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         *gp_riic0_rx_address = RIIC0.ICDRR;
 258:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         gp_riic0_rx_address++;
 259:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_rx_count++;
 260:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 261:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICMR3.BIT.WAIT = 0U;
 262:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 263:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 264:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else
 265:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 266:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****          /* Do nothing */
 267:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 268:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 269:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 270:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 271:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_error_interrupt
 272:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is EEI0 interrupt service routine
 273:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
 274:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 275:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 276:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 277:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** void r_Config_RIIC0_error_interrupt(void)
 278:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
 279:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     volatile uint8_t dummy;
 280:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if ((1U == RIIC0.ICIER.BIT.ALIE) && (1U == RIIC0.ICSR2.BIT.AL))
 282:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 283:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         r_Config_RIIC0_callback_error(MD_ERROR1);
 284:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if ((1U == RIIC0.ICIER.BIT.TMOIE) && (1U == RIIC0.ICSR2.BIT.TMOF))
 286:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 287:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         r_Config_RIIC0_callback_error(MD_ERROR2);
 288:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if ((1U == RIIC0.ICIER.BIT.NAKIE) && (1U == RIIC0.ICSR2.BIT.NACKF))
 290:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 291:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if (_0D_IIC_MASTER_TRANSMIT == g_riic0_mode_flag)
 292:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 293:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 294:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 295:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 296:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _07_IIC_MASTER_SENDS_STOP;
 297:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 298:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_0C_IIC_MASTER_RECEIVE == g_riic0_mode_flag)
 299:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 300:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 301:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 302:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 303:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Dummy read the ICDRR register */
 304:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             dummy = RIIC0.ICDRR;
 305:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 306:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 307:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 308:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 309:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 310:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Do nothing */
 311:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 312:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 313:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         r_Config_RIIC0_callback_error(MD_ERROR3);
 314:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 315:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_0D_IIC_MASTER_TRANSMIT == g_riic0_mode_flag)
 316:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if ((_01_IIC_MASTER_SENDS_ADR_7_W == g_riic0_state) || (_02_IIC_MASTER_SENDS_ADR_10A_W == g
 318:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 319:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.START = 0U;
 320:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 321:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 322:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 323:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_07_IIC_MASTER_SENDS_STOP == g_riic0_state)
 324:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 325:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 326:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 327:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 328:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 329:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 330:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_transmitend();
 331:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 332:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 333:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 334:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_error(MD_ERROR4);
 335:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 336:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 337:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else if (_0C_IIC_MASTER_RECEIVE == g_riic0_mode_flag)
 338:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         if ((_00_IIC_MASTER_SENDS_ADR_7_R == g_riic0_state) || (_02_IIC_MASTER_SENDS_ADR_10A_W == g
 340:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 341:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.START = 0U;
 342:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 343:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 344:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 345:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_0E_IIC_MASTER_RECEIVES_RESTART == g_riic0_state)
 346:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 347:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.START = 0U;
 348:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 349:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 350:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 351:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else if (_0B_IIC_MASTER_RECEIVES_STOP == g_riic0_state)
 352:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 353:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 354:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 355:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 356:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 357:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 358:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_receiveend();
 359:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 360:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         else
 361:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 362:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_error(MD_ERROR4);
 363:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 364:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 365:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     else
 366:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 367:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         r_Config_RIIC0_callback_error(MD_ERROR4);
 368:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 369:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 370:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 371:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 372:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_callback_transmitend
 373:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is a callback function when RIIC0 finishes transmission
 374:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
 375:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 376:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 377:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 378:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** static void r_Config_RIIC0_callback_transmitend(void)
 379:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
   9                             		.loc 1 379 1 view -0
 380:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* Start user code for r_Config_RIIC0_callback_transmitend. Do not edit comment generated here 
 381:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 	User_CallBack_transmitend0();
  10                             		.loc 1 381 2 view .LVU1
  11 0000 05 00 00 00             		bsr	_User_CallBack_transmitend0
  12                             	.LVL0:
 382:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 	/* End user code. Do not edit comment generated here */
 383:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
  13                             		.loc 1 383 1 is_stmt 0 view .LVU2
  14 0004 02                      		rts
  15                             	.LFE8:
  17                             		.section	.text.r_Config_RIIC0_callback_receiveend,"ax",@progbits
  19                             	_r_Config_RIIC0_callback_receiveend:
  20                             	.LFB9:
 384:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 385:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 386:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_callback_receiveend
 387:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is a callback function when RIIC0 finishes reception
 388:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : None
 389:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 390:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 391:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 392:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** static void r_Config_RIIC0_callback_receiveend(void)
 393:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
  21                             		.loc 1 393 1 is_stmt 1 view -0
 394:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* Start user code for r_Config_RIIC0_callback_receiveend. Do not edit comment generated here *
 395:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 	User_CallBack_receiveend0();
  22                             		.loc 1 395 2 view .LVU4
  23 0000 05 00 00 00             		bsr	_User_CallBack_receiveend0
  24                             	.LVL1:
 396:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* End user code. Do not edit comment generated here */
 397:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
  25                             		.loc 1 397 1 is_stmt 0 view .LVU5
  26 0004 02                      		rts
  27                             	.LFE9:
  29                             		.section	.text.r_Config_RIIC0_callback_error,"ax",@progbits
  31                             	_r_Config_RIIC0_callback_error:
  32                             	.LVL2:
  33                             	.LFB10:
 398:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 399:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** /**************************************************************************************************
 400:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Function Name: r_Config_RIIC0_callback_error
 401:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Description  : This function is a callback function when RIIC0 encounters error
 402:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Arguments    : status -
 403:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** *                    error status
 404:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** * Return Value : None
 405:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** ***************************************************************************************************
 406:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 407:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** static void r_Config_RIIC0_callback_error(MD_STATUS status)
 408:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** {
  34                             		.loc 1 408 1 is_stmt 1 view -0
  35                             		.loc 1 408 1 is_stmt 0 view .LVU7
  36 0000 7E A7                   		push.l	r7
  37                             	.LCFI0:
  38 0002 DF 17                   		mov.W	r1, r7
 409:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     switch (status)
  39                             		.loc 1 409 5 is_stmt 1 view .LVU8
  40 0004 5F 15                   		movu.W	r1, r5
  41 0006 75 55 83                		cmp	#0x83, r5
  42 0009 20 33                   		beq	.L4
  43 000b 25 14                   		bleu	.L15
  44 000d 5F 15                   		movu.W	r1, r5
  45 000f 75 55 84                		cmp	#0x84, r5
  46 0012 20 6E                   		beq	.L8
  47 0014 75 55 85                		cmp	#0x85, r5
  48 0017 21 1C                   		bne	.L7
 410:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 411:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         case MD_ERROR1:
 412:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 413:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Start user code for arbitration-lost error. Do not edit comment generated here */
 414:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         	User_CallBack_receiveerror0(status);
 415:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* End user code. Do not edit comment generated here */
 416:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 417:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.AL = 0U;
 418:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
 419:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 420:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         case MD_ERROR2:
 421:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 422:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             if (1U == RIIC0.ICCR1.BIT.SCLI)
 423:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 424:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 uint8_t count = 0U;
 425:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 426:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 /* Try outputting additional clock pulses to release SDA */
 427:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 while ((0U == RIIC0.ICCR1.BIT.SDAI) && (count < 0x0AU))
 428:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 {
 429:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                     RIIC0.ICCR1.BIT.CLO = 1U;
 430:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                     count++;
 431:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 }
 432:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 433:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 434:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Start user code for timeout error. Do not edit comment generated here */
 435:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         	User_CallBack_receiveerror0(status);
 436:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****            /* End user code. Do not edit comment generated here */
 437:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 438:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.TMOF = 0U;
 439:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
 440:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 441:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         case MD_ERROR3:
 442:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 443:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Start user code for NACK signal. Do not edit comment generated here */
 444:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         	User_CallBack_receiveerror0(status);
 445:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****            /* End user code. Do not edit comment generated here */
 446:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
 447:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 448:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         case MD_ERROR4:
 449:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 450:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* Start user code for communication sequence error. Do not edit comment generated here
 451:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         	User_CallBack_receiveerror0(status);
  49                             		.loc 1 451 10 view .LVU9
  50 0019 05 00 00 00             		bsr	_User_CallBack_receiveerror0
  51                             	.LVL3:
 452:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* End user code. Do not edit comment generated here */
 453:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
  52                             		.loc 1 453 13 view .LVU10
  53 001d 2E 16                   		bra	.L7
  54                             	.LVL4:
  55                             	.L15:
 409:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
  56                             		.loc 1 409 5 is_stmt 0 view .LVU11
  57 001f 75 55 82                		cmp	#0x82, r5
  58 0022 21 11                   		bne	.L7
 414:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             /* End user code. Do not edit comment generated here */
  59                             		.loc 1 414 10 is_stmt 1 view .LVU12
  60 0024 05 00 00 00             		bsr	_User_CallBack_receiveerror0
  61                             	.LVL5:
 417:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
  62                             		.loc 1 417 13 view .LVU13
 417:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
  63                             		.loc 1 417 32 is_stmt 0 view .LVU14
  64 0028 FB 5E 00 83 08          		mov.L	#0x88300, r5
  65 002d 8A 5C                   		mov.B	9[r5], r4
  66 002f 7A 14                   		bclr	#1, r4
  67 0031 82 5C                   		mov.B	r4, 9[r5]
 418:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
  68                             		.loc 1 418 13 is_stmt 1 view .LVU15
  69                             		.balign 8,3,1
  70                             	.L7:
 454:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 455:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         default:
 456:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 457:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
 458:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 459:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 460:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 461:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* Start user code for others. Do not edit comment generated here */
 462:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 	User_CallBack_receiveerror0(status);
  71                             		.loc 1 462 2 view .LVU16
  72 0033 DF 71                   		mov.W	r7, r1
  73 0035 05 00 00 00             		bsr	_User_CallBack_receiveerror0
  74                             	.LVL6:
 463:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* End user code. Do not edit comment generated here */
 464:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
  75                             		.loc 1 464 1 is_stmt 0 view .LVU17
  76 0039 3F 77 01                		rtsd	#4, r7-r7
  77                             	.LVL7:
  78                             	.L4:
 422:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
  79                             		.loc 1 422 13 is_stmt 1 view .LVU18
 422:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
  80                             		.loc 1 422 38 is_stmt 0 view .LVU19
  81 003c FB 5E 00 83 08          		mov.L	#0x88300, r5
  82 0041 CC 55                   		mov.B	[r5], r5
 422:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
  83                             		.loc 1 422 16 view .LVU20
  84 0043 FD 74 C5 02             		tst	#2, r5
  85 0047 21 15                   		bne	.L16
  86                             	.L11:
 435:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****            /* End user code. Do not edit comment generated here */
  87                             		.loc 1 435 10 is_stmt 1 view .LVU21
  88 0049 DF 71                   		mov.W	r7, r1
  89                             	.LVL8:
 435:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****            /* End user code. Do not edit comment generated here */
  90                             		.loc 1 435 10 is_stmt 0 view .LVU22
  91 004b 05 00 00 00             		bsr	_User_CallBack_receiveerror0
  92                             	.LVL9:
 438:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
  93                             		.loc 1 438 13 is_stmt 1 view .LVU23
 438:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             break;
  94                             		.loc 1 438 34 is_stmt 0 view .LVU24
  95 004f FB 5E 00 83 08          		mov.L	#0x88300, r5
  96 0054 8A 5C                   		mov.B	9[r5], r4
  97 0056 7A 04                   		bclr	#0, r4
  98 0058 82 5C                   		mov.B	r4, 9[r5]
 439:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
  99                             		.loc 1 439 13 is_stmt 1 view .LVU25
 100 005a 2E D9                   		bra	.L7
 101                             	.LVL10:
 102                             	.L16:
 103                             	.LBB2:
 424:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 104                             		.loc 1 424 25 is_stmt 0 view .LVU26
 105 005c 66 05                   		mov	#0, r5
 106                             	.L10:
 107                             	.LVL11:
 427:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 {
 108                             		.loc 1 427 46 view .LVU27
 109 005e FB 4E 00 83 08          		mov.L	#0x88300, r4
 110 0063 CC 44                   		mov.B	[r4], r4
 427:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 {
 111                             		.loc 1 427 23 view .LVU28
 112 0065 FD 74 C4 01             		tst	#1, r4
 113 0069 21 E0                   		bne	.L11
 427:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 {
 114                             		.loc 1 427 53 discriminator 1 view .LVU29
 115 006b 5B 54                   		movu.B	r5, r4
 116 006d 61 94                   		cmp	#9, r4
 117 006f 24 DA                   		bgtu	.L11
 429:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                     count++;
 118                             		.loc 1 429 21 is_stmt 1 view .LVU30
 429:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                     count++;
 119                             		.loc 1 429 41 is_stmt 0 view .LVU31
 120 0071 FB 4E 00 83 08          		mov.L	#0x88300, r4
 121 0076 CC 43                   		mov.B	[r4], r3
 122 0078 78 53                   		bset	#5, r3
 123 007a C3 43                   		mov.B	r3, [r4]
 430:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 }
 124                             		.loc 1 430 21 is_stmt 1 view .LVU32
 430:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 }
 125                             		.loc 1 430 26 is_stmt 0 view .LVU33
 126 007c 62 15                   		add	#1, r5
 127                             	.LVL12:
 430:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 }
 128                             		.loc 1 430 26 view .LVU34
 129 007e 2E E0                   		bra	.L10
 130                             	.L8:
 430:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 }
 131                             		.loc 1 430 26 view .LVU35
 132                             	.LBE2:
 444:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****            /* End user code. Do not edit comment generated here */
 133                             		.loc 1 444 10 is_stmt 1 view .LVU36
 134 0080 05 00 00 00             		bsr	_User_CallBack_receiveerror0
 135                             	.LVL13:
 446:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 136                             		.loc 1 446 13 view .LVU37
 137 0084 2E AF                   		bra	.L7
 138                             	.LFE10:
 140 0086 EF 00                   		.section	.text.R_Config_RIIC0_Create_UserInit,"ax",@progbits
 141                             		.global	_R_Config_RIIC0_Create_UserInit
 143                             	_R_Config_RIIC0_Create_UserInit:
 144                             	.LFB3:
  68:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     /* Start user code for user init. Do not edit comment generated here */
 145                             		.loc 1 68 1 view -0
  71:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 146                             		.loc 1 71 1 view .LVU39
 147 0000 02                      		rts
 148                             	.LFE3:
 150                             		.section	.text.r_Config_RIIC0_transmit_interrupt,"ax",@progbits
 151                             		.global	_r_Config_RIIC0_transmit_interrupt
 153                             	_r_Config_RIIC0_transmit_interrupt:
 154                             	.LFB4:
  81:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if (_0D_IIC_MASTER_TRANSMIT == g_riic0_mode_flag)
 155                             		.loc 1 81 1 view -0
 156                             		.global	$tableentry$53$.rvectors
 157                             	$tableentry$53$.rvectors:
 158                             		; Note: Interrupt Handler
 159 0000 6E 15                   		pushm	r1-r5
 160                             	.LCFI1:
 161 0002 FB 1E 30 14 08          		mov.L	#0x81430, r1
 162 0007 A8 1B                   		mov.L	4[r1], r3
 163 0009 EC 12                   		mov.L	[r1], r2
 164 000b 7E A2                   		push.l	r2
 165                             	.LCFI2:
 166 000d 7E A3                   		push.l	r3
 167                             	.LCFI3:
  82:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 168                             		.loc 1 82 5 view .LVU41
  82:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 169                             		.loc 1 82 33 is_stmt 0 view .LVU42
 170 000f FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 171 0015 CC 55                   		mov.B	[r5], r5
  82:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 172                             		.loc 1 82 8 view .LVU43
 173 0017 5B 55                   		movu.B	r5, r5
 174 0019 61 D5                   		cmp	#13, r5
 175 001b 20 22                   		beq	.L29
 117:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 176                             		.loc 1 117 10 is_stmt 1 view .LVU44
 117:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 177                             		.loc 1 117 37 is_stmt 0 view .LVU45
 178 001d FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 179 0023 CC 55                   		mov.B	[r5], r5
 117:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 180                             		.loc 1 117 13 view .LVU46
 181 0025 5B 55                   		movu.B	r5, r5
 182 0027 61 C5                   		cmp	#12, r5
 183 0029 3A E6 00                		beq	.L30
 184                             		.balign 8,3,1
 185                             	.L18:
 148:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 186                             		.loc 1 148 1 view .LVU47
 187 002c 7E B3                   		pop	r3
 188 002e 7E B2                   		pop	r2
 189 0030 FB 1E 30 14 08          		mov.L	#0x81430, r1
 190 0035 E3 12                   		mov.L	r2, [r1]
 191 0037 A0 1B                   		mov.L	r3, 4[r1]
 192 0039 6F 15                   		popm	r1-r5
 193 003b 7F 95                   		rte
 194                             	.L29:
  84:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 195                             		.loc 1 84 9 is_stmt 1 view .LVU48
  84:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 196                             		.loc 1 84 42 is_stmt 0 view .LVU49
 197 003d FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 198 0043 CC 55                   		mov.B	[r5], r5
  84:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 199                             		.loc 1 84 12 view .LVU50
 200 0045 5B 55                   		movu.B	r5, r5
 201 0047 61 15                   		cmp	#1, r5
 202 0049 20 5E                   		beq	.L31
  89:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 203                             		.loc 1 89 14 is_stmt 1 view .LVU51
  89:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 204                             		.loc 1 89 49 is_stmt 0 view .LVU52
 205 004b FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 206 0051 CC 55                   		mov.B	[r5], r5
  89:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 207                             		.loc 1 89 17 view .LVU53
 208 0053 5B 55                   		movu.B	r5, r5
 209 0055 61 25                   		cmp	#2, r5
 210 0057 20 6D                   		beq	.L32
  94:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 211                             		.loc 1 94 14 is_stmt 1 view .LVU54
  94:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 212                             		.loc 1 94 47 is_stmt 0 view .LVU55
 213 0059 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 214 005f CC 55                   		mov.B	[r5], r5
  94:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 215                             		.loc 1 94 17 view .LVU56
 216 0061 5B 55                   		movu.B	r5, r5
 217 0063 61 45                   		cmp	#4, r5
 218 0065 3A 83 00                		beq	.L33
  99:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 219                             		.loc 1 99 14 is_stmt 1 view .LVU57
  99:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 220                             		.loc 1 99 44 is_stmt 0 view .LVU58
 221 0068 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 222 006e CC 55                   		mov.B	[r5], r5
  99:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 223                             		.loc 1 99 17 view .LVU59
 224 0070 5B 55                   		movu.B	r5, r5
 225 0072 61 55                   		cmp	#5, r5
 226 0074 21 B8                   		bne	.L18
 101:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 227                             		.loc 1 101 13 is_stmt 1 view .LVU60
 101:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 228                             		.loc 1 101 20 is_stmt 0 view .LVU61
 229 0076 FB 52 00 00 00 00       		mov.L	#_g_riic0_tx_count, r5
 230 007c DC 55                   		mov.W	[r5], r5
 101:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 231                             		.loc 1 101 16 view .LVU62
 232 007e 5F 55                   		movu.W	r5, r5
 233 0080 61 05                   		cmp	#0, r5
 234 0082 3A 81 00                		beq	.L24
 103:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_tx_address++;
 235                             		.loc 1 103 17 is_stmt 1 view .LVU63
 103:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_tx_address++;
 236                             		.loc 1 103 31 is_stmt 0 view .LVU64
 237 0085 FB 42 00 00 00 00       		mov.L	#_gp_riic0_tx_address, r4
 238 008b EC 45                   		mov.L	[r4], r5
 239 008d FD 28 52                		mov.B	[r5+], r2
 103:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_tx_address++;
 240                             		.loc 1 103 29 view .LVU65
 241 0090 FB 3E 00 83 08          		mov.L	#0x88300, r3
 242 0095 84 B2                   		mov.B	r2, 18[r3]
 104:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_tx_count--;
 243                             		.loc 1 104 17 is_stmt 1 view .LVU66
 104:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_tx_count--;
 244                             		.loc 1 104 36 is_stmt 0 view .LVU67
 245 0097 E3 45                   		mov.L	r5, [r4]
 105:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             } 
 246                             		.loc 1 105 17 is_stmt 1 view .LVU68
 105:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             } 
 247                             		.loc 1 105 33 is_stmt 0 view .LVU69
 248 0099 FB 42 00 00 00 00       		mov.L	#_g_riic0_tx_count, r4
 249 009f DC 45                   		mov.W	[r4], r5
 250 00a1 60 15                   		sub	#1, r5
 251 00a3 D3 45                   		mov.W	r5, [r4]
 252 00a5 2E 87                   		bra	.L18
 253                             	.L31:
  86:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 254                             		.loc 1 86 13 is_stmt 1 view .LVU70
  86:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 255                             		.loc 1 86 27 is_stmt 0 view .LVU71
 256 00a7 FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 257 00ad DC 55                   		mov.W	[r5], r5
 258 00af 6C 15                   		shll	#1, r5
  86:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 259                             		.loc 1 86 25 view .LVU72
 260 00b1 FB 4E 00 83 08          		mov.L	#0x88300, r4
 261 00b6 84 C5                   		mov.B	r5, 18[r4]
  87:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 262                             		.loc 1 87 13 is_stmt 1 view .LVU73
  87:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 263                             		.loc 1 87 27 is_stmt 0 view .LVU74
 264 00b8 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 265 00be F8 54 05                		mov.B	#5, [r5]
 266 00c1 38 6B FF                		bra	.L18
 267                             	.L32:
  91:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 268                             		.loc 1 91 13 is_stmt 1 view .LVU75
  91:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 269                             		.loc 1 91 72 is_stmt 0 view .LVU76
 270 00c4 FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 271 00ca DC 55                   		mov.W	[r5], r5
 272 00cc 5F 55                   		movu.W	r5, r5
 273 00ce 68 75                   		shlr	#7, r5
  91:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 274                             		.loc 1 91 27 view .LVU77
 275 00d0 64 65                   		and #6, r5
 276 00d2 75 35 F0                		or	#-16, r5
  91:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 277                             		.loc 1 91 25 view .LVU78
 278 00d5 FB 4E 00 83 08          		mov.L	#0x88300, r4
 279 00da 84 C5                   		mov.B	r5, 18[r4]
  92:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 280                             		.loc 1 92 13 is_stmt 1 view .LVU79
  92:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 281                             		.loc 1 92 27 is_stmt 0 view .LVU80
 282 00dc FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 283 00e2 F8 54 04                		mov.B	#4, [r5]
 284 00e5 38 47 FF                		bra	.L18
 285                             	.L33:
  96:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 286                             		.loc 1 96 13 is_stmt 1 view .LVU81
  96:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 287                             		.loc 1 96 27 is_stmt 0 view .LVU82
 288 00e8 FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 289 00ee DC 54                   		mov.W	[r5], r4
  96:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _05_IIC_MASTER_SENDS_DATA;
 290                             		.loc 1 96 25 view .LVU83
 291 00f0 FB 5E 00 83 08          		mov.L	#0x88300, r5
 292 00f5 84 D4                   		mov.B	r4, 18[r5]
  97:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 293                             		.loc 1 97 13 is_stmt 1 view .LVU84
  97:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 294                             		.loc 1 97 27 is_stmt 0 view .LVU85
 295 00f7 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 296 00fd F8 54 05                		mov.B	#5, [r5]
 297 0100 38 2C FF                		bra	.L18
 298                             	.L24:
 109:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 299                             		.loc 1 109 17 is_stmt 1 view .LVU86
 109:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 300                             		.loc 1 109 31 is_stmt 0 view .LVU87
 301 0103 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 302 0109 F8 54 06                		mov.B	#6, [r5]
 303 010c 38 20 FF                		bra	.L18
 304                             	.L30:
 119:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 305                             		.loc 1 119 9 is_stmt 1 view .LVU88
 119:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 306                             		.loc 1 119 42 is_stmt 0 view .LVU89
 307 010f FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 308 0115 CC 55                   		mov.B	[r5], r5
 119:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 309                             		.loc 1 119 12 view .LVU90
 310 0117 5B 55                   		movu.B	r5, r5
 311 0119 61 05                   		cmp	#0, r5
 312 011b 21 21                   		bne	.L25
 121:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 313                             		.loc 1 121 13 is_stmt 1 view .LVU91
 121:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 314                             		.loc 1 121 60 is_stmt 0 view .LVU92
 315 011d FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 316 0123 DC 55                   		mov.W	[r5], r5
 317 0125 6C 15                   		shll	#1, r5
 121:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 318                             		.loc 1 121 27 view .LVU93
 319 0127 78 05                   		bset	#0, r5
 121:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 320                             		.loc 1 121 25 view .LVU94
 321 0129 FB 4E 00 83 08          		mov.L	#0x88300, r4
 322 012e 84 C5                   		mov.B	r5, 18[r4]
 122:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 323                             		.loc 1 122 13 is_stmt 1 view .LVU95
 122:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 324                             		.loc 1 122 27 is_stmt 0 view .LVU96
 325 0130 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 326 0136 F8 54 08                		mov.B	#8, [r5]
 327 0139 38 F3 FE                		bra	.L18
 328                             	.L25:
 124:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 329                             		.loc 1 124 14 is_stmt 1 view .LVU97
 124:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 330                             		.loc 1 124 49 is_stmt 0 view .LVU98
 331 013c FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 332 0142 CC 55                   		mov.B	[r5], r5
 124:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 333                             		.loc 1 124 17 view .LVU99
 334 0144 5B 55                   		movu.B	r5, r5
 335 0146 61 25                   		cmp	#2, r5
 336 0148 20 43                   		beq	.L34
 129:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 337                             		.loc 1 129 14 is_stmt 1 view .LVU100
 129:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 338                             		.loc 1 129 47 is_stmt 0 view .LVU101
 339 014a FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 340 0150 CC 55                   		mov.B	[r5], r5
 129:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 341                             		.loc 1 129 17 view .LVU102
 342 0152 5B 55                   		movu.B	r5, r5
 343 0154 61 45                   		cmp	#4, r5
 344 0156 20 59                   		beq	.L35
 134:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 345                             		.loc 1 134 14 is_stmt 1 view .LVU103
 134:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 346                             		.loc 1 134 49 is_stmt 0 view .LVU104
 347 0158 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 348 015e CC 55                   		mov.B	[r5], r5
 134:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 349                             		.loc 1 134 17 view .LVU105
 350 0160 5B 55                   		movu.B	r5, r5
 351 0162 61 35                   		cmp	#3, r5
 352 0164 3B C8 FE                		bne	.L18
 136:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 353                             		.loc 1 136 13 is_stmt 1 view .LVU106
 136:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 354                             		.loc 1 136 72 is_stmt 0 view .LVU107
 355 0167 FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 356 016d DC 55                   		mov.W	[r5], r5
 357 016f 5F 55                   		movu.W	r5, r5
 358 0171 68 75                   		shlr	#7, r5
 136:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 359                             		.loc 1 136 27 view .LVU108
 360 0173 64 65                   		and #6, r5
 361 0175 75 35 F1                		or	#-15, r5
 136:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _08_IIC_MASTER_RECEIVES_START;
 362                             		.loc 1 136 25 view .LVU109
 363 0178 FB 4E 00 83 08          		mov.L	#0x88300, r4
 364 017d 84 C5                   		mov.B	r5, 18[r4]
 137:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 365                             		.loc 1 137 13 is_stmt 1 view .LVU110
 137:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 366                             		.loc 1 137 27 is_stmt 0 view .LVU111
 367 017f FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 368 0185 F8 54 08                		mov.B	#8, [r5]
 147:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 369                             		.loc 1 147 5 is_stmt 1 view .LVU112
 148:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 370                             		.loc 1 148 1 is_stmt 0 view .LVU113
 371 0188 38 A4 FE                		bra	.L18
 372                             	.L34:
 126:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 373                             		.loc 1 126 13 is_stmt 1 view .LVU114
 126:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 374                             		.loc 1 126 72 is_stmt 0 view .LVU115
 375 018b FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 376 0191 DC 55                   		mov.W	[r5], r5
 377 0193 5F 55                   		movu.W	r5, r5
 378 0195 68 75                   		shlr	#7, r5
 126:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 379                             		.loc 1 126 27 view .LVU116
 380 0197 64 65                   		and #6, r5
 381 0199 75 35 F0                		or	#-16, r5
 126:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _04_IIC_MASTER_SENDS_ADR_10B;
 382                             		.loc 1 126 25 view .LVU117
 383 019c FB 4E 00 83 08          		mov.L	#0x88300, r4
 384 01a1 84 C5                   		mov.B	r5, 18[r4]
 127:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 385                             		.loc 1 127 13 is_stmt 1 view .LVU118
 127:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 386                             		.loc 1 127 27 is_stmt 0 view .LVU119
 387 01a3 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 388 01a9 F8 54 04                		mov.B	#4, [r5]
 389 01ac 38 80 FE                		bra	.L18
 390                             	.L35:
 131:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 391                             		.loc 1 131 13 is_stmt 1 view .LVU120
 131:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 392                             		.loc 1 131 27 is_stmt 0 view .LVU121
 393 01af FB 52 00 00 00 00       		mov.L	#_g_riic0_slave_address, r5
 394 01b5 DC 54                   		mov.W	[r5], r4
 131:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 395                             		.loc 1 131 25 view .LVU122
 396 01b7 FB 5E 00 83 08          		mov.L	#0x88300, r5
 397 01bc 84 D4                   		mov.B	r4, 18[r5]
 132:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 398                             		.loc 1 132 13 is_stmt 1 view .LVU123
 132:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 399                             		.loc 1 132 27 is_stmt 0 view .LVU124
 400 01be FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 401 01c4 F8 54 0E                		mov.B	#14, [r5]
 402 01c7 38 65 FE                		bra	.L18
 403                             	.LFE4:
 405 01ca 74 10 01 00 00 00       		.section	.text.r_Config_RIIC0_transmitend_interrupt,"ax",@progbits
 406                             		.global	_r_Config_RIIC0_transmitend_interrupt
 408                             	_r_Config_RIIC0_transmitend_interrupt:
 409                             	.LFB5:
 158:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     if (_06_IIC_MASTER_SENDS_END == g_riic0_state)
 410                             		.loc 1 158 1 is_stmt 1 view -0
 159:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 411                             		.loc 1 159 5 view .LVU126
 159:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 412                             		.loc 1 159 34 is_stmt 0 view .LVU127
 413 0000 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 414 0006 CC 55                   		mov.B	[r5], r5
 159:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 415                             		.loc 1 159 8 view .LVU128
 416 0008 5B 55                   		movu.B	r5, r5
 417 000a 61 65                   		cmp	#6, r5
 418 000c 20 11                   		beq	.L40
 174:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 419                             		.loc 1 174 10 is_stmt 1 view .LVU129
 174:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 420                             		.loc 1 174 46 is_stmt 0 view .LVU130
 421 000e FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 422 0014 CC 55                   		mov.B	[r5], r5
 174:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 423                             		.loc 1 174 13 view .LVU131
 424 0016 5B 55                   		movu.B	r5, r5
 425 0018 61 E5                   		cmp	#14, r5
 426 001a 20 3C                   		beq	.L41
 427                             	.L36:
 185:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 428                             		.loc 1 185 1 view .LVU132
 429 001c 02                      		rts
 430                             	.L40:
 161:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 431                             		.loc 1 161 9 is_stmt 1 view .LVU133
 161:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 432                             		.loc 1 161 16 is_stmt 0 view .LVU134
 433 001d FB 52 00 00 00 00       		mov.L	#_g_riic0_stop_generation, r5
 434 0023 CC 55                   		mov.B	[r5], r5
 161:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 435                             		.loc 1 161 12 view .LVU135
 436 0025 5B 55                   		movu.B	r5, r5
 437 0027 61 15                   		cmp	#1, r5
 438 0029 21 1D                   		bne	.L38
 163:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 439                             		.loc 1 163 13 is_stmt 1 view .LVU136
 163:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 440                             		.loc 1 163 34 is_stmt 0 view .LVU137
 441 002b FB 5E 00 83 08          		mov.L	#0x88300, r5
 442 0030 8A 5C                   		mov.B	9[r5], r4
 443 0032 7A 34                   		bclr	#3, r4
 444 0034 82 5C                   		mov.B	r4, 9[r5]
 164:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 445                             		.loc 1 164 13 is_stmt 1 view .LVU138
 164:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 446                             		.loc 1 164 32 is_stmt 0 view .LVU139
 447 0036 88 5C                   		mov.B	1[r5], r4
 448 0038 78 34                   		bset	#3, r4
 449 003a 80 5C                   		mov.B	r4, 1[r5]
 166:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 450                             		.loc 1 166 13 is_stmt 1 view .LVU140
 166:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 451                             		.loc 1 166 27 is_stmt 0 view .LVU141
 452 003c FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 453 0042 F8 54 07                		mov.B	#7, [r5]
 454 0045 02                      		rts
 455                             	.L38:
 170:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_transmitend();
 456                             		.loc 1 170 13 is_stmt 1 view .LVU142
 170:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             r_Config_RIIC0_callback_transmitend();
 457                             		.loc 1 170 34 is_stmt 0 view .LVU143
 458 0046 FB 5E 00 83 08          		mov.L	#0x88300, r5
 459 004b 8A 5C                   		mov.B	9[r5], r4
 460 004d 7A 64                   		bclr	#6, r4
 461 004f 82 5C                   		mov.B	r4, 9[r5]
 171:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 462                             		.loc 1 171 13 is_stmt 1 view .LVU144
 463 0051 05 00 00 00             		bsr	_r_Config_RIIC0_callback_transmitend
 464                             	.LVL14:
 465 0055 02                      		rts
 466                             	.L41:
 176:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICIER.BIT.STIE = 1U;
 467                             		.loc 1 176 9 view .LVU145
 176:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICIER.BIT.STIE = 1U;
 468                             		.loc 1 176 31 is_stmt 0 view .LVU146
 469 0056 FB 5E 00 83 08          		mov.L	#0x88300, r5
 470 005b 8A 5C                   		mov.B	9[r5], r4
 471 005d 7A 24                   		bclr	#2, r4
 472 005f 82 5C                   		mov.B	r4, 9[r5]
 177:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 473                             		.loc 1 177 9 is_stmt 1 view .LVU147
 177:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 474                             		.loc 1 177 30 is_stmt 0 view .LVU148
 475 0061 89 DC                   		mov.B	7[r5], r4
 476 0063 78 24                   		bset	#2, r4
 477 0065 81 DC                   		mov.B	r4, 7[r5]
 178:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICSR2.BIT.TEND = 0U;
 478                             		.loc 1 178 9 is_stmt 1 view .LVU149
 178:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICSR2.BIT.TEND = 0U;
 479                             		.loc 1 178 28 is_stmt 0 view .LVU150
 480 0067 88 5C                   		mov.B	1[r5], r4
 481 0069 78 24                   		bset	#2, r4
 482 006b 80 5C                   		mov.B	r4, 1[r5]
 179:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 483                             		.loc 1 179 9 is_stmt 1 view .LVU151
 179:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 484                             		.loc 1 179 30 is_stmt 0 view .LVU152
 485 006d 8A 5C                   		mov.B	9[r5], r4
 486 006f 7A 64                   		bclr	#6, r4
 487 0071 82 5C                   		mov.B	r4, 9[r5]
 184:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 488                             		.loc 1 184 5 is_stmt 1 view .LVU153
 185:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 489                             		.loc 1 185 1 is_stmt 0 view .LVU154
 490 0073 2E A9                   		bra	.L36
 491                             	.LFE5:
 493                             		.section	.text.r_Config_RIIC0_receive_interrupt,"ax",@progbits
 494                             		.global	_r_Config_RIIC0_receive_interrupt
 496                             	_r_Config_RIIC0_receive_interrupt:
 497                             	.LFB6:
 195:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     volatile uint8_t dummy;
 498                             		.loc 1 195 1 is_stmt 1 view -0
 499                             		.global	$tableentry$52$.rvectors
 500                             	$tableentry$52$.rvectors:
 501                             		; Note: Interrupt Handler
 502 0000 6E 15                   		pushm	r1-r5
 503                             	.LCFI4:
 504 0002 FB 1E 30 14 08          		mov.L	#0x81430, r1
 505 0007 A8 1B                   		mov.L	4[r1], r3
 506 0009 EC 12                   		mov.L	[r1], r2
 507 000b 7E A2                   		push.l	r2
 508                             	.LCFI5:
 509 000d 7E A3                   		push.l	r3
 510                             	.LCFI6:
 511 000f 60 40                   		sub	#4, r0
 512                             	.LCFI7:
 196:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 513                             		.loc 1 196 5 view .LVU156
 198:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 514                             		.loc 1 198 5 view .LVU157
 198:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 515                             		.loc 1 198 39 is_stmt 0 view .LVU158
 516 0011 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 517 0017 CC 55                   		mov.B	[r5], r5
 198:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 518                             		.loc 1 198 8 view .LVU159
 519 0019 5B 55                   		movu.B	r5, r5
 520 001b 61 85                   		cmp	#8, r5
 521 001d 20 33                   		beq	.L52
 221:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 522                             		.loc 1 221 10 is_stmt 1 view .LVU160
 221:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 523                             		.loc 1 221 43 is_stmt 0 view .LVU161
 524 001f FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 525 0025 CC 55                   		mov.B	[r5], r5
 221:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 526                             		.loc 1 221 13 view .LVU162
 527 0027 5B 55                   		movu.B	r5, r5
 528 0029 61 95                   		cmp	#9, r5
 529 002b 3A 98 00                		beq	.L53
 252:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 530                             		.loc 1 252 10 is_stmt 1 view .LVU163
 252:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 531                             		.loc 1 252 47 is_stmt 0 view .LVU164
 532 002e FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 533 0034 CC 55                   		mov.B	[r5], r5
 252:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 534                             		.loc 1 252 13 view .LVU165
 535 0036 5B 55                   		movu.B	r5, r5
 536 0038 61 A5                   		cmp	#10, r5
 537 003a 3A 65 01                		beq	.L54
 538                             		.balign 8,3,1
 539                             	.L42:
 268:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 540                             		.loc 1 268 1 view .LVU166
 541 003d 62 40                   		add	#4, r0
 542 003f 7E B3                   		pop	r3
 543 0041 7E B2                   		pop	r2
 544 0043 FB 1E 30 14 08          		mov.L	#0x81430, r1
 545 0048 E3 12                   		mov.L	r2, [r1]
 546 004a A0 1B                   		mov.L	r3, 4[r1]
 547 004c 6F 15                   		popm	r1-r5
 548 004e 7F 95                   		rte
 549                             	.L52:
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 550                             		.loc 1 200 9 is_stmt 1 view .LVU167
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 551                             		.loc 1 200 17 is_stmt 0 view .LVU168
 552 0050 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 553 0056 DC 55                   		mov.W	[r5], r5
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 554                             		.loc 1 200 12 view .LVU169
 555 0058 5F 55                   		movu.W	r5, r5
 556 005a 61 25                   		cmp	#2, r5
 557 005c 20 10                   		beq	.L44
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 558                             		.loc 1 200 46 discriminator 1 view .LVU170
 559 005e FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 560 0064 DC 55                   		mov.W	[r5], r5
 200:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 561                             		.loc 1 200 39 discriminator 1 view .LVU171
 562 0066 5F 55                   		movu.W	r5, r5
 563 0068 61 15                   		cmp	#1, r5
 564 006a 21 0D                   		bne	.L45
 565                             	.L44:
 202:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 566                             		.loc 1 202 13 is_stmt 1 view .LVU172
 202:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 567                             		.loc 1 202 34 is_stmt 0 view .LVU173
 568 006c FB 5E 00 83 08          		mov.L	#0x88300, r5
 569 0071 89 54                   		mov.B	4[r5], r4
 570 0073 78 64                   		bset	#6, r4
 571 0075 81 54                   		mov.B	r4, 4[r5]
 572                             	.L45:
 205:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 573                             		.loc 1 205 9 is_stmt 1 view .LVU174
 205:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 574                             		.loc 1 205 16 is_stmt 0 view .LVU175
 575 0077 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 576 007d DC 55                   		mov.W	[r5], r5
 205:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 577                             		.loc 1 205 12 view .LVU176
 578 007f 5F 55                   		movu.W	r5, r5
 579 0081 61 15                   		cmp	#1, r5
 580 0083 20 2D                   		beq	.L55
 581                             	.L46:
 212:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 582                             		.loc 1 212 9 is_stmt 1 view .LVU177
 212:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 583                             		.loc 1 212 22 is_stmt 0 view .LVU178
 584 0085 FB 5E 00 83 08          		mov.L	#0x88300, r5
 585 008a 8C DD                   		mov.B	19[r5], r5
 212:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 586                             		.loc 1 212 15 view .LVU179
 587 008c C3 05                   		mov.B	r5, [r0]
 214:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 588                             		.loc 1 214 9 is_stmt 1 view .LVU180
 214:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 589                             		.loc 1 214 23 is_stmt 0 view .LVU181
 590 008e FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 591 0094 F8 54 09                		mov.B	#9, [r5]
 216:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 592                             		.loc 1 216 9 is_stmt 1 view .LVU182
 216:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 593                             		.loc 1 216 16 is_stmt 0 view .LVU183
 594 0097 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 595 009d DC 55                   		mov.W	[r5], r5
 216:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 596                             		.loc 1 216 12 view .LVU184
 597 009f 5F 55                   		movu.W	r5, r5
 598 00a1 61 15                   		cmp	#1, r5
 599 00a3 21 9A                   		bne	.L42
 218:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 600                             		.loc 1 218 13 is_stmt 1 view .LVU185
 218:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 601                             		.loc 1 218 27 is_stmt 0 view .LVU186
 602 00a5 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 603 00ab F8 54 0A                		mov.B	#10, [r5]
 604 00ae 2E 8F                   		bra	.L42
 605                             	.L55:
 207:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICMR3.BIT.ACKBT = 1U;
 606                             		.loc 1 207 13 is_stmt 1 view .LVU187
 207:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICMR3.BIT.ACKBT = 1U;
 607                             		.loc 1 207 35 is_stmt 0 view .LVU188
 608 00b0 FB 5E 00 83 08          		mov.L	#0x88300, r5
 609 00b5 89 54                   		mov.B	4[r5], r4
 610 00b7 78 44                   		bset	#4, r4
 611 00b9 81 54                   		mov.B	r4, 4[r5]
 208:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 612                             		.loc 1 208 13 is_stmt 1 view .LVU189
 208:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 613                             		.loc 1 208 35 is_stmt 0 view .LVU190
 614 00bb 89 54                   		mov.B	4[r5], r4
 615 00bd 78 34                   		bset	#3, r4
 616 00bf 81 54                   		mov.B	r4, 4[r5]
 617 00c1 2E C4                   		bra	.L46
 618                             	.L53:
 223:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 619                             		.loc 1 223 9 is_stmt 1 view .LVU191
 223:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 620                             		.loc 1 223 30 is_stmt 0 view .LVU192
 621 00c3 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_count, r5
 622 00c9 DC 54                   		mov.W	[r5], r4
 623 00cb FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 624 00d1 DC 55                   		mov.W	[r5], r5
 223:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 625                             		.loc 1 223 12 view .LVU193
 626 00d3 5F 44                   		movu.W	r4, r4
 627 00d5 5F 55                   		movu.W	r5, r5
 628 00d7 47 54                   		cmp	r5, r4
 629 00d9 23 05 38 62 FF          		bgeu	.L42
 225:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 630                             		.loc 1 225 13 is_stmt 1 view .LVU194
 225:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 631                             		.loc 1 225 34 is_stmt 0 view .LVU195
 632 00de FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_count, r5
 633 00e4 DC 54                   		mov.W	[r5], r4
 634 00e6 5F 44                   		movu.W	r4, r4
 225:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 635                             		.loc 1 225 56 view .LVU196
 636 00e8 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 637 00ee DC 55                   		mov.W	[r5], r5
 638 00f0 5F 55                   		movu.W	r5, r5
 639 00f2 60 35                   		sub	#3, r5
 225:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 640                             		.loc 1 225 16 view .LVU197
 641 00f4 47 54                   		cmp	r5, r4
 642 00f6 20 42                   		beq	.L56
 233:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 643                             		.loc 1 233 18 is_stmt 1 view .LVU198
 233:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 644                             		.loc 1 233 39 is_stmt 0 view .LVU199
 645 00f8 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_count, r5
 646 00fe DC 54                   		mov.W	[r5], r4
 647 0100 5F 44                   		movu.W	r4, r4
 233:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 648                             		.loc 1 233 61 view .LVU200
 649 0102 FB 52 00 00 00 00       		mov.L	#_g_riic0_rx_length, r5
 650 0108 DC 55                   		mov.W	[r5], r5
 651 010a 5F 55                   		movu.W	r5, r5
 652 010c 60 25                   		sub	#2, r5
 233:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             {
 653                             		.loc 1 233 21 view .LVU201
 654 010e 47 54                   		cmp	r5, r4
 655 0110 20 54                   		beq	.L57
 246:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 656                             		.loc 1 246 17 is_stmt 1 view .LVU202
 657 0112 FB 52 00 00 00 00       		mov.L	#_gp_riic0_rx_address, r5
 658 0118 EC 54                   		mov.L	[r5], r4
 246:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 659                             		.loc 1 246 45 is_stmt 0 view .LVU203
 660 011a FB 3E 00 83 08          		mov.L	#0x88300, r3
 661 011f 8C BB                   		mov.B	19[r3], r3
 246:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 662                             		.loc 1 246 38 view .LVU204
 663 0121 C3 43                   		mov.B	r3, [r4]
 247:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 664                             		.loc 1 247 17 is_stmt 1 view .LVU205
 247:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 665                             		.loc 1 247 36 is_stmt 0 view .LVU206
 666 0123 EC 54                   		mov.L	[r5], r4
 667 0125 62 14                   		add	#1, r4
 668 0127 E3 54                   		mov.L	r4, [r5]
 248:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 669                             		.loc 1 248 17 is_stmt 1 view .LVU207
 248:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 670                             		.loc 1 248 33 is_stmt 0 view .LVU208
 671 0129 FB 42 00 00 00 00       		mov.L	#_g_riic0_rx_count, r4
 672 012f DC 45                   		mov.W	[r4], r5
 673 0131 62 15                   		add	#1, r5
 674 0133 D3 45                   		mov.W	r5, [r4]
 675 0135 38 08 FF                		bra	.L42
 676                             	.L56:
 227:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 677                             		.loc 1 227 17 is_stmt 1 view .LVU209
 227:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 678                             		.loc 1 227 38 is_stmt 0 view .LVU210
 679 0138 FB 4E 00 83 08          		mov.L	#0x88300, r4
 680 013d 89 45                   		mov.B	4[r4], r5
 681 013f 78 65                   		bset	#6, r5
 682 0141 81 45                   		mov.B	r5, 4[r4]
 229:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 683                             		.loc 1 229 17 is_stmt 1 view .LVU211
 684 0143 FB 52 00 00 00 00       		mov.L	#_gp_riic0_rx_address, r5
 685 0149 EC 53                   		mov.L	[r5], r3
 229:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 686                             		.loc 1 229 45 is_stmt 0 view .LVU212
 687 014b 8C CC                   		mov.B	19[r4], r4
 229:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 688                             		.loc 1 229 38 view .LVU213
 689 014d C3 34                   		mov.B	r4, [r3]
 230:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 690                             		.loc 1 230 17 is_stmt 1 view .LVU214
 230:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 691                             		.loc 1 230 36 is_stmt 0 view .LVU215
 692 014f EC 54                   		mov.L	[r5], r4
 693 0151 62 14                   		add	#1, r4
 694 0153 E3 54                   		mov.L	r4, [r5]
 231:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 695                             		.loc 1 231 17 is_stmt 1 view .LVU216
 231:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 696                             		.loc 1 231 33 is_stmt 0 view .LVU217
 697 0155 FB 42 00 00 00 00       		mov.L	#_g_riic0_rx_count, r4
 698 015b DC 45                   		mov.W	[r4], r5
 699 015d 62 15                   		add	#1, r5
 700 015f D3 45                   		mov.W	r5, [r4]
 701 0161 38 DC FE                		bra	.L42
 702                             	.L57:
 235:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICMR3.BIT.ACKBT = 1U;
 703                             		.loc 1 235 17 is_stmt 1 view .LVU218
 235:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 RIIC0.ICMR3.BIT.ACKBT = 1U;
 704                             		.loc 1 235 39 is_stmt 0 view .LVU219
 705 0164 FB 5E 00 83 08          		mov.L	#0x88300, r5
 706 0169 89 54                   		mov.B	4[r5], r4
 707 016b 78 44                   		bset	#4, r4
 708 016d 81 54                   		mov.B	r4, 4[r5]
 236:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 709                             		.loc 1 236 17 is_stmt 1 view .LVU220
 236:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 710                             		.loc 1 236 39 is_stmt 0 view .LVU221
 711 016f 89 54                   		mov.B	4[r5], r4
 712 0171 78 34                   		bset	#3, r4
 713 0173 81 54                   		mov.B	r4, 4[r5]
 238:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 714                             		.loc 1 238 17 is_stmt 1 view .LVU222
 715 0175 FB 42 00 00 00 00       		mov.L	#_gp_riic0_rx_address, r4
 716 017b EC 43                   		mov.L	[r4], r3
 238:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 717                             		.loc 1 238 45 is_stmt 0 view .LVU223
 718 017d 8C DD                   		mov.B	19[r5], r5
 238:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 gp_riic0_rx_address++;
 719                             		.loc 1 238 38 view .LVU224
 720 017f C3 35                   		mov.B	r5, [r3]
 239:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 721                             		.loc 1 239 17 is_stmt 1 view .LVU225
 239:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****                 g_riic0_rx_count++;
 722                             		.loc 1 239 36 is_stmt 0 view .LVU226
 723 0181 EC 45                   		mov.L	[r4], r5
 724 0183 62 15                   		add	#1, r5
 725 0185 E3 45                   		mov.L	r5, [r4]
 240:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 726                             		.loc 1 240 17 is_stmt 1 view .LVU227
 240:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 727                             		.loc 1 240 33 is_stmt 0 view .LVU228
 728 0187 FB 42 00 00 00 00       		mov.L	#_g_riic0_rx_count, r4
 729 018d DC 45                   		mov.W	[r4], r5
 730 018f 62 15                   		add	#1, r5
 731 0191 D3 45                   		mov.W	r5, [r4]
 242:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 732                             		.loc 1 242 17 is_stmt 1 view .LVU229
 242:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             }
 733                             		.loc 1 242 31 is_stmt 0 view .LVU230
 734 0193 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 735 0199 F8 54 0A                		mov.B	#10, [r5]
 736 019c 38 A1 FE                		bra	.L42
 737                             	.L54:
 254:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.SP = 1U;
 738                             		.loc 1 254 9 is_stmt 1 view .LVU231
 254:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         RIIC0.ICCR2.BIT.SP = 1U;
 739                             		.loc 1 254 30 is_stmt 0 view .LVU232
 740 019f FB 5E 00 83 08          		mov.L	#0x88300, r5
 741 01a4 8A 5C                   		mov.B	9[r5], r4
 742 01a6 7A 34                   		bclr	#3, r4
 743 01a8 82 5C                   		mov.B	r4, 9[r5]
 255:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 744                             		.loc 1 255 9 is_stmt 1 view .LVU233
 255:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 745                             		.loc 1 255 28 is_stmt 0 view .LVU234
 746 01aa 88 5C                   		mov.B	1[r5], r4
 747 01ac 78 34                   		bset	#3, r4
 748 01ae 80 5C                   		mov.B	r4, 1[r5]
 257:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         gp_riic0_rx_address++;
 749                             		.loc 1 257 9 is_stmt 1 view .LVU235
 750 01b0 FB 42 00 00 00 00       		mov.L	#_gp_riic0_rx_address, r4
 751 01b6 EC 43                   		mov.L	[r4], r3
 257:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         gp_riic0_rx_address++;
 752                             		.loc 1 257 37 is_stmt 0 view .LVU236
 753 01b8 8C DA                   		mov.B	19[r5], r2
 257:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         gp_riic0_rx_address++;
 754                             		.loc 1 257 30 view .LVU237
 755 01ba C3 32                   		mov.B	r2, [r3]
 258:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_rx_count++;
 756                             		.loc 1 258 9 is_stmt 1 view .LVU238
 258:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_rx_count++;
 757                             		.loc 1 258 28 is_stmt 0 view .LVU239
 758 01bc EC 43                   		mov.L	[r4], r3
 759 01be 62 13                   		add	#1, r3
 760 01c0 E3 43                   		mov.L	r3, [r4]
 259:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 761                             		.loc 1 259 9 is_stmt 1 view .LVU240
 259:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 762                             		.loc 1 259 25 is_stmt 0 view .LVU241
 763 01c2 FB 32 00 00 00 00       		mov.L	#_g_riic0_rx_count, r3
 764 01c8 DC 34                   		mov.W	[r3], r4
 765 01ca 62 14                   		add	#1, r4
 766 01cc D3 34                   		mov.W	r4, [r3]
 261:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 767                             		.loc 1 261 9 is_stmt 1 view .LVU242
 261:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 768                             		.loc 1 261 30 is_stmt 0 view .LVU243
 769 01ce 89 54                   		mov.B	4[r5], r4
 770 01d0 7A 64                   		bclr	#6, r4
 771 01d2 81 54                   		mov.B	r4, 4[r5]
 262:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 772                             		.loc 1 262 9 is_stmt 1 view .LVU244
 262:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 773                             		.loc 1 262 23 is_stmt 0 view .LVU245
 774 01d4 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 775 01da F8 54 0B                		mov.B	#11, [r5]
 267:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** }
 776                             		.loc 1 267 5 is_stmt 1 view .LVU246
 268:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 777                             		.loc 1 268 1 is_stmt 0 view .LVU247
 778 01dd 38 60 FE                		bra	.L42
 779                             	.LFE6:
 781                             		.section	.text.r_Config_RIIC0_error_interrupt,"ax",@progbits
 782                             		.global	_r_Config_RIIC0_error_interrupt
 784                             	_r_Config_RIIC0_error_interrupt:
 785                             	.LFB7:
 278:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     volatile uint8_t dummy;
 786                             		.loc 1 278 1 is_stmt 1 view -0
 787 0000 60 40                   		sub	#4, r0
 788                             	.LCFI8:
 279:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 789                             		.loc 1 279 5 view .LVU249
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 790                             		.loc 1 281 5 view .LVU250
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 791                             		.loc 1 281 31 is_stmt 0 view .LVU251
 792 0002 FB 5E 00 83 08          		mov.L	#0x88300, r5
 793 0007 89 DD                   		mov.B	7[r5], r5
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 794                             		.loc 1 281 8 view .LVU252
 795 0009 FD 74 C5 02             		tst	#2, r5
 796 000d 3B 83 00                		bne	.L75
 797                             	.L59:
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 798                             		.loc 1 285 10 is_stmt 1 view .LVU253
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 799                             		.loc 1 285 36 is_stmt 0 view .LVU254
 800 0010 FB 5E 00 83 08          		mov.L	#0x88300, r5
 801 0015 89 DD                   		mov.B	7[r5], r5
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 802                             		.loc 1 285 13 view .LVU255
 803 0017 FD 74 C5 01             		tst	#1, r5
 804 001b 3B 8D 00                		bne	.L76
 805                             	.L61:
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 806                             		.loc 1 289 10 is_stmt 1 view .LVU256
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 807                             		.loc 1 289 36 is_stmt 0 view .LVU257
 808 001e FB 5E 00 83 08          		mov.L	#0x88300, r5
 809 0023 89 DD                   		mov.B	7[r5], r5
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 810                             		.loc 1 289 13 view .LVU258
 811 0025 FD 74 C5 10             		tst	#16, r5
 812 0029 3B 97 00                		bne	.L77
 813                             	.L62:
 315:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 814                             		.loc 1 315 10 is_stmt 1 view .LVU259
 315:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 815                             		.loc 1 315 38 is_stmt 0 view .LVU260
 816 002c FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 817 0032 CC 55                   		mov.B	[r5], r5
 315:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 818                             		.loc 1 315 13 view .LVU261
 819 0034 5B 55                   		movu.B	r5, r5
 820 0036 61 D5                   		cmp	#13, r5
 821 0038 3A 04 01                		beq	.L78
 337:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 822                             		.loc 1 337 10 is_stmt 1 view .LVU262
 337:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 823                             		.loc 1 337 37 is_stmt 0 view .LVU263
 824 003b FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 825 0041 CC 55                   		mov.B	[r5], r5
 337:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 826                             		.loc 1 337 13 view .LVU264
 827 0043 5B 55                   		movu.B	r5, r5
 828 0045 61 C5                   		cmp	#12, r5
 829 0047 3B BD 01                		bne	.L69
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 830                             		.loc 1 339 9 is_stmt 1 view .LVU265
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 831                             		.loc 1 339 43 is_stmt 0 view .LVU266
 832 004a FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 833 0050 CC 55                   		mov.B	[r5], r5
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 834                             		.loc 1 339 12 view .LVU267
 835 0052 5B 55                   		movu.B	r5, r5
 836 0054 61 05                   		cmp	#0, r5
 837 0056 3A 57 01                		beq	.L70
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 838                             		.loc 1 339 96 discriminator 1 view .LVU268
 839 0059 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 840 005f CC 55                   		mov.B	[r5], r5
 339:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 841                             		.loc 1 339 61 discriminator 1 view .LVU269
 842 0061 5B 55                   		movu.B	r5, r5
 843 0063 61 25                   		cmp	#2, r5
 844 0065 3A 48 01                		beq	.L70
 345:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 845                             		.loc 1 345 14 is_stmt 1 view .LVU270
 345:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 846                             		.loc 1 345 50 is_stmt 0 view .LVU271
 847 0068 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 848 006e CC 55                   		mov.B	[r5], r5
 345:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 849                             		.loc 1 345 17 view .LVU272
 850 0070 5B 55                   		movu.B	r5, r5
 851 0072 61 E5                   		cmp	#14, r5
 852 0074 3A 52 01                		beq	.L79
 351:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 853                             		.loc 1 351 14 is_stmt 1 view .LVU273
 351:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 854                             		.loc 1 351 47 is_stmt 0 view .LVU274
 855 0077 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 856 007d CC 55                   		mov.B	[r5], r5
 351:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 857                             		.loc 1 351 17 view .LVU275
 858 007f 5B 55                   		movu.B	r5, r5
 859 0081 61 B5                   		cmp	#11, r5
 860 0083 3A 5F 01                		beq	.L80
 362:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 861                             		.loc 1 362 13 is_stmt 1 view .LVU276
 862 0086 75 41 85                		mov	#0x85, r1
 863 0089 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 864                             	.LVL15:
 865 008d 38 7E 01                		bra	.L58
 866                             	.L75:
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 867                             		.loc 1 281 63 is_stmt 0 discriminator 1 view .LVU277
 868 0090 FB 5E 00 83 08          		mov.L	#0x88300, r5
 869 0095 8A 5D                   		mov.B	9[r5], r5
 281:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 870                             		.loc 1 281 38 discriminator 1 view .LVU278
 871 0097 FD 74 C5 02             		tst	#2, r5
 872 009b 3A 75 FF                		beq	.L59
 283:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 873                             		.loc 1 283 9 is_stmt 1 view .LVU279
 874 009e 75 41 82                		mov	#0x82, r1
 875 00a1 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 876                             	.LVL16:
 877 00a5 38 66 01                		bra	.L58
 878                             	.L76:
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 879                             		.loc 1 285 69 is_stmt 0 discriminator 1 view .LVU280
 880 00a8 FB 5E 00 83 08          		mov.L	#0x88300, r5
 881 00ad 8A 5D                   		mov.B	9[r5], r5
 285:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 882                             		.loc 1 285 44 discriminator 1 view .LVU281
 883 00af FD 74 C5 01             		tst	#1, r5
 884 00b3 3A 6B FF                		beq	.L61
 287:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 885                             		.loc 1 287 9 is_stmt 1 view .LVU282
 886 00b6 75 41 83                		mov	#0x83, r1
 887 00b9 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 888                             	.LVL17:
 889 00bd 38 4E 01                		bra	.L58
 890                             	.L77:
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 891                             		.loc 1 289 69 is_stmt 0 discriminator 1 view .LVU283
 892 00c0 FB 5E 00 83 08          		mov.L	#0x88300, r5
 893 00c5 8A 5D                   		mov.B	9[r5], r5
 289:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     {
 894                             		.loc 1 289 44 discriminator 1 view .LVU284
 895 00c7 FD 74 C5 10             		tst	#16, r5
 896 00cb 3A 61 FF                		beq	.L62
 291:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 897                             		.loc 1 291 9 is_stmt 1 view .LVU285
 291:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 898                             		.loc 1 291 37 is_stmt 0 view .LVU286
 899 00ce FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 900 00d4 CC 55                   		mov.B	[r5], r5
 291:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 901                             		.loc 1 291 12 view .LVU287
 902 00d6 5B 55                   		movu.B	r5, r5
 903 00d8 61 D5                   		cmp	#13, r5
 904 00da 20 1A                   		beq	.L81
 298:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 905                             		.loc 1 298 14 is_stmt 1 view .LVU288
 298:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 906                             		.loc 1 298 41 is_stmt 0 view .LVU289
 907 00dc FB 52 00 00 00 00       		mov.L	#_g_riic0_mode_flag, r5
 908 00e2 CC 55                   		mov.B	[r5], r5
 298:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 909                             		.loc 1 298 17 view .LVU290
 910 00e4 5B 55                   		movu.B	r5, r5
 911 00e6 61 C5                   		cmp	#12, r5
 912 00e8 20 2E                   		beq	.L82
 913                             	.L64:
 311:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 914                             		.loc 1 311 9 is_stmt 1 view .LVU291
 313:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 915                             		.loc 1 313 9 view .LVU292
 916 00ea 75 41 84                		mov	#0x84, r1
 917 00ed 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 918                             	.LVL18:
 919 00f1 38 1A 01                		bra	.L58
 920                             	.L81:
 293:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 921                             		.loc 1 293 13 view .LVU293
 293:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 922                             		.loc 1 293 34 is_stmt 0 view .LVU294
 923 00f4 FB 5E 00 83 08          		mov.L	#0x88300, r5
 924 00f9 8A 5C                   		mov.B	9[r5], r4
 925 00fb 7A 34                   		bclr	#3, r4
 926 00fd 82 5C                   		mov.B	r4, 9[r5]
 294:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 927                             		.loc 1 294 13 is_stmt 1 view .LVU295
 294:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 928                             		.loc 1 294 32 is_stmt 0 view .LVU296
 929 00ff 88 5C                   		mov.B	1[r5], r4
 930 0101 78 34                   		bset	#3, r4
 931 0103 80 5C                   		mov.B	r4, 1[r5]
 295:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _07_IIC_MASTER_SENDS_STOP;
 932                             		.loc 1 295 13 is_stmt 1 view .LVU297
 295:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _07_IIC_MASTER_SENDS_STOP;
 933                             		.loc 1 295 35 is_stmt 0 view .LVU298
 934 0105 8A 5C                   		mov.B	9[r5], r4
 935 0107 7A 44                   		bclr	#4, r4
 936 0109 82 5C                   		mov.B	r4, 9[r5]
 296:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 937                             		.loc 1 296 13 is_stmt 1 view .LVU299
 296:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 938                             		.loc 1 296 27 is_stmt 0 view .LVU300
 939 010b FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 940 0111 F8 54 07                		mov.B	#7, [r5]
 941 0114 2E D6                   		bra	.L64
 942                             	.L82:
 300:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 943                             		.loc 1 300 13 is_stmt 1 view .LVU301
 300:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICCR2.BIT.SP = 1U;
 944                             		.loc 1 300 34 is_stmt 0 view .LVU302
 945 0116 FB 5E 00 83 08          		mov.L	#0x88300, r5
 946 011b 8A 5C                   		mov.B	9[r5], r4
 947 011d 7A 34                   		bclr	#3, r4
 948 011f 82 5C                   		mov.B	r4, 9[r5]
 301:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 949                             		.loc 1 301 13 is_stmt 1 view .LVU303
 301:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 950                             		.loc 1 301 32 is_stmt 0 view .LVU304
 951 0121 88 5C                   		mov.B	1[r5], r4
 952 0123 78 34                   		bset	#3, r4
 953 0125 80 5C                   		mov.B	r4, 1[r5]
 304:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 954                             		.loc 1 304 13 is_stmt 1 view .LVU305
 304:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 955                             		.loc 1 304 26 is_stmt 0 view .LVU306
 956 0127 8C DC                   		mov.B	19[r5], r4
 304:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.NACKF = 0U;
 957                             		.loc 1 304 19 view .LVU307
 958 0129 C3 04                   		mov.B	r4, [r0]
 305:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 959                             		.loc 1 305 13 is_stmt 1 view .LVU308
 305:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _0B_IIC_MASTER_RECEIVES_STOP;
 960                             		.loc 1 305 35 is_stmt 0 view .LVU309
 961 012b 8A 5C                   		mov.B	9[r5], r4
 962 012d 7A 44                   		bclr	#4, r4
 963 012f 82 5C                   		mov.B	r4, 9[r5]
 306:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 964                             		.loc 1 306 13 is_stmt 1 view .LVU310
 306:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 965                             		.loc 1 306 27 is_stmt 0 view .LVU311
 966 0131 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 967 0137 F8 54 0B                		mov.B	#11, [r5]
 968 013a 2E B0                   		bra	.L64
 969                             	.L78:
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 970                             		.loc 1 317 9 is_stmt 1 view .LVU312
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 971                             		.loc 1 317 43 is_stmt 0 view .LVU313
 972 013c FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 973 0142 CC 55                   		mov.B	[r5], r5
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 974                             		.loc 1 317 12 view .LVU314
 975 0144 5B 55                   		movu.B	r5, r5
 976 0146 61 15                   		cmp	#1, r5
 977 0148 20 28                   		beq	.L66
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 978                             		.loc 1 317 96 discriminator 1 view .LVU315
 979 014a FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 980 0150 CC 55                   		mov.B	[r5], r5
 317:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 981                             		.loc 1 317 61 discriminator 1 view .LVU316
 982 0152 5B 55                   		movu.B	r5, r5
 983 0154 61 25                   		cmp	#2, r5
 984 0156 20 1A                   		beq	.L66
 323:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 985                             		.loc 1 323 14 is_stmt 1 view .LVU317
 323:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 986                             		.loc 1 323 44 is_stmt 0 view .LVU318
 987 0158 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 988 015e CC 55                   		mov.B	[r5], r5
 323:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         {
 989                             		.loc 1 323 17 view .LVU319
 990 0160 5B 55                   		movu.B	r5, r5
 991 0162 61 75                   		cmp	#7, r5
 992 0164 20 26                   		beq	.L83
 334:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 993                             		.loc 1 334 13 is_stmt 1 view .LVU320
 994 0166 75 41 85                		mov	#0x85, r1
 995 0169 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 996                             	.LVL19:
 997 016d 38 9E 00                		bra	.L58
 998                             	.L66:
 319:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 999                             		.loc 1 319 13 view .LVU321
 319:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 1000                             		.loc 1 319 35 is_stmt 0 view .LVU322
 1001 0170 FB 5E 00 83 08          		mov.L	#0x88300, r5
 1002 0175 8A 5C                   		mov.B	9[r5], r4
 1003 0177 7A 24                   		bclr	#2, r4
 1004 0179 82 5C                   		mov.B	r4, 9[r5]
 320:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 1005                             		.loc 1 320 13 is_stmt 1 view .LVU323
 320:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 1006                             		.loc 1 320 34 is_stmt 0 view .LVU324
 1007 017b 89 DC                   		mov.B	7[r5], r4
 1008 017d 7A 24                   		bclr	#2, r4
 1009 017f 81 DC                   		mov.B	r4, 7[r5]
 321:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1010                             		.loc 1 321 13 is_stmt 1 view .LVU325
 321:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1011                             		.loc 1 321 34 is_stmt 0 view .LVU326
 1012 0181 89 DC                   		mov.B	7[r5], r4
 1013 0183 78 34                   		bset	#3, r4
 1014 0185 81 DC                   		mov.B	r4, 7[r5]
 1015 0187 38 84 00                		bra	.L58
 1016                             	.L83:
 325:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 1017                             		.loc 1 325 13 is_stmt 1 view .LVU327
 325:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 1018                             		.loc 1 325 35 is_stmt 0 view .LVU328
 1019 018a FB 5E 00 83 08          		mov.L	#0x88300, r5
 1020 018f 8A 5C                   		mov.B	9[r5], r4
 1021 0191 7A 44                   		bclr	#4, r4
 1022 0193 82 5C                   		mov.B	r4, 9[r5]
 326:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 1023                             		.loc 1 326 13 is_stmt 1 view .LVU329
 326:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 1024                             		.loc 1 326 34 is_stmt 0 view .LVU330
 1025 0195 8A 5C                   		mov.B	9[r5], r4
 1026 0197 7A 34                   		bclr	#3, r4
 1027 0199 82 5C                   		mov.B	r4, 9[r5]
 327:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 1028                             		.loc 1 327 13 is_stmt 1 view .LVU331
 327:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 1029                             		.loc 1 327 34 is_stmt 0 view .LVU332
 1030 019b 89 DC                   		mov.B	7[r5], r4
 1031 019d 7A 34                   		bclr	#3, r4
 1032 019f 81 DC                   		mov.B	r4, 7[r5]
 328:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 1033                             		.loc 1 328 13 is_stmt 1 view .LVU333
 328:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 1034                             		.loc 1 328 34 is_stmt 0 view .LVU334
 1035 01a1 89 DC                   		mov.B	7[r5], r4
 1036 01a3 78 24                   		bset	#2, r4
 1037 01a5 81 DC                   		mov.B	r4, 7[r5]
 330:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1038                             		.loc 1 330 13 is_stmt 1 view .LVU335
 1039 01a7 05 00 00 00             		bsr	_r_Config_RIIC0_callback_transmitend
 1040                             	.LVL20:
 1041 01ab 2E 60                   		bra	.L58
 1042                             	.L70:
 341:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 1043                             		.loc 1 341 13 view .LVU336
 341:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 1044                             		.loc 1 341 35 is_stmt 0 view .LVU337
 1045 01ad FB 5E 00 83 08          		mov.L	#0x88300, r5
 1046 01b2 8A 5C                   		mov.B	9[r5], r4
 1047 01b4 7A 24                   		bclr	#2, r4
 1048 01b6 82 5C                   		mov.B	r4, 9[r5]
 342:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 1049                             		.loc 1 342 13 is_stmt 1 view .LVU338
 342:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 1U;
 1050                             		.loc 1 342 34 is_stmt 0 view .LVU339
 1051 01b8 89 DC                   		mov.B	7[r5], r4
 1052 01ba 7A 24                   		bclr	#2, r4
 1053 01bc 81 DC                   		mov.B	r4, 7[r5]
 343:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1054                             		.loc 1 343 13 is_stmt 1 view .LVU340
 343:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1055                             		.loc 1 343 34 is_stmt 0 view .LVU341
 1056 01be 89 DC                   		mov.B	7[r5], r4
 1057 01c0 78 34                   		bset	#3, r4
 1058 01c2 81 DC                   		mov.B	r4, 7[r5]
 1059 01c4 2E 47                   		bra	.L58
 1060                             	.L79:
 347:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 1061                             		.loc 1 347 13 is_stmt 1 view .LVU342
 347:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 0U;
 1062                             		.loc 1 347 35 is_stmt 0 view .LVU343
 1063 01c6 FB 5E 00 83 08          		mov.L	#0x88300, r5
 1064 01cb 8A 5C                   		mov.B	9[r5], r4
 1065 01cd 7A 24                   		bclr	#2, r4
 1066 01cf 82 5C                   		mov.B	r4, 9[r5]
 348:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 1067                             		.loc 1 348 13 is_stmt 1 view .LVU344
 348:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             g_riic0_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 1068                             		.loc 1 348 34 is_stmt 0 view .LVU345
 1069 01d1 89 DC                   		mov.B	7[r5], r4
 1070 01d3 7A 24                   		bclr	#2, r4
 1071 01d5 81 DC                   		mov.B	r4, 7[r5]
 349:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1072                             		.loc 1 349 13 is_stmt 1 view .LVU346
 349:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1073                             		.loc 1 349 27 is_stmt 0 view .LVU347
 1074 01d7 FB 52 00 00 00 00       		mov.L	#_g_riic0_state, r5
 1075 01dd F8 54 03                		mov.B	#3, [r5]
 1076 01e0 2E 2B                   		bra	.L58
 1077                             	.L80:
 353:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 1078                             		.loc 1 353 13 is_stmt 1 view .LVU348
 353:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICSR2.BIT.STOP = 0U;
 1079                             		.loc 1 353 35 is_stmt 0 view .LVU349
 1080 01e2 FB 5E 00 83 08          		mov.L	#0x88300, r5
 1081 01e7 8A 5C                   		mov.B	9[r5], r4
 1082 01e9 7A 44                   		bclr	#4, r4
 1083 01eb 82 5C                   		mov.B	r4, 9[r5]
 354:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 1084                             		.loc 1 354 13 is_stmt 1 view .LVU350
 354:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.SPIE = 0U;
 1085                             		.loc 1 354 34 is_stmt 0 view .LVU351
 1086 01ed 8A 5C                   		mov.B	9[r5], r4
 1087 01ef 7A 34                   		bclr	#3, r4
 1088 01f1 82 5C                   		mov.B	r4, 9[r5]
 355:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 1089                             		.loc 1 355 13 is_stmt 1 view .LVU352
 355:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****             RIIC0.ICIER.BIT.STIE = 1U;
 1090                             		.loc 1 355 34 is_stmt 0 view .LVU353
 1091 01f3 89 DC                   		mov.B	7[r5], r4
 1092 01f5 7A 34                   		bclr	#3, r4
 1093 01f7 81 DC                   		mov.B	r4, 7[r5]
 356:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 1094                             		.loc 1 356 13 is_stmt 1 view .LVU354
 356:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 1095                             		.loc 1 356 34 is_stmt 0 view .LVU355
 1096 01f9 89 DC                   		mov.B	7[r5], r4
 1097 01fb 78 24                   		bset	#2, r4
 1098 01fd 81 DC                   		mov.B	r4, 7[r5]
 358:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****         }
 1099                             		.loc 1 358 13 is_stmt 1 view .LVU356
 1100 01ff 05 00 00 00             		bsr	_r_Config_RIIC0_callback_receiveend
 1101                             	.LVL21:
 1102 0203 08                      		bra	.L58
 1103                             	.L69:
 367:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c ****     }
 1104                             		.loc 1 367 9 view .LVU357
 1105 0204 75 41 85                		mov	#0x85, r1
 1106 0207 05 00 00 00             		bsr	_r_Config_RIIC0_callback_error
 1107                             	.LVL22:
 1108                             		.balign 8,3,1
 1109                             	.L58:
 369:../src/smc_gen/Config_RIIC0/Config_RIIC0_user.c **** 
 1110                             		.loc 1 369 1 is_stmt 0 view .LVU358
 1111 020b 67 01                   		rtsd	#4
 1112                             	.LFE7:
 1262                             	.Letext0:
 1263                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1264                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1265                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 1266                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1267                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1268                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1269                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 1270                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 1271                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 1272                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\general/r_cg_macrodrive
