
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00014eb0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00414eb0  00414eb0  0001ceb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a0c  20000000  00414eb8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003c44  20000a10  004158c8  00020a0c  2**3
                  ALLOC
  4 .stack        00000804  20004654  0041950c  00020a0c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020a0c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020a35  2**0
                  CONTENTS, READONLY
  7 .debug_info   00018505  00000000  00000000  00020a90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00004555  00000000  00000000  00038f95  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000771e  00000000  00000000  0003d4ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001540  00000000  00000000  00044c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000012d0  00000000  00000000  00046148  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001858b  00000000  00000000  00047418  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001d8c3  00000000  00000000  0005f9a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004b1e2  00000000  00000000  0007d266  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00005810  00000000  00000000  000c8448  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004e58 	.word	0x20004e58
  400004:	00405c5d 	.word	0x00405c5d
  400008:	00405c55 	.word	0x00405c55
  40000c:	00405c55 	.word	0x00405c55
  400010:	00405c55 	.word	0x00405c55
  400014:	00405c55 	.word	0x00405c55
  400018:	00405c55 	.word	0x00405c55
	...
  40002c:	00406185 	.word	0x00406185
  400030:	00405c55 	.word	0x00405c55
  400034:	00000000 	.word	0x00000000
  400038:	00406271 	.word	0x00406271
  40003c:	004062ad 	.word	0x004062ad
  400040:	00405c55 	.word	0x00405c55
  400044:	00405c55 	.word	0x00405c55
  400048:	00405c55 	.word	0x00405c55
  40004c:	00405c55 	.word	0x00405c55
  400050:	00405c55 	.word	0x00405c55
  400054:	00405c55 	.word	0x00405c55
  400058:	00405c55 	.word	0x00405c55
  40005c:	00405c55 	.word	0x00405c55
  400060:	00403919 	.word	0x00403919
  400064:	00403929 	.word	0x00403929
  400068:	00405c55 	.word	0x00405c55
  40006c:	004052a9 	.word	0x004052a9
  400070:	004052c1 	.word	0x004052c1
  400074:	004052d9 	.word	0x004052d9
  400078:	00405c55 	.word	0x00405c55
  40007c:	00405c55 	.word	0x00405c55
  400080:	00405c55 	.word	0x00405c55
  400084:	00405c55 	.word	0x00405c55
  400088:	00405c55 	.word	0x00405c55
  40008c:	00403081 	.word	0x00403081
  400090:	00403091 	.word	0x00403091
  400094:	004017c5 	.word	0x004017c5
  400098:	00405c55 	.word	0x00405c55
  40009c:	00405c55 	.word	0x00405c55
  4000a0:	00405c55 	.word	0x00405c55
  4000a4:	00405c55 	.word	0x00405c55
  4000a8:	00405c55 	.word	0x00405c55
  4000ac:	00405c55 	.word	0x00405c55
  4000b0:	00405c55 	.word	0x00405c55
  4000b4:	00405c55 	.word	0x00405c55
  4000b8:	00405c55 	.word	0x00405c55
  4000bc:	00405c55 	.word	0x00405c55
  4000c0:	00405c55 	.word	0x00405c55

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000a10 	.word	0x20000a10
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00414eb8 	.word	0x00414eb8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	00414eb8 	.word	0x00414eb8
  40010c:	20000a14 	.word	0x20000a14
  400110:	00414eb8 	.word	0x00414eb8
  400114:	00000000 	.word	0x00000000

00400118 <parseCMD>:
	{	"offsetGyroY",	cOffsetGyroY},
	{	"offsetGyroZ",	cOffsetGyroZ},
	{	"end",			cUnknowCommand},
};

static void parseCMD(char *buf, commVar *cmdParse){
  400118:	b580      	push	{r7, lr}
  40011a:	b084      	sub	sp, #16
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
  400120:	6039      	str	r1, [r7, #0]
	uint32_t i = 0;
  400122:	2300      	movs	r3, #0
  400124:	60fb      	str	r3, [r7, #12]
	cmdParse->func = NULL;
  400126:	683b      	ldr	r3, [r7, #0]
  400128:	2200      	movs	r2, #0
  40012a:	601a      	str	r2, [r3, #0]
	cmdParse->type = 0;
  40012c:	683b      	ldr	r3, [r7, #0]
  40012e:	2200      	movs	r2, #0
  400130:	711a      	strb	r2, [r3, #4]
	cmdParse->value = 0;
  400132:	683b      	ldr	r3, [r7, #0]
  400134:	f04f 0200 	mov.w	r2, #0
  400138:	609a      	str	r2, [r3, #8]
	char *pch;
	
	if (strstr(buf, ";")){
  40013a:	6878      	ldr	r0, [r7, #4]
  40013c:	213b      	movs	r1, #59	; 0x3b
  40013e:	4b29      	ldr	r3, [pc, #164]	; (4001e4 <parseCMD+0xcc>)
  400140:	4798      	blx	r3
  400142:	4603      	mov	r3, r0
  400144:	2b00      	cmp	r3, #0
  400146:	d043      	beq.n	4001d0 <parseCMD+0xb8>
		pch = strtok(buf, ";");
  400148:	6878      	ldr	r0, [r7, #4]
  40014a:	4927      	ldr	r1, [pc, #156]	; (4001e8 <parseCMD+0xd0>)
  40014c:	4b27      	ldr	r3, [pc, #156]	; (4001ec <parseCMD+0xd4>)
  40014e:	4798      	blx	r3
  400150:	60b8      	str	r0, [r7, #8]
		while( pch != NULL ){
  400152:	e039      	b.n	4001c8 <parseCMD+0xb0>
			switch (i++){
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	1c5a      	adds	r2, r3, #1
  400158:	60fa      	str	r2, [r7, #12]
  40015a:	2b01      	cmp	r3, #1
  40015c:	d00b      	beq.n	400176 <parseCMD+0x5e>
  40015e:	2b01      	cmp	r3, #1
  400160:	d302      	bcc.n	400168 <parseCMD+0x50>
  400162:	2b02      	cmp	r3, #2
  400164:	d019      	beq.n	40019a <parseCMD+0x82>
  400166:	e02a      	b.n	4001be <parseCMD+0xa6>
				case 0:
					cmdParse->func = cmdToFunc(pch);
  400168:	68b8      	ldr	r0, [r7, #8]
  40016a:	4b21      	ldr	r3, [pc, #132]	; (4001f0 <parseCMD+0xd8>)
  40016c:	4798      	blx	r3
  40016e:	4602      	mov	r2, r0
  400170:	683b      	ldr	r3, [r7, #0]
  400172:	601a      	str	r2, [r3, #0]
					break;
  400174:	e023      	b.n	4001be <parseCMD+0xa6>
				case 1:
					if (isFloat(pch)){
  400176:	68b8      	ldr	r0, [r7, #8]
  400178:	4b1e      	ldr	r3, [pc, #120]	; (4001f4 <parseCMD+0xdc>)
  40017a:	4798      	blx	r3
  40017c:	4603      	mov	r3, r0
  40017e:	2b00      	cmp	r3, #0
  400180:	d007      	beq.n	400192 <parseCMD+0x7a>
						cmdParse->type = atoi(pch);
  400182:	68b8      	ldr	r0, [r7, #8]
  400184:	4b1c      	ldr	r3, [pc, #112]	; (4001f8 <parseCMD+0xe0>)
  400186:	4798      	blx	r3
  400188:	4603      	mov	r3, r0
  40018a:	b2da      	uxtb	r2, r3
  40018c:	683b      	ldr	r3, [r7, #0]
  40018e:	711a      	strb	r2, [r3, #4]
					} else {
						cmdParse->type = 0;
					}					
					break;
  400190:	e015      	b.n	4001be <parseCMD+0xa6>
					break;
				case 1:
					if (isFloat(pch)){
						cmdParse->type = atoi(pch);
					} else {
						cmdParse->type = 0;
  400192:	683b      	ldr	r3, [r7, #0]
  400194:	2200      	movs	r2, #0
  400196:	711a      	strb	r2, [r3, #4]
					}					
					break;
  400198:	e011      	b.n	4001be <parseCMD+0xa6>
				case 2:
					if (isFloat(pch)){
  40019a:	68b8      	ldr	r0, [r7, #8]
  40019c:	4b15      	ldr	r3, [pc, #84]	; (4001f4 <parseCMD+0xdc>)
  40019e:	4798      	blx	r3
  4001a0:	4603      	mov	r3, r0
  4001a2:	2b00      	cmp	r3, #0
  4001a4:	d006      	beq.n	4001b4 <parseCMD+0x9c>
						cmdParse->value = atoff(pch);
  4001a6:	68b8      	ldr	r0, [r7, #8]
  4001a8:	4b14      	ldr	r3, [pc, #80]	; (4001fc <parseCMD+0xe4>)
  4001aa:	4798      	blx	r3
  4001ac:	4602      	mov	r2, r0
  4001ae:	683b      	ldr	r3, [r7, #0]
  4001b0:	609a      	str	r2, [r3, #8]
					} else {
						cmdParse->value = 0;
					}
					break;
  4001b2:	e003      	b.n	4001bc <parseCMD+0xa4>
					break;
				case 2:
					if (isFloat(pch)){
						cmdParse->value = atoff(pch);
					} else {
						cmdParse->value = 0;
  4001b4:	683b      	ldr	r3, [r7, #0]
  4001b6:	f04f 0200 	mov.w	r2, #0
  4001ba:	609a      	str	r2, [r3, #8]
					}
					break;
  4001bc:	bf00      	nop
			}
			pch = strtok(NULL, ";");
  4001be:	2000      	movs	r0, #0
  4001c0:	4909      	ldr	r1, [pc, #36]	; (4001e8 <parseCMD+0xd0>)
  4001c2:	4b0a      	ldr	r3, [pc, #40]	; (4001ec <parseCMD+0xd4>)
  4001c4:	4798      	blx	r3
  4001c6:	60b8      	str	r0, [r7, #8]
	cmdParse->value = 0;
	char *pch;
	
	if (strstr(buf, ";")){
		pch = strtok(buf, ";");
		while( pch != NULL ){
  4001c8:	68bb      	ldr	r3, [r7, #8]
  4001ca:	2b00      	cmp	r3, #0
  4001cc:	d1c2      	bne.n	400154 <parseCMD+0x3c>
  4001ce:	e005      	b.n	4001dc <parseCMD+0xc4>
					break;
			}
			pch = strtok(NULL, ";");
		}
	} else {
		cmdParse->func = cmdToFunc(buf);
  4001d0:	6878      	ldr	r0, [r7, #4]
  4001d2:	4b07      	ldr	r3, [pc, #28]	; (4001f0 <parseCMD+0xd8>)
  4001d4:	4798      	blx	r3
  4001d6:	4602      	mov	r2, r0
  4001d8:	683b      	ldr	r3, [r7, #0]
  4001da:	601a      	str	r2, [r3, #0]
	}
}
  4001dc:	3710      	adds	r7, #16
  4001de:	46bd      	mov	sp, r7
  4001e0:	bd80      	pop	{r7, pc}
  4001e2:	bf00      	nop
  4001e4:	0040bbd9 	.word	0x0040bbd9
  4001e8:	00413c18 	.word	0x00413c18
  4001ec:	0040d599 	.word	0x0040d599
  4001f0:	00400201 	.word	0x00400201
  4001f4:	004002b1 	.word	0x004002b1
  4001f8:	0040b7c9 	.word	0x0040b7c9
  4001fc:	0040b7c1 	.word	0x0040b7c1

00400200 <cmdToFunc>:

static funcCommand cmdToFunc(char *buf){
  400200:	b580      	push	{r7, lr}
  400202:	b084      	sub	sp, #16
  400204:	af00      	add	r7, sp, #0
  400206:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  400208:	2300      	movs	r3, #0
  40020a:	60fb      	str	r3, [r7, #12]
  40020c:	e01a      	b.n	400244 <cmdToFunc+0x44>
		if (strcmp(buf, functionsMap[i].str) == 0){
  40020e:	68fa      	ldr	r2, [r7, #12]
  400210:	4613      	mov	r3, r2
  400212:	00db      	lsls	r3, r3, #3
  400214:	4413      	add	r3, r2
  400216:	009b      	lsls	r3, r3, #2
  400218:	4a13      	ldr	r2, [pc, #76]	; (400268 <cmdToFunc+0x68>)
  40021a:	4413      	add	r3, r2
  40021c:	6878      	ldr	r0, [r7, #4]
  40021e:	4619      	mov	r1, r3
  400220:	4b12      	ldr	r3, [pc, #72]	; (40026c <cmdToFunc+0x6c>)
  400222:	4798      	blx	r3
  400224:	4603      	mov	r3, r0
  400226:	2b00      	cmp	r3, #0
  400228:	d109      	bne.n	40023e <cmdToFunc+0x3e>
			//Comando encontrado, retornar função:
			return functionsMap[i].func;
  40022a:	490f      	ldr	r1, [pc, #60]	; (400268 <cmdToFunc+0x68>)
  40022c:	68fa      	ldr	r2, [r7, #12]
  40022e:	4613      	mov	r3, r2
  400230:	00db      	lsls	r3, r3, #3
  400232:	4413      	add	r3, r2
  400234:	009b      	lsls	r3, r3, #2
  400236:	440b      	add	r3, r1
  400238:	3320      	adds	r3, #32
  40023a:	681b      	ldr	r3, [r3, #0]
  40023c:	e00f      	b.n	40025e <cmdToFunc+0x5e>
	}
}

static funcCommand cmdToFunc(char *buf){
	uint32_t i;
	for (i = 0; functionsMap[i].func != cUnknowCommand; i++){
  40023e:	68fb      	ldr	r3, [r7, #12]
  400240:	3301      	adds	r3, #1
  400242:	60fb      	str	r3, [r7, #12]
  400244:	4908      	ldr	r1, [pc, #32]	; (400268 <cmdToFunc+0x68>)
  400246:	68fa      	ldr	r2, [r7, #12]
  400248:	4613      	mov	r3, r2
  40024a:	00db      	lsls	r3, r3, #3
  40024c:	4413      	add	r3, r2
  40024e:	009b      	lsls	r3, r3, #2
  400250:	440b      	add	r3, r1
  400252:	3320      	adds	r3, #32
  400254:	681a      	ldr	r2, [r3, #0]
  400256:	4b06      	ldr	r3, [pc, #24]	; (400270 <cmdToFunc+0x70>)
  400258:	429a      	cmp	r2, r3
  40025a:	d1d8      	bne.n	40020e <cmdToFunc+0xe>
			return functionsMap[i].func;
		}
	}
	
	//Se não encontrado, retornar função de Command Unknow
	return cUnknowCommand;
  40025c:	4b04      	ldr	r3, [pc, #16]	; (400270 <cmdToFunc+0x70>)
}
  40025e:	4618      	mov	r0, r3
  400260:	3710      	adds	r7, #16
  400262:	46bd      	mov	sp, r7
  400264:	bd80      	pop	{r7, pc}
  400266:	bf00      	nop
  400268:	004139fc 	.word	0x004139fc
  40026c:	0040bccd 	.word	0x0040bccd
  400270:	004002fd 	.word	0x004002fd

00400274 <receiveCMD>:

void receiveCMD(char *buf){
  400274:	b590      	push	{r4, r7, lr}
  400276:	b087      	sub	sp, #28
  400278:	af00      	add	r7, sp, #0
  40027a:	6078      	str	r0, [r7, #4]
	commVar cmdVal;
	
	parseCMD(buf, &cmdVal);
  40027c:	f107 030c 	add.w	r3, r7, #12
  400280:	6878      	ldr	r0, [r7, #4]
  400282:	4619      	mov	r1, r3
  400284:	4b08      	ldr	r3, [pc, #32]	; (4002a8 <receiveCMD+0x34>)
  400286:	4798      	blx	r3
	
	if (cmdVal.func){
  400288:	68fb      	ldr	r3, [r7, #12]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d006      	beq.n	40029c <receiveCMD+0x28>
		cmdVal.func(cmdVal);
  40028e:	68fc      	ldr	r4, [r7, #12]
  400290:	f107 030c 	add.w	r3, r7, #12
  400294:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400298:	47a0      	blx	r4
  40029a:	e002      	b.n	4002a2 <receiveCMD+0x2e>
	} else {
		sendErrorCMD(buf);
  40029c:	6878      	ldr	r0, [r7, #4]
  40029e:	4b03      	ldr	r3, [pc, #12]	; (4002ac <receiveCMD+0x38>)
  4002a0:	4798      	blx	r3
	}
}
  4002a2:	371c      	adds	r7, #28
  4002a4:	46bd      	mov	sp, r7
  4002a6:	bd90      	pop	{r4, r7, pc}
  4002a8:	00400119 	.word	0x00400119
  4002ac:	0040031d 	.word	0x0040031d

004002b0 <isFloat>:

static uint8_t isFloat(char *str){
  4002b0:	b480      	push	{r7}
  4002b2:	b083      	sub	sp, #12
  4002b4:	af00      	add	r7, sp, #0
  4002b6:	6078      	str	r0, [r7, #4]
	while(*str){
  4002b8:	e013      	b.n	4002e2 <isFloat+0x32>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
  4002ba:	4b0f      	ldr	r3, [pc, #60]	; (4002f8 <isFloat+0x48>)
  4002bc:	681a      	ldr	r2, [r3, #0]
  4002be:	687b      	ldr	r3, [r7, #4]
  4002c0:	781b      	ldrb	r3, [r3, #0]
  4002c2:	3301      	adds	r3, #1
  4002c4:	4413      	add	r3, r2
  4002c6:	781b      	ldrb	r3, [r3, #0]
  4002c8:	f003 0304 	and.w	r3, r3, #4
  4002cc:	2b00      	cmp	r3, #0
  4002ce:	d105      	bne.n	4002dc <isFloat+0x2c>
  4002d0:	687b      	ldr	r3, [r7, #4]
  4002d2:	781b      	ldrb	r3, [r3, #0]
  4002d4:	2b2e      	cmp	r3, #46	; 0x2e
  4002d6:	d001      	beq.n	4002dc <isFloat+0x2c>
			return false;
  4002d8:	2300      	movs	r3, #0
  4002da:	e007      	b.n	4002ec <isFloat+0x3c>
		}
		str++;
  4002dc:	687b      	ldr	r3, [r7, #4]
  4002de:	3301      	adds	r3, #1
  4002e0:	607b      	str	r3, [r7, #4]
		sendErrorCMD(buf);
	}
}

static uint8_t isFloat(char *str){
	while(*str){
  4002e2:	687b      	ldr	r3, [r7, #4]
  4002e4:	781b      	ldrb	r3, [r3, #0]
  4002e6:	2b00      	cmp	r3, #0
  4002e8:	d1e7      	bne.n	4002ba <isFloat+0xa>
		if ( (!isdigit((unsigned char)*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  4002ea:	2301      	movs	r3, #1
}
  4002ec:	4618      	mov	r0, r3
  4002ee:	370c      	adds	r7, #12
  4002f0:	46bd      	mov	sp, r7
  4002f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002f6:	4770      	bx	lr
  4002f8:	2000016c 	.word	0x2000016c

004002fc <cUnknowCommand>:

void cUnknowCommand(commVar values){
  4002fc:	b580      	push	{r7, lr}
  4002fe:	b084      	sub	sp, #16
  400300:	af00      	add	r7, sp, #0
  400302:	1d3b      	adds	r3, r7, #4
  400304:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	printf_mux("\tCOMMAND UNKNOW\r\n");
  400308:	4802      	ldr	r0, [pc, #8]	; (400314 <cUnknowCommand+0x18>)
  40030a:	4b03      	ldr	r3, [pc, #12]	; (400318 <cUnknowCommand+0x1c>)
  40030c:	4798      	blx	r3
}
  40030e:	3710      	adds	r7, #16
  400310:	46bd      	mov	sp, r7
  400312:	bd80      	pop	{r7, pc}
  400314:	00413c1c 	.word	0x00413c1c
  400318:	004016a5 	.word	0x004016a5

0040031c <sendErrorCMD>:

void sendErrorCMD(char *buf){
  40031c:	b580      	push	{r7, lr}
  40031e:	b082      	sub	sp, #8
  400320:	af00      	add	r7, sp, #0
  400322:	6078      	str	r0, [r7, #4]
	printf_mux("\tERROR COMMAND [%s]\r\n", buf);
  400324:	4803      	ldr	r0, [pc, #12]	; (400334 <sendErrorCMD+0x18>)
  400326:	6879      	ldr	r1, [r7, #4]
  400328:	4b03      	ldr	r3, [pc, #12]	; (400338 <sendErrorCMD+0x1c>)
  40032a:	4798      	blx	r3
  40032c:	3708      	adds	r7, #8
  40032e:	46bd      	mov	sp, r7
  400330:	bd80      	pop	{r7, pc}
  400332:	bf00      	nop
  400334:	00413c30 	.word	0x00413c30
  400338:	004016a5 	.word	0x004016a5

0040033c <setAlpha>:

#include "ComplementaryFilter.h"

double alpha = 0.7143;//0.8333//0.9091

Bool setAlpha(double val){
  40033c:	b590      	push	{r4, r7, lr}
  40033e:	b085      	sub	sp, #20
  400340:	af00      	add	r7, sp, #0
  400342:	e9c7 0100 	strd	r0, r1, [r7]
	Bool resp = false;
  400346:	2300      	movs	r3, #0
  400348:	73fb      	strb	r3, [r7, #15]
	
	if (val >= 0 && val <= 1) {
  40034a:	4c10      	ldr	r4, [pc, #64]	; (40038c <setAlpha+0x50>)
  40034c:	e9d7 0100 	ldrd	r0, r1, [r7]
  400350:	f04f 0200 	mov.w	r2, #0
  400354:	f04f 0300 	mov.w	r3, #0
  400358:	47a0      	blx	r4
  40035a:	4603      	mov	r3, r0
  40035c:	2b00      	cmp	r3, #0
  40035e:	d010      	beq.n	400382 <setAlpha+0x46>
  400360:	4c0b      	ldr	r4, [pc, #44]	; (400390 <setAlpha+0x54>)
  400362:	e9d7 0100 	ldrd	r0, r1, [r7]
  400366:	f04f 0200 	mov.w	r2, #0
  40036a:	4b0a      	ldr	r3, [pc, #40]	; (400394 <setAlpha+0x58>)
  40036c:	47a0      	blx	r4
  40036e:	4603      	mov	r3, r0
  400370:	2b00      	cmp	r3, #0
  400372:	d006      	beq.n	400382 <setAlpha+0x46>
		alpha = val;
  400374:	4908      	ldr	r1, [pc, #32]	; (400398 <setAlpha+0x5c>)
  400376:	e9d7 2300 	ldrd	r2, r3, [r7]
  40037a:	e9c1 2300 	strd	r2, r3, [r1]
		resp = true;
  40037e:	2301      	movs	r3, #1
  400380:	73fb      	strb	r3, [r7, #15]
	}
	
	return resp;
  400382:	7bfb      	ldrb	r3, [r7, #15]
}
  400384:	4618      	mov	r0, r3
  400386:	3714      	adds	r7, #20
  400388:	46bd      	mov	sp, r7
  40038a:	bd90      	pop	{r4, r7, pc}
  40038c:	0040b0c1 	.word	0x0040b0c1
  400390:	0040b0ad 	.word	0x0040b0ad
  400394:	3ff00000 	.word	0x3ff00000
  400398:	20000128 	.word	0x20000128

0040039c <getAlpha>:

double getAlpha(void){
  40039c:	b480      	push	{r7}
  40039e:	af00      	add	r7, sp, #0
	return alpha;
  4003a0:	4b04      	ldr	r3, [pc, #16]	; (4003b4 <getAlpha+0x18>)
  4003a2:	e9d3 2300 	ldrd	r2, r3, [r3]
}
  4003a6:	4610      	mov	r0, r2
  4003a8:	4619      	mov	r1, r3
  4003aa:	46bd      	mov	sp, r7
  4003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003b0:	4770      	bx	lr
  4003b2:	bf00      	nop
  4003b4:	20000128 	.word	0x20000128

004003b8 <initComplFilter>:

double initComplFilter(ADXL_Addr_Dev dev){
  4003b8:	b580      	push	{r7, lr}
  4003ba:	b088      	sub	sp, #32
  4003bc:	af00      	add	r7, sp, #0
  4003be:	4603      	mov	r3, r0
  4003c0:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  4003c2:	79fa      	ldrb	r2, [r7, #7]
  4003c4:	f107 0308 	add.w	r3, r7, #8
  4003c8:	4610      	mov	r0, r2
  4003ca:	4619      	mov	r1, r3
  4003cc:	4b06      	ldr	r3, [pc, #24]	; (4003e8 <initComplFilter+0x30>)
  4003ce:	4798      	blx	r3
	return getPureAngle(acelInit);
  4003d0:	f107 0308 	add.w	r3, r7, #8
  4003d4:	4618      	mov	r0, r3
  4003d6:	4b05      	ldr	r3, [pc, #20]	; (4003ec <initComplFilter+0x34>)
  4003d8:	4798      	blx	r3
  4003da:	4602      	mov	r2, r0
  4003dc:	460b      	mov	r3, r1
}
  4003de:	4610      	mov	r0, r2
  4003e0:	4619      	mov	r1, r3
  4003e2:	3720      	adds	r7, #32
  4003e4:	46bd      	mov	sp, r7
  4003e6:	bd80      	pop	{r7, pc}
  4003e8:	00400d51 	.word	0x00400d51
  4003ec:	00400cd1 	.word	0x00400cd1

004003f0 <getComplFilterAngle>:

void getComplFilterAngle(double *angle, double *acel, double *gyro, double dt){
  4003f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4003f2:	b087      	sub	sp, #28
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	60f8      	str	r0, [r7, #12]
  4003f8:	60b9      	str	r1, [r7, #8]
  4003fa:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  4003fc:	68b8      	ldr	r0, [r7, #8]
  4003fe:	4b21      	ldr	r3, [pc, #132]	; (400484 <getComplFilterAngle+0x94>)
  400400:	4798      	blx	r3
  400402:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*alpha + (1-alpha)*angle_measure;
  400406:	68fb      	ldr	r3, [r7, #12]
  400408:	e9d3 4500 	ldrd	r4, r5, [r3]
  40040c:	687b      	ldr	r3, [r7, #4]
  40040e:	3310      	adds	r3, #16
  400410:	e9d3 2300 	ldrd	r2, r3, [r3]
  400414:	4e1c      	ldr	r6, [pc, #112]	; (400488 <getComplFilterAngle+0x98>)
  400416:	4610      	mov	r0, r2
  400418:	4619      	mov	r1, r3
  40041a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  40041e:	47b0      	blx	r6
  400420:	4602      	mov	r2, r0
  400422:	460b      	mov	r3, r1
  400424:	4e19      	ldr	r6, [pc, #100]	; (40048c <getComplFilterAngle+0x9c>)
  400426:	4620      	mov	r0, r4
  400428:	4629      	mov	r1, r5
  40042a:	47b0      	blx	r6
  40042c:	4602      	mov	r2, r0
  40042e:	460b      	mov	r3, r1
  400430:	4610      	mov	r0, r2
  400432:	4619      	mov	r1, r3
  400434:	4b16      	ldr	r3, [pc, #88]	; (400490 <getComplFilterAngle+0xa0>)
  400436:	e9d3 2300 	ldrd	r2, r3, [r3]
  40043a:	4c13      	ldr	r4, [pc, #76]	; (400488 <getComplFilterAngle+0x98>)
  40043c:	47a0      	blx	r4
  40043e:	4602      	mov	r2, r0
  400440:	460b      	mov	r3, r1
  400442:	4614      	mov	r4, r2
  400444:	461d      	mov	r5, r3
  400446:	4b12      	ldr	r3, [pc, #72]	; (400490 <getComplFilterAngle+0xa0>)
  400448:	e9d3 2300 	ldrd	r2, r3, [r3]
  40044c:	4e11      	ldr	r6, [pc, #68]	; (400494 <getComplFilterAngle+0xa4>)
  40044e:	f04f 0000 	mov.w	r0, #0
  400452:	4911      	ldr	r1, [pc, #68]	; (400498 <getComplFilterAngle+0xa8>)
  400454:	47b0      	blx	r6
  400456:	4602      	mov	r2, r0
  400458:	460b      	mov	r3, r1
  40045a:	4e0b      	ldr	r6, [pc, #44]	; (400488 <getComplFilterAngle+0x98>)
  40045c:	4610      	mov	r0, r2
  40045e:	4619      	mov	r1, r3
  400460:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400464:	47b0      	blx	r6
  400466:	4602      	mov	r2, r0
  400468:	460b      	mov	r3, r1
  40046a:	4e08      	ldr	r6, [pc, #32]	; (40048c <getComplFilterAngle+0x9c>)
  40046c:	4620      	mov	r0, r4
  40046e:	4629      	mov	r1, r5
  400470:	47b0      	blx	r6
  400472:	4602      	mov	r2, r0
  400474:	460b      	mov	r3, r1
  400476:	68f9      	ldr	r1, [r7, #12]
  400478:	e9c1 2300 	strd	r2, r3, [r1]
  40047c:	371c      	adds	r7, #28
  40047e:	46bd      	mov	sp, r7
  400480:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400482:	bf00      	nop
  400484:	00400cd1 	.word	0x00400cd1
  400488:	0040abb5 	.word	0x0040abb5
  40048c:	0040a851 	.word	0x0040a851
  400490:	20000128 	.word	0x20000128
  400494:	0040a84d 	.word	0x0040a84d
  400498:	3ff00000 	.word	0x3ff00000

0040049c <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {{0}};

void initKalman(KalmanConst *kalmanInit){
  40049c:	b480      	push	{r7}
  40049e:	b083      	sub	sp, #12
  4004a0:	af00      	add	r7, sp, #0
  4004a2:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  4004a4:	687b      	ldr	r3, [r7, #4]
  4004a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004aa:	491c      	ldr	r1, [pc, #112]	; (40051c <initKalman+0x80>)
  4004ac:	e9c1 2300 	strd	r2, r3, [r1]
	QgyroBias	=	kalmanInit->Qbias;
  4004b0:	687b      	ldr	r3, [r7, #4]
  4004b2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4004b6:	491a      	ldr	r1, [pc, #104]	; (400520 <initKalman+0x84>)
  4004b8:	e9c1 2300 	strd	r2, r3, [r1]
	Rmeasure	=	kalmanInit->Rmeasure;
  4004bc:	687b      	ldr	r3, [r7, #4]
  4004be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4004c2:	4918      	ldr	r1, [pc, #96]	; (400524 <initKalman+0x88>)
  4004c4:	e9c1 2300 	strd	r2, r3, [r1]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  4004c8:	687b      	ldr	r3, [r7, #4]
  4004ca:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4004ce:	4916      	ldr	r1, [pc, #88]	; (400528 <initKalman+0x8c>)
  4004d0:	e9c1 2300 	strd	r2, r3, [r1]
	bias		=	kalmanInit->bias;		//Reset Bias
  4004d4:	687b      	ldr	r3, [r7, #4]
  4004d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4004da:	4914      	ldr	r1, [pc, #80]	; (40052c <initKalman+0x90>)
  4004dc:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  4004e0:	687b      	ldr	r3, [r7, #4]
  4004e2:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
  4004e6:	4912      	ldr	r1, [pc, #72]	; (400530 <initKalman+0x94>)
  4004e8:	e9c1 2300 	strd	r2, r3, [r1]
	P[1][0]		=	kalmanInit->P[1][0];
  4004ec:	687b      	ldr	r3, [r7, #4]
  4004ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
  4004f2:	490f      	ldr	r1, [pc, #60]	; (400530 <initKalman+0x94>)
  4004f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  4004f8:	687b      	ldr	r3, [r7, #4]
  4004fa:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
  4004fe:	490c      	ldr	r1, [pc, #48]	; (400530 <initKalman+0x94>)
  400500:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  400504:	687b      	ldr	r3, [r7, #4]
  400506:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
  40050a:	4909      	ldr	r1, [pc, #36]	; (400530 <initKalman+0x94>)
  40050c:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
  400510:	370c      	adds	r7, #12
  400512:	46bd      	mov	sp, r7
  400514:	f85d 7b04 	ldr.w	r7, [sp], #4
  400518:	4770      	bx	lr
  40051a:	bf00      	nop
  40051c:	20000a30 	.word	0x20000a30
  400520:	20000a38 	.word	0x20000a38
  400524:	20000a40 	.word	0x20000a40
  400528:	20000a48 	.word	0x20000a48
  40052c:	20000a50 	.word	0x20000a50
  400530:	20000a58 	.word	0x20000a58

00400534 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  400534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400538:	b093      	sub	sp, #76	; 0x4c
  40053a:	af00      	add	r7, sp, #0
  40053c:	60f8      	str	r0, [r7, #12]
  40053e:	60b9      	str	r1, [r7, #8]
  400540:	607a      	str	r2, [r7, #4]
	
	// Discrete Kalman filter time update equations - Time Update ("Predict")
	// Update xhat - Project the state ahead
	/* Step 1 */
	double rate = newRate - bias;
  400542:	4b7f      	ldr	r3, [pc, #508]	; (400740 <getKalmanAngle+0x20c>)
  400544:	68b8      	ldr	r0, [r7, #8]
  400546:	4798      	blx	r3
  400548:	4b7e      	ldr	r3, [pc, #504]	; (400744 <getKalmanAngle+0x210>)
  40054a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40054e:	4c7e      	ldr	r4, [pc, #504]	; (400748 <getKalmanAngle+0x214>)
  400550:	47a0      	blx	r4
  400552:	4602      	mov	r2, r0
  400554:	460b      	mov	r3, r1
  400556:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	angle += dt*rate;
  40055a:	4b79      	ldr	r3, [pc, #484]	; (400740 <getKalmanAngle+0x20c>)
  40055c:	6878      	ldr	r0, [r7, #4]
  40055e:	4798      	blx	r3
  400560:	4602      	mov	r2, r0
  400562:	460b      	mov	r3, r1
  400564:	4c79      	ldr	r4, [pc, #484]	; (40074c <getKalmanAngle+0x218>)
  400566:	4610      	mov	r0, r2
  400568:	4619      	mov	r1, r3
  40056a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  40056e:	47a0      	blx	r4
  400570:	4602      	mov	r2, r0
  400572:	460b      	mov	r3, r1
  400574:	4610      	mov	r0, r2
  400576:	4619      	mov	r1, r3
  400578:	4b75      	ldr	r3, [pc, #468]	; (400750 <getKalmanAngle+0x21c>)
  40057a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40057e:	4c75      	ldr	r4, [pc, #468]	; (400754 <getKalmanAngle+0x220>)
  400580:	47a0      	blx	r4
  400582:	4602      	mov	r2, r0
  400584:	460b      	mov	r3, r1
  400586:	4972      	ldr	r1, [pc, #456]	; (400750 <getKalmanAngle+0x21c>)
  400588:	e9c1 2300 	strd	r2, r3, [r1]
	
	// Update estimation error covariance - Project the error covariance ahead
	/* Step 2 */
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  40058c:	4b72      	ldr	r3, [pc, #456]	; (400758 <getKalmanAngle+0x224>)
  40058e:	e9d3 4500 	ldrd	r4, r5, [r3]
  400592:	4b6b      	ldr	r3, [pc, #428]	; (400740 <getKalmanAngle+0x20c>)
  400594:	6878      	ldr	r0, [r7, #4]
  400596:	4798      	blx	r3
  400598:	4680      	mov	r8, r0
  40059a:	4689      	mov	r9, r1
  40059c:	4b68      	ldr	r3, [pc, #416]	; (400740 <getKalmanAngle+0x20c>)
  40059e:	6878      	ldr	r0, [r7, #4]
  4005a0:	4798      	blx	r3
  4005a2:	4b6d      	ldr	r3, [pc, #436]	; (400758 <getKalmanAngle+0x224>)
  4005a4:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4005a8:	4e68      	ldr	r6, [pc, #416]	; (40074c <getKalmanAngle+0x218>)
  4005aa:	47b0      	blx	r6
  4005ac:	4602      	mov	r2, r0
  4005ae:	460b      	mov	r3, r1
  4005b0:	4610      	mov	r0, r2
  4005b2:	4619      	mov	r1, r3
  4005b4:	4b68      	ldr	r3, [pc, #416]	; (400758 <getKalmanAngle+0x224>)
  4005b6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4005ba:	4e63      	ldr	r6, [pc, #396]	; (400748 <getKalmanAngle+0x214>)
  4005bc:	47b0      	blx	r6
  4005be:	4602      	mov	r2, r0
  4005c0:	460b      	mov	r3, r1
  4005c2:	4610      	mov	r0, r2
  4005c4:	4619      	mov	r1, r3
  4005c6:	4b64      	ldr	r3, [pc, #400]	; (400758 <getKalmanAngle+0x224>)
  4005c8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4005cc:	4e5e      	ldr	r6, [pc, #376]	; (400748 <getKalmanAngle+0x214>)
  4005ce:	47b0      	blx	r6
  4005d0:	4602      	mov	r2, r0
  4005d2:	460b      	mov	r3, r1
  4005d4:	4610      	mov	r0, r2
  4005d6:	4619      	mov	r1, r3
  4005d8:	4b60      	ldr	r3, [pc, #384]	; (40075c <getKalmanAngle+0x228>)
  4005da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005de:	4e5d      	ldr	r6, [pc, #372]	; (400754 <getKalmanAngle+0x220>)
  4005e0:	47b0      	blx	r6
  4005e2:	4602      	mov	r2, r0
  4005e4:	460b      	mov	r3, r1
  4005e6:	4e59      	ldr	r6, [pc, #356]	; (40074c <getKalmanAngle+0x218>)
  4005e8:	4640      	mov	r0, r8
  4005ea:	4649      	mov	r1, r9
  4005ec:	47b0      	blx	r6
  4005ee:	4602      	mov	r2, r0
  4005f0:	460b      	mov	r3, r1
  4005f2:	4e58      	ldr	r6, [pc, #352]	; (400754 <getKalmanAngle+0x220>)
  4005f4:	4620      	mov	r0, r4
  4005f6:	4629      	mov	r1, r5
  4005f8:	47b0      	blx	r6
  4005fa:	4602      	mov	r2, r0
  4005fc:	460b      	mov	r3, r1
  4005fe:	4956      	ldr	r1, [pc, #344]	; (400758 <getKalmanAngle+0x224>)
  400600:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= dt * P[1][1];
  400604:	4b54      	ldr	r3, [pc, #336]	; (400758 <getKalmanAngle+0x224>)
  400606:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  40060a:	4b4d      	ldr	r3, [pc, #308]	; (400740 <getKalmanAngle+0x20c>)
  40060c:	6878      	ldr	r0, [r7, #4]
  40060e:	4798      	blx	r3
  400610:	4b51      	ldr	r3, [pc, #324]	; (400758 <getKalmanAngle+0x224>)
  400612:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400616:	4e4d      	ldr	r6, [pc, #308]	; (40074c <getKalmanAngle+0x218>)
  400618:	47b0      	blx	r6
  40061a:	4602      	mov	r2, r0
  40061c:	460b      	mov	r3, r1
  40061e:	4e4a      	ldr	r6, [pc, #296]	; (400748 <getKalmanAngle+0x214>)
  400620:	4620      	mov	r0, r4
  400622:	4629      	mov	r1, r5
  400624:	47b0      	blx	r6
  400626:	4602      	mov	r2, r0
  400628:	460b      	mov	r3, r1
  40062a:	494b      	ldr	r1, [pc, #300]	; (400758 <getKalmanAngle+0x224>)
  40062c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= dt * P[1][1];
  400630:	4b49      	ldr	r3, [pc, #292]	; (400758 <getKalmanAngle+0x224>)
  400632:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400636:	4b42      	ldr	r3, [pc, #264]	; (400740 <getKalmanAngle+0x20c>)
  400638:	6878      	ldr	r0, [r7, #4]
  40063a:	4798      	blx	r3
  40063c:	4b46      	ldr	r3, [pc, #280]	; (400758 <getKalmanAngle+0x224>)
  40063e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400642:	4e42      	ldr	r6, [pc, #264]	; (40074c <getKalmanAngle+0x218>)
  400644:	47b0      	blx	r6
  400646:	4602      	mov	r2, r0
  400648:	460b      	mov	r3, r1
  40064a:	4e3f      	ldr	r6, [pc, #252]	; (400748 <getKalmanAngle+0x214>)
  40064c:	4620      	mov	r0, r4
  40064e:	4629      	mov	r1, r5
  400650:	47b0      	blx	r6
  400652:	4602      	mov	r2, r0
  400654:	460b      	mov	r3, r1
  400656:	4940      	ldr	r1, [pc, #256]	; (400758 <getKalmanAngle+0x224>)
  400658:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] += QgyroBias * dt;
  40065c:	4b3e      	ldr	r3, [pc, #248]	; (400758 <getKalmanAngle+0x224>)
  40065e:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  400662:	4b37      	ldr	r3, [pc, #220]	; (400740 <getKalmanAngle+0x20c>)
  400664:	6878      	ldr	r0, [r7, #4]
  400666:	4798      	blx	r3
  400668:	4b3d      	ldr	r3, [pc, #244]	; (400760 <getKalmanAngle+0x22c>)
  40066a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40066e:	4e37      	ldr	r6, [pc, #220]	; (40074c <getKalmanAngle+0x218>)
  400670:	47b0      	blx	r6
  400672:	4602      	mov	r2, r0
  400674:	460b      	mov	r3, r1
  400676:	4e37      	ldr	r6, [pc, #220]	; (400754 <getKalmanAngle+0x220>)
  400678:	4620      	mov	r0, r4
  40067a:	4629      	mov	r1, r5
  40067c:	47b0      	blx	r6
  40067e:	4602      	mov	r2, r0
  400680:	460b      	mov	r3, r1
  400682:	4935      	ldr	r1, [pc, #212]	; (400758 <getKalmanAngle+0x224>)
  400684:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	// Discrete Kalman filter measurement update equations - Measurement Update ("Correct")
	// Calculate Kalman gain - Compute the Kalman gain
	/* Step 4 */
	double S = P[0][0] + Rmeasure; // Estimate error
  400688:	4b33      	ldr	r3, [pc, #204]	; (400758 <getKalmanAngle+0x224>)
  40068a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40068e:	4b35      	ldr	r3, [pc, #212]	; (400764 <getKalmanAngle+0x230>)
  400690:	e9d3 2300 	ldrd	r2, r3, [r3]
  400694:	4c2f      	ldr	r4, [pc, #188]	; (400754 <getKalmanAngle+0x220>)
  400696:	47a0      	blx	r4
  400698:	4602      	mov	r2, r0
  40069a:	460b      	mov	r3, r1
  40069c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	/* Step 5 */
	double K[2]; // Kalman gain - This is a 2x1 vector
	K[0] = P[0][0]/S;
  4006a0:	4b2d      	ldr	r3, [pc, #180]	; (400758 <getKalmanAngle+0x224>)
  4006a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006a6:	4c30      	ldr	r4, [pc, #192]	; (400768 <getKalmanAngle+0x234>)
  4006a8:	4610      	mov	r0, r2
  4006aa:	4619      	mov	r1, r3
  4006ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4006b0:	47a0      	blx	r4
  4006b2:	4602      	mov	r2, r0
  4006b4:	460b      	mov	r3, r1
  4006b6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = P[1][0]/S;
  4006ba:	4b27      	ldr	r3, [pc, #156]	; (400758 <getKalmanAngle+0x224>)
  4006bc:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  4006c0:	4c29      	ldr	r4, [pc, #164]	; (400768 <getKalmanAngle+0x234>)
  4006c2:	4610      	mov	r0, r2
  4006c4:	4619      	mov	r1, r3
  4006c6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  4006ca:	47a0      	blx	r4
  4006cc:	4602      	mov	r2, r0
  4006ce:	460b      	mov	r3, r1
  4006d0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	
	// Calculate angle and bias - Update estimate with measurement zk (newAngle)
	/* Step 3 */
	double y = newAngle - angle;
  4006d4:	4b1a      	ldr	r3, [pc, #104]	; (400740 <getKalmanAngle+0x20c>)
  4006d6:	68f8      	ldr	r0, [r7, #12]
  4006d8:	4798      	blx	r3
  4006da:	4b1d      	ldr	r3, [pc, #116]	; (400750 <getKalmanAngle+0x21c>)
  4006dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006e0:	4c19      	ldr	r4, [pc, #100]	; (400748 <getKalmanAngle+0x214>)
  4006e2:	47a0      	blx	r4
  4006e4:	4602      	mov	r2, r0
  4006e6:	460b      	mov	r3, r1
  4006e8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	/* Step 6 */
	angle += K[0] * y;
  4006ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4006f0:	4c16      	ldr	r4, [pc, #88]	; (40074c <getKalmanAngle+0x218>)
  4006f2:	4610      	mov	r0, r2
  4006f4:	4619      	mov	r1, r3
  4006f6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4006fa:	47a0      	blx	r4
  4006fc:	4602      	mov	r2, r0
  4006fe:	460b      	mov	r3, r1
  400700:	4610      	mov	r0, r2
  400702:	4619      	mov	r1, r3
  400704:	4b12      	ldr	r3, [pc, #72]	; (400750 <getKalmanAngle+0x21c>)
  400706:	e9d3 2300 	ldrd	r2, r3, [r3]
  40070a:	4c12      	ldr	r4, [pc, #72]	; (400754 <getKalmanAngle+0x220>)
  40070c:	47a0      	blx	r4
  40070e:	4602      	mov	r2, r0
  400710:	460b      	mov	r3, r1
  400712:	490f      	ldr	r1, [pc, #60]	; (400750 <getKalmanAngle+0x21c>)
  400714:	e9c1 2300 	strd	r2, r3, [r1]
	bias += K[1] * y;
  400718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  40071c:	4c0b      	ldr	r4, [pc, #44]	; (40074c <getKalmanAngle+0x218>)
  40071e:	4610      	mov	r0, r2
  400720:	4619      	mov	r1, r3
  400722:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400726:	47a0      	blx	r4
  400728:	4602      	mov	r2, r0
  40072a:	460b      	mov	r3, r1
  40072c:	4610      	mov	r0, r2
  40072e:	4619      	mov	r1, r3
  400730:	4b04      	ldr	r3, [pc, #16]	; (400744 <getKalmanAngle+0x210>)
  400732:	e9d3 2300 	ldrd	r2, r3, [r3]
  400736:	4c07      	ldr	r4, [pc, #28]	; (400754 <getKalmanAngle+0x220>)
  400738:	47a0      	blx	r4
  40073a:	4602      	mov	r2, r0
  40073c:	460b      	mov	r3, r1
  40073e:	e015      	b.n	40076c <getKalmanAngle+0x238>
  400740:	0040ab0d 	.word	0x0040ab0d
  400744:	20000a50 	.word	0x20000a50
  400748:	0040a84d 	.word	0x0040a84d
  40074c:	0040abb5 	.word	0x0040abb5
  400750:	20000a48 	.word	0x20000a48
  400754:	0040a851 	.word	0x0040a851
  400758:	20000a58 	.word	0x20000a58
  40075c:	20000a30 	.word	0x20000a30
  400760:	20000a38 	.word	0x20000a38
  400764:	20000a40 	.word	0x20000a40
  400768:	0040ae09 	.word	0x0040ae09
  40076c:	4936      	ldr	r1, [pc, #216]	; (400848 <getKalmanAngle+0x314>)
  40076e:	e9c1 2300 	strd	r2, r3, [r1]
	
	// Calculate estimation error covariance - Update the error covariance
	/* Step 7 */
	double P00_temp = P[0][0];
  400772:	4b36      	ldr	r3, [pc, #216]	; (40084c <getKalmanAngle+0x318>)
  400774:	e9d3 2300 	ldrd	r2, r3, [r3]
  400778:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  40077c:	4b33      	ldr	r3, [pc, #204]	; (40084c <getKalmanAngle+0x318>)
  40077e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400782:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  400786:	4b31      	ldr	r3, [pc, #196]	; (40084c <getKalmanAngle+0x318>)
  400788:	e9d3 4500 	ldrd	r4, r5, [r3]
  40078c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400790:	4e2f      	ldr	r6, [pc, #188]	; (400850 <getKalmanAngle+0x31c>)
  400792:	4610      	mov	r0, r2
  400794:	4619      	mov	r1, r3
  400796:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40079a:	47b0      	blx	r6
  40079c:	4602      	mov	r2, r0
  40079e:	460b      	mov	r3, r1
  4007a0:	4e2c      	ldr	r6, [pc, #176]	; (400854 <getKalmanAngle+0x320>)
  4007a2:	4620      	mov	r0, r4
  4007a4:	4629      	mov	r1, r5
  4007a6:	47b0      	blx	r6
  4007a8:	4602      	mov	r2, r0
  4007aa:	460b      	mov	r3, r1
  4007ac:	4927      	ldr	r1, [pc, #156]	; (40084c <getKalmanAngle+0x318>)
  4007ae:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= K[0] * P01_temp;
  4007b2:	4b26      	ldr	r3, [pc, #152]	; (40084c <getKalmanAngle+0x318>)
  4007b4:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  4007b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4007bc:	4e24      	ldr	r6, [pc, #144]	; (400850 <getKalmanAngle+0x31c>)
  4007be:	4610      	mov	r0, r2
  4007c0:	4619      	mov	r1, r3
  4007c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  4007c6:	47b0      	blx	r6
  4007c8:	4602      	mov	r2, r0
  4007ca:	460b      	mov	r3, r1
  4007cc:	4e21      	ldr	r6, [pc, #132]	; (400854 <getKalmanAngle+0x320>)
  4007ce:	4620      	mov	r0, r4
  4007d0:	4629      	mov	r1, r5
  4007d2:	47b0      	blx	r6
  4007d4:	4602      	mov	r2, r0
  4007d6:	460b      	mov	r3, r1
  4007d8:	491c      	ldr	r1, [pc, #112]	; (40084c <getKalmanAngle+0x318>)
  4007da:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= K[1] * P00_temp;
  4007de:	4b1b      	ldr	r3, [pc, #108]	; (40084c <getKalmanAngle+0x318>)
  4007e0:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4007e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  4007e8:	4e19      	ldr	r6, [pc, #100]	; (400850 <getKalmanAngle+0x31c>)
  4007ea:	4610      	mov	r0, r2
  4007ec:	4619      	mov	r1, r3
  4007ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  4007f2:	47b0      	blx	r6
  4007f4:	4602      	mov	r2, r0
  4007f6:	460b      	mov	r3, r1
  4007f8:	4e16      	ldr	r6, [pc, #88]	; (400854 <getKalmanAngle+0x320>)
  4007fa:	4620      	mov	r0, r4
  4007fc:	4629      	mov	r1, r5
  4007fe:	47b0      	blx	r6
  400800:	4602      	mov	r2, r0
  400802:	460b      	mov	r3, r1
  400804:	4911      	ldr	r1, [pc, #68]	; (40084c <getKalmanAngle+0x318>)
  400806:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] -= K[1] * P01_temp;
  40080a:	4b10      	ldr	r3, [pc, #64]	; (40084c <getKalmanAngle+0x318>)
  40080c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  400810:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400814:	4e0e      	ldr	r6, [pc, #56]	; (400850 <getKalmanAngle+0x31c>)
  400816:	4610      	mov	r0, r2
  400818:	4619      	mov	r1, r3
  40081a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40081e:	47b0      	blx	r6
  400820:	4602      	mov	r2, r0
  400822:	460b      	mov	r3, r1
  400824:	4e0b      	ldr	r6, [pc, #44]	; (400854 <getKalmanAngle+0x320>)
  400826:	4620      	mov	r0, r4
  400828:	4629      	mov	r1, r5
  40082a:	47b0      	blx	r6
  40082c:	4602      	mov	r2, r0
  40082e:	460b      	mov	r3, r1
  400830:	4906      	ldr	r1, [pc, #24]	; (40084c <getKalmanAngle+0x318>)
  400832:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	return angle;
  400836:	4b08      	ldr	r3, [pc, #32]	; (400858 <getKalmanAngle+0x324>)
  400838:	e9d3 2300 	ldrd	r2, r3, [r3]
  40083c:	4610      	mov	r0, r2
  40083e:	4619      	mov	r1, r3
  400840:	374c      	adds	r7, #76	; 0x4c
  400842:	46bd      	mov	sp, r7
  400844:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400848:	20000a50 	.word	0x20000a50
  40084c:	20000a58 	.word	0x20000a58
  400850:	0040abb5 	.word	0x0040abb5
  400854:	0040a84d 	.word	0x0040a84d
  400858:	20000a48 	.word	0x20000a48

0040085c <resetCounterEncoder>:
uint32_t aFlag;
uint32_t bFlag;

int32_t roundEncoder;

void resetCounterEncoder(void){
  40085c:	b480      	push	{r7}
  40085e:	af00      	add	r7, sp, #0
	roundEncoder = 0;
  400860:	4b06      	ldr	r3, [pc, #24]	; (40087c <resetCounterEncoder+0x20>)
  400862:	2200      	movs	r2, #0
  400864:	601a      	str	r2, [r3, #0]
	aFlag = 0;
  400866:	4b06      	ldr	r3, [pc, #24]	; (400880 <resetCounterEncoder+0x24>)
  400868:	2200      	movs	r2, #0
  40086a:	601a      	str	r2, [r3, #0]
	bFlag = 0;
  40086c:	4b05      	ldr	r3, [pc, #20]	; (400884 <resetCounterEncoder+0x28>)
  40086e:	2200      	movs	r2, #0
  400870:	601a      	str	r2, [r3, #0]
}
  400872:	46bd      	mov	sp, r7
  400874:	f85d 7b04 	ldr.w	r7, [sp], #4
  400878:	4770      	bx	lr
  40087a:	bf00      	nop
  40087c:	20004584 	.word	0x20004584
  400880:	20004588 	.word	0x20004588
  400884:	20004580 	.word	0x20004580

00400888 <setCounterEncoder>:

void setCounterEncoder(Bool degrees, double value){
  400888:	b590      	push	{r4, r7, lr}
  40088a:	b085      	sub	sp, #20
  40088c:	af00      	add	r7, sp, #0
  40088e:	4601      	mov	r1, r0
  400890:	e9c7 2300 	strd	r2, r3, [r7]
  400894:	460b      	mov	r3, r1
  400896:	73fb      	strb	r3, [r7, #15]
	if (degrees){
  400898:	7bfb      	ldrb	r3, [r7, #15]
  40089a:	2b00      	cmp	r3, #0
  40089c:	d019      	beq.n	4008d2 <setCounterEncoder+0x4a>
		roundEncoder = (value/VOLTA_COMP)*ENC_RES;
  40089e:	4c1e      	ldr	r4, [pc, #120]	; (400918 <setCounterEncoder+0x90>)
  4008a0:	e9d7 0100 	ldrd	r0, r1, [r7]
  4008a4:	f04f 0200 	mov.w	r2, #0
  4008a8:	4b1c      	ldr	r3, [pc, #112]	; (40091c <setCounterEncoder+0x94>)
  4008aa:	47a0      	blx	r4
  4008ac:	4602      	mov	r2, r0
  4008ae:	460b      	mov	r3, r1
  4008b0:	4c1b      	ldr	r4, [pc, #108]	; (400920 <setCounterEncoder+0x98>)
  4008b2:	4610      	mov	r0, r2
  4008b4:	4619      	mov	r1, r3
  4008b6:	f04f 0200 	mov.w	r2, #0
  4008ba:	4b1a      	ldr	r3, [pc, #104]	; (400924 <setCounterEncoder+0x9c>)
  4008bc:	47a0      	blx	r4
  4008be:	4602      	mov	r2, r0
  4008c0:	460b      	mov	r3, r1
  4008c2:	4c19      	ldr	r4, [pc, #100]	; (400928 <setCounterEncoder+0xa0>)
  4008c4:	4610      	mov	r0, r2
  4008c6:	4619      	mov	r1, r3
  4008c8:	47a0      	blx	r4
  4008ca:	4602      	mov	r2, r0
  4008cc:	4b17      	ldr	r3, [pc, #92]	; (40092c <setCounterEncoder+0xa4>)
  4008ce:	601a      	str	r2, [r3, #0]
  4008d0:	e018      	b.n	400904 <setCounterEncoder+0x7c>
	} else {
		roundEncoder = (value/M_TWOPI)*ENC_RES;
  4008d2:	4c11      	ldr	r4, [pc, #68]	; (400918 <setCounterEncoder+0x90>)
  4008d4:	e9d7 0100 	ldrd	r0, r1, [r7]
  4008d8:	a30d      	add	r3, pc, #52	; (adr r3, 400910 <setCounterEncoder+0x88>)
  4008da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008de:	47a0      	blx	r4
  4008e0:	4602      	mov	r2, r0
  4008e2:	460b      	mov	r3, r1
  4008e4:	4c0e      	ldr	r4, [pc, #56]	; (400920 <setCounterEncoder+0x98>)
  4008e6:	4610      	mov	r0, r2
  4008e8:	4619      	mov	r1, r3
  4008ea:	f04f 0200 	mov.w	r2, #0
  4008ee:	4b0d      	ldr	r3, [pc, #52]	; (400924 <setCounterEncoder+0x9c>)
  4008f0:	47a0      	blx	r4
  4008f2:	4602      	mov	r2, r0
  4008f4:	460b      	mov	r3, r1
  4008f6:	4c0c      	ldr	r4, [pc, #48]	; (400928 <setCounterEncoder+0xa0>)
  4008f8:	4610      	mov	r0, r2
  4008fa:	4619      	mov	r1, r3
  4008fc:	47a0      	blx	r4
  4008fe:	4602      	mov	r2, r0
  400900:	4b0a      	ldr	r3, [pc, #40]	; (40092c <setCounterEncoder+0xa4>)
  400902:	601a      	str	r2, [r3, #0]
	}
}
  400904:	3714      	adds	r7, #20
  400906:	46bd      	mov	sp, r7
  400908:	bd90      	pop	{r4, r7, pc}
  40090a:	bf00      	nop
  40090c:	f3af 8000 	nop.w
  400910:	54442d18 	.word	0x54442d18
  400914:	401921fb 	.word	0x401921fb
  400918:	0040ae09 	.word	0x0040ae09
  40091c:	40768000 	.word	0x40768000
  400920:	0040abb5 	.word	0x0040abb5
  400924:	40900000 	.word	0x40900000
  400928:	0040b0e9 	.word	0x0040b0e9
  40092c:	20004584 	.word	0x20004584

00400930 <getAngleEncoder>:

double getAngleEncoder(Bool degrees){
  400930:	b590      	push	{r4, r7, lr}
  400932:	b085      	sub	sp, #20
  400934:	af00      	add	r7, sp, #0
  400936:	4603      	mov	r3, r0
  400938:	71fb      	strb	r3, [r7, #7]
	double val = -400;
  40093a:	f04f 0200 	mov.w	r2, #0
  40093e:	4b24      	ldr	r3, [pc, #144]	; (4009d0 <getAngleEncoder+0xa0>)
  400940:	e9c7 2302 	strd	r2, r3, [r7, #8]
	
	if (degrees){
  400944:	79fb      	ldrb	r3, [r7, #7]
  400946:	2b00      	cmp	r3, #0
  400948:	d01b      	beq.n	400982 <getAngleEncoder+0x52>
		val = ((double)roundEncoder/ENC_RES)*VOLTA_COMP;
  40094a:	4b22      	ldr	r3, [pc, #136]	; (4009d4 <getAngleEncoder+0xa4>)
  40094c:	681a      	ldr	r2, [r3, #0]
  40094e:	4b22      	ldr	r3, [pc, #136]	; (4009d8 <getAngleEncoder+0xa8>)
  400950:	4610      	mov	r0, r2
  400952:	4798      	blx	r3
  400954:	4602      	mov	r2, r0
  400956:	460b      	mov	r3, r1
  400958:	4c20      	ldr	r4, [pc, #128]	; (4009dc <getAngleEncoder+0xac>)
  40095a:	4610      	mov	r0, r2
  40095c:	4619      	mov	r1, r3
  40095e:	f04f 0200 	mov.w	r2, #0
  400962:	4b1f      	ldr	r3, [pc, #124]	; (4009e0 <getAngleEncoder+0xb0>)
  400964:	47a0      	blx	r4
  400966:	4602      	mov	r2, r0
  400968:	460b      	mov	r3, r1
  40096a:	4c1e      	ldr	r4, [pc, #120]	; (4009e4 <getAngleEncoder+0xb4>)
  40096c:	4610      	mov	r0, r2
  40096e:	4619      	mov	r1, r3
  400970:	f04f 0200 	mov.w	r2, #0
  400974:	4b1c      	ldr	r3, [pc, #112]	; (4009e8 <getAngleEncoder+0xb8>)
  400976:	47a0      	blx	r4
  400978:	4602      	mov	r2, r0
  40097a:	460b      	mov	r3, r1
  40097c:	e9c7 2302 	strd	r2, r3, [r7, #8]
  400980:	e01a      	b.n	4009b8 <getAngleEncoder+0x88>
	} else {
		val = ((double)roundEncoder/ENC_RES)*M_TWOPI;
  400982:	4b14      	ldr	r3, [pc, #80]	; (4009d4 <getAngleEncoder+0xa4>)
  400984:	681a      	ldr	r2, [r3, #0]
  400986:	4b14      	ldr	r3, [pc, #80]	; (4009d8 <getAngleEncoder+0xa8>)
  400988:	4610      	mov	r0, r2
  40098a:	4798      	blx	r3
  40098c:	4602      	mov	r2, r0
  40098e:	460b      	mov	r3, r1
  400990:	4c12      	ldr	r4, [pc, #72]	; (4009dc <getAngleEncoder+0xac>)
  400992:	4610      	mov	r0, r2
  400994:	4619      	mov	r1, r3
  400996:	f04f 0200 	mov.w	r2, #0
  40099a:	4b11      	ldr	r3, [pc, #68]	; (4009e0 <getAngleEncoder+0xb0>)
  40099c:	47a0      	blx	r4
  40099e:	4602      	mov	r2, r0
  4009a0:	460b      	mov	r3, r1
  4009a2:	4c10      	ldr	r4, [pc, #64]	; (4009e4 <getAngleEncoder+0xb4>)
  4009a4:	4610      	mov	r0, r2
  4009a6:	4619      	mov	r1, r3
  4009a8:	a307      	add	r3, pc, #28	; (adr r3, 4009c8 <getAngleEncoder+0x98>)
  4009aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009ae:	47a0      	blx	r4
  4009b0:	4602      	mov	r2, r0
  4009b2:	460b      	mov	r3, r1
  4009b4:	e9c7 2302 	strd	r2, r3, [r7, #8]
	}
	
	return val;
  4009b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  4009bc:	4610      	mov	r0, r2
  4009be:	4619      	mov	r1, r3
  4009c0:	3714      	adds	r7, #20
  4009c2:	46bd      	mov	sp, r7
  4009c4:	bd90      	pop	{r4, r7, pc}
  4009c6:	bf00      	nop
  4009c8:	54442d18 	.word	0x54442d18
  4009cc:	401921fb 	.word	0x401921fb
  4009d0:	c0790000 	.word	0xc0790000
  4009d4:	20004584 	.word	0x20004584
  4009d8:	0040aae9 	.word	0x0040aae9
  4009dc:	0040ae09 	.word	0x0040ae09
  4009e0:	40900000 	.word	0x40900000
  4009e4:	0040abb5 	.word	0x0040abb5
  4009e8:	40768000 	.word	0x40768000
  4009ec:	f3af 8000 	nop.w

004009f0 <pin_handler>:

void pin_handler(uint32_t id, uint32_t mask){
  4009f0:	b480      	push	{r7}
  4009f2:	b083      	sub	sp, #12
  4009f4:	af00      	add	r7, sp, #0
  4009f6:	6078      	str	r0, [r7, #4]
  4009f8:	6039      	str	r1, [r7, #0]
	if (id == ID_ENC){
  4009fa:	687b      	ldr	r3, [r7, #4]
  4009fc:	2b0b      	cmp	r3, #11
  4009fe:	d12c      	bne.n	400a5a <pin_handler+0x6a>
		switch (mask){
  400a00:	683b      	ldr	r3, [r7, #0]
  400a02:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
  400a06:	d013      	beq.n	400a30 <pin_handler+0x40>
  400a08:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  400a0c:	d01e      	beq.n	400a4c <pin_handler+0x5c>
  400a0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400a12:	d122      	bne.n	400a5a <pin_handler+0x6a>
			case GPIO_A:
				if (bFlag){
  400a14:	4b13      	ldr	r3, [pc, #76]	; (400a64 <pin_handler+0x74>)
  400a16:	681b      	ldr	r3, [r3, #0]
  400a18:	2b00      	cmp	r3, #0
  400a1a:	d005      	beq.n	400a28 <pin_handler+0x38>
					roundEncoder++;
  400a1c:	4b12      	ldr	r3, [pc, #72]	; (400a68 <pin_handler+0x78>)
  400a1e:	681b      	ldr	r3, [r3, #0]
  400a20:	1c5a      	adds	r2, r3, #1
  400a22:	4b11      	ldr	r3, [pc, #68]	; (400a68 <pin_handler+0x78>)
  400a24:	601a      	str	r2, [r3, #0]
				} else {
					aFlag = 1;
				}
			break;
  400a26:	e018      	b.n	400a5a <pin_handler+0x6a>
		switch (mask){
			case GPIO_A:
				if (bFlag){
					roundEncoder++;
				} else {
					aFlag = 1;
  400a28:	4b10      	ldr	r3, [pc, #64]	; (400a6c <pin_handler+0x7c>)
  400a2a:	2201      	movs	r2, #1
  400a2c:	601a      	str	r2, [r3, #0]
				}
			break;
  400a2e:	e014      	b.n	400a5a <pin_handler+0x6a>
			case GPIO_B:
				if (aFlag){
  400a30:	4b0e      	ldr	r3, [pc, #56]	; (400a6c <pin_handler+0x7c>)
  400a32:	681b      	ldr	r3, [r3, #0]
  400a34:	2b00      	cmp	r3, #0
  400a36:	d005      	beq.n	400a44 <pin_handler+0x54>
					roundEncoder--;
  400a38:	4b0b      	ldr	r3, [pc, #44]	; (400a68 <pin_handler+0x78>)
  400a3a:	681b      	ldr	r3, [r3, #0]
  400a3c:	1e5a      	subs	r2, r3, #1
  400a3e:	4b0a      	ldr	r3, [pc, #40]	; (400a68 <pin_handler+0x78>)
  400a40:	601a      	str	r2, [r3, #0]
				} else {
					bFlag = 1;
				}
			break;
  400a42:	e00a      	b.n	400a5a <pin_handler+0x6a>
			break;
			case GPIO_B:
				if (aFlag){
					roundEncoder--;
				} else {
					bFlag = 1;
  400a44:	4b07      	ldr	r3, [pc, #28]	; (400a64 <pin_handler+0x74>)
  400a46:	2201      	movs	r2, #1
  400a48:	601a      	str	r2, [r3, #0]
				}
			break;
  400a4a:	e006      	b.n	400a5a <pin_handler+0x6a>
			case GPIO_C:
				bFlag = 0;
  400a4c:	4b05      	ldr	r3, [pc, #20]	; (400a64 <pin_handler+0x74>)
  400a4e:	2200      	movs	r2, #0
  400a50:	601a      	str	r2, [r3, #0]
				aFlag = 0;
  400a52:	4b06      	ldr	r3, [pc, #24]	; (400a6c <pin_handler+0x7c>)
  400a54:	2200      	movs	r2, #0
  400a56:	601a      	str	r2, [r3, #0]
			break;
  400a58:	bf00      	nop
		}
	}
}
  400a5a:	370c      	adds	r7, #12
  400a5c:	46bd      	mov	sp, r7
  400a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a62:	4770      	bx	lr
  400a64:	20004580 	.word	0x20004580
  400a68:	20004584 	.word	0x20004584
  400a6c:	20004588 	.word	0x20004588

00400a70 <configEncoderPin>:

void configEncoderPin(void){
  400a70:	b590      	push	{r4, r7, lr}
  400a72:	b083      	sub	sp, #12
  400a74:	af02      	add	r7, sp, #8
	//Interrupt for A:
	pio_set_input(PIOA, GPIO_A, PIO_DEFAULT);
  400a76:	4829      	ldr	r0, [pc, #164]	; (400b1c <configEncoderPin+0xac>)
  400a78:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400a7c:	2200      	movs	r2, #0
  400a7e:	4b28      	ldr	r3, [pc, #160]	; (400b20 <configEncoderPin+0xb0>)
  400a80:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_A, ENABLE);
  400a82:	4826      	ldr	r0, [pc, #152]	; (400b1c <configEncoderPin+0xac>)
  400a84:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400a88:	2201      	movs	r2, #1
  400a8a:	4b26      	ldr	r3, [pc, #152]	; (400b24 <configEncoderPin+0xb4>)
  400a8c:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_A, PIO_IT_RISE_EDGE, pin_handler);
  400a8e:	4b26      	ldr	r3, [pc, #152]	; (400b28 <configEncoderPin+0xb8>)
  400a90:	9300      	str	r3, [sp, #0]
  400a92:	4822      	ldr	r0, [pc, #136]	; (400b1c <configEncoderPin+0xac>)
  400a94:	210b      	movs	r1, #11
  400a96:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400a9a:	2370      	movs	r3, #112	; 0x70
  400a9c:	4c23      	ldr	r4, [pc, #140]	; (400b2c <configEncoderPin+0xbc>)
  400a9e:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_A);
  400aa0:	481e      	ldr	r0, [pc, #120]	; (400b1c <configEncoderPin+0xac>)
  400aa2:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400aa6:	4b22      	ldr	r3, [pc, #136]	; (400b30 <configEncoderPin+0xc0>)
  400aa8:	4798      	blx	r3
	
	//Interrupt for B:
	pio_set_input(PIOA, GPIO_B, PIO_DEFAULT);
  400aaa:	481c      	ldr	r0, [pc, #112]	; (400b1c <configEncoderPin+0xac>)
  400aac:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400ab0:	2200      	movs	r2, #0
  400ab2:	4b1b      	ldr	r3, [pc, #108]	; (400b20 <configEncoderPin+0xb0>)
  400ab4:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_B, ENABLE);
  400ab6:	4819      	ldr	r0, [pc, #100]	; (400b1c <configEncoderPin+0xac>)
  400ab8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400abc:	2201      	movs	r2, #1
  400abe:	4b19      	ldr	r3, [pc, #100]	; (400b24 <configEncoderPin+0xb4>)
  400ac0:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_B, PIO_IT_RISE_EDGE, pin_handler);
  400ac2:	4b19      	ldr	r3, [pc, #100]	; (400b28 <configEncoderPin+0xb8>)
  400ac4:	9300      	str	r3, [sp, #0]
  400ac6:	4815      	ldr	r0, [pc, #84]	; (400b1c <configEncoderPin+0xac>)
  400ac8:	210b      	movs	r1, #11
  400aca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  400ace:	2370      	movs	r3, #112	; 0x70
  400ad0:	4c16      	ldr	r4, [pc, #88]	; (400b2c <configEncoderPin+0xbc>)
  400ad2:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_B);
  400ad4:	4811      	ldr	r0, [pc, #68]	; (400b1c <configEncoderPin+0xac>)
  400ad6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  400ada:	4b15      	ldr	r3, [pc, #84]	; (400b30 <configEncoderPin+0xc0>)
  400adc:	4798      	blx	r3
	
	//Interrupt for C:
	pio_set_input(PIOA, GPIO_C, PIO_DEFAULT);
  400ade:	480f      	ldr	r0, [pc, #60]	; (400b1c <configEncoderPin+0xac>)
  400ae0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400ae4:	2200      	movs	r2, #0
  400ae6:	4b0e      	ldr	r3, [pc, #56]	; (400b20 <configEncoderPin+0xb0>)
  400ae8:	4798      	blx	r3
	pio_pull_down(PIOA, GPIO_C, ENABLE);
  400aea:	480c      	ldr	r0, [pc, #48]	; (400b1c <configEncoderPin+0xac>)
  400aec:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400af0:	2201      	movs	r2, #1
  400af2:	4b0c      	ldr	r3, [pc, #48]	; (400b24 <configEncoderPin+0xb4>)
  400af4:	4798      	blx	r3
	pio_handler_set(PIOA, ID_ENC, GPIO_C, PIO_IT_FALL_EDGE, pin_handler);
  400af6:	4b0c      	ldr	r3, [pc, #48]	; (400b28 <configEncoderPin+0xb8>)
  400af8:	9300      	str	r3, [sp, #0]
  400afa:	4808      	ldr	r0, [pc, #32]	; (400b1c <configEncoderPin+0xac>)
  400afc:	210b      	movs	r1, #11
  400afe:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  400b02:	2350      	movs	r3, #80	; 0x50
  400b04:	4c09      	ldr	r4, [pc, #36]	; (400b2c <configEncoderPin+0xbc>)
  400b06:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, GPIO_C);
  400b08:	4804      	ldr	r0, [pc, #16]	; (400b1c <configEncoderPin+0xac>)
  400b0a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  400b0e:	4b08      	ldr	r3, [pc, #32]	; (400b30 <configEncoderPin+0xc0>)
  400b10:	4798      	blx	r3
	
	resetCounterEncoder();
  400b12:	4b08      	ldr	r3, [pc, #32]	; (400b34 <configEncoderPin+0xc4>)
  400b14:	4798      	blx	r3
  400b16:	3704      	adds	r7, #4
  400b18:	46bd      	mov	sp, r7
  400b1a:	bd90      	pop	{r4, r7, pc}
  400b1c:	400e0e00 	.word	0x400e0e00
  400b20:	00404bf9 	.word	0x00404bf9
  400b24:	00404cd9 	.word	0x00404cd9
  400b28:	004009f1 	.word	0x004009f1
  400b2c:	00405241 	.word	0x00405241
  400b30:	00404d75 	.word	0x00404d75
  400b34:	0040085d 	.word	0x0040085d

00400b38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400b38:	b480      	push	{r7}
  400b3a:	b083      	sub	sp, #12
  400b3c:	af00      	add	r7, sp, #0
  400b3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b40:	687b      	ldr	r3, [r7, #4]
  400b42:	2b07      	cmp	r3, #7
  400b44:	d825      	bhi.n	400b92 <osc_get_rate+0x5a>
  400b46:	a201      	add	r2, pc, #4	; (adr r2, 400b4c <osc_get_rate+0x14>)
  400b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b4c:	00400b6d 	.word	0x00400b6d
  400b50:	00400b73 	.word	0x00400b73
  400b54:	00400b79 	.word	0x00400b79
  400b58:	00400b7f 	.word	0x00400b7f
  400b5c:	00400b83 	.word	0x00400b83
  400b60:	00400b87 	.word	0x00400b87
  400b64:	00400b8b 	.word	0x00400b8b
  400b68:	00400b8f 	.word	0x00400b8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400b6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400b70:	e010      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b76:	e00d      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400b78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400b7c:	e00a      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400b7e:	4b08      	ldr	r3, [pc, #32]	; (400ba0 <osc_get_rate+0x68>)
  400b80:	e008      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400b82:	4b08      	ldr	r3, [pc, #32]	; (400ba4 <osc_get_rate+0x6c>)
  400b84:	e006      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400b86:	4b08      	ldr	r3, [pc, #32]	; (400ba8 <osc_get_rate+0x70>)
  400b88:	e004      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400b8a:	4b07      	ldr	r3, [pc, #28]	; (400ba8 <osc_get_rate+0x70>)
  400b8c:	e002      	b.n	400b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400b8e:	4b06      	ldr	r3, [pc, #24]	; (400ba8 <osc_get_rate+0x70>)
  400b90:	e000      	b.n	400b94 <osc_get_rate+0x5c>
	}

	return 0;
  400b92:	2300      	movs	r3, #0
}
  400b94:	4618      	mov	r0, r3
  400b96:	370c      	adds	r7, #12
  400b98:	46bd      	mov	sp, r7
  400b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b9e:	4770      	bx	lr
  400ba0:	003d0900 	.word	0x003d0900
  400ba4:	007a1200 	.word	0x007a1200
  400ba8:	00b71b00 	.word	0x00b71b00

00400bac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400bac:	b580      	push	{r7, lr}
  400bae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400bb0:	2006      	movs	r0, #6
  400bb2:	4b03      	ldr	r3, [pc, #12]	; (400bc0 <sysclk_get_main_hz+0x14>)
  400bb4:	4798      	blx	r3
  400bb6:	4603      	mov	r3, r0
  400bb8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400bba:	4618      	mov	r0, r3
  400bbc:	bd80      	pop	{r7, pc}
  400bbe:	bf00      	nop
  400bc0:	00400b39 	.word	0x00400b39

00400bc4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400bc4:	b580      	push	{r7, lr}
  400bc6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400bc8:	4b02      	ldr	r3, [pc, #8]	; (400bd4 <sysclk_get_cpu_hz+0x10>)
  400bca:	4798      	blx	r3
  400bcc:	4603      	mov	r3, r0
  400bce:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400bd0:	4618      	mov	r0, r3
  400bd2:	bd80      	pop	{r7, pc}
  400bd4:	00400bad 	.word	0x00400bad

00400bd8 <setOffsetAccel>:
	{ BWrate3200Hz, (1/3200.0) },
};

freertos_twi_if freertos_twi;

Bool setOffsetAccel(Axis_Op ax, float offset){
  400bd8:	b580      	push	{r7, lr}
  400bda:	b084      	sub	sp, #16
  400bdc:	af00      	add	r7, sp, #0
  400bde:	4603      	mov	r3, r0
  400be0:	6039      	str	r1, [r7, #0]
  400be2:	71fb      	strb	r3, [r7, #7]
	Bool flag = false;
  400be4:	2300      	movs	r3, #0
  400be6:	73fb      	strb	r3, [r7, #15]
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400be8:	4b0c      	ldr	r3, [pc, #48]	; (400c1c <setOffsetAccel+0x44>)
  400bea:	6838      	ldr	r0, [r7, #0]
  400bec:	490c      	ldr	r1, [pc, #48]	; (400c20 <setOffsetAccel+0x48>)
  400bee:	4798      	blx	r3
  400bf0:	4603      	mov	r3, r0
  400bf2:	2b00      	cmp	r3, #0
  400bf4:	d00d      	beq.n	400c12 <setOffsetAccel+0x3a>
  400bf6:	4b0b      	ldr	r3, [pc, #44]	; (400c24 <setOffsetAccel+0x4c>)
  400bf8:	6838      	ldr	r0, [r7, #0]
  400bfa:	490b      	ldr	r1, [pc, #44]	; (400c28 <setOffsetAccel+0x50>)
  400bfc:	4798      	blx	r3
  400bfe:	4603      	mov	r3, r0
  400c00:	2b00      	cmp	r3, #0
  400c02:	d006      	beq.n	400c12 <setOffsetAccel+0x3a>
		offsetAcel[ax] = offset;
  400c04:	79fa      	ldrb	r2, [r7, #7]
  400c06:	4b09      	ldr	r3, [pc, #36]	; (400c2c <setOffsetAccel+0x54>)
  400c08:	6839      	ldr	r1, [r7, #0]
  400c0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		flag = true;
  400c0e:	2301      	movs	r3, #1
  400c10:	73fb      	strb	r3, [r7, #15]
	}
	return flag;
  400c12:	7bfb      	ldrb	r3, [r7, #15]
}
  400c14:	4618      	mov	r0, r3
  400c16:	3710      	adds	r7, #16
  400c18:	46bd      	mov	sp, r7
  400c1a:	bd80      	pop	{r7, pc}
  400c1c:	0040b76d 	.word	0x0040b76d
  400c20:	c4fa0000 	.word	0xc4fa0000
  400c24:	0040b731 	.word	0x0040b731
  400c28:	44fa0000 	.word	0x44fa0000
  400c2c:	20000130 	.word	0x20000130

00400c30 <getOffsetAccel>:

float getOffsetAccel(Axis_Op ax){
  400c30:	b480      	push	{r7}
  400c32:	b083      	sub	sp, #12
  400c34:	af00      	add	r7, sp, #0
  400c36:	4603      	mov	r3, r0
  400c38:	71fb      	strb	r3, [r7, #7]
	return offsetAcel[ax];
  400c3a:	79fa      	ldrb	r2, [r7, #7]
  400c3c:	4b04      	ldr	r3, [pc, #16]	; (400c50 <getOffsetAccel+0x20>)
  400c3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
  400c42:	4618      	mov	r0, r3
  400c44:	370c      	adds	r7, #12
  400c46:	46bd      	mov	sp, r7
  400c48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c4c:	4770      	bx	lr
  400c4e:	bf00      	nop
  400c50:	20000130 	.word	0x20000130

00400c54 <setOffsetGyro>:

Bool setOffsetGyro(Axis_Op ax, float offset){
  400c54:	b580      	push	{r7, lr}
  400c56:	b084      	sub	sp, #16
  400c58:	af00      	add	r7, sp, #0
  400c5a:	4603      	mov	r3, r0
  400c5c:	6039      	str	r1, [r7, #0]
  400c5e:	71fb      	strb	r3, [r7, #7]
	Bool flag = false;
  400c60:	2300      	movs	r3, #0
  400c62:	73fb      	strb	r3, [r7, #15]
	if ( (offset > (-2000.0)) && (offset < (2000.0)) ) {
  400c64:	4b0c      	ldr	r3, [pc, #48]	; (400c98 <setOffsetGyro+0x44>)
  400c66:	6838      	ldr	r0, [r7, #0]
  400c68:	490c      	ldr	r1, [pc, #48]	; (400c9c <setOffsetGyro+0x48>)
  400c6a:	4798      	blx	r3
  400c6c:	4603      	mov	r3, r0
  400c6e:	2b00      	cmp	r3, #0
  400c70:	d00d      	beq.n	400c8e <setOffsetGyro+0x3a>
  400c72:	4b0b      	ldr	r3, [pc, #44]	; (400ca0 <setOffsetGyro+0x4c>)
  400c74:	6838      	ldr	r0, [r7, #0]
  400c76:	490b      	ldr	r1, [pc, #44]	; (400ca4 <setOffsetGyro+0x50>)
  400c78:	4798      	blx	r3
  400c7a:	4603      	mov	r3, r0
  400c7c:	2b00      	cmp	r3, #0
  400c7e:	d006      	beq.n	400c8e <setOffsetGyro+0x3a>
		offsetGyro[ax] = offset;
  400c80:	79fa      	ldrb	r2, [r7, #7]
  400c82:	4b09      	ldr	r3, [pc, #36]	; (400ca8 <setOffsetGyro+0x54>)
  400c84:	6839      	ldr	r1, [r7, #0]
  400c86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		flag = true;
  400c8a:	2301      	movs	r3, #1
  400c8c:	73fb      	strb	r3, [r7, #15]
	}
	return flag;
  400c8e:	7bfb      	ldrb	r3, [r7, #15]
}
  400c90:	4618      	mov	r0, r3
  400c92:	3710      	adds	r7, #16
  400c94:	46bd      	mov	sp, r7
  400c96:	bd80      	pop	{r7, pc}
  400c98:	0040b76d 	.word	0x0040b76d
  400c9c:	c4fa0000 	.word	0xc4fa0000
  400ca0:	0040b731 	.word	0x0040b731
  400ca4:	44fa0000 	.word	0x44fa0000
  400ca8:	2000013c 	.word	0x2000013c

00400cac <getOffsetGyro>:

float getOffsetGyro(Axis_Op ax){
  400cac:	b480      	push	{r7}
  400cae:	b083      	sub	sp, #12
  400cb0:	af00      	add	r7, sp, #0
  400cb2:	4603      	mov	r3, r0
  400cb4:	71fb      	strb	r3, [r7, #7]
	return offsetGyro[ax];
  400cb6:	79fa      	ldrb	r2, [r7, #7]
  400cb8:	4b04      	ldr	r3, [pc, #16]	; (400ccc <getOffsetGyro+0x20>)
  400cba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
  400cbe:	4618      	mov	r0, r3
  400cc0:	370c      	adds	r7, #12
  400cc2:	46bd      	mov	sp, r7
  400cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cc8:	4770      	bx	lr
  400cca:	bf00      	nop
  400ccc:	2000013c 	.word	0x2000013c

00400cd0 <getPureAngle>:

double getPureAngle(double *acel){
  400cd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  400cd2:	b085      	sub	sp, #20
  400cd4:	af00      	add	r7, sp, #0
  400cd6:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  400cd8:	f04f 0000 	mov.w	r0, #0
  400cdc:	f04f 0100 	mov.w	r1, #0
  400ce0:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	angle = sin(-acel[Axis_X]/acel[Axis_Y]) * (180.0/M_PI);
  400ce4:	6879      	ldr	r1, [r7, #4]
  400ce6:	e9d1 0100 	ldrd	r0, r1, [r1]
  400cea:	4602      	mov	r2, r0
  400cec:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
  400cf0:	6879      	ldr	r1, [r7, #4]
  400cf2:	3108      	adds	r1, #8
  400cf4:	e9d1 4500 	ldrd	r4, r5, [r1]
  400cf8:	4e11      	ldr	r6, [pc, #68]	; (400d40 <getPureAngle+0x70>)
  400cfa:	4610      	mov	r0, r2
  400cfc:	4619      	mov	r1, r3
  400cfe:	4622      	mov	r2, r4
  400d00:	462b      	mov	r3, r5
  400d02:	47b0      	blx	r6
  400d04:	4602      	mov	r2, r0
  400d06:	460b      	mov	r3, r1
  400d08:	4610      	mov	r0, r2
  400d0a:	4619      	mov	r1, r3
  400d0c:	4b0d      	ldr	r3, [pc, #52]	; (400d44 <getPureAngle+0x74>)
  400d0e:	4798      	blx	r3
  400d10:	4602      	mov	r2, r0
  400d12:	460b      	mov	r3, r1
  400d14:	4c0c      	ldr	r4, [pc, #48]	; (400d48 <getPureAngle+0x78>)
  400d16:	4610      	mov	r0, r2
  400d18:	4619      	mov	r1, r3
  400d1a:	a307      	add	r3, pc, #28	; (adr r3, 400d38 <getPureAngle+0x68>)
  400d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d20:	47a0      	blx	r4
  400d22:	4602      	mov	r2, r0
  400d24:	460b      	mov	r3, r1
  400d26:	e9c7 2302 	strd	r2, r3, [r7, #8]
	//angle = sin(-acel[Axis_X]/acel[Axis_Y]);
	
	return angle;
  400d2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  400d2e:	4610      	mov	r0, r2
  400d30:	4619      	mov	r1, r3
  400d32:	3714      	adds	r7, #20
  400d34:	46bd      	mov	sp, r7
  400d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400d38:	1a63c1f8 	.word	0x1a63c1f8
  400d3c:	404ca5dc 	.word	0x404ca5dc
  400d40:	0040ae09 	.word	0x0040ae09
  400d44:	004095bd 	.word	0x004095bd
  400d48:	0040abb5 	.word	0x0040abb5
  400d4c:	f3af 8000 	nop.w

00400d50 <getAllAcelValue>:

void getAllAcelValue(ADXL_Addr_Dev dev, double *acel){
  400d50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400d54:	b087      	sub	sp, #28
  400d56:	af00      	add	r7, sp, #0
  400d58:	4603      	mov	r3, r0
  400d5a:	6039      	str	r1, [r7, #0]
  400d5c:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  400d5e:	6838      	ldr	r0, [r7, #0]
  400d60:	494f      	ldr	r1, [pc, #316]	; (400ea0 <getAllAcelValue+0x150>)
  400d62:	2203      	movs	r2, #3
  400d64:	4b4f      	ldr	r3, [pc, #316]	; (400ea4 <getAllAcelValue+0x154>)
  400d66:	4798      	blx	r3
	uint8_t b[6] = {0};
  400d68:	2300      	movs	r3, #0
  400d6a:	60fb      	str	r3, [r7, #12]
  400d6c:	2300      	movs	r3, #0
  400d6e:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  400d70:	2300      	movs	r3, #0
  400d72:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  400d74:	2300      	movs	r3, #0
  400d76:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  400d78:	79fa      	ldrb	r2, [r7, #7]
  400d7a:	f107 030c 	add.w	r3, r7, #12
  400d7e:	4610      	mov	r0, r2
  400d80:	4619      	mov	r1, r3
  400d82:	2232      	movs	r2, #50	; 0x32
  400d84:	2306      	movs	r3, #6
  400d86:	4e48      	ldr	r6, [pc, #288]	; (400ea8 <getAllAcelValue+0x158>)
  400d88:	47b0      	blx	r6
  400d8a:	4603      	mov	r3, r0
  400d8c:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  400d8e:	f997 3013 	ldrsb.w	r3, [r7, #19]
  400d92:	2b00      	cmp	r3, #0
  400d94:	d17b      	bne.n	400e8e <getAllAcelValue+0x13e>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400d96:	2300      	movs	r3, #0
  400d98:	75fb      	strb	r3, [r7, #23]
  400d9a:	e075      	b.n	400e88 <getAllAcelValue+0x138>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  400d9c:	7dfb      	ldrb	r3, [r7, #23]
  400d9e:	005b      	lsls	r3, r3, #1
  400da0:	3301      	adds	r3, #1
  400da2:	f107 0118 	add.w	r1, r7, #24
  400da6:	440b      	add	r3, r1
  400da8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400dac:	021b      	lsls	r3, r3, #8
  400dae:	b29a      	uxth	r2, r3
  400db0:	7dfb      	ldrb	r3, [r7, #23]
  400db2:	005b      	lsls	r3, r3, #1
  400db4:	f107 0118 	add.w	r1, r7, #24
  400db8:	440b      	add	r3, r1
  400dba:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400dbe:	4313      	orrs	r3, r2
  400dc0:	b29b      	uxth	r3, r3
  400dc2:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  400dc4:	8abb      	ldrh	r3, [r7, #20]
  400dc6:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  400dca:	2b00      	cmp	r3, #0
  400dcc:	d11a      	bne.n	400e04 <getAllAcelValue+0xb4>
			acel[i] = CONST_ADXL * ((float) adxl);
  400dce:	7dfb      	ldrb	r3, [r7, #23]
  400dd0:	00db      	lsls	r3, r3, #3
  400dd2:	683a      	ldr	r2, [r7, #0]
  400dd4:	18d6      	adds	r6, r2, r3
  400dd6:	8aba      	ldrh	r2, [r7, #20]
  400dd8:	4b34      	ldr	r3, [pc, #208]	; (400eac <getAllAcelValue+0x15c>)
  400dda:	4610      	mov	r0, r2
  400ddc:	4798      	blx	r3
  400dde:	4602      	mov	r2, r0
  400de0:	4b33      	ldr	r3, [pc, #204]	; (400eb0 <getAllAcelValue+0x160>)
  400de2:	4610      	mov	r0, r2
  400de4:	4798      	blx	r3
  400de6:	4602      	mov	r2, r0
  400de8:	460b      	mov	r3, r1
  400dea:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 400eb8 <getAllAcelValue+0x168>
  400dee:	4610      	mov	r0, r2
  400df0:	4619      	mov	r1, r3
  400df2:	a329      	add	r3, pc, #164	; (adr r3, 400e98 <getAllAcelValue+0x148>)
  400df4:	e9d3 2300 	ldrd	r2, r3, [r3]
  400df8:	47e0      	blx	ip
  400dfa:	4602      	mov	r2, r0
  400dfc:	460b      	mov	r3, r1
  400dfe:	e9c6 2300 	strd	r2, r3, [r6]
  400e02:	e022      	b.n	400e4a <getAllAcelValue+0xfa>
			} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  400e04:	8abb      	ldrh	r3, [r7, #20]
  400e06:	425b      	negs	r3, r3
  400e08:	b29b      	uxth	r3, r3
  400e0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400e0e:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  400e10:	7dfb      	ldrb	r3, [r7, #23]
  400e12:	00db      	lsls	r3, r3, #3
  400e14:	683a      	ldr	r2, [r7, #0]
  400e16:	18d6      	adds	r6, r2, r3
  400e18:	8aba      	ldrh	r2, [r7, #20]
  400e1a:	4b24      	ldr	r3, [pc, #144]	; (400eac <getAllAcelValue+0x15c>)
  400e1c:	4610      	mov	r0, r2
  400e1e:	4798      	blx	r3
  400e20:	4602      	mov	r2, r0
  400e22:	4b23      	ldr	r3, [pc, #140]	; (400eb0 <getAllAcelValue+0x160>)
  400e24:	4610      	mov	r0, r2
  400e26:	4798      	blx	r3
  400e28:	4602      	mov	r2, r0
  400e2a:	460b      	mov	r3, r1
  400e2c:	f8df c088 	ldr.w	ip, [pc, #136]	; 400eb8 <getAllAcelValue+0x168>
  400e30:	4610      	mov	r0, r2
  400e32:	4619      	mov	r1, r3
  400e34:	a318      	add	r3, pc, #96	; (adr r3, 400e98 <getAllAcelValue+0x148>)
  400e36:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e3a:	47e0      	blx	ip
  400e3c:	4602      	mov	r2, r0
  400e3e:	460b      	mov	r3, r1
  400e40:	4614      	mov	r4, r2
  400e42:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  400e46:	e9c6 4500 	strd	r4, r5, [r6]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  400e4a:	7dfb      	ldrb	r3, [r7, #23]
  400e4c:	00db      	lsls	r3, r3, #3
  400e4e:	683a      	ldr	r2, [r7, #0]
  400e50:	18d6      	adds	r6, r2, r3
  400e52:	7dfb      	ldrb	r3, [r7, #23]
  400e54:	00db      	lsls	r3, r3, #3
  400e56:	683a      	ldr	r2, [r7, #0]
  400e58:	4413      	add	r3, r2
  400e5a:	e9d3 8900 	ldrd	r8, r9, [r3]
  400e5e:	7dfa      	ldrb	r2, [r7, #23]
  400e60:	4b14      	ldr	r3, [pc, #80]	; (400eb4 <getAllAcelValue+0x164>)
  400e62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400e66:	4b12      	ldr	r3, [pc, #72]	; (400eb0 <getAllAcelValue+0x160>)
  400e68:	4610      	mov	r0, r2
  400e6a:	4798      	blx	r3
  400e6c:	4602      	mov	r2, r0
  400e6e:	460b      	mov	r3, r1
  400e70:	f8df c048 	ldr.w	ip, [pc, #72]	; 400ebc <getAllAcelValue+0x16c>
  400e74:	4640      	mov	r0, r8
  400e76:	4649      	mov	r1, r9
  400e78:	47e0      	blx	ip
  400e7a:	4602      	mov	r2, r0
  400e7c:	460b      	mov	r3, r1
  400e7e:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400e82:	7dfb      	ldrb	r3, [r7, #23]
  400e84:	3301      	adds	r3, #1
  400e86:	75fb      	strb	r3, [r7, #23]
  400e88:	7dfb      	ldrb	r3, [r7, #23]
  400e8a:	2b02      	cmp	r3, #2
  400e8c:	d986      	bls.n	400d9c <getAllAcelValue+0x4c>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  400e8e:	371c      	adds	r7, #28
  400e90:	46bd      	mov	sp, r7
  400e92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400e96:	bf00      	nop
  400e98:	33333333 	.word	0x33333333
  400e9c:	400f3333 	.word	0x400f3333
  400ea0:	ffffc180 	.word	0xffffc180
  400ea4:	0040b99d 	.word	0x0040b99d
  400ea8:	004013a9 	.word	0x004013a9
  400eac:	0040b345 	.word	0x0040b345
  400eb0:	0040ab0d 	.word	0x0040ab0d
  400eb4:	20000130 	.word	0x20000130
  400eb8:	0040abb5 	.word	0x0040abb5
  400ebc:	0040a851 	.word	0x0040a851

00400ec0 <getAllGyroValue>:

void getAllGyroValue(ITG_Addr_Dev dev, double *gyro){
  400ec0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400ec4:	b087      	sub	sp, #28
  400ec6:	af00      	add	r7, sp, #0
  400ec8:	4603      	mov	r3, r0
  400eca:	6039      	str	r1, [r7, #0]
  400ecc:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  400ece:	6838      	ldr	r0, [r7, #0]
  400ed0:	494c      	ldr	r1, [pc, #304]	; (401004 <getAllGyroValue+0x144>)
  400ed2:	2203      	movs	r2, #3
  400ed4:	4b4c      	ldr	r3, [pc, #304]	; (401008 <getAllGyroValue+0x148>)
  400ed6:	4798      	blx	r3
	uint8_t b[6] = {0};
  400ed8:	2300      	movs	r3, #0
  400eda:	60fb      	str	r3, [r7, #12]
  400edc:	2300      	movs	r3, #0
  400ede:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  400ee0:	2300      	movs	r3, #0
  400ee2:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  400ee4:	2300      	movs	r3, #0
  400ee6:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  400ee8:	79fa      	ldrb	r2, [r7, #7]
  400eea:	f107 030c 	add.w	r3, r7, #12
  400eee:	4610      	mov	r0, r2
  400ef0:	4619      	mov	r1, r3
  400ef2:	221d      	movs	r2, #29
  400ef4:	2306      	movs	r3, #6
  400ef6:	4e45      	ldr	r6, [pc, #276]	; (40100c <getAllGyroValue+0x14c>)
  400ef8:	47b0      	blx	r6
  400efa:	4603      	mov	r3, r0
  400efc:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  400efe:	f997 3013 	ldrsb.w	r3, [r7, #19]
  400f02:	2b00      	cmp	r3, #0
  400f04:	d17a      	bne.n	400ffc <getAllGyroValue+0x13c>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400f06:	2300      	movs	r3, #0
  400f08:	75fb      	strb	r3, [r7, #23]
  400f0a:	e074      	b.n	400ff6 <getAllGyroValue+0x136>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  400f0c:	7dfb      	ldrb	r3, [r7, #23]
  400f0e:	005b      	lsls	r3, r3, #1
  400f10:	f107 0118 	add.w	r1, r7, #24
  400f14:	440b      	add	r3, r1
  400f16:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400f1a:	021b      	lsls	r3, r3, #8
  400f1c:	b29a      	uxth	r2, r3
  400f1e:	7dfb      	ldrb	r3, [r7, #23]
  400f20:	005b      	lsls	r3, r3, #1
  400f22:	3301      	adds	r3, #1
  400f24:	f107 0118 	add.w	r1, r7, #24
  400f28:	440b      	add	r3, r1
  400f2a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  400f2e:	4313      	orrs	r3, r2
  400f30:	b29b      	uxth	r3, r3
  400f32:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  400f34:	8abb      	ldrh	r3, [r7, #20]
  400f36:	b21b      	sxth	r3, r3
  400f38:	2b00      	cmp	r3, #0
  400f3a:	db1a      	blt.n	400f72 <getAllGyroValue+0xb2>
			gyro[i] = ((float) itg) / CONST_ITG;
  400f3c:	7dfb      	ldrb	r3, [r7, #23]
  400f3e:	00db      	lsls	r3, r3, #3
  400f40:	683a      	ldr	r2, [r7, #0]
  400f42:	18d6      	adds	r6, r2, r3
  400f44:	8aba      	ldrh	r2, [r7, #20]
  400f46:	4b32      	ldr	r3, [pc, #200]	; (401010 <getAllGyroValue+0x150>)
  400f48:	4610      	mov	r0, r2
  400f4a:	4798      	blx	r3
  400f4c:	4602      	mov	r2, r0
  400f4e:	4b31      	ldr	r3, [pc, #196]	; (401014 <getAllGyroValue+0x154>)
  400f50:	4610      	mov	r0, r2
  400f52:	4798      	blx	r3
  400f54:	4602      	mov	r2, r0
  400f56:	460b      	mov	r3, r1
  400f58:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 401020 <getAllGyroValue+0x160>
  400f5c:	4610      	mov	r0, r2
  400f5e:	4619      	mov	r1, r3
  400f60:	f04f 0200 	mov.w	r2, #0
  400f64:	4b2c      	ldr	r3, [pc, #176]	; (401018 <getAllGyroValue+0x158>)
  400f66:	47e0      	blx	ip
  400f68:	4602      	mov	r2, r0
  400f6a:	460b      	mov	r3, r1
  400f6c:	e9c6 2300 	strd	r2, r3, [r6]
  400f70:	e022      	b.n	400fb8 <getAllGyroValue+0xf8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  400f72:	8abb      	ldrh	r3, [r7, #20]
  400f74:	425b      	negs	r3, r3
  400f76:	b29b      	uxth	r3, r3
  400f78:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400f7c:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG);
  400f7e:	7dfb      	ldrb	r3, [r7, #23]
  400f80:	00db      	lsls	r3, r3, #3
  400f82:	683a      	ldr	r2, [r7, #0]
  400f84:	18d6      	adds	r6, r2, r3
  400f86:	8aba      	ldrh	r2, [r7, #20]
  400f88:	4b21      	ldr	r3, [pc, #132]	; (401010 <getAllGyroValue+0x150>)
  400f8a:	4610      	mov	r0, r2
  400f8c:	4798      	blx	r3
  400f8e:	4602      	mov	r2, r0
  400f90:	4b20      	ldr	r3, [pc, #128]	; (401014 <getAllGyroValue+0x154>)
  400f92:	4610      	mov	r0, r2
  400f94:	4798      	blx	r3
  400f96:	4602      	mov	r2, r0
  400f98:	460b      	mov	r3, r1
  400f9a:	f8df c084 	ldr.w	ip, [pc, #132]	; 401020 <getAllGyroValue+0x160>
  400f9e:	4610      	mov	r0, r2
  400fa0:	4619      	mov	r1, r3
  400fa2:	f04f 0200 	mov.w	r2, #0
  400fa6:	4b1c      	ldr	r3, [pc, #112]	; (401018 <getAllGyroValue+0x158>)
  400fa8:	47e0      	blx	ip
  400faa:	4602      	mov	r2, r0
  400fac:	460b      	mov	r3, r1
  400fae:	4614      	mov	r4, r2
  400fb0:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  400fb4:	e9c6 4500 	strd	r4, r5, [r6]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  400fb8:	7dfb      	ldrb	r3, [r7, #23]
  400fba:	00db      	lsls	r3, r3, #3
  400fbc:	683a      	ldr	r2, [r7, #0]
  400fbe:	18d6      	adds	r6, r2, r3
  400fc0:	7dfb      	ldrb	r3, [r7, #23]
  400fc2:	00db      	lsls	r3, r3, #3
  400fc4:	683a      	ldr	r2, [r7, #0]
  400fc6:	4413      	add	r3, r2
  400fc8:	e9d3 8900 	ldrd	r8, r9, [r3]
  400fcc:	7dfa      	ldrb	r2, [r7, #23]
  400fce:	4b13      	ldr	r3, [pc, #76]	; (40101c <getAllGyroValue+0x15c>)
  400fd0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400fd4:	4b0f      	ldr	r3, [pc, #60]	; (401014 <getAllGyroValue+0x154>)
  400fd6:	4610      	mov	r0, r2
  400fd8:	4798      	blx	r3
  400fda:	4602      	mov	r2, r0
  400fdc:	460b      	mov	r3, r1
  400fde:	f8df c044 	ldr.w	ip, [pc, #68]	; 401024 <getAllGyroValue+0x164>
  400fe2:	4640      	mov	r0, r8
  400fe4:	4649      	mov	r1, r9
  400fe6:	47e0      	blx	ip
  400fe8:	4602      	mov	r2, r0
  400fea:	460b      	mov	r3, r1
  400fec:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  400ff0:	7dfb      	ldrb	r3, [r7, #23]
  400ff2:	3301      	adds	r3, #1
  400ff4:	75fb      	strb	r3, [r7, #23]
  400ff6:	7dfb      	ldrb	r3, [r7, #23]
  400ff8:	2b02      	cmp	r3, #2
  400ffa:	d987      	bls.n	400f0c <getAllGyroValue+0x4c>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG);
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  400ffc:	371c      	adds	r7, #28
  400ffe:	46bd      	mov	sp, r7
  401000:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401004:	ffffc180 	.word	0xffffc180
  401008:	0040b99d 	.word	0x0040b99d
  40100c:	00401201 	.word	0x00401201
  401010:	0040b345 	.word	0x0040b345
  401014:	0040ab0d 	.word	0x0040ab0d
  401018:	402cc000 	.word	0x402cc000
  40101c:	2000013c 	.word	0x2000013c
  401020:	0040ae09 	.word	0x0040ae09
  401024:	0040a851 	.word	0x0040a851

00401028 <configIMU>:
	}
	
	return acel_value;
}

status_code_t configIMU(void){
  401028:	b580      	push	{r7, lr}
  40102a:	b082      	sub	sp, #8
  40102c:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  40102e:	4b16      	ldr	r3, [pc, #88]	; (401088 <configIMU+0x60>)
  401030:	4798      	blx	r3
  401032:	4603      	mov	r3, r0
  401034:	2b00      	cmp	r3, #0
  401036:	d004      	beq.n	401042 <configIMU+0x1a>
		printf_mux("TWI init Error!");
  401038:	4814      	ldr	r0, [pc, #80]	; (40108c <configIMU+0x64>)
  40103a:	4b15      	ldr	r3, [pc, #84]	; (401090 <configIMU+0x68>)
  40103c:	4798      	blx	r3
		return -1;
  40103e:	23ff      	movs	r3, #255	; 0xff
  401040:	e01c      	b.n	40107c <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  401042:	2053      	movs	r0, #83	; 0x53
  401044:	4b13      	ldr	r3, [pc, #76]	; (401094 <configIMU+0x6c>)
  401046:	4798      	blx	r3
  401048:	4603      	mov	r3, r0
  40104a:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  40104c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401050:	2b00      	cmp	r3, #0
  401052:	d004      	beq.n	40105e <configIMU+0x36>
		printf_mux("ADXL init Error!");
  401054:	4810      	ldr	r0, [pc, #64]	; (401098 <configIMU+0x70>)
  401056:	4b0e      	ldr	r3, [pc, #56]	; (401090 <configIMU+0x68>)
  401058:	4798      	blx	r3
		return status;
  40105a:	79fb      	ldrb	r3, [r7, #7]
  40105c:	e00e      	b.n	40107c <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  40105e:	2068      	movs	r0, #104	; 0x68
  401060:	4b0e      	ldr	r3, [pc, #56]	; (40109c <configIMU+0x74>)
  401062:	4798      	blx	r3
  401064:	4603      	mov	r3, r0
  401066:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  401068:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40106c:	2b00      	cmp	r3, #0
  40106e:	d004      	beq.n	40107a <configIMU+0x52>
		printf_mux("ITG init Error!");
  401070:	480b      	ldr	r0, [pc, #44]	; (4010a0 <configIMU+0x78>)
  401072:	4b07      	ldr	r3, [pc, #28]	; (401090 <configIMU+0x68>)
  401074:	4798      	blx	r3
		return status;
  401076:	79fb      	ldrb	r3, [r7, #7]
  401078:	e000      	b.n	40107c <configIMU+0x54>
	}
	
	return status;
  40107a:	79fb      	ldrb	r3, [r7, #7]
  40107c:	b25b      	sxtb	r3, r3
}
  40107e:	4618      	mov	r0, r3
  401080:	3708      	adds	r7, #8
  401082:	46bd      	mov	sp, r7
  401084:	bd80      	pop	{r7, pc}
  401086:	bf00      	nop
  401088:	004010a5 	.word	0x004010a5
  40108c:	00413c48 	.word	0x00413c48
  401090:	004016a5 	.word	0x004016a5
  401094:	00401279 	.word	0x00401279
  401098:	00413c58 	.word	0x00413c58
  40109c:	00401115 	.word	0x00401115
  4010a0:	00413c6c 	.word	0x00413c6c

004010a4 <twi_init>:

static uint8_t twi_init(void){
  4010a4:	b590      	push	{r4, r7, lr}
  4010a6:	b087      	sub	sp, #28
  4010a8:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  4010aa:	4b12      	ldr	r3, [pc, #72]	; (4010f4 <twi_init+0x50>)
  4010ac:	1d3c      	adds	r4, r7, #4
  4010ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4010b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  4010b4:	1d3b      	adds	r3, r7, #4
  4010b6:	4810      	ldr	r0, [pc, #64]	; (4010f8 <twi_init+0x54>)
  4010b8:	4619      	mov	r1, r3
  4010ba:	4b10      	ldr	r3, [pc, #64]	; (4010fc <twi_init+0x58>)
  4010bc:	4798      	blx	r3
  4010be:	4602      	mov	r2, r0
  4010c0:	4b0f      	ldr	r3, [pc, #60]	; (401100 <twi_init+0x5c>)
  4010c2:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  4010c4:	4b0e      	ldr	r3, [pc, #56]	; (401100 <twi_init+0x5c>)
  4010c6:	681b      	ldr	r3, [r3, #0]
  4010c8:	2b00      	cmp	r3, #0
  4010ca:	d103      	bne.n	4010d4 <twi_init+0x30>
  4010cc:	4b0d      	ldr	r3, [pc, #52]	; (401104 <twi_init+0x60>)
  4010ce:	4798      	blx	r3
  4010d0:	bf00      	nop
  4010d2:	e7fd      	b.n	4010d0 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  4010d4:	4b0c      	ldr	r3, [pc, #48]	; (401108 <twi_init+0x64>)
  4010d6:	4798      	blx	r3
  4010d8:	4603      	mov	r3, r0
  4010da:	4807      	ldr	r0, [pc, #28]	; (4010f8 <twi_init+0x54>)
  4010dc:	490b      	ldr	r1, [pc, #44]	; (40110c <twi_init+0x68>)
  4010de:	461a      	mov	r2, r3
  4010e0:	4b0b      	ldr	r3, [pc, #44]	; (401110 <twi_init+0x6c>)
  4010e2:	4798      	blx	r3
  4010e4:	4603      	mov	r3, r0
  4010e6:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  4010e8:	7dfb      	ldrb	r3, [r7, #23]
}
  4010ea:	4618      	mov	r0, r3
  4010ec:	371c      	adds	r7, #28
  4010ee:	46bd      	mov	sp, r7
  4010f0:	bd90      	pop	{r4, r7, pc}
  4010f2:	bf00      	nop
  4010f4:	00413c7c 	.word	0x00413c7c
  4010f8:	40018000 	.word	0x40018000
  4010fc:	004026d9 	.word	0x004026d9
  401100:	2000458c 	.word	0x2000458c
  401104:	00406255 	.word	0x00406255
  401108:	00400bc5 	.word	0x00400bc5
  40110c:	00061a80 	.word	0x00061a80
  401110:	0040592d 	.word	0x0040592d

00401114 <itg_init>:

status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  401114:	b580      	push	{r7, lr}
  401116:	b084      	sub	sp, #16
  401118:	af00      	add	r7, sp, #0
  40111a:	4603      	mov	r3, r0
  40111c:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
  40111e:	79fb      	ldrb	r3, [r7, #7]
  401120:	4618      	mov	r0, r3
  401122:	211b      	movs	r1, #27
  401124:	2216      	movs	r2, #22
  401126:	4b16      	ldr	r3, [pc, #88]	; (401180 <itg_init+0x6c>)
  401128:	4798      	blx	r3
  40112a:	4603      	mov	r3, r0
  40112c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40112e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401132:	2b00      	cmp	r3, #0
  401134:	d001      	beq.n	40113a <itg_init+0x26>
  401136:	7bfb      	ldrb	r3, [r7, #15]
  401138:	e01c      	b.n	401174 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  40113a:	79fb      	ldrb	r3, [r7, #7]
  40113c:	4618      	mov	r0, r3
  40113e:	2100      	movs	r1, #0
  401140:	2215      	movs	r2, #21
  401142:	4b0f      	ldr	r3, [pc, #60]	; (401180 <itg_init+0x6c>)
  401144:	4798      	blx	r3
  401146:	4603      	mov	r3, r0
  401148:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40114a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40114e:	2b00      	cmp	r3, #0
  401150:	d001      	beq.n	401156 <itg_init+0x42>
  401152:	7bfb      	ldrb	r3, [r7, #15]
  401154:	e00e      	b.n	401174 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  401156:	79fb      	ldrb	r3, [r7, #7]
  401158:	4618      	mov	r0, r3
  40115a:	2100      	movs	r1, #0
  40115c:	223e      	movs	r2, #62	; 0x3e
  40115e:	4b08      	ldr	r3, [pc, #32]	; (401180 <itg_init+0x6c>)
  401160:	4798      	blx	r3
  401162:	4603      	mov	r3, r0
  401164:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401166:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40116a:	2b00      	cmp	r3, #0
  40116c:	d001      	beq.n	401172 <itg_init+0x5e>
  40116e:	7bfb      	ldrb	r3, [r7, #15]
  401170:	e000      	b.n	401174 <itg_init+0x60>
	
	return result;
  401172:	7bfb      	ldrb	r3, [r7, #15]
  401174:	b25b      	sxtb	r3, r3
}
  401176:	4618      	mov	r0, r3
  401178:	3710      	adds	r7, #16
  40117a:	46bd      	mov	sp, r7
  40117c:	bd80      	pop	{r7, pc}
  40117e:	bf00      	nop
  401180:	00401185 	.word	0x00401185

00401184 <itg_write>:

status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  401184:	b590      	push	{r4, r7, lr}
  401186:	b089      	sub	sp, #36	; 0x24
  401188:	af00      	add	r7, sp, #0
  40118a:	4613      	mov	r3, r2
  40118c:	4602      	mov	r2, r0
  40118e:	71fa      	strb	r2, [r7, #7]
  401190:	460a      	mov	r2, r1
  401192:	71ba      	strb	r2, [r7, #6]
  401194:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  401196:	f107 0308 	add.w	r3, r7, #8
  40119a:	2200      	movs	r2, #0
  40119c:	601a      	str	r2, [r3, #0]
  40119e:	3304      	adds	r3, #4
  4011a0:	2200      	movs	r2, #0
  4011a2:	601a      	str	r2, [r3, #0]
  4011a4:	3304      	adds	r3, #4
  4011a6:	2200      	movs	r2, #0
  4011a8:	601a      	str	r2, [r3, #0]
  4011aa:	3304      	adds	r3, #4
  4011ac:	2200      	movs	r2, #0
  4011ae:	601a      	str	r2, [r3, #0]
  4011b0:	3304      	adds	r3, #4
  4011b2:	2200      	movs	r2, #0
  4011b4:	601a      	str	r2, [r3, #0]
  4011b6:	3304      	adds	r3, #4
  4011b8:	797b      	ldrb	r3, [r7, #5]
  4011ba:	723b      	strb	r3, [r7, #8]
  4011bc:	2301      	movs	r3, #1
  4011be:	60fb      	str	r3, [r7, #12]
  4011c0:	1dbb      	adds	r3, r7, #6
  4011c2:	613b      	str	r3, [r7, #16]
  4011c4:	2301      	movs	r3, #1
  4011c6:	617b      	str	r3, [r7, #20]
  4011c8:	79fb      	ldrb	r3, [r7, #7]
  4011ca:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4011cc:	2312      	movs	r3, #18
  4011ce:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  4011d0:	4b09      	ldr	r3, [pc, #36]	; (4011f8 <itg_write+0x74>)
  4011d2:	681a      	ldr	r2, [r3, #0]
  4011d4:	f107 0308 	add.w	r3, r7, #8
  4011d8:	4610      	mov	r0, r2
  4011da:	4619      	mov	r1, r3
  4011dc:	f04f 32ff 	mov.w	r2, #4294967295
  4011e0:	2300      	movs	r3, #0
  4011e2:	4c06      	ldr	r4, [pc, #24]	; (4011fc <itg_write+0x78>)
  4011e4:	47a0      	blx	r4
  4011e6:	4603      	mov	r3, r0
  4011e8:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4011ea:	7ffb      	ldrb	r3, [r7, #31]
  4011ec:	b25b      	sxtb	r3, r3
}
  4011ee:	4618      	mov	r0, r3
  4011f0:	3724      	adds	r7, #36	; 0x24
  4011f2:	46bd      	mov	sp, r7
  4011f4:	bd90      	pop	{r4, r7, pc}
  4011f6:	bf00      	nop
  4011f8:	2000458c 	.word	0x2000458c
  4011fc:	0040285d 	.word	0x0040285d

00401200 <itg_read>:

status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  401200:	b590      	push	{r4, r7, lr}
  401202:	b089      	sub	sp, #36	; 0x24
  401204:	af00      	add	r7, sp, #0
  401206:	6039      	str	r1, [r7, #0]
  401208:	4601      	mov	r1, r0
  40120a:	71f9      	strb	r1, [r7, #7]
  40120c:	71ba      	strb	r2, [r7, #6]
  40120e:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  401210:	f107 0308 	add.w	r3, r7, #8
  401214:	2200      	movs	r2, #0
  401216:	601a      	str	r2, [r3, #0]
  401218:	3304      	adds	r3, #4
  40121a:	2200      	movs	r2, #0
  40121c:	601a      	str	r2, [r3, #0]
  40121e:	3304      	adds	r3, #4
  401220:	2200      	movs	r2, #0
  401222:	601a      	str	r2, [r3, #0]
  401224:	3304      	adds	r3, #4
  401226:	2200      	movs	r2, #0
  401228:	601a      	str	r2, [r3, #0]
  40122a:	3304      	adds	r3, #4
  40122c:	2200      	movs	r2, #0
  40122e:	601a      	str	r2, [r3, #0]
  401230:	3304      	adds	r3, #4
  401232:	79bb      	ldrb	r3, [r7, #6]
  401234:	723b      	strb	r3, [r7, #8]
  401236:	2301      	movs	r3, #1
  401238:	60fb      	str	r3, [r7, #12]
  40123a:	683b      	ldr	r3, [r7, #0]
  40123c:	613b      	str	r3, [r7, #16]
  40123e:	797b      	ldrb	r3, [r7, #5]
  401240:	617b      	str	r3, [r7, #20]
  401242:	79fb      	ldrb	r3, [r7, #7]
  401244:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  401246:	2312      	movs	r3, #18
  401248:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  40124a:	4b09      	ldr	r3, [pc, #36]	; (401270 <itg_read+0x70>)
  40124c:	681a      	ldr	r2, [r3, #0]
  40124e:	f107 0308 	add.w	r3, r7, #8
  401252:	4610      	mov	r0, r2
  401254:	4619      	mov	r1, r3
  401256:	f04f 32ff 	mov.w	r2, #4294967295
  40125a:	2300      	movs	r3, #0
  40125c:	4c05      	ldr	r4, [pc, #20]	; (401274 <itg_read+0x74>)
  40125e:	47a0      	blx	r4
  401260:	4603      	mov	r3, r0
  401262:	77fb      	strb	r3, [r7, #31]
	
	return result;
  401264:	7ffb      	ldrb	r3, [r7, #31]
  401266:	b25b      	sxtb	r3, r3
}
  401268:	4618      	mov	r0, r3
  40126a:	3724      	adds	r7, #36	; 0x24
  40126c:	46bd      	mov	sp, r7
  40126e:	bd90      	pop	{r4, r7, pc}
  401270:	2000458c 	.word	0x2000458c
  401274:	00402aa1 	.word	0x00402aa1

00401278 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  401278:	b580      	push	{r7, lr}
  40127a:	b084      	sub	sp, #16
  40127c:	af00      	add	r7, sp, #0
  40127e:	4603      	mov	r3, r0
  401280:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  401282:	79fb      	ldrb	r3, [r7, #7]
  401284:	4618      	mov	r0, r3
  401286:	2108      	movs	r1, #8
  401288:	2231      	movs	r2, #49	; 0x31
  40128a:	4b26      	ldr	r3, [pc, #152]	; (401324 <adxl_init+0xac>)
  40128c:	4798      	blx	r3
  40128e:	4603      	mov	r3, r0
  401290:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  401292:	f997 300f 	ldrsb.w	r3, [r7, #15]
  401296:	2b00      	cmp	r3, #0
  401298:	d001      	beq.n	40129e <adxl_init+0x26>
  40129a:	7bfb      	ldrb	r3, [r7, #15]
  40129c:	e03c      	b.n	401318 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, BWrate100Hz, ADXL_BWRate);
  40129e:	79fb      	ldrb	r3, [r7, #7]
  4012a0:	4618      	mov	r0, r3
  4012a2:	210a      	movs	r1, #10
  4012a4:	222c      	movs	r2, #44	; 0x2c
  4012a6:	4b1f      	ldr	r3, [pc, #124]	; (401324 <adxl_init+0xac>)
  4012a8:	4798      	blx	r3
  4012aa:	4603      	mov	r3, r0
  4012ac:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4012ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4012b2:	2b00      	cmp	r3, #0
  4012b4:	d001      	beq.n	4012ba <adxl_init+0x42>
  4012b6:	7bfb      	ldrb	r3, [r7, #15]
  4012b8:	e02e      	b.n	401318 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x80, ADXL_IntEnable);	//Interrupt EN = Data Ready
  4012ba:	79fb      	ldrb	r3, [r7, #7]
  4012bc:	4618      	mov	r0, r3
  4012be:	2180      	movs	r1, #128	; 0x80
  4012c0:	222e      	movs	r2, #46	; 0x2e
  4012c2:	4b18      	ldr	r3, [pc, #96]	; (401324 <adxl_init+0xac>)
  4012c4:	4798      	blx	r3
  4012c6:	4603      	mov	r3, r0
  4012c8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4012ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d001      	beq.n	4012d6 <adxl_init+0x5e>
  4012d2:	7bfb      	ldrb	r3, [r7, #15]
  4012d4:	e020      	b.n	401318 <adxl_init+0xa0>
	
	result = adxl_write(ADXL_Dev, 0x7F, ADXL_InitMap);		//Interrupt Map = DataReady: INT1 / Others: INT2
  4012d6:	79fb      	ldrb	r3, [r7, #7]
  4012d8:	4618      	mov	r0, r3
  4012da:	217f      	movs	r1, #127	; 0x7f
  4012dc:	222f      	movs	r2, #47	; 0x2f
  4012de:	4b11      	ldr	r3, [pc, #68]	; (401324 <adxl_init+0xac>)
  4012e0:	4798      	blx	r3
  4012e2:	4603      	mov	r3, r0
  4012e4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4012e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4012ea:	2b00      	cmp	r3, #0
  4012ec:	d001      	beq.n	4012f2 <adxl_init+0x7a>
  4012ee:	7bfb      	ldrb	r3, [r7, #15]
  4012f0:	e012      	b.n	401318 <adxl_init+0xa0>
	
	clearInterruptADXL(ADXL_Dev);
  4012f2:	79fb      	ldrb	r3, [r7, #7]
  4012f4:	4618      	mov	r0, r3
  4012f6:	4b0c      	ldr	r3, [pc, #48]	; (401328 <adxl_init+0xb0>)
  4012f8:	4798      	blx	r3
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);		//Start Measurement
  4012fa:	79fb      	ldrb	r3, [r7, #7]
  4012fc:	4618      	mov	r0, r3
  4012fe:	2108      	movs	r1, #8
  401300:	222d      	movs	r2, #45	; 0x2d
  401302:	4b08      	ldr	r3, [pc, #32]	; (401324 <adxl_init+0xac>)
  401304:	4798      	blx	r3
  401306:	4603      	mov	r3, r0
  401308:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40130a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40130e:	2b00      	cmp	r3, #0
  401310:	d001      	beq.n	401316 <adxl_init+0x9e>
  401312:	7bfb      	ldrb	r3, [r7, #15]
  401314:	e000      	b.n	401318 <adxl_init+0xa0>
	
	return result;
  401316:	7bfb      	ldrb	r3, [r7, #15]
  401318:	b25b      	sxtb	r3, r3
}
  40131a:	4618      	mov	r0, r3
  40131c:	3710      	adds	r7, #16
  40131e:	46bd      	mov	sp, r7
  401320:	bd80      	pop	{r7, pc}
  401322:	bf00      	nop
  401324:	0040132d 	.word	0x0040132d
  401328:	00401421 	.word	0x00401421

0040132c <adxl_write>:

status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  40132c:	b590      	push	{r4, r7, lr}
  40132e:	b089      	sub	sp, #36	; 0x24
  401330:	af00      	add	r7, sp, #0
  401332:	4613      	mov	r3, r2
  401334:	4602      	mov	r2, r0
  401336:	71fa      	strb	r2, [r7, #7]
  401338:	460a      	mov	r2, r1
  40133a:	71ba      	strb	r2, [r7, #6]
  40133c:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40133e:	f107 0308 	add.w	r3, r7, #8
  401342:	2200      	movs	r2, #0
  401344:	601a      	str	r2, [r3, #0]
  401346:	3304      	adds	r3, #4
  401348:	2200      	movs	r2, #0
  40134a:	601a      	str	r2, [r3, #0]
  40134c:	3304      	adds	r3, #4
  40134e:	2200      	movs	r2, #0
  401350:	601a      	str	r2, [r3, #0]
  401352:	3304      	adds	r3, #4
  401354:	2200      	movs	r2, #0
  401356:	601a      	str	r2, [r3, #0]
  401358:	3304      	adds	r3, #4
  40135a:	2200      	movs	r2, #0
  40135c:	601a      	str	r2, [r3, #0]
  40135e:	3304      	adds	r3, #4
  401360:	797b      	ldrb	r3, [r7, #5]
  401362:	723b      	strb	r3, [r7, #8]
  401364:	2301      	movs	r3, #1
  401366:	60fb      	str	r3, [r7, #12]
  401368:	1dbb      	adds	r3, r7, #6
  40136a:	613b      	str	r3, [r7, #16]
  40136c:	2301      	movs	r3, #1
  40136e:	617b      	str	r3, [r7, #20]
  401370:	79fb      	ldrb	r3, [r7, #7]
  401372:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  401374:	2312      	movs	r3, #18
  401376:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  401378:	4b09      	ldr	r3, [pc, #36]	; (4013a0 <adxl_write+0x74>)
  40137a:	681a      	ldr	r2, [r3, #0]
  40137c:	f107 0308 	add.w	r3, r7, #8
  401380:	4610      	mov	r0, r2
  401382:	4619      	mov	r1, r3
  401384:	f04f 32ff 	mov.w	r2, #4294967295
  401388:	2300      	movs	r3, #0
  40138a:	4c06      	ldr	r4, [pc, #24]	; (4013a4 <adxl_write+0x78>)
  40138c:	47a0      	blx	r4
  40138e:	4603      	mov	r3, r0
  401390:	77fb      	strb	r3, [r7, #31]
	
	return result;
  401392:	7ffb      	ldrb	r3, [r7, #31]
  401394:	b25b      	sxtb	r3, r3
}
  401396:	4618      	mov	r0, r3
  401398:	3724      	adds	r7, #36	; 0x24
  40139a:	46bd      	mov	sp, r7
  40139c:	bd90      	pop	{r4, r7, pc}
  40139e:	bf00      	nop
  4013a0:	2000458c 	.word	0x2000458c
  4013a4:	0040285d 	.word	0x0040285d

004013a8 <adxl_read>:

status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  4013a8:	b590      	push	{r4, r7, lr}
  4013aa:	b089      	sub	sp, #36	; 0x24
  4013ac:	af00      	add	r7, sp, #0
  4013ae:	6039      	str	r1, [r7, #0]
  4013b0:	4601      	mov	r1, r0
  4013b2:	71f9      	strb	r1, [r7, #7]
  4013b4:	71ba      	strb	r2, [r7, #6]
  4013b6:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  4013b8:	f107 0308 	add.w	r3, r7, #8
  4013bc:	2200      	movs	r2, #0
  4013be:	601a      	str	r2, [r3, #0]
  4013c0:	3304      	adds	r3, #4
  4013c2:	2200      	movs	r2, #0
  4013c4:	601a      	str	r2, [r3, #0]
  4013c6:	3304      	adds	r3, #4
  4013c8:	2200      	movs	r2, #0
  4013ca:	601a      	str	r2, [r3, #0]
  4013cc:	3304      	adds	r3, #4
  4013ce:	2200      	movs	r2, #0
  4013d0:	601a      	str	r2, [r3, #0]
  4013d2:	3304      	adds	r3, #4
  4013d4:	2200      	movs	r2, #0
  4013d6:	601a      	str	r2, [r3, #0]
  4013d8:	3304      	adds	r3, #4
  4013da:	79bb      	ldrb	r3, [r7, #6]
  4013dc:	723b      	strb	r3, [r7, #8]
  4013de:	2301      	movs	r3, #1
  4013e0:	60fb      	str	r3, [r7, #12]
  4013e2:	683b      	ldr	r3, [r7, #0]
  4013e4:	613b      	str	r3, [r7, #16]
  4013e6:	797b      	ldrb	r3, [r7, #5]
  4013e8:	617b      	str	r3, [r7, #20]
  4013ea:	79fb      	ldrb	r3, [r7, #7]
  4013ec:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4013ee:	2312      	movs	r3, #18
  4013f0:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4013f2:	4b09      	ldr	r3, [pc, #36]	; (401418 <adxl_read+0x70>)
  4013f4:	681a      	ldr	r2, [r3, #0]
  4013f6:	f107 0308 	add.w	r3, r7, #8
  4013fa:	4610      	mov	r0, r2
  4013fc:	4619      	mov	r1, r3
  4013fe:	f04f 32ff 	mov.w	r2, #4294967295
  401402:	2300      	movs	r3, #0
  401404:	4c05      	ldr	r4, [pc, #20]	; (40141c <adxl_read+0x74>)
  401406:	47a0      	blx	r4
  401408:	4603      	mov	r3, r0
  40140a:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40140c:	7ffb      	ldrb	r3, [r7, #31]
  40140e:	b25b      	sxtb	r3, r3
}
  401410:	4618      	mov	r0, r3
  401412:	3724      	adds	r7, #36	; 0x24
  401414:	46bd      	mov	sp, r7
  401416:	bd90      	pop	{r4, r7, pc}
  401418:	2000458c 	.word	0x2000458c
  40141c:	00402aa1 	.word	0x00402aa1

00401420 <clearInterruptADXL>:

void clearInterruptADXL(ADXL_Addr_Dev dev){
  401420:	b590      	push	{r4, r7, lr}
  401422:	b085      	sub	sp, #20
  401424:	af00      	add	r7, sp, #0
  401426:	4603      	mov	r3, r0
  401428:	71fb      	strb	r3, [r7, #7]
	uint8_t b;
	adxl_read(dev, &b, ADXL_DataX0, 1);
  40142a:	79fa      	ldrb	r2, [r7, #7]
  40142c:	f107 030f 	add.w	r3, r7, #15
  401430:	4610      	mov	r0, r2
  401432:	4619      	mov	r1, r3
  401434:	2232      	movs	r2, #50	; 0x32
  401436:	2301      	movs	r3, #1
  401438:	4c02      	ldr	r4, [pc, #8]	; (401444 <clearInterruptADXL+0x24>)
  40143a:	47a0      	blx	r4
  40143c:	3714      	adds	r7, #20
  40143e:	46bd      	mov	sp, r7
  401440:	bd90      	pop	{r4, r7, pc}
  401442:	bf00      	nop
  401444:	004013a9 	.word	0x004013a9

00401448 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401448:	b480      	push	{r7}
  40144a:	b083      	sub	sp, #12
  40144c:	af00      	add	r7, sp, #0
  40144e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401450:	687b      	ldr	r3, [r7, #4]
  401452:	2b07      	cmp	r3, #7
  401454:	d825      	bhi.n	4014a2 <osc_get_rate+0x5a>
  401456:	a201      	add	r2, pc, #4	; (adr r2, 40145c <osc_get_rate+0x14>)
  401458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40145c:	0040147d 	.word	0x0040147d
  401460:	00401483 	.word	0x00401483
  401464:	00401489 	.word	0x00401489
  401468:	0040148f 	.word	0x0040148f
  40146c:	00401493 	.word	0x00401493
  401470:	00401497 	.word	0x00401497
  401474:	0040149b 	.word	0x0040149b
  401478:	0040149f 	.word	0x0040149f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40147c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401480:	e010      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401486:	e00d      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401488:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40148c:	e00a      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40148e:	4b08      	ldr	r3, [pc, #32]	; (4014b0 <osc_get_rate+0x68>)
  401490:	e008      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401492:	4b08      	ldr	r3, [pc, #32]	; (4014b4 <osc_get_rate+0x6c>)
  401494:	e006      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401496:	4b08      	ldr	r3, [pc, #32]	; (4014b8 <osc_get_rate+0x70>)
  401498:	e004      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40149a:	4b07      	ldr	r3, [pc, #28]	; (4014b8 <osc_get_rate+0x70>)
  40149c:	e002      	b.n	4014a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40149e:	4b06      	ldr	r3, [pc, #24]	; (4014b8 <osc_get_rate+0x70>)
  4014a0:	e000      	b.n	4014a4 <osc_get_rate+0x5c>
	}

	return 0;
  4014a2:	2300      	movs	r3, #0
}
  4014a4:	4618      	mov	r0, r3
  4014a6:	370c      	adds	r7, #12
  4014a8:	46bd      	mov	sp, r7
  4014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ae:	4770      	bx	lr
  4014b0:	003d0900 	.word	0x003d0900
  4014b4:	007a1200 	.word	0x007a1200
  4014b8:	00b71b00 	.word	0x00b71b00

004014bc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4014bc:	b580      	push	{r7, lr}
  4014be:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4014c0:	2006      	movs	r0, #6
  4014c2:	4b03      	ldr	r3, [pc, #12]	; (4014d0 <sysclk_get_main_hz+0x14>)
  4014c4:	4798      	blx	r3
  4014c6:	4603      	mov	r3, r0
  4014c8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4014ca:	4618      	mov	r0, r3
  4014cc:	bd80      	pop	{r7, pc}
  4014ce:	bf00      	nop
  4014d0:	00401449 	.word	0x00401449

004014d4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4014d4:	b580      	push	{r7, lr}
  4014d6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4014d8:	4b02      	ldr	r3, [pc, #8]	; (4014e4 <sysclk_get_peripheral_hz+0x10>)
  4014da:	4798      	blx	r3
  4014dc:	4603      	mov	r3, r0
  4014de:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4014e0:	4618      	mov	r0, r3
  4014e2:	bd80      	pop	{r7, pc}
  4014e4:	004014bd 	.word	0x004014bd

004014e8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4014e8:	b580      	push	{r7, lr}
  4014ea:	b082      	sub	sp, #8
  4014ec:	af00      	add	r7, sp, #0
  4014ee:	6078      	str	r0, [r7, #4]
  4014f0:	460b      	mov	r3, r1
  4014f2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4014f4:	687a      	ldr	r2, [r7, #4]
  4014f6:	4b20      	ldr	r3, [pc, #128]	; (401578 <usart_serial_putchar+0x90>)
  4014f8:	429a      	cmp	r2, r3
  4014fa:	d10a      	bne.n	401512 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4014fc:	bf00      	nop
  4014fe:	78fb      	ldrb	r3, [r7, #3]
  401500:	6878      	ldr	r0, [r7, #4]
  401502:	4619      	mov	r1, r3
  401504:	4b1d      	ldr	r3, [pc, #116]	; (40157c <usart_serial_putchar+0x94>)
  401506:	4798      	blx	r3
  401508:	4603      	mov	r3, r0
  40150a:	2b00      	cmp	r3, #0
  40150c:	d1f7      	bne.n	4014fe <usart_serial_putchar+0x16>
		return 1;
  40150e:	2301      	movs	r3, #1
  401510:	e02d      	b.n	40156e <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401512:	687a      	ldr	r2, [r7, #4]
  401514:	4b1a      	ldr	r3, [pc, #104]	; (401580 <usart_serial_putchar+0x98>)
  401516:	429a      	cmp	r2, r3
  401518:	d10a      	bne.n	401530 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  40151a:	bf00      	nop
  40151c:	78fb      	ldrb	r3, [r7, #3]
  40151e:	6878      	ldr	r0, [r7, #4]
  401520:	4619      	mov	r1, r3
  401522:	4b16      	ldr	r3, [pc, #88]	; (40157c <usart_serial_putchar+0x94>)
  401524:	4798      	blx	r3
  401526:	4603      	mov	r3, r0
  401528:	2b00      	cmp	r3, #0
  40152a:	d1f7      	bne.n	40151c <usart_serial_putchar+0x34>
		return 1;
  40152c:	2301      	movs	r3, #1
  40152e:	e01e      	b.n	40156e <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401530:	687a      	ldr	r2, [r7, #4]
  401532:	4b14      	ldr	r3, [pc, #80]	; (401584 <usart_serial_putchar+0x9c>)
  401534:	429a      	cmp	r2, r3
  401536:	d10a      	bne.n	40154e <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  401538:	bf00      	nop
  40153a:	78fb      	ldrb	r3, [r7, #3]
  40153c:	6878      	ldr	r0, [r7, #4]
  40153e:	4619      	mov	r1, r3
  401540:	4b11      	ldr	r3, [pc, #68]	; (401588 <usart_serial_putchar+0xa0>)
  401542:	4798      	blx	r3
  401544:	4603      	mov	r3, r0
  401546:	2b00      	cmp	r3, #0
  401548:	d1f7      	bne.n	40153a <usart_serial_putchar+0x52>
		return 1;
  40154a:	2301      	movs	r3, #1
  40154c:	e00f      	b.n	40156e <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40154e:	687a      	ldr	r2, [r7, #4]
  401550:	4b0e      	ldr	r3, [pc, #56]	; (40158c <usart_serial_putchar+0xa4>)
  401552:	429a      	cmp	r2, r3
  401554:	d10a      	bne.n	40156c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  401556:	bf00      	nop
  401558:	78fb      	ldrb	r3, [r7, #3]
  40155a:	6878      	ldr	r0, [r7, #4]
  40155c:	4619      	mov	r1, r3
  40155e:	4b0a      	ldr	r3, [pc, #40]	; (401588 <usart_serial_putchar+0xa0>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
  401564:	2b00      	cmp	r3, #0
  401566:	d1f7      	bne.n	401558 <usart_serial_putchar+0x70>
		return 1;
  401568:	2301      	movs	r3, #1
  40156a:	e000      	b.n	40156e <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40156c:	2300      	movs	r3, #0
}
  40156e:	4618      	mov	r0, r3
  401570:	3708      	adds	r7, #8
  401572:	46bd      	mov	sp, r7
  401574:	bd80      	pop	{r7, pc}
  401576:	bf00      	nop
  401578:	400e0600 	.word	0x400e0600
  40157c:	00405b89 	.word	0x00405b89
  401580:	400e0800 	.word	0x400e0800
  401584:	40024000 	.word	0x40024000
  401588:	00405bed 	.word	0x00405bed
  40158c:	40028000 	.word	0x40028000

00401590 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401590:	b580      	push	{r7, lr}
  401592:	b084      	sub	sp, #16
  401594:	af00      	add	r7, sp, #0
  401596:	6078      	str	r0, [r7, #4]
  401598:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40159a:	2300      	movs	r3, #0
  40159c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40159e:	687a      	ldr	r2, [r7, #4]
  4015a0:	4b1e      	ldr	r3, [pc, #120]	; (40161c <usart_serial_getchar+0x8c>)
  4015a2:	429a      	cmp	r2, r3
  4015a4:	d107      	bne.n	4015b6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4015a6:	bf00      	nop
  4015a8:	6878      	ldr	r0, [r7, #4]
  4015aa:	6839      	ldr	r1, [r7, #0]
  4015ac:	4b1c      	ldr	r3, [pc, #112]	; (401620 <usart_serial_getchar+0x90>)
  4015ae:	4798      	blx	r3
  4015b0:	4603      	mov	r3, r0
  4015b2:	2b00      	cmp	r3, #0
  4015b4:	d1f8      	bne.n	4015a8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4015b6:	687a      	ldr	r2, [r7, #4]
  4015b8:	4b1a      	ldr	r3, [pc, #104]	; (401624 <usart_serial_getchar+0x94>)
  4015ba:	429a      	cmp	r2, r3
  4015bc:	d107      	bne.n	4015ce <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4015be:	bf00      	nop
  4015c0:	6878      	ldr	r0, [r7, #4]
  4015c2:	6839      	ldr	r1, [r7, #0]
  4015c4:	4b16      	ldr	r3, [pc, #88]	; (401620 <usart_serial_getchar+0x90>)
  4015c6:	4798      	blx	r3
  4015c8:	4603      	mov	r3, r0
  4015ca:	2b00      	cmp	r3, #0
  4015cc:	d1f8      	bne.n	4015c0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4015ce:	687a      	ldr	r2, [r7, #4]
  4015d0:	4b15      	ldr	r3, [pc, #84]	; (401628 <usart_serial_getchar+0x98>)
  4015d2:	429a      	cmp	r2, r3
  4015d4:	d10d      	bne.n	4015f2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4015d6:	bf00      	nop
  4015d8:	f107 030c 	add.w	r3, r7, #12
  4015dc:	6878      	ldr	r0, [r7, #4]
  4015de:	4619      	mov	r1, r3
  4015e0:	4b12      	ldr	r3, [pc, #72]	; (40162c <usart_serial_getchar+0x9c>)
  4015e2:	4798      	blx	r3
  4015e4:	4603      	mov	r3, r0
  4015e6:	2b00      	cmp	r3, #0
  4015e8:	d1f6      	bne.n	4015d8 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4015ea:	68fb      	ldr	r3, [r7, #12]
  4015ec:	b2da      	uxtb	r2, r3
  4015ee:	683b      	ldr	r3, [r7, #0]
  4015f0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4015f2:	687a      	ldr	r2, [r7, #4]
  4015f4:	4b0e      	ldr	r3, [pc, #56]	; (401630 <usart_serial_getchar+0xa0>)
  4015f6:	429a      	cmp	r2, r3
  4015f8:	d10d      	bne.n	401616 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4015fa:	bf00      	nop
  4015fc:	f107 030c 	add.w	r3, r7, #12
  401600:	6878      	ldr	r0, [r7, #4]
  401602:	4619      	mov	r1, r3
  401604:	4b09      	ldr	r3, [pc, #36]	; (40162c <usart_serial_getchar+0x9c>)
  401606:	4798      	blx	r3
  401608:	4603      	mov	r3, r0
  40160a:	2b00      	cmp	r3, #0
  40160c:	d1f6      	bne.n	4015fc <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  40160e:	68fb      	ldr	r3, [r7, #12]
  401610:	b2da      	uxtb	r2, r3
  401612:	683b      	ldr	r3, [r7, #0]
  401614:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401616:	3710      	adds	r7, #16
  401618:	46bd      	mov	sp, r7
  40161a:	bd80      	pop	{r7, pc}
  40161c:	400e0600 	.word	0x400e0600
  401620:	00405bb9 	.word	0x00405bb9
  401624:	400e0800 	.word	0x400e0800
  401628:	40024000 	.word	0x40024000
  40162c:	00405c21 	.word	0x00405c21
  401630:	40028000 	.word	0x40028000

00401634 <send_uart>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

status_code_t send_uart(char * buf, size_t len){
  401634:	b590      	push	{r4, r7, lr}
  401636:	b087      	sub	sp, #28
  401638:	af02      	add	r7, sp, #8
  40163a:	6078      	str	r0, [r7, #4]
  40163c:	6039      	str	r1, [r7, #0]
	status_code_t status = ERR_ABORTED;
  40163e:	23f1      	movs	r3, #241	; 0xf1
  401640:	73fb      	strb	r3, [r7, #15]
	
	status = freertos_uart_write_packet(freertos_uart, buf, len, UART_WAIT);
  401642:	4b09      	ldr	r3, [pc, #36]	; (401668 <send_uart+0x34>)
  401644:	681b      	ldr	r3, [r3, #0]
  401646:	2200      	movs	r2, #0
  401648:	9200      	str	r2, [sp, #0]
  40164a:	4618      	mov	r0, r3
  40164c:	6879      	ldr	r1, [r7, #4]
  40164e:	683a      	ldr	r2, [r7, #0]
  401650:	f04f 33ff 	mov.w	r3, #4294967295
  401654:	4c05      	ldr	r4, [pc, #20]	; (40166c <send_uart+0x38>)
  401656:	47a0      	blx	r4
  401658:	4603      	mov	r3, r0
  40165a:	73fb      	strb	r3, [r7, #15]
	
	return status;
  40165c:	7bfb      	ldrb	r3, [r7, #15]
  40165e:	b25b      	sxtb	r3, r3
}
  401660:	4618      	mov	r0, r3
  401662:	3714      	adds	r7, #20
  401664:	46bd      	mov	sp, r7
  401666:	bd90      	pop	{r4, r7, pc}
  401668:	200045c4 	.word	0x200045c4
  40166c:	00403375 	.word	0x00403375

00401670 <read_uart>:

uint32_t read_uart(char *buf, uint32_t len){
  401670:	b590      	push	{r4, r7, lr}
  401672:	b085      	sub	sp, #20
  401674:	af00      	add	r7, sp, #0
  401676:	6078      	str	r0, [r7, #4]
  401678:	6039      	str	r1, [r7, #0]
	uint32_t size = 0;
  40167a:	2300      	movs	r3, #0
  40167c:	60fb      	str	r3, [r7, #12]
	
	size = freertos_uart_serial_read_packet(freertos_uart,
  40167e:	4b07      	ldr	r3, [pc, #28]	; (40169c <read_uart+0x2c>)
  401680:	681b      	ldr	r3, [r3, #0]
  401682:	4618      	mov	r0, r3
  401684:	6879      	ldr	r1, [r7, #4]
  401686:	683a      	ldr	r2, [r7, #0]
  401688:	f04f 33ff 	mov.w	r3, #4294967295
  40168c:	4c04      	ldr	r4, [pc, #16]	; (4016a0 <read_uart+0x30>)
  40168e:	47a0      	blx	r4
  401690:	60f8      	str	r0, [r7, #12]
											buf,
											len,
											UART_WAIT);

	return size;
  401692:	68fb      	ldr	r3, [r7, #12]
}
  401694:	4618      	mov	r0, r3
  401696:	3714      	adds	r7, #20
  401698:	46bd      	mov	sp, r7
  40169a:	bd90      	pop	{r4, r7, pc}
  40169c:	200045c4 	.word	0x200045c4
  4016a0:	00403429 	.word	0x00403429

004016a4 <printf_mux>:

void printf_mux( const char * format, ... ){
  4016a4:	b40f      	push	{r0, r1, r2, r3}
  4016a6:	b590      	push	{r4, r7, lr}
  4016a8:	b0a5      	sub	sp, #148	; 0x94
  4016aa:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  4016ac:	2300      	movs	r3, #0
  4016ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  4016b2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  4016b6:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  4016b8:	1d3b      	adds	r3, r7, #4
  4016ba:	4618      	mov	r0, r3
  4016bc:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  4016c0:	683a      	ldr	r2, [r7, #0]
  4016c2:	4b0c      	ldr	r3, [pc, #48]	; (4016f4 <printf_mux+0x50>)
  4016c4:	4798      	blx	r3
  4016c6:	4603      	mov	r3, r0
  4016c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  4016cc:	4b0a      	ldr	r3, [pc, #40]	; (4016f8 <printf_mux+0x54>)
  4016ce:	681a      	ldr	r2, [r3, #0]
  4016d0:	1d3b      	adds	r3, r7, #4
  4016d2:	2100      	movs	r1, #0
  4016d4:	9100      	str	r1, [sp, #0]
  4016d6:	4610      	mov	r0, r2
  4016d8:	4619      	mov	r1, r3
  4016da:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  4016de:	f04f 33ff 	mov.w	r3, #4294967295
  4016e2:	4c06      	ldr	r4, [pc, #24]	; (4016fc <printf_mux+0x58>)
  4016e4:	47a0      	blx	r4
	va_end(args);
}
  4016e6:	378c      	adds	r7, #140	; 0x8c
  4016e8:	46bd      	mov	sp, r7
  4016ea:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4016ee:	b004      	add	sp, #16
  4016f0:	4770      	bx	lr
  4016f2:	bf00      	nop
  4016f4:	0040f995 	.word	0x0040f995
  4016f8:	200045c4 	.word	0x200045c4
  4016fc:	00403375 	.word	0x00403375

00401700 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  401700:	b580      	push	{r7, lr}
  401702:	b088      	sub	sp, #32
  401704:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  401706:	4b21      	ldr	r3, [pc, #132]	; (40178c <configure_console+0x8c>)
  401708:	613b      	str	r3, [r7, #16]
  40170a:	4b21      	ldr	r3, [pc, #132]	; (401790 <configure_console+0x90>)
  40170c:	681b      	ldr	r3, [r3, #0]
  40170e:	617b      	str	r3, [r7, #20]
  401710:	230a      	movs	r3, #10
  401712:	61bb      	str	r3, [r7, #24]
  401714:	2301      	movs	r3, #1
  401716:	773b      	strb	r3, [r7, #28]
  401718:	2303      	movs	r3, #3
  40171a:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40171c:	4b1d      	ldr	r3, [pc, #116]	; (401794 <configure_console+0x94>)
  40171e:	4798      	blx	r3
  401720:	4603      	mov	r3, r0
  401722:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  401724:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401728:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  40172a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40172e:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  401730:	4b19      	ldr	r3, [pc, #100]	; (401798 <configure_console+0x98>)
  401732:	4a1a      	ldr	r2, [pc, #104]	; (40179c <configure_console+0x9c>)
  401734:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401736:	4b1a      	ldr	r3, [pc, #104]	; (4017a0 <configure_console+0xa0>)
  401738:	4a1a      	ldr	r2, [pc, #104]	; (4017a4 <configure_console+0xa4>)
  40173a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40173c:	4b1a      	ldr	r3, [pc, #104]	; (4017a8 <configure_console+0xa8>)
  40173e:	4a1b      	ldr	r2, [pc, #108]	; (4017ac <configure_console+0xac>)
  401740:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  401742:	4b1b      	ldr	r3, [pc, #108]	; (4017b0 <configure_console+0xb0>)
  401744:	681b      	ldr	r3, [r3, #0]
  401746:	689b      	ldr	r3, [r3, #8]
  401748:	4618      	mov	r0, r3
  40174a:	2100      	movs	r1, #0
  40174c:	4b19      	ldr	r3, [pc, #100]	; (4017b4 <configure_console+0xb4>)
  40174e:	4798      	blx	r3
	setbuf(stdin, NULL);
  401750:	4b17      	ldr	r3, [pc, #92]	; (4017b0 <configure_console+0xb0>)
  401752:	681b      	ldr	r3, [r3, #0]
  401754:	685b      	ldr	r3, [r3, #4]
  401756:	4618      	mov	r0, r3
  401758:	2100      	movs	r1, #0
  40175a:	4b16      	ldr	r3, [pc, #88]	; (4017b4 <configure_console+0xb4>)
  40175c:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  40175e:	1d3a      	adds	r2, r7, #4
  401760:	f107 0310 	add.w	r3, r7, #16
  401764:	480d      	ldr	r0, [pc, #52]	; (40179c <configure_console+0x9c>)
  401766:	4611      	mov	r1, r2
  401768:	461a      	mov	r2, r3
  40176a:	4b13      	ldr	r3, [pc, #76]	; (4017b8 <configure_console+0xb8>)
  40176c:	4798      	blx	r3
  40176e:	4602      	mov	r2, r0
  401770:	4b12      	ldr	r3, [pc, #72]	; (4017bc <configure_console+0xbc>)
  401772:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  401774:	4b11      	ldr	r3, [pc, #68]	; (4017bc <configure_console+0xbc>)
  401776:	681b      	ldr	r3, [r3, #0]
  401778:	2b00      	cmp	r3, #0
  40177a:	d103      	bne.n	401784 <configure_console+0x84>
  40177c:	4b10      	ldr	r3, [pc, #64]	; (4017c0 <configure_console+0xc0>)
  40177e:	4798      	blx	r3
  401780:	bf00      	nop
  401782:	e7fd      	b.n	401780 <configure_console+0x80>
  401784:	3720      	adds	r7, #32
  401786:	46bd      	mov	sp, r7
  401788:	bd80      	pop	{r7, pc}
  40178a:	bf00      	nop
  40178c:	20004590 	.word	0x20004590
  401790:	20000148 	.word	0x20000148
  401794:	004014d5 	.word	0x004014d5
  401798:	200045e4 	.word	0x200045e4
  40179c:	400e0600 	.word	0x400e0600
  4017a0:	200045e0 	.word	0x200045e0
  4017a4:	004014e9 	.word	0x004014e9
  4017a8:	200045dc 	.word	0x200045dc
  4017ac:	00401591 	.word	0x00401591
  4017b0:	20000598 	.word	0x20000598
  4017b4:	0040ba31 	.word	0x0040ba31
  4017b8:	004030a1 	.word	0x004030a1
  4017bc:	200045c4 	.word	0x200045c4
  4017c0:	00406255 	.word	0x00406255

004017c4 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  4017c4:	b580      	push	{r7, lr}
  4017c6:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  4017c8:	4b01      	ldr	r3, [pc, #4]	; (4017d0 <SPI_Handler+0xc>)
  4017ca:	4798      	blx	r3
}
  4017cc:	bd80      	pop	{r7, pc}
  4017ce:	bf00      	nop
  4017d0:	00404609 	.word	0x00404609

004017d4 <config_lcd>:

void config_lcd(void){
  4017d4:	b580      	push	{r7, lr}
  4017d6:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  4017d8:	4b0d      	ldr	r3, [pc, #52]	; (401810 <config_lcd+0x3c>)
  4017da:	22b0      	movs	r2, #176	; 0xb0
  4017dc:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  4017de:	4b0c      	ldr	r3, [pc, #48]	; (401810 <config_lcd+0x3c>)
  4017e0:	22dc      	movs	r2, #220	; 0xdc
  4017e2:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  4017e4:	4b0a      	ldr	r3, [pc, #40]	; (401810 <config_lcd+0x3c>)
  4017e6:	2200      	movs	r2, #0
  4017e8:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  4017ea:	4b09      	ldr	r3, [pc, #36]	; (401810 <config_lcd+0x3c>)
  4017ec:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  4017f0:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  4017f2:	4b08      	ldr	r3, [pc, #32]	; (401814 <config_lcd+0x40>)
  4017f4:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  4017f6:	4806      	ldr	r0, [pc, #24]	; (401810 <config_lcd+0x3c>)
  4017f8:	4b07      	ldr	r3, [pc, #28]	; (401818 <config_lcd+0x44>)
  4017fa:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017fc:	2008      	movs	r0, #8
  4017fe:	4b07      	ldr	r3, [pc, #28]	; (40181c <config_lcd+0x48>)
  401800:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401802:	4b07      	ldr	r3, [pc, #28]	; (401820 <config_lcd+0x4c>)
  401804:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  401806:	f64f 70ff 	movw	r0, #65535	; 0xffff
  40180a:	4b06      	ldr	r3, [pc, #24]	; (401824 <config_lcd+0x50>)
  40180c:	4798      	blx	r3
}
  40180e:	bd80      	pop	{r7, pc}
  401810:	200045cc 	.word	0x200045cc
  401814:	00403fe1 	.word	0x00403fe1
  401818:	004043c5 	.word	0x004043c5
  40181c:	00403f59 	.word	0x00403f59
  401820:	0040463d 	.word	0x0040463d
  401824:	004046bd 	.word	0x004046bd

00401828 <LCDTask>:

void LCDTask(void *pvParameters){
  401828:	b5f0      	push	{r4, r5, r6, r7, lr}
  40182a:	b0a5      	sub	sp, #148	; 0x94
  40182c:	af04      	add	r7, sp, #16
  40182e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	config_lcd();
  401830:	4b69      	ldr	r3, [pc, #420]	; (4019d8 <LCDTask+0x1b0>)
  401832:	4798      	blx	r3
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  401834:	2300      	movs	r3, #0
  401836:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  40183a:	2000      	movs	r0, #0
  40183c:	4b67      	ldr	r3, [pc, #412]	; (4019dc <LCDTask+0x1b4>)
  40183e:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  401840:	2005      	movs	r0, #5
  401842:	210a      	movs	r1, #10
  401844:	4a66      	ldr	r2, [pc, #408]	; (4019e0 <LCDTask+0x1b8>)
  401846:	4b67      	ldr	r3, [pc, #412]	; (4019e4 <LCDTask+0x1bc>)
  401848:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  40184a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40184e:	4b66      	ldr	r3, [pc, #408]	; (4019e8 <LCDTask+0x1c0>)
  401850:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  401852:	f107 0360 	add.w	r3, r7, #96	; 0x60
  401856:	4618      	mov	r0, r3
  401858:	2100      	movs	r1, #0
  40185a:	2218      	movs	r2, #24
  40185c:	4b63      	ldr	r3, [pc, #396]	; (4019ec <LCDTask+0x1c4>)
  40185e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401860:	2300      	movs	r3, #0
  401862:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401866:	e01d      	b.n	4018a4 <LCDTask+0x7c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  401868:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  40186c:	4b60      	ldr	r3, [pc, #384]	; (4019f0 <LCDTask+0x1c8>)
  40186e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401872:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401876:	f107 0160 	add.w	r1, r7, #96	; 0x60
  40187a:	00db      	lsls	r3, r3, #3
  40187c:	440b      	add	r3, r1
  40187e:	4610      	mov	r0, r2
  401880:	4619      	mov	r1, r3
  401882:	f04f 32ff 	mov.w	r2, #4294967295
  401886:	2301      	movs	r3, #1
  401888:	4c5a      	ldr	r4, [pc, #360]	; (4019f4 <LCDTask+0x1cc>)
  40188a:	47a0      	blx	r4
  40188c:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40188e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401890:	2b01      	cmp	r3, #1
  401892:	d002      	beq.n	40189a <LCDTask+0x72>
  401894:	2000      	movs	r0, #0
  401896:	4b58      	ldr	r3, [pc, #352]	; (4019f8 <LCDTask+0x1d0>)
  401898:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  40189a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40189e:	3301      	adds	r3, #1
  4018a0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4018a4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4018a8:	2b02      	cmp	r3, #2
  4018aa:	d9dd      	bls.n	401868 <LCDTask+0x40>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  4018ac:	f107 0348 	add.w	r3, r7, #72	; 0x48
  4018b0:	4618      	mov	r0, r3
  4018b2:	2100      	movs	r1, #0
  4018b4:	2218      	movs	r2, #24
  4018b6:	4b4d      	ldr	r3, [pc, #308]	; (4019ec <LCDTask+0x1c4>)
  4018b8:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4018ba:	2300      	movs	r3, #0
  4018bc:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4018c0:	e01d      	b.n	4018fe <LCDTask+0xd6>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  4018c2:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4018c6:	4b4d      	ldr	r3, [pc, #308]	; (4019fc <LCDTask+0x1d4>)
  4018c8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4018cc:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4018d0:	f107 0148 	add.w	r1, r7, #72	; 0x48
  4018d4:	00db      	lsls	r3, r3, #3
  4018d6:	440b      	add	r3, r1
  4018d8:	4610      	mov	r0, r2
  4018da:	4619      	mov	r1, r3
  4018dc:	f04f 32ff 	mov.w	r2, #4294967295
  4018e0:	2301      	movs	r3, #1
  4018e2:	4c44      	ldr	r4, [pc, #272]	; (4019f4 <LCDTask+0x1cc>)
  4018e4:	47a0      	blx	r4
  4018e6:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4018e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  4018ea:	2b01      	cmp	r3, #1
  4018ec:	d002      	beq.n	4018f4 <LCDTask+0xcc>
  4018ee:	2000      	movs	r0, #0
  4018f0:	4b41      	ldr	r3, [pc, #260]	; (4019f8 <LCDTask+0x1d0>)
  4018f2:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  4018f4:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4018f8:	3301      	adds	r3, #1
  4018fa:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4018fe:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401902:	2b02      	cmp	r3, #2
  401904:	d9dd      	bls.n	4018c2 <LCDTask+0x9a>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  401906:	f107 0330 	add.w	r3, r7, #48	; 0x30
  40190a:	4618      	mov	r0, r3
  40190c:	2100      	movs	r1, #0
  40190e:	2218      	movs	r2, #24
  401910:	4b36      	ldr	r3, [pc, #216]	; (4019ec <LCDTask+0x1c4>)
  401912:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401914:	2300      	movs	r3, #0
  401916:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40191a:	e01d      	b.n	401958 <LCDTask+0x130>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  40191c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  401920:	4b37      	ldr	r3, [pc, #220]	; (401a00 <LCDTask+0x1d8>)
  401922:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401926:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40192a:	f107 0130 	add.w	r1, r7, #48	; 0x30
  40192e:	00db      	lsls	r3, r3, #3
  401930:	440b      	add	r3, r1
  401932:	4610      	mov	r0, r2
  401934:	4619      	mov	r1, r3
  401936:	f04f 32ff 	mov.w	r2, #4294967295
  40193a:	2301      	movs	r3, #1
  40193c:	4c2d      	ldr	r4, [pc, #180]	; (4019f4 <LCDTask+0x1cc>)
  40193e:	47a0      	blx	r4
  401940:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401942:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  401944:	2b01      	cmp	r3, #1
  401946:	d002      	beq.n	40194e <LCDTask+0x126>
  401948:	2000      	movs	r0, #0
  40194a:	4b2b      	ldr	r3, [pc, #172]	; (4019f8 <LCDTask+0x1d0>)
  40194c:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  40194e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  401952:	3301      	adds	r3, #1
  401954:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  401958:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40195c:	2b02      	cmp	r3, #2
  40195e:	d9dd      	bls.n	40191c <LCDTask+0xf4>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  401960:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401964:	4b1d      	ldr	r3, [pc, #116]	; (4019dc <LCDTask+0x1b4>)
  401966:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  401968:	2000      	movs	r0, #0
  40196a:	211e      	movs	r1, #30
  40196c:	22b0      	movs	r2, #176	; 0xb0
  40196e:	23dc      	movs	r3, #220	; 0xdc
  401970:	4c24      	ldr	r4, [pc, #144]	; (401a04 <LCDTask+0x1dc>)
  401972:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  401974:	2000      	movs	r0, #0
  401976:	4b19      	ldr	r3, [pc, #100]	; (4019dc <LCDTask+0x1b4>)
  401978:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  40197a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
  40197e:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
  401982:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  401986:	f107 0608 	add.w	r6, r7, #8
  40198a:	e9cd 4500 	strd	r4, r5, [sp]
  40198e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401992:	4630      	mov	r0, r6
  401994:	491c      	ldr	r1, [pc, #112]	; (401a08 <LCDTask+0x1e0>)
  401996:	4c1d      	ldr	r4, [pc, #116]	; (401a0c <LCDTask+0x1e4>)
  401998:	47a0      	blx	r4
		ili9225_draw_string(5,30, (uint8_t *)lcd_buf);
  40199a:	f107 0308 	add.w	r3, r7, #8
  40199e:	2005      	movs	r0, #5
  4019a0:	211e      	movs	r1, #30
  4019a2:	461a      	mov	r2, r3
  4019a4:	4b0f      	ldr	r3, [pc, #60]	; (4019e4 <LCDTask+0x1bc>)
  4019a6:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  4019a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
  4019ac:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
  4019b0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
  4019b4:	f107 0608 	add.w	r6, r7, #8
  4019b8:	e9cd 4500 	strd	r4, r5, [sp]
  4019bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4019c0:	4630      	mov	r0, r6
  4019c2:	4913      	ldr	r1, [pc, #76]	; (401a10 <LCDTask+0x1e8>)
  4019c4:	4c11      	ldr	r4, [pc, #68]	; (401a0c <LCDTask+0x1e4>)
  4019c6:	47a0      	blx	r4
		ili9225_draw_string(5,110, (uint8_t *)lcd_buf);
  4019c8:	f107 0308 	add.w	r3, r7, #8
  4019cc:	2005      	movs	r0, #5
  4019ce:	216e      	movs	r1, #110	; 0x6e
  4019d0:	461a      	mov	r2, r3
  4019d2:	4b04      	ldr	r3, [pc, #16]	; (4019e4 <LCDTask+0x1bc>)
  4019d4:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, (uint8_t *)lcd_buf);*/
	}
  4019d6:	e738      	b.n	40184a <LCDTask+0x22>
  4019d8:	004017d5 	.word	0x004017d5
  4019dc:	00404665 	.word	0x00404665
  4019e0:	00413c8c 	.word	0x00413c8c
  4019e4:	00404995 	.word	0x00404995
  4019e8:	004070fd 	.word	0x004070fd
  4019ec:	0040b99d 	.word	0x0040b99d
  4019f0:	2000463c 	.word	0x2000463c
  4019f4:	00406a31 	.word	0x00406a31
  4019f8:	00407051 	.word	0x00407051
  4019fc:	200045f0 	.word	0x200045f0
  401a00:	200045fc 	.word	0x200045fc
  401a04:	004047f9 	.word	0x004047f9
  401a08:	00413c9c 	.word	0x00413c9c
  401a0c:	0040bb41 	.word	0x0040bb41
  401a10:	00413ccc 	.word	0x00413ccc

00401a14 <vTimerTX>:

uint32_t timer = (1000/portTICK_RATE_MS);

Bool enableTX = false;

static void vTimerTX(void *pvParameters){
  401a14:	b580      	push	{r7, lr}
  401a16:	b082      	sub	sp, #8
  401a18:	af00      	add	r7, sp, #0
  401a1a:	6078      	str	r0, [r7, #4]
	LED_Off(LED1_GPIO);
  401a1c:	202e      	movs	r0, #46	; 0x2e
  401a1e:	4b08      	ldr	r3, [pc, #32]	; (401a40 <vTimerTX+0x2c>)
  401a20:	4798      	blx	r3
	//vTaskSuspend(xTXHandler);
	enableTX = false;
  401a22:	4b08      	ldr	r3, [pc, #32]	; (401a44 <vTimerTX+0x30>)
  401a24:	2200      	movs	r2, #0
  401a26:	701a      	strb	r2, [r3, #0]
	vTaskResume(xLCDHandler);
  401a28:	4b07      	ldr	r3, [pc, #28]	; (401a48 <vTimerTX+0x34>)
  401a2a:	681b      	ldr	r3, [r3, #0]
  401a2c:	4618      	mov	r0, r3
  401a2e:	4b07      	ldr	r3, [pc, #28]	; (401a4c <vTimerTX+0x38>)
  401a30:	4798      	blx	r3
	printf_mux("STOP\r");
  401a32:	4807      	ldr	r0, [pc, #28]	; (401a50 <vTimerTX+0x3c>)
  401a34:	4b07      	ldr	r3, [pc, #28]	; (401a54 <vTimerTX+0x40>)
  401a36:	4798      	blx	r3
}
  401a38:	3708      	adds	r7, #8
  401a3a:	46bd      	mov	sp, r7
  401a3c:	bd80      	pop	{r7, pc}
  401a3e:	bf00      	nop
  401a40:	00403e3d 	.word	0x00403e3d
  401a44:	20000a78 	.word	0x20000a78
  401a48:	200045c8 	.word	0x200045c8
  401a4c:	00407265 	.word	0x00407265
  401a50:	00413d18 	.word	0x00413d18
  401a54:	004016a5 	.word	0x004016a5

00401a58 <cTotalTimeTest>:

void cTotalTimeTest(commVar val){
  401a58:	b580      	push	{r7, lr}
  401a5a:	b086      	sub	sp, #24
  401a5c:	af00      	add	r7, sp, #0
  401a5e:	1d3b      	adds	r3, r7, #4
  401a60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float value = val.value;
  401a64:	68fb      	ldr	r3, [r7, #12]
  401a66:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  401a68:	7a3b      	ldrb	r3, [r7, #8]
  401a6a:	2b00      	cmp	r3, #0
  401a6c:	d033      	beq.n	401ad6 <cTotalTimeTest+0x7e>
  401a6e:	2b01      	cmp	r3, #1
  401a70:	d146      	bne.n	401b00 <cTotalTimeTest+0xa8>
	{
		case cSet:
		if (value > 0){
  401a72:	4b25      	ldr	r3, [pc, #148]	; (401b08 <cTotalTimeTest+0xb0>)
  401a74:	6978      	ldr	r0, [r7, #20]
  401a76:	f04f 0100 	mov.w	r1, #0
  401a7a:	4798      	blx	r3
  401a7c:	4603      	mov	r3, r0
  401a7e:	2b00      	cmp	r3, #0
  401a80:	d020      	beq.n	401ac4 <cTotalTimeTest+0x6c>
			timer = value*(1000/portTICK_RATE_MS);
  401a82:	4b22      	ldr	r3, [pc, #136]	; (401b0c <cTotalTimeTest+0xb4>)
  401a84:	6978      	ldr	r0, [r7, #20]
  401a86:	4922      	ldr	r1, [pc, #136]	; (401b10 <cTotalTimeTest+0xb8>)
  401a88:	4798      	blx	r3
  401a8a:	4603      	mov	r3, r0
  401a8c:	461a      	mov	r2, r3
  401a8e:	4b21      	ldr	r3, [pc, #132]	; (401b14 <cTotalTimeTest+0xbc>)
  401a90:	4610      	mov	r0, r2
  401a92:	4798      	blx	r3
  401a94:	4602      	mov	r2, r0
  401a96:	4b20      	ldr	r3, [pc, #128]	; (401b18 <cTotalTimeTest+0xc0>)
  401a98:	601a      	str	r2, [r3, #0]
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  401a9a:	4b1f      	ldr	r3, [pc, #124]	; (401b18 <cTotalTimeTest+0xc0>)
  401a9c:	681a      	ldr	r2, [r3, #0]
  401a9e:	4b1f      	ldr	r3, [pc, #124]	; (401b1c <cTotalTimeTest+0xc4>)
  401aa0:	4610      	mov	r0, r2
  401aa2:	4798      	blx	r3
  401aa4:	4602      	mov	r2, r0
  401aa6:	4b1e      	ldr	r3, [pc, #120]	; (401b20 <cTotalTimeTest+0xc8>)
  401aa8:	4610      	mov	r0, r2
  401aaa:	4919      	ldr	r1, [pc, #100]	; (401b10 <cTotalTimeTest+0xb8>)
  401aac:	4798      	blx	r3
  401aae:	4603      	mov	r3, r0
  401ab0:	461a      	mov	r2, r3
  401ab2:	4b1c      	ldr	r3, [pc, #112]	; (401b24 <cTotalTimeTest+0xcc>)
  401ab4:	4610      	mov	r0, r2
  401ab6:	4798      	blx	r3
  401ab8:	4602      	mov	r2, r0
  401aba:	460b      	mov	r3, r1
  401abc:	481a      	ldr	r0, [pc, #104]	; (401b28 <cTotalTimeTest+0xd0>)
  401abe:	491b      	ldr	r1, [pc, #108]	; (401b2c <cTotalTimeTest+0xd4>)
  401ac0:	4788      	blx	r1
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
		}
		break;
  401ac2:	e01d      	b.n	401b00 <cTotalTimeTest+0xa8>
		case cSet:
		if (value > 0){
			timer = value*(1000/portTICK_RATE_MS);
			printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
			} else {
			printf_mux("Timer Value Error [%f]\r\n", value);
  401ac4:	4b17      	ldr	r3, [pc, #92]	; (401b24 <cTotalTimeTest+0xcc>)
  401ac6:	6978      	ldr	r0, [r7, #20]
  401ac8:	4798      	blx	r3
  401aca:	4602      	mov	r2, r0
  401acc:	460b      	mov	r3, r1
  401ace:	4818      	ldr	r0, [pc, #96]	; (401b30 <cTotalTimeTest+0xd8>)
  401ad0:	4916      	ldr	r1, [pc, #88]	; (401b2c <cTotalTimeTest+0xd4>)
  401ad2:	4788      	blx	r1
		}
		break;
  401ad4:	e014      	b.n	401b00 <cTotalTimeTest+0xa8>
		case cGet:
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  401ad6:	4b10      	ldr	r3, [pc, #64]	; (401b18 <cTotalTimeTest+0xc0>)
  401ad8:	681a      	ldr	r2, [r3, #0]
  401ada:	4b10      	ldr	r3, [pc, #64]	; (401b1c <cTotalTimeTest+0xc4>)
  401adc:	4610      	mov	r0, r2
  401ade:	4798      	blx	r3
  401ae0:	4602      	mov	r2, r0
  401ae2:	4b0f      	ldr	r3, [pc, #60]	; (401b20 <cTotalTimeTest+0xc8>)
  401ae4:	4610      	mov	r0, r2
  401ae6:	490a      	ldr	r1, [pc, #40]	; (401b10 <cTotalTimeTest+0xb8>)
  401ae8:	4798      	blx	r3
  401aea:	4603      	mov	r3, r0
  401aec:	461a      	mov	r2, r3
  401aee:	4b0d      	ldr	r3, [pc, #52]	; (401b24 <cTotalTimeTest+0xcc>)
  401af0:	4610      	mov	r0, r2
  401af2:	4798      	blx	r3
  401af4:	4602      	mov	r2, r0
  401af6:	460b      	mov	r3, r1
  401af8:	480b      	ldr	r0, [pc, #44]	; (401b28 <cTotalTimeTest+0xd0>)
  401afa:	490c      	ldr	r1, [pc, #48]	; (401b2c <cTotalTimeTest+0xd4>)
  401afc:	4788      	blx	r1
		break;
  401afe:	bf00      	nop
	}
}
  401b00:	3718      	adds	r7, #24
  401b02:	46bd      	mov	sp, r7
  401b04:	bd80      	pop	{r7, pc}
  401b06:	bf00      	nop
  401b08:	0040b76d 	.word	0x0040b76d
  401b0c:	0040b3f5 	.word	0x0040b3f5
  401b10:	447a0000 	.word	0x447a0000
  401b14:	0040b781 	.word	0x0040b781
  401b18:	2000014c 	.word	0x2000014c
  401b1c:	0040b345 	.word	0x0040b345
  401b20:	0040b55d 	.word	0x0040b55d
  401b24:	0040ab0d 	.word	0x0040ab0d
  401b28:	00413d20 	.word	0x00413d20
  401b2c:	004016a5 	.word	0x004016a5
  401b30:	00413d38 	.word	0x00413d38

00401b34 <cStartSample>:

void cStartSample(commVar val){
  401b34:	b590      	push	{r4, r7, lr}
  401b36:	b087      	sub	sp, #28
  401b38:	af02      	add	r7, sp, #8
  401b3a:	1d3b      	adds	r3, r7, #4
  401b3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (timer){
  401b40:	4b0f      	ldr	r3, [pc, #60]	; (401b80 <cStartSample+0x4c>)
  401b42:	681b      	ldr	r3, [r3, #0]
  401b44:	2b00      	cmp	r3, #0
  401b46:	d017      	beq.n	401b78 <cStartSample+0x44>
		vTaskSuspend(xLCDHandler);
  401b48:	4b0e      	ldr	r3, [pc, #56]	; (401b84 <cStartSample+0x50>)
  401b4a:	681b      	ldr	r3, [r3, #0]
  401b4c:	4618      	mov	r0, r3
  401b4e:	4b0e      	ldr	r3, [pc, #56]	; (401b88 <cStartSample+0x54>)
  401b50:	4798      	blx	r3
		LED_On(LED1_GPIO);
  401b52:	202e      	movs	r0, #46	; 0x2e
  401b54:	4b0d      	ldr	r3, [pc, #52]	; (401b8c <cStartSample+0x58>)
  401b56:	4798      	blx	r3
		xTimerChangePeriod(xTimerTX, timer, portMAX_DELAY);
  401b58:	4b0d      	ldr	r3, [pc, #52]	; (401b90 <cStartSample+0x5c>)
  401b5a:	681a      	ldr	r2, [r3, #0]
  401b5c:	4b08      	ldr	r3, [pc, #32]	; (401b80 <cStartSample+0x4c>)
  401b5e:	681b      	ldr	r3, [r3, #0]
  401b60:	f04f 31ff 	mov.w	r1, #4294967295
  401b64:	9100      	str	r1, [sp, #0]
  401b66:	4610      	mov	r0, r2
  401b68:	2102      	movs	r1, #2
  401b6a:	461a      	mov	r2, r3
  401b6c:	2300      	movs	r3, #0
  401b6e:	4c09      	ldr	r4, [pc, #36]	; (401b94 <cStartSample+0x60>)
  401b70:	47a0      	blx	r4
		enableTX = true;
  401b72:	4b09      	ldr	r3, [pc, #36]	; (401b98 <cStartSample+0x64>)
  401b74:	2201      	movs	r2, #1
  401b76:	701a      	strb	r2, [r3, #0]
		//vTaskResume(xTXHandler);
	}
}
  401b78:	3714      	adds	r7, #20
  401b7a:	46bd      	mov	sp, r7
  401b7c:	bd90      	pop	{r4, r7, pc}
  401b7e:	bf00      	nop
  401b80:	2000014c 	.word	0x2000014c
  401b84:	200045c8 	.word	0x200045c8
  401b88:	00407161 	.word	0x00407161
  401b8c:	00403e95 	.word	0x00403e95
  401b90:	20004568 	.word	0x20004568
  401b94:	004080ed 	.word	0x004080ed
  401b98:	20000a78 	.word	0x20000a78

00401b9c <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  401b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
  401ba0:	b0ce      	sub	sp, #312	; 0x138
  401ba2:	af12      	add	r7, sp, #72	; 0x48
  401ba4:	6378      	str	r0, [r7, #52]	; 0x34
	UNUSED(pvParameters);
		
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	char uartBuf[100] = {0};
  401ba6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
  401baa:	2364      	movs	r3, #100	; 0x64
  401bac:	4610      	mov	r0, r2
  401bae:	2100      	movs	r1, #0
  401bb0:	461a      	mov	r2, r3
  401bb2:	4b7e      	ldr	r3, [pc, #504]	; (401dac <UARTTXTask+0x210>)
  401bb4:	4798      	blx	r3
	uint8_t i = 0;
  401bb6:	2300      	movs	r3, #0
  401bb8:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  401bbc:	2300      	movs	r3, #0
  401bbe:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  401bc2:	4b7b      	ldr	r3, [pc, #492]	; (401db0 <UARTTXTask+0x214>)
  401bc4:	681b      	ldr	r3, [r3, #0]
  401bc6:	4618      	mov	r0, r3
  401bc8:	2100      	movs	r1, #0
  401bca:	f04f 32ff 	mov.w	r2, #4294967295
  401bce:	2300      	movs	r3, #0
  401bd0:	4c78      	ldr	r4, [pc, #480]	; (401db4 <UARTTXTask+0x218>)
  401bd2:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  401bd4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
  401bd8:	4618      	mov	r0, r3
  401bda:	2100      	movs	r1, #0
  401bdc:	2218      	movs	r2, #24
  401bde:	4b73      	ldr	r3, [pc, #460]	; (401dac <UARTTXTask+0x210>)
  401be0:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401be2:	2300      	movs	r3, #0
  401be4:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401be8:	e01f      	b.n	401c2a <UARTTXTask+0x8e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
  401bea:	f897 20ef 	ldrb.w	r2, [r7, #239]	; 0xef
  401bee:	4b72      	ldr	r3, [pc, #456]	; (401db8 <UARTTXTask+0x21c>)
  401bf0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401bf4:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401bf8:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
  401bfc:	00db      	lsls	r3, r3, #3
  401bfe:	440b      	add	r3, r1
  401c00:	4610      	mov	r0, r2
  401c02:	4619      	mov	r1, r3
  401c04:	f04f 32ff 	mov.w	r2, #4294967295
  401c08:	2301      	movs	r3, #1
  401c0a:	4c6a      	ldr	r4, [pc, #424]	; (401db4 <UARTTXTask+0x218>)
  401c0c:	47a0      	blx	r4
  401c0e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401c12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
  401c16:	2b01      	cmp	r3, #1
  401c18:	d002      	beq.n	401c20 <UARTTXTask+0x84>
  401c1a:	2000      	movs	r0, #0
  401c1c:	4b67      	ldr	r3, [pc, #412]	; (401dbc <UARTTXTask+0x220>)
  401c1e:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  401c20:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401c24:	3301      	adds	r3, #1
  401c26:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401c2a:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401c2e:	2b02      	cmp	r3, #2
  401c30:	d9db      	bls.n	401bea <UARTTXTask+0x4e>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  401c32:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
  401c36:	4618      	mov	r0, r3
  401c38:	2100      	movs	r1, #0
  401c3a:	2218      	movs	r2, #24
  401c3c:	4b5b      	ldr	r3, [pc, #364]	; (401dac <UARTTXTask+0x210>)
  401c3e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401c40:	2300      	movs	r3, #0
  401c42:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401c46:	e01f      	b.n	401c88 <UARTTXTask+0xec>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
  401c48:	f897 20ef 	ldrb.w	r2, [r7, #239]	; 0xef
  401c4c:	4b5c      	ldr	r3, [pc, #368]	; (401dc0 <UARTTXTask+0x224>)
  401c4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401c52:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401c56:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
  401c5a:	00db      	lsls	r3, r3, #3
  401c5c:	440b      	add	r3, r1
  401c5e:	4610      	mov	r0, r2
  401c60:	4619      	mov	r1, r3
  401c62:	f04f 32ff 	mov.w	r2, #4294967295
  401c66:	2301      	movs	r3, #1
  401c68:	4c52      	ldr	r4, [pc, #328]	; (401db4 <UARTTXTask+0x218>)
  401c6a:	47a0      	blx	r4
  401c6c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401c70:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
  401c74:	2b01      	cmp	r3, #1
  401c76:	d002      	beq.n	401c7e <UARTTXTask+0xe2>
  401c78:	2000      	movs	r0, #0
  401c7a:	4b50      	ldr	r3, [pc, #320]	; (401dbc <UARTTXTask+0x220>)
  401c7c:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  401c7e:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401c82:	3301      	adds	r3, #1
  401c84:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401c88:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401c8c:	2b02      	cmp	r3, #2
  401c8e:	d9db      	bls.n	401c48 <UARTTXTask+0xac>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  401c90:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
  401c94:	4618      	mov	r0, r3
  401c96:	2100      	movs	r1, #0
  401c98:	2218      	movs	r2, #24
  401c9a:	4b44      	ldr	r3, [pc, #272]	; (401dac <UARTTXTask+0x210>)
  401c9c:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  401c9e:	2300      	movs	r3, #0
  401ca0:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401ca4:	e01f      	b.n	401ce6 <UARTTXTask+0x14a>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
  401ca6:	f897 20ef 	ldrb.w	r2, [r7, #239]	; 0xef
  401caa:	4b46      	ldr	r3, [pc, #280]	; (401dc4 <UARTTXTask+0x228>)
  401cac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  401cb0:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401cb4:	f107 01a0 	add.w	r1, r7, #160	; 0xa0
  401cb8:	00db      	lsls	r3, r3, #3
  401cba:	440b      	add	r3, r1
  401cbc:	4610      	mov	r0, r2
  401cbe:	4619      	mov	r1, r3
  401cc0:	f04f 32ff 	mov.w	r2, #4294967295
  401cc4:	2301      	movs	r3, #1
  401cc6:	4c3b      	ldr	r4, [pc, #236]	; (401db4 <UARTTXTask+0x218>)
  401cc8:	47a0      	blx	r4
  401cca:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  401cce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
  401cd2:	2b01      	cmp	r3, #1
  401cd4:	d002      	beq.n	401cdc <UARTTXTask+0x140>
  401cd6:	2000      	movs	r0, #0
  401cd8:	4b38      	ldr	r3, [pc, #224]	; (401dbc <UARTTXTask+0x220>)
  401cda:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  401cdc:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401ce0:	3301      	adds	r3, #1
  401ce2:	f887 30ef 	strb.w	r3, [r7, #239]	; 0xef
  401ce6:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
  401cea:	2b02      	cmp	r3, #2
  401cec:	d9db      	bls.n	401ca6 <UARTTXTask+0x10a>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),portMAX_DELAY);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		sprintf(uartBuf, "%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;%0.4f;\r\n", 
  401cee:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
  401cf2:	e9c7 450a 	strd	r4, r5, [r7, #40]	; 0x28
  401cf6:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
  401cfa:	e9d7 ab38 	ldrd	sl, fp, [r7, #224]	; 0xe0
  401cfe:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
  401d02:	e9c7 2308 	strd	r2, r3, [r7, #32]
  401d06:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
  401d0a:	e9c7 2306 	strd	r2, r3, [r7, #24]
  401d0e:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
  401d12:	e9c7 2304 	strd	r2, r3, [r7, #16]
  401d16:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
  401d1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  401d1e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
  401d22:	e9c7 2300 	strd	r2, r3, [r7]
  401d26:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
  401d2a:	2001      	movs	r0, #1
  401d2c:	4b26      	ldr	r3, [pc, #152]	; (401dc8 <UARTTXTask+0x22c>)
  401d2e:	4798      	blx	r3
  401d30:	4602      	mov	r2, r0
  401d32:	460b      	mov	r3, r1
  401d34:	f107 013c 	add.w	r1, r7, #60	; 0x3c
  401d38:	e9cd 4500 	strd	r4, r5, [sp]
  401d3c:	e9cd ab02 	strd	sl, fp, [sp, #8]
  401d40:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
  401d44:	e9cd 4504 	strd	r4, r5, [sp, #16]
  401d48:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
  401d4c:	e9cd 4506 	strd	r4, r5, [sp, #24]
  401d50:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
  401d54:	e9cd 4508 	strd	r4, r5, [sp, #32]
  401d58:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
  401d5c:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
  401d60:	e9d7 4500 	ldrd	r4, r5, [r7]
  401d64:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  401d68:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
  401d6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  401d70:	4608      	mov	r0, r1
  401d72:	4916      	ldr	r1, [pc, #88]	; (401dcc <UARTTXTask+0x230>)
  401d74:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  401d78:	4c15      	ldr	r4, [pc, #84]	; (401dd0 <UARTTXTask+0x234>)
  401d7a:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2],
				getAngleEncoder(true));
		result = send_uart(uartBuf, strlen((char *)uartBuf));
  401d7c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  401d80:	4618      	mov	r0, r3
  401d82:	4b14      	ldr	r3, [pc, #80]	; (401dd4 <UARTTXTask+0x238>)
  401d84:	4798      	blx	r3
  401d86:	4603      	mov	r3, r0
  401d88:	f107 023c 	add.w	r2, r7, #60	; 0x3c
  401d8c:	4610      	mov	r0, r2
  401d8e:	4619      	mov	r1, r3
  401d90:	4b11      	ldr	r3, [pc, #68]	; (401dd8 <UARTTXTask+0x23c>)
  401d92:	4798      	blx	r3
  401d94:	4603      	mov	r3, r0
  401d96:	f887 30ee 	strb.w	r3, [r7, #238]	; 0xee
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  401d9a:	f997 30ee 	ldrsb.w	r3, [r7, #238]	; 0xee
  401d9e:	2b00      	cmp	r3, #0
  401da0:	d003      	beq.n	401daa <UARTTXTask+0x20e>
  401da2:	2019      	movs	r0, #25
  401da4:	4b0d      	ldr	r3, [pc, #52]	; (401ddc <UARTTXTask+0x240>)
  401da6:	4798      	blx	r3
	}
  401da8:	e70b      	b.n	401bc2 <UARTTXTask+0x26>
  401daa:	e70a      	b.n	401bc2 <UARTTXTask+0x26>
  401dac:	0040b99d 	.word	0x0040b99d
  401db0:	2000456c 	.word	0x2000456c
  401db4:	00406a31 	.word	0x00406a31
  401db8:	2000463c 	.word	0x2000463c
  401dbc:	00407051 	.word	0x00407051
  401dc0:	200045f0 	.word	0x200045f0
  401dc4:	200045fc 	.word	0x200045fc
  401dc8:	00400931 	.word	0x00400931
  401dcc:	00413d54 	.word	0x00413d54
  401dd0:	0040bb41 	.word	0x0040bb41
  401dd4:	0040bfc5 	.word	0x0040bfc5
  401dd8:	00401635 	.word	0x00401635
  401ddc:	00404e39 	.word	0x00404e39

00401de0 <UARTRXTask>:
}

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  401de0:	b590      	push	{r4, r7, lr}
  401de2:	b095      	sub	sp, #84	; 0x54
  401de4:	af02      	add	r7, sp, #8
  401de6:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	uint8_t receive;
	char buf_msg[50] = {0};
  401de8:	f107 030c 	add.w	r3, r7, #12
  401dec:	2200      	movs	r2, #0
  401dee:	601a      	str	r2, [r3, #0]
  401df0:	3304      	adds	r3, #4
  401df2:	2200      	movs	r2, #0
  401df4:	601a      	str	r2, [r3, #0]
  401df6:	3304      	adds	r3, #4
  401df8:	2200      	movs	r2, #0
  401dfa:	601a      	str	r2, [r3, #0]
  401dfc:	3304      	adds	r3, #4
  401dfe:	2200      	movs	r2, #0
  401e00:	601a      	str	r2, [r3, #0]
  401e02:	3304      	adds	r3, #4
  401e04:	2200      	movs	r2, #0
  401e06:	601a      	str	r2, [r3, #0]
  401e08:	3304      	adds	r3, #4
  401e0a:	2200      	movs	r2, #0
  401e0c:	601a      	str	r2, [r3, #0]
  401e0e:	3304      	adds	r3, #4
  401e10:	2200      	movs	r2, #0
  401e12:	601a      	str	r2, [r3, #0]
  401e14:	3304      	adds	r3, #4
  401e16:	2200      	movs	r2, #0
  401e18:	601a      	str	r2, [r3, #0]
  401e1a:	3304      	adds	r3, #4
  401e1c:	2200      	movs	r2, #0
  401e1e:	601a      	str	r2, [r3, #0]
  401e20:	3304      	adds	r3, #4
  401e22:	2200      	movs	r2, #0
  401e24:	601a      	str	r2, [r3, #0]
  401e26:	3304      	adds	r3, #4
  401e28:	2200      	movs	r2, #0
  401e2a:	601a      	str	r2, [r3, #0]
  401e2c:	3304      	adds	r3, #4
  401e2e:	2200      	movs	r2, #0
  401e30:	601a      	str	r2, [r3, #0]
  401e32:	3304      	adds	r3, #4
  401e34:	2200      	movs	r2, #0
  401e36:	801a      	strh	r2, [r3, #0]
  401e38:	3302      	adds	r3, #2
	uint32_t countChar = 0;
  401e3a:	2300      	movs	r3, #0
  401e3c:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  401e3e:	2300      	movs	r3, #0
  401e40:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate("TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  401e42:	4b1d      	ldr	r3, [pc, #116]	; (401eb8 <UARTRXTask+0xd8>)
  401e44:	9300      	str	r3, [sp, #0]
  401e46:	481d      	ldr	r0, [pc, #116]	; (401ebc <UARTRXTask+0xdc>)
  401e48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  401e4c:	2200      	movs	r2, #0
  401e4e:	2300      	movs	r3, #0
  401e50:	4c1b      	ldr	r4, [pc, #108]	; (401ec0 <UARTRXTask+0xe0>)
  401e52:	47a0      	blx	r4
  401e54:	4602      	mov	r2, r0
  401e56:	4b1b      	ldr	r3, [pc, #108]	; (401ec4 <UARTRXTask+0xe4>)
  401e58:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = read_uart(&receive, sizeof(receive));
  401e5a:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  401e5e:	4618      	mov	r0, r3
  401e60:	2101      	movs	r1, #1
  401e62:	4b19      	ldr	r3, [pc, #100]	; (401ec8 <UARTRXTask+0xe8>)
  401e64:	4798      	blx	r3
  401e66:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  401e68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401e6a:	2b01      	cmp	r3, #1
  401e6c:	d123      	bne.n	401eb6 <UARTRXTask+0xd6>
			//Enter is the end of message:
			if (receive == 13){
  401e6e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  401e72:	2b0d      	cmp	r3, #13
  401e74:	d10e      	bne.n	401e94 <UARTRXTask+0xb4>
				//checkMessage(buf_msg);
				receiveCMD(buf_msg);
  401e76:	f107 030c 	add.w	r3, r7, #12
  401e7a:	4618      	mov	r0, r3
  401e7c:	4b13      	ldr	r3, [pc, #76]	; (401ecc <UARTRXTask+0xec>)
  401e7e:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  401e80:	f107 030c 	add.w	r3, r7, #12
  401e84:	4618      	mov	r0, r3
  401e86:	2100      	movs	r1, #0
  401e88:	2232      	movs	r2, #50	; 0x32
  401e8a:	4b11      	ldr	r3, [pc, #68]	; (401ed0 <UARTRXTask+0xf0>)
  401e8c:	4798      	blx	r3
				countChar = 0;
  401e8e:	2300      	movs	r3, #0
  401e90:	647b      	str	r3, [r7, #68]	; 0x44
  401e92:	e010      	b.n	401eb6 <UARTRXTask+0xd6>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  401e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401e96:	1c5a      	adds	r2, r3, #1
  401e98:	647a      	str	r2, [r7, #68]	; 0x44
  401e9a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  401e9e:	f107 0148 	add.w	r1, r7, #72	; 0x48
  401ea2:	440b      	add	r3, r1
  401ea4:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  401ea8:	f107 020c 	add.w	r2, r7, #12
  401eac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401eae:	4413      	add	r3, r2
  401eb0:	2200      	movs	r2, #0
  401eb2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  401eb4:	e7d1      	b.n	401e5a <UARTRXTask+0x7a>
  401eb6:	e7d0      	b.n	401e5a <UARTRXTask+0x7a>
  401eb8:	00401a15 	.word	0x00401a15
  401ebc:	00413d94 	.word	0x00413d94
  401ec0:	00408071 	.word	0x00408071
  401ec4:	20004568 	.word	0x20004568
  401ec8:	00401671 	.word	0x00401671
  401ecc:	00400275 	.word	0x00400275
  401ed0:	0040b99d 	.word	0x0040b99d

00401ed4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401ed4:	b580      	push	{r7, lr}
  401ed6:	b082      	sub	sp, #8
  401ed8:	af00      	add	r7, sp, #0
  401eda:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401edc:	687b      	ldr	r3, [r7, #4]
  401ede:	2b07      	cmp	r3, #7
  401ee0:	d830      	bhi.n	401f44 <osc_enable+0x70>
  401ee2:	a201      	add	r2, pc, #4	; (adr r2, 401ee8 <osc_enable+0x14>)
  401ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401ee8:	00401f45 	.word	0x00401f45
  401eec:	00401f09 	.word	0x00401f09
  401ef0:	00401f11 	.word	0x00401f11
  401ef4:	00401f19 	.word	0x00401f19
  401ef8:	00401f21 	.word	0x00401f21
  401efc:	00401f29 	.word	0x00401f29
  401f00:	00401f31 	.word	0x00401f31
  401f04:	00401f3b 	.word	0x00401f3b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401f08:	2000      	movs	r0, #0
  401f0a:	4b10      	ldr	r3, [pc, #64]	; (401f4c <osc_enable+0x78>)
  401f0c:	4798      	blx	r3
		break;
  401f0e:	e019      	b.n	401f44 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401f10:	2001      	movs	r0, #1
  401f12:	4b0e      	ldr	r3, [pc, #56]	; (401f4c <osc_enable+0x78>)
  401f14:	4798      	blx	r3
		break;
  401f16:	e015      	b.n	401f44 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401f18:	2000      	movs	r0, #0
  401f1a:	4b0d      	ldr	r3, [pc, #52]	; (401f50 <osc_enable+0x7c>)
  401f1c:	4798      	blx	r3
		break;
  401f1e:	e011      	b.n	401f44 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401f20:	2010      	movs	r0, #16
  401f22:	4b0b      	ldr	r3, [pc, #44]	; (401f50 <osc_enable+0x7c>)
  401f24:	4798      	blx	r3
		break;
  401f26:	e00d      	b.n	401f44 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401f28:	2020      	movs	r0, #32
  401f2a:	4b09      	ldr	r3, [pc, #36]	; (401f50 <osc_enable+0x7c>)
  401f2c:	4798      	blx	r3
		break;
  401f2e:	e009      	b.n	401f44 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401f30:	2000      	movs	r0, #0
  401f32:	213e      	movs	r1, #62	; 0x3e
  401f34:	4b07      	ldr	r3, [pc, #28]	; (401f54 <osc_enable+0x80>)
  401f36:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401f38:	e004      	b.n	401f44 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401f3a:	2001      	movs	r0, #1
  401f3c:	213e      	movs	r1, #62	; 0x3e
  401f3e:	4b05      	ldr	r3, [pc, #20]	; (401f54 <osc_enable+0x80>)
  401f40:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  401f42:	bf00      	nop
	}
}
  401f44:	3708      	adds	r7, #8
  401f46:	46bd      	mov	sp, r7
  401f48:	bd80      	pop	{r7, pc}
  401f4a:	bf00      	nop
  401f4c:	00405375 	.word	0x00405375
  401f50:	004053e1 	.word	0x004053e1
  401f54:	00405451 	.word	0x00405451

00401f58 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  401f58:	b580      	push	{r7, lr}
  401f5a:	b082      	sub	sp, #8
  401f5c:	af00      	add	r7, sp, #0
  401f5e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f60:	687b      	ldr	r3, [r7, #4]
  401f62:	2b07      	cmp	r3, #7
  401f64:	d826      	bhi.n	401fb4 <osc_is_ready+0x5c>
  401f66:	a201      	add	r2, pc, #4	; (adr r2, 401f6c <osc_is_ready+0x14>)
  401f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401f6c:	00401f8d 	.word	0x00401f8d
  401f70:	00401f91 	.word	0x00401f91
  401f74:	00401f91 	.word	0x00401f91
  401f78:	00401fa3 	.word	0x00401fa3
  401f7c:	00401fa3 	.word	0x00401fa3
  401f80:	00401fa3 	.word	0x00401fa3
  401f84:	00401fa3 	.word	0x00401fa3
  401f88:	00401fa3 	.word	0x00401fa3
	case OSC_SLCK_32K_RC:
		return 1;
  401f8c:	2301      	movs	r3, #1
  401f8e:	e012      	b.n	401fb6 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401f90:	4b0b      	ldr	r3, [pc, #44]	; (401fc0 <osc_is_ready+0x68>)
  401f92:	4798      	blx	r3
  401f94:	4603      	mov	r3, r0
  401f96:	2b00      	cmp	r3, #0
  401f98:	bf0c      	ite	eq
  401f9a:	2300      	moveq	r3, #0
  401f9c:	2301      	movne	r3, #1
  401f9e:	b2db      	uxtb	r3, r3
  401fa0:	e009      	b.n	401fb6 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401fa2:	4b08      	ldr	r3, [pc, #32]	; (401fc4 <osc_is_ready+0x6c>)
  401fa4:	4798      	blx	r3
  401fa6:	4603      	mov	r3, r0
  401fa8:	2b00      	cmp	r3, #0
  401faa:	bf0c      	ite	eq
  401fac:	2300      	moveq	r3, #0
  401fae:	2301      	movne	r3, #1
  401fb0:	b2db      	uxtb	r3, r3
  401fb2:	e000      	b.n	401fb6 <osc_is_ready+0x5e>
	}

	return 0;
  401fb4:	2300      	movs	r3, #0
}
  401fb6:	4618      	mov	r0, r3
  401fb8:	3708      	adds	r7, #8
  401fba:	46bd      	mov	sp, r7
  401fbc:	bd80      	pop	{r7, pc}
  401fbe:	bf00      	nop
  401fc0:	004053ad 	.word	0x004053ad
  401fc4:	004054c9 	.word	0x004054c9

00401fc8 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401fc8:	b480      	push	{r7}
  401fca:	b083      	sub	sp, #12
  401fcc:	af00      	add	r7, sp, #0
  401fce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401fd0:	687b      	ldr	r3, [r7, #4]
  401fd2:	2b07      	cmp	r3, #7
  401fd4:	d825      	bhi.n	402022 <osc_get_rate+0x5a>
  401fd6:	a201      	add	r2, pc, #4	; (adr r2, 401fdc <osc_get_rate+0x14>)
  401fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401fdc:	00401ffd 	.word	0x00401ffd
  401fe0:	00402003 	.word	0x00402003
  401fe4:	00402009 	.word	0x00402009
  401fe8:	0040200f 	.word	0x0040200f
  401fec:	00402013 	.word	0x00402013
  401ff0:	00402017 	.word	0x00402017
  401ff4:	0040201b 	.word	0x0040201b
  401ff8:	0040201f 	.word	0x0040201f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401ffc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402000:	e010      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402006:	e00d      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402008:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40200c:	e00a      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40200e:	4b08      	ldr	r3, [pc, #32]	; (402030 <osc_get_rate+0x68>)
  402010:	e008      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402012:	4b08      	ldr	r3, [pc, #32]	; (402034 <osc_get_rate+0x6c>)
  402014:	e006      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402016:	4b08      	ldr	r3, [pc, #32]	; (402038 <osc_get_rate+0x70>)
  402018:	e004      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40201a:	4b07      	ldr	r3, [pc, #28]	; (402038 <osc_get_rate+0x70>)
  40201c:	e002      	b.n	402024 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40201e:	4b06      	ldr	r3, [pc, #24]	; (402038 <osc_get_rate+0x70>)
  402020:	e000      	b.n	402024 <osc_get_rate+0x5c>
	}

	return 0;
  402022:	2300      	movs	r3, #0
}
  402024:	4618      	mov	r0, r3
  402026:	370c      	adds	r7, #12
  402028:	46bd      	mov	sp, r7
  40202a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40202e:	4770      	bx	lr
  402030:	003d0900 	.word	0x003d0900
  402034:	007a1200 	.word	0x007a1200
  402038:	00b71b00 	.word	0x00b71b00

0040203c <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  40203c:	b580      	push	{r7, lr}
  40203e:	b082      	sub	sp, #8
  402040:	af00      	add	r7, sp, #0
  402042:	4603      	mov	r3, r0
  402044:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  402046:	bf00      	nop
  402048:	79fb      	ldrb	r3, [r7, #7]
  40204a:	4618      	mov	r0, r3
  40204c:	4b05      	ldr	r3, [pc, #20]	; (402064 <osc_wait_ready+0x28>)
  40204e:	4798      	blx	r3
  402050:	4603      	mov	r3, r0
  402052:	f083 0301 	eor.w	r3, r3, #1
  402056:	b2db      	uxtb	r3, r3
  402058:	2b00      	cmp	r3, #0
  40205a:	d1f5      	bne.n	402048 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  40205c:	3708      	adds	r7, #8
  40205e:	46bd      	mov	sp, r7
  402060:	bd80      	pop	{r7, pc}
  402062:	bf00      	nop
  402064:	00401f59 	.word	0x00401f59

00402068 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  402068:	b580      	push	{r7, lr}
  40206a:	b086      	sub	sp, #24
  40206c:	af00      	add	r7, sp, #0
  40206e:	60f8      	str	r0, [r7, #12]
  402070:	607a      	str	r2, [r7, #4]
  402072:	603b      	str	r3, [r7, #0]
  402074:	460b      	mov	r3, r1
  402076:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  402078:	7afb      	ldrb	r3, [r7, #11]
  40207a:	4618      	mov	r0, r3
  40207c:	4b0d      	ldr	r3, [pc, #52]	; (4020b4 <pll_config_init+0x4c>)
  40207e:	4798      	blx	r3
  402080:	4602      	mov	r2, r0
  402082:	687b      	ldr	r3, [r7, #4]
  402084:	fbb2 f3f3 	udiv	r3, r2, r3
  402088:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40208a:	697b      	ldr	r3, [r7, #20]
  40208c:	683a      	ldr	r2, [r7, #0]
  40208e:	fb02 f303 	mul.w	r3, r2, r3
  402092:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  402094:	683b      	ldr	r3, [r7, #0]
  402096:	3b01      	subs	r3, #1
  402098:	041a      	lsls	r2, r3, #16
  40209a:	4b07      	ldr	r3, [pc, #28]	; (4020b8 <pll_config_init+0x50>)
  40209c:	4013      	ands	r3, r2
  40209e:	687a      	ldr	r2, [r7, #4]
  4020a0:	b2d2      	uxtb	r2, r2
  4020a2:	4313      	orrs	r3, r2
  4020a4:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4020a8:	68fb      	ldr	r3, [r7, #12]
  4020aa:	601a      	str	r2, [r3, #0]
}
  4020ac:	3718      	adds	r7, #24
  4020ae:	46bd      	mov	sp, r7
  4020b0:	bd80      	pop	{r7, pc}
  4020b2:	bf00      	nop
  4020b4:	00401fc9 	.word	0x00401fc9
  4020b8:	07ff0000 	.word	0x07ff0000

004020bc <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4020bc:	b580      	push	{r7, lr}
  4020be:	b082      	sub	sp, #8
  4020c0:	af00      	add	r7, sp, #0
  4020c2:	6078      	str	r0, [r7, #4]
  4020c4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4020c6:	683b      	ldr	r3, [r7, #0]
  4020c8:	2b00      	cmp	r3, #0
  4020ca:	d107      	bne.n	4020dc <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  4020cc:	4b05      	ldr	r3, [pc, #20]	; (4020e4 <pll_enable+0x28>)
  4020ce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4020d0:	4b05      	ldr	r3, [pc, #20]	; (4020e8 <pll_enable+0x2c>)
  4020d2:	687a      	ldr	r2, [r7, #4]
  4020d4:	6812      	ldr	r2, [r2, #0]
  4020d6:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  4020da:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  4020dc:	3708      	adds	r7, #8
  4020de:	46bd      	mov	sp, r7
  4020e0:	bd80      	pop	{r7, pc}
  4020e2:	bf00      	nop
  4020e4:	004054e5 	.word	0x004054e5
  4020e8:	400e0400 	.word	0x400e0400

004020ec <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4020ec:	b580      	push	{r7, lr}
  4020ee:	b082      	sub	sp, #8
  4020f0:	af00      	add	r7, sp, #0
  4020f2:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4020f4:	687b      	ldr	r3, [r7, #4]
  4020f6:	2b00      	cmp	r3, #0
  4020f8:	d103      	bne.n	402102 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4020fa:	4b04      	ldr	r3, [pc, #16]	; (40210c <pll_is_locked+0x20>)
  4020fc:	4798      	blx	r3
  4020fe:	4603      	mov	r3, r0
  402100:	e000      	b.n	402104 <pll_is_locked+0x18>
	}
	else {
		return 0;
  402102:	2300      	movs	r3, #0
	}
}
  402104:	4618      	mov	r0, r3
  402106:	3708      	adds	r7, #8
  402108:	46bd      	mov	sp, r7
  40210a:	bd80      	pop	{r7, pc}
  40210c:	004054fd 	.word	0x004054fd

00402110 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  402110:	b580      	push	{r7, lr}
  402112:	b082      	sub	sp, #8
  402114:	af00      	add	r7, sp, #0
  402116:	4603      	mov	r3, r0
  402118:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40211a:	79fb      	ldrb	r3, [r7, #7]
  40211c:	3b03      	subs	r3, #3
  40211e:	2b04      	cmp	r3, #4
  402120:	d808      	bhi.n	402134 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  402122:	79fb      	ldrb	r3, [r7, #7]
  402124:	4618      	mov	r0, r3
  402126:	4b05      	ldr	r3, [pc, #20]	; (40213c <pll_enable_source+0x2c>)
  402128:	4798      	blx	r3
		osc_wait_ready(e_src);
  40212a:	79fb      	ldrb	r3, [r7, #7]
  40212c:	4618      	mov	r0, r3
  40212e:	4b04      	ldr	r3, [pc, #16]	; (402140 <pll_enable_source+0x30>)
  402130:	4798      	blx	r3
		break;
  402132:	e000      	b.n	402136 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  402134:	bf00      	nop
	}
}
  402136:	3708      	adds	r7, #8
  402138:	46bd      	mov	sp, r7
  40213a:	bd80      	pop	{r7, pc}
  40213c:	00401ed5 	.word	0x00401ed5
  402140:	0040203d 	.word	0x0040203d

00402144 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  402144:	b580      	push	{r7, lr}
  402146:	b082      	sub	sp, #8
  402148:	af00      	add	r7, sp, #0
  40214a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40214c:	bf00      	nop
  40214e:	6878      	ldr	r0, [r7, #4]
  402150:	4b04      	ldr	r3, [pc, #16]	; (402164 <pll_wait_for_lock+0x20>)
  402152:	4798      	blx	r3
  402154:	4603      	mov	r3, r0
  402156:	2b00      	cmp	r3, #0
  402158:	d0f9      	beq.n	40214e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40215a:	2300      	movs	r3, #0
}
  40215c:	4618      	mov	r0, r3
  40215e:	3708      	adds	r7, #8
  402160:	46bd      	mov	sp, r7
  402162:	bd80      	pop	{r7, pc}
  402164:	004020ed 	.word	0x004020ed

00402168 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402168:	b580      	push	{r7, lr}
  40216a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40216c:	2006      	movs	r0, #6
  40216e:	4b03      	ldr	r3, [pc, #12]	; (40217c <sysclk_get_main_hz+0x14>)
  402170:	4798      	blx	r3
  402172:	4603      	mov	r3, r0
  402174:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402176:	4618      	mov	r0, r3
  402178:	bd80      	pop	{r7, pc}
  40217a:	bf00      	nop
  40217c:	00401fc9 	.word	0x00401fc9

00402180 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402180:	b580      	push	{r7, lr}
  402182:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402184:	4b02      	ldr	r3, [pc, #8]	; (402190 <sysclk_get_cpu_hz+0x10>)
  402186:	4798      	blx	r3
  402188:	4603      	mov	r3, r0
  40218a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40218c:	4618      	mov	r0, r3
  40218e:	bd80      	pop	{r7, pc}
  402190:	00402169 	.word	0x00402169

00402194 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  402194:	b590      	push	{r4, r7, lr}
  402196:	b083      	sub	sp, #12
  402198:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40219a:	4811      	ldr	r0, [pc, #68]	; (4021e0 <sysclk_init+0x4c>)
  40219c:	4b11      	ldr	r3, [pc, #68]	; (4021e4 <sysclk_init+0x50>)
  40219e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4021a0:	2006      	movs	r0, #6
  4021a2:	4b11      	ldr	r3, [pc, #68]	; (4021e8 <sysclk_init+0x54>)
  4021a4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4021a6:	1d3b      	adds	r3, r7, #4
  4021a8:	4618      	mov	r0, r3
  4021aa:	2106      	movs	r1, #6
  4021ac:	2201      	movs	r2, #1
  4021ae:	2308      	movs	r3, #8
  4021b0:	4c0e      	ldr	r4, [pc, #56]	; (4021ec <sysclk_init+0x58>)
  4021b2:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4021b4:	1d3b      	adds	r3, r7, #4
  4021b6:	4618      	mov	r0, r3
  4021b8:	2100      	movs	r1, #0
  4021ba:	4b0d      	ldr	r3, [pc, #52]	; (4021f0 <sysclk_init+0x5c>)
  4021bc:	4798      	blx	r3
		pll_wait_for_lock(0);
  4021be:	2000      	movs	r0, #0
  4021c0:	4b0c      	ldr	r3, [pc, #48]	; (4021f4 <sysclk_init+0x60>)
  4021c2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4021c4:	2010      	movs	r0, #16
  4021c6:	4b0c      	ldr	r3, [pc, #48]	; (4021f8 <sysclk_init+0x64>)
  4021c8:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4021ca:	4b0c      	ldr	r3, [pc, #48]	; (4021fc <sysclk_init+0x68>)
  4021cc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4021ce:	4b0c      	ldr	r3, [pc, #48]	; (402200 <sysclk_init+0x6c>)
  4021d0:	4798      	blx	r3
  4021d2:	4603      	mov	r3, r0
  4021d4:	4618      	mov	r0, r3
  4021d6:	4b03      	ldr	r3, [pc, #12]	; (4021e4 <sysclk_init+0x50>)
  4021d8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4021da:	370c      	adds	r7, #12
  4021dc:	46bd      	mov	sp, r7
  4021de:	bd90      	pop	{r4, r7, pc}
  4021e0:	02dc6c00 	.word	0x02dc6c00
  4021e4:	200000c5 	.word	0x200000c5
  4021e8:	00402111 	.word	0x00402111
  4021ec:	00402069 	.word	0x00402069
  4021f0:	004020bd 	.word	0x004020bd
  4021f4:	00402145 	.word	0x00402145
  4021f8:	004052f1 	.word	0x004052f1
  4021fc:	00405d05 	.word	0x00405d05
  402200:	00402181 	.word	0x00402181

00402204 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402204:	b480      	push	{r7}
  402206:	b083      	sub	sp, #12
  402208:	af00      	add	r7, sp, #0
  40220a:	4603      	mov	r3, r0
  40220c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40220e:	4b08      	ldr	r3, [pc, #32]	; (402230 <NVIC_EnableIRQ+0x2c>)
  402210:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402214:	0952      	lsrs	r2, r2, #5
  402216:	79f9      	ldrb	r1, [r7, #7]
  402218:	f001 011f 	and.w	r1, r1, #31
  40221c:	2001      	movs	r0, #1
  40221e:	fa00 f101 	lsl.w	r1, r0, r1
  402222:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402226:	370c      	adds	r7, #12
  402228:	46bd      	mov	sp, r7
  40222a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222e:	4770      	bx	lr
  402230:	e000e100 	.word	0xe000e100

00402234 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402234:	b480      	push	{r7}
  402236:	b083      	sub	sp, #12
  402238:	af00      	add	r7, sp, #0
  40223a:	4603      	mov	r3, r0
  40223c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40223e:	4b09      	ldr	r3, [pc, #36]	; (402264 <NVIC_ClearPendingIRQ+0x30>)
  402240:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402244:	0952      	lsrs	r2, r2, #5
  402246:	79f9      	ldrb	r1, [r7, #7]
  402248:	f001 011f 	and.w	r1, r1, #31
  40224c:	2001      	movs	r0, #1
  40224e:	fa00 f101 	lsl.w	r1, r0, r1
  402252:	3260      	adds	r2, #96	; 0x60
  402254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402258:	370c      	adds	r7, #12
  40225a:	46bd      	mov	sp, r7
  40225c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402260:	4770      	bx	lr
  402262:	bf00      	nop
  402264:	e000e100 	.word	0xe000e100

00402268 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402268:	b480      	push	{r7}
  40226a:	b083      	sub	sp, #12
  40226c:	af00      	add	r7, sp, #0
  40226e:	4603      	mov	r3, r0
  402270:	6039      	str	r1, [r7, #0]
  402272:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402274:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402278:	2b00      	cmp	r3, #0
  40227a:	da0b      	bge.n	402294 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40227c:	490d      	ldr	r1, [pc, #52]	; (4022b4 <NVIC_SetPriority+0x4c>)
  40227e:	79fb      	ldrb	r3, [r7, #7]
  402280:	f003 030f 	and.w	r3, r3, #15
  402284:	3b04      	subs	r3, #4
  402286:	683a      	ldr	r2, [r7, #0]
  402288:	b2d2      	uxtb	r2, r2
  40228a:	0112      	lsls	r2, r2, #4
  40228c:	b2d2      	uxtb	r2, r2
  40228e:	440b      	add	r3, r1
  402290:	761a      	strb	r2, [r3, #24]
  402292:	e009      	b.n	4022a8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402294:	4908      	ldr	r1, [pc, #32]	; (4022b8 <NVIC_SetPriority+0x50>)
  402296:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40229a:	683a      	ldr	r2, [r7, #0]
  40229c:	b2d2      	uxtb	r2, r2
  40229e:	0112      	lsls	r2, r2, #4
  4022a0:	b2d2      	uxtb	r2, r2
  4022a2:	440b      	add	r3, r1
  4022a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4022a8:	370c      	adds	r7, #12
  4022aa:	46bd      	mov	sp, r7
  4022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b0:	4770      	bx	lr
  4022b2:	bf00      	nop
  4022b4:	e000ed00 	.word	0xe000ed00
  4022b8:	e000e100 	.word	0xe000e100

004022bc <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  4022bc:	b480      	push	{r7}
  4022be:	b087      	sub	sp, #28
  4022c0:	af00      	add	r7, sp, #0
  4022c2:	60f8      	str	r0, [r7, #12]
  4022c4:	60b9      	str	r1, [r7, #8]
  4022c6:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  4022c8:	2300      	movs	r3, #0
  4022ca:	617b      	str	r3, [r7, #20]
  4022cc:	e00b      	b.n	4022e6 <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  4022ce:	697b      	ldr	r3, [r7, #20]
  4022d0:	011b      	lsls	r3, r3, #4
  4022d2:	68fa      	ldr	r2, [r7, #12]
  4022d4:	4413      	add	r3, r2
  4022d6:	681a      	ldr	r2, [r3, #0]
  4022d8:	687b      	ldr	r3, [r7, #4]
  4022da:	429a      	cmp	r2, r3
  4022dc:	d100      	bne.n	4022e0 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  4022de:	e006      	b.n	4022ee <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  4022e0:	697b      	ldr	r3, [r7, #20]
  4022e2:	3301      	adds	r3, #1
  4022e4:	617b      	str	r3, [r7, #20]
  4022e6:	697a      	ldr	r2, [r7, #20]
  4022e8:	68bb      	ldr	r3, [r7, #8]
  4022ea:	429a      	cmp	r2, r3
  4022ec:	d3ef      	bcc.n	4022ce <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  4022ee:	697b      	ldr	r3, [r7, #20]
}
  4022f0:	4618      	mov	r0, r3
  4022f2:	371c      	adds	r7, #28
  4022f4:	46bd      	mov	sp, r7
  4022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022fa:	4770      	bx	lr

004022fc <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  4022fc:	b480      	push	{r7}
  4022fe:	b087      	sub	sp, #28
  402300:	af00      	add	r7, sp, #0
  402302:	4603      	mov	r3, r0
  402304:	60b9      	str	r1, [r7, #8]
  402306:	607a      	str	r2, [r7, #4]
  402308:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  40230a:	2300      	movs	r3, #0
  40230c:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40230e:	2300      	movs	r3, #0
  402310:	613b      	str	r3, [r7, #16]
  402312:	e00c      	b.n	40232e <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  402314:	693b      	ldr	r3, [r7, #16]
  402316:	68ba      	ldr	r2, [r7, #8]
  402318:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  40231a:	781b      	ldrb	r3, [r3, #0]
  40231c:	7bfa      	ldrb	r2, [r7, #15]
  40231e:	429a      	cmp	r2, r3
  402320:	d102      	bne.n	402328 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  402322:	2301      	movs	r3, #1
  402324:	75fb      	strb	r3, [r7, #23]
			break;
  402326:	e006      	b.n	402336 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  402328:	693b      	ldr	r3, [r7, #16]
  40232a:	3301      	adds	r3, #1
  40232c:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40232e:	693a      	ldr	r2, [r7, #16]
  402330:	687b      	ldr	r3, [r7, #4]
  402332:	429a      	cmp	r2, r3
  402334:	dbee      	blt.n	402314 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  402336:	7dfb      	ldrb	r3, [r7, #23]
}
  402338:	4618      	mov	r0, r3
  40233a:	371c      	adds	r7, #28
  40233c:	46bd      	mov	sp, r7
  40233e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402342:	4770      	bx	lr

00402344 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  402344:	b590      	push	{r4, r7, lr}
  402346:	b085      	sub	sp, #20
  402348:	af00      	add	r7, sp, #0
  40234a:	4603      	mov	r3, r0
  40234c:	60b9      	str	r1, [r7, #8]
  40234e:	607a      	str	r2, [r7, #4]
  402350:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  402352:	7bfb      	ldrb	r3, [r7, #15]
  402354:	f003 0301 	and.w	r3, r3, #1
  402358:	2b00      	cmp	r3, #0
  40235a:	d00d      	beq.n	402378 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  40235c:	2001      	movs	r0, #1
  40235e:	4b36      	ldr	r3, [pc, #216]	; (402438 <create_peripheral_control_semaphores+0xf4>)
  402360:	4798      	blx	r3
  402362:	4602      	mov	r2, r0
  402364:	68bb      	ldr	r3, [r7, #8]
  402366:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  402368:	68bb      	ldr	r3, [r7, #8]
  40236a:	685b      	ldr	r3, [r3, #4]
  40236c:	2b00      	cmp	r3, #0
  40236e:	d103      	bne.n	402378 <create_peripheral_control_semaphores+0x34>
  402370:	4b32      	ldr	r3, [pc, #200]	; (40243c <create_peripheral_control_semaphores+0xf8>)
  402372:	4798      	blx	r3
  402374:	bf00      	nop
  402376:	e7fd      	b.n	402374 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  402378:	7bfb      	ldrb	r3, [r7, #15]
  40237a:	f003 0304 	and.w	r3, r3, #4
  40237e:	2b00      	cmp	r3, #0
  402380:	d024      	beq.n	4023cc <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  402382:	2001      	movs	r0, #1
  402384:	2100      	movs	r1, #0
  402386:	2203      	movs	r2, #3
  402388:	4b2d      	ldr	r3, [pc, #180]	; (402440 <create_peripheral_control_semaphores+0xfc>)
  40238a:	4798      	blx	r3
  40238c:	4602      	mov	r2, r0
  40238e:	68bb      	ldr	r3, [r7, #8]
  402390:	601a      	str	r2, [r3, #0]
  402392:	68bb      	ldr	r3, [r7, #8]
  402394:	681b      	ldr	r3, [r3, #0]
  402396:	2b00      	cmp	r3, #0
  402398:	d007      	beq.n	4023aa <create_peripheral_control_semaphores+0x66>
  40239a:	68bb      	ldr	r3, [r7, #8]
  40239c:	681b      	ldr	r3, [r3, #0]
  40239e:	4618      	mov	r0, r3
  4023a0:	2100      	movs	r1, #0
  4023a2:	2200      	movs	r2, #0
  4023a4:	2300      	movs	r3, #0
  4023a6:	4c27      	ldr	r4, [pc, #156]	; (402444 <create_peripheral_control_semaphores+0x100>)
  4023a8:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  4023aa:	68bb      	ldr	r3, [r7, #8]
  4023ac:	681b      	ldr	r3, [r3, #0]
  4023ae:	2b00      	cmp	r3, #0
  4023b0:	d103      	bne.n	4023ba <create_peripheral_control_semaphores+0x76>
  4023b2:	4b22      	ldr	r3, [pc, #136]	; (40243c <create_peripheral_control_semaphores+0xf8>)
  4023b4:	4798      	blx	r3
  4023b6:	bf00      	nop
  4023b8:	e7fd      	b.n	4023b6 <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  4023ba:	68bb      	ldr	r3, [r7, #8]
  4023bc:	681b      	ldr	r3, [r3, #0]
  4023be:	4618      	mov	r0, r3
  4023c0:	2100      	movs	r1, #0
  4023c2:	2200      	movs	r2, #0
  4023c4:	2300      	movs	r3, #0
  4023c6:	4c20      	ldr	r4, [pc, #128]	; (402448 <create_peripheral_control_semaphores+0x104>)
  4023c8:	47a0      	blx	r4
  4023ca:	e002      	b.n	4023d2 <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  4023cc:	68bb      	ldr	r3, [r7, #8]
  4023ce:	2200      	movs	r2, #0
  4023d0:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  4023d2:	7bfb      	ldrb	r3, [r7, #15]
  4023d4:	f003 0308 	and.w	r3, r3, #8
  4023d8:	2b00      	cmp	r3, #0
  4023da:	d027      	beq.n	40242c <create_peripheral_control_semaphores+0xe8>
  4023dc:	687b      	ldr	r3, [r7, #4]
  4023de:	2b00      	cmp	r3, #0
  4023e0:	d024      	beq.n	40242c <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  4023e2:	2001      	movs	r0, #1
  4023e4:	2100      	movs	r1, #0
  4023e6:	2203      	movs	r2, #3
  4023e8:	4b15      	ldr	r3, [pc, #84]	; (402440 <create_peripheral_control_semaphores+0xfc>)
  4023ea:	4798      	blx	r3
  4023ec:	4602      	mov	r2, r0
  4023ee:	687b      	ldr	r3, [r7, #4]
  4023f0:	601a      	str	r2, [r3, #0]
  4023f2:	687b      	ldr	r3, [r7, #4]
  4023f4:	681b      	ldr	r3, [r3, #0]
  4023f6:	2b00      	cmp	r3, #0
  4023f8:	d007      	beq.n	40240a <create_peripheral_control_semaphores+0xc6>
  4023fa:	687b      	ldr	r3, [r7, #4]
  4023fc:	681b      	ldr	r3, [r3, #0]
  4023fe:	4618      	mov	r0, r3
  402400:	2100      	movs	r1, #0
  402402:	2200      	movs	r2, #0
  402404:	2300      	movs	r3, #0
  402406:	4c0f      	ldr	r4, [pc, #60]	; (402444 <create_peripheral_control_semaphores+0x100>)
  402408:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  40240a:	687b      	ldr	r3, [r7, #4]
  40240c:	681b      	ldr	r3, [r3, #0]
  40240e:	2b00      	cmp	r3, #0
  402410:	d103      	bne.n	40241a <create_peripheral_control_semaphores+0xd6>
  402412:	4b0a      	ldr	r3, [pc, #40]	; (40243c <create_peripheral_control_semaphores+0xf8>)
  402414:	4798      	blx	r3
  402416:	bf00      	nop
  402418:	e7fd      	b.n	402416 <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  40241a:	687b      	ldr	r3, [r7, #4]
  40241c:	681b      	ldr	r3, [r3, #0]
  40241e:	4618      	mov	r0, r3
  402420:	2100      	movs	r1, #0
  402422:	2200      	movs	r2, #0
  402424:	2300      	movs	r3, #0
  402426:	4c08      	ldr	r4, [pc, #32]	; (402448 <create_peripheral_control_semaphores+0x104>)
  402428:	47a0      	blx	r4
  40242a:	e002      	b.n	402432 <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  40242c:	687b      	ldr	r3, [r7, #4]
  40242e:	2200      	movs	r2, #0
  402430:	601a      	str	r2, [r3, #0]
	}
}
  402432:	3714      	adds	r7, #20
  402434:	46bd      	mov	sp, r7
  402436:	bd90      	pop	{r4, r7, pc}
  402438:	0040671d 	.word	0x0040671d
  40243c:	00406255 	.word	0x00406255
  402440:	00406685 	.word	0x00406685
  402444:	00406805 	.word	0x00406805
  402448:	00406a31 	.word	0x00406a31

0040244c <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  40244c:	b580      	push	{r7, lr}
  40244e:	b082      	sub	sp, #8
  402450:	af00      	add	r7, sp, #0
  402452:	4603      	mov	r3, r0
  402454:	6039      	str	r1, [r7, #0]
  402456:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  402458:	683b      	ldr	r3, [r7, #0]
  40245a:	2b0f      	cmp	r3, #15
  40245c:	d903      	bls.n	402466 <configure_interrupt_controller+0x1a>
  40245e:	4b0f      	ldr	r3, [pc, #60]	; (40249c <configure_interrupt_controller+0x50>)
  402460:	4798      	blx	r3
  402462:	bf00      	nop
  402464:	e7fd      	b.n	402462 <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  402466:	683b      	ldr	r3, [r7, #0]
  402468:	2b09      	cmp	r3, #9
  40246a:	d803      	bhi.n	402474 <configure_interrupt_controller+0x28>
  40246c:	4b0b      	ldr	r3, [pc, #44]	; (40249c <configure_interrupt_controller+0x50>)
  40246e:	4798      	blx	r3
  402470:	bf00      	nop
  402472:	e7fd      	b.n	402470 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  402474:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402478:	4618      	mov	r0, r3
  40247a:	4b09      	ldr	r3, [pc, #36]	; (4024a0 <configure_interrupt_controller+0x54>)
  40247c:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  40247e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402482:	4618      	mov	r0, r3
  402484:	6839      	ldr	r1, [r7, #0]
  402486:	4b07      	ldr	r3, [pc, #28]	; (4024a4 <configure_interrupt_controller+0x58>)
  402488:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  40248a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40248e:	4618      	mov	r0, r3
  402490:	4b05      	ldr	r3, [pc, #20]	; (4024a8 <configure_interrupt_controller+0x5c>)
  402492:	4798      	blx	r3
}
  402494:	3708      	adds	r7, #8
  402496:	46bd      	mov	sp, r7
  402498:	bd80      	pop	{r7, pc}
  40249a:	bf00      	nop
  40249c:	00406255 	.word	0x00406255
  4024a0:	00402235 	.word	0x00402235
  4024a4:	00402269 	.word	0x00402269
  4024a8:	00402205 	.word	0x00402205

004024ac <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  4024ac:	b590      	push	{r4, r7, lr}
  4024ae:	b087      	sub	sp, #28
  4024b0:	af00      	add	r7, sp, #0
  4024b2:	60f8      	str	r0, [r7, #12]
  4024b4:	60b9      	str	r1, [r7, #8]
  4024b6:	607a      	str	r2, [r7, #4]
  4024b8:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  4024ba:	68fb      	ldr	r3, [r7, #12]
  4024bc:	699b      	ldr	r3, [r3, #24]
  4024be:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  4024c0:	68ba      	ldr	r2, [r7, #8]
  4024c2:	693b      	ldr	r3, [r7, #16]
  4024c4:	429a      	cmp	r2, r3
  4024c6:	d10c      	bne.n	4024e2 <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  4024c8:	68fb      	ldr	r3, [r7, #12]
  4024ca:	68db      	ldr	r3, [r3, #12]
  4024cc:	2b00      	cmp	r3, #0
  4024ce:	d105      	bne.n	4024dc <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  4024d0:	68fb      	ldr	r3, [r7, #12]
  4024d2:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  4024d4:	693b      	ldr	r3, [r7, #16]
  4024d6:	1ad3      	subs	r3, r2, r3
  4024d8:	617b      	str	r3, [r7, #20]
  4024da:	e010      	b.n	4024fe <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  4024dc:	2300      	movs	r3, #0
  4024de:	617b      	str	r3, [r7, #20]
  4024e0:	e00d      	b.n	4024fe <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  4024e2:	68ba      	ldr	r2, [r7, #8]
  4024e4:	693b      	ldr	r3, [r7, #16]
  4024e6:	429a      	cmp	r2, r3
  4024e8:	d904      	bls.n	4024f4 <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  4024ea:	68ba      	ldr	r2, [r7, #8]
  4024ec:	693b      	ldr	r3, [r7, #16]
  4024ee:	1ad3      	subs	r3, r2, r3
  4024f0:	617b      	str	r3, [r7, #20]
  4024f2:	e004      	b.n	4024fe <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  4024f4:	68fb      	ldr	r3, [r7, #12]
  4024f6:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  4024f8:	693b      	ldr	r3, [r7, #16]
  4024fa:	1ad3      	subs	r3, r2, r3
  4024fc:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  4024fe:	683a      	ldr	r2, [r7, #0]
  402500:	697b      	ldr	r3, [r7, #20]
  402502:	429a      	cmp	r2, r3
  402504:	d902      	bls.n	40250c <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  402506:	697b      	ldr	r3, [r7, #20]
  402508:	603b      	str	r3, [r7, #0]
  40250a:	e00b      	b.n	402524 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
	} else if (bytes_to_read != number_of_bytes_available) {
  40250c:	683a      	ldr	r2, [r7, #0]
  40250e:	697b      	ldr	r3, [r7, #20]
  402510:	429a      	cmp	r2, r3
  402512:	d007      	beq.n	402524 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  402514:	68fb      	ldr	r3, [r7, #12]
  402516:	691b      	ldr	r3, [r3, #16]
  402518:	4618      	mov	r0, r3
  40251a:	2100      	movs	r1, #0
  40251c:	2200      	movs	r2, #0
  40251e:	2300      	movs	r3, #0
  402520:	4c13      	ldr	r4, [pc, #76]	; (402570 <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  402522:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  402524:	68fb      	ldr	r3, [r7, #12]
  402526:	699b      	ldr	r3, [r3, #24]
  402528:	6878      	ldr	r0, [r7, #4]
  40252a:	4619      	mov	r1, r3
  40252c:	683a      	ldr	r2, [r7, #0]
  40252e:	4b11      	ldr	r3, [pc, #68]	; (402574 <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  402530:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  402532:	693a      	ldr	r2, [r7, #16]
  402534:	683b      	ldr	r3, [r7, #0]
  402536:	4413      	add	r3, r2
  402538:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  40253a:	68fb      	ldr	r3, [r7, #12]
  40253c:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  40253e:	693b      	ldr	r3, [r7, #16]
  402540:	429a      	cmp	r2, r3
  402542:	d809      	bhi.n	402558 <freertos_copy_bytes_from_pdc_circular_buffer+0xac>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402544:	4b0c      	ldr	r3, [pc, #48]	; (402578 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  402546:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  402548:	68fb      	ldr	r3, [r7, #12]
  40254a:	681b      	ldr	r3, [r3, #0]
  40254c:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40254e:	68fb      	ldr	r3, [r7, #12]
  402550:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  402552:	4b0a      	ldr	r3, [pc, #40]	; (40257c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402554:	4798      	blx	r3
  402556:	e006      	b.n	402566 <freertos_copy_bytes_from_pdc_circular_buffer+0xba>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  402558:	4b07      	ldr	r3, [pc, #28]	; (402578 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  40255a:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  40255c:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  402562:	4b06      	ldr	r3, [pc, #24]	; (40257c <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  402564:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  402566:	683b      	ldr	r3, [r7, #0]
}
  402568:	4618      	mov	r0, r3
  40256a:	371c      	adds	r7, #28
  40256c:	46bd      	mov	sp, r7
  40256e:	bd90      	pop	{r4, r7, pc}
  402570:	00406805 	.word	0x00406805
  402574:	0040b8b1 	.word	0x0040b8b1
  402578:	00406211 	.word	0x00406211
  40257c:	0040622d 	.word	0x0040622d

00402580 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  402580:	b590      	push	{r4, r7, lr}
  402582:	b087      	sub	sp, #28
  402584:	af00      	add	r7, sp, #0
  402586:	6078      	str	r0, [r7, #4]
  402588:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  40258a:	2300      	movs	r3, #0
  40258c:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  40258e:	687b      	ldr	r3, [r7, #4]
  402590:	685b      	ldr	r3, [r3, #4]
  402592:	2b00      	cmp	r3, #0
  402594:	d020      	beq.n	4025d8 <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  402596:	f107 030c 	add.w	r3, r7, #12
  40259a:	4618      	mov	r0, r3
  40259c:	4b11      	ldr	r3, [pc, #68]	; (4025e4 <freertos_obtain_peripheral_access_mutex+0x64>)
  40259e:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  4025a0:	687b      	ldr	r3, [r7, #4]
  4025a2:	685a      	ldr	r2, [r3, #4]
  4025a4:	683b      	ldr	r3, [r7, #0]
  4025a6:	681b      	ldr	r3, [r3, #0]
  4025a8:	4610      	mov	r0, r2
  4025aa:	2100      	movs	r1, #0
  4025ac:	461a      	mov	r2, r3
  4025ae:	2300      	movs	r3, #0
  4025b0:	4c0d      	ldr	r4, [pc, #52]	; (4025e8 <freertos_obtain_peripheral_access_mutex+0x68>)
  4025b2:	47a0      	blx	r4
  4025b4:	4603      	mov	r3, r0
  4025b6:	2b00      	cmp	r3, #0
  4025b8:	d102      	bne.n	4025c0 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  4025ba:	23fd      	movs	r3, #253	; 0xfd
  4025bc:	75fb      	strb	r3, [r7, #23]
  4025be:	e00b      	b.n	4025d8 <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  4025c0:	f107 030c 	add.w	r3, r7, #12
  4025c4:	4618      	mov	r0, r3
  4025c6:	6839      	ldr	r1, [r7, #0]
  4025c8:	4b08      	ldr	r3, [pc, #32]	; (4025ec <freertos_obtain_peripheral_access_mutex+0x6c>)
  4025ca:	4798      	blx	r3
  4025cc:	4603      	mov	r3, r0
  4025ce:	2b01      	cmp	r3, #1
  4025d0:	d102      	bne.n	4025d8 <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  4025d2:	683b      	ldr	r3, [r7, #0]
  4025d4:	2200      	movs	r2, #0
  4025d6:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  4025d8:	7dfb      	ldrb	r3, [r7, #23]
  4025da:	b25b      	sxtb	r3, r3
}
  4025dc:	4618      	mov	r0, r3
  4025de:	371c      	adds	r7, #28
  4025e0:	46bd      	mov	sp, r7
  4025e2:	bd90      	pop	{r4, r7, pc}
  4025e4:	004079d5 	.word	0x004079d5
  4025e8:	00406a31 	.word	0x00406a31
  4025ec:	00407a0d 	.word	0x00407a0d

004025f0 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  4025f0:	b590      	push	{r4, r7, lr}
  4025f2:	b087      	sub	sp, #28
  4025f4:	af00      	add	r7, sp, #0
  4025f6:	60f8      	str	r0, [r7, #12]
  4025f8:	60b9      	str	r1, [r7, #8]
  4025fa:	607a      	str	r2, [r7, #4]
  4025fc:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  4025fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402600:	2b00      	cmp	r3, #0
  402602:	d002      	beq.n	40260a <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  402604:	68fb      	ldr	r3, [r7, #12]
  402606:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402608:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  40260a:	68fb      	ldr	r3, [r7, #12]
  40260c:	681b      	ldr	r3, [r3, #0]
  40260e:	2b00      	cmp	r3, #0
  402610:	d007      	beq.n	402622 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  402612:	68fb      	ldr	r3, [r7, #12]
  402614:	681b      	ldr	r3, [r3, #0]
  402616:	4618      	mov	r0, r3
  402618:	2100      	movs	r1, #0
  40261a:	2200      	movs	r2, #0
  40261c:	2300      	movs	r3, #0
  40261e:	4c17      	ldr	r4, [pc, #92]	; (40267c <freertos_start_pdc_transfer+0x8c>)
  402620:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  402622:	68bb      	ldr	r3, [r7, #8]
  402624:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  402626:	687b      	ldr	r3, [r7, #4]
  402628:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  40262a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  40262e:	2b00      	cmp	r3, #0
  402630:	d011      	beq.n	402656 <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  402632:	6838      	ldr	r0, [r7, #0]
  402634:	f44f 7100 	mov.w	r1, #512	; 0x200
  402638:	4b11      	ldr	r3, [pc, #68]	; (402680 <freertos_start_pdc_transfer+0x90>)
  40263a:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  40263c:	f107 0310 	add.w	r3, r7, #16
  402640:	6838      	ldr	r0, [r7, #0]
  402642:	4619      	mov	r1, r3
  402644:	2200      	movs	r2, #0
  402646:	4b0f      	ldr	r3, [pc, #60]	; (402684 <freertos_start_pdc_transfer+0x94>)
  402648:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  40264a:	6838      	ldr	r0, [r7, #0]
  40264c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402650:	4b0d      	ldr	r3, [pc, #52]	; (402688 <freertos_start_pdc_transfer+0x98>)
  402652:	4798      	blx	r3
  402654:	e00e      	b.n	402674 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  402656:	6838      	ldr	r0, [r7, #0]
  402658:	2102      	movs	r1, #2
  40265a:	4b09      	ldr	r3, [pc, #36]	; (402680 <freertos_start_pdc_transfer+0x90>)
  40265c:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  40265e:	f107 0310 	add.w	r3, r7, #16
  402662:	6838      	ldr	r0, [r7, #0]
  402664:	4619      	mov	r1, r3
  402666:	2200      	movs	r2, #0
  402668:	4b08      	ldr	r3, [pc, #32]	; (40268c <freertos_start_pdc_transfer+0x9c>)
  40266a:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  40266c:	6838      	ldr	r0, [r7, #0]
  40266e:	2101      	movs	r1, #1
  402670:	4b05      	ldr	r3, [pc, #20]	; (402688 <freertos_start_pdc_transfer+0x98>)
  402672:	4798      	blx	r3
	}
}
  402674:	371c      	adds	r7, #28
  402676:	46bd      	mov	sp, r7
  402678:	bd90      	pop	{r4, r7, pc}
  40267a:	bf00      	nop
  40267c:	00406a31 	.word	0x00406a31
  402680:	00404a9d 	.word	0x00404a9d
  402684:	004049f5 	.word	0x004049f5
  402688:	00404a7d 	.word	0x00404a7d
  40268c:	00404a39 	.word	0x00404a39

00402690 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  402690:	b590      	push	{r4, r7, lr}
  402692:	b087      	sub	sp, #28
  402694:	af00      	add	r7, sp, #0
  402696:	60f8      	str	r0, [r7, #12]
  402698:	60b9      	str	r1, [r7, #8]
  40269a:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  40269c:	2300      	movs	r3, #0
  40269e:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  4026a0:	68bb      	ldr	r3, [r7, #8]
  4026a2:	2b00      	cmp	r3, #0
  4026a4:	d110      	bne.n	4026c8 <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  4026a6:	68fb      	ldr	r3, [r7, #12]
  4026a8:	681b      	ldr	r3, [r3, #0]
  4026aa:	2b00      	cmp	r3, #0
  4026ac:	d00c      	beq.n	4026c8 <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  4026ae:	68fb      	ldr	r3, [r7, #12]
  4026b0:	681b      	ldr	r3, [r3, #0]
  4026b2:	4618      	mov	r0, r3
  4026b4:	2100      	movs	r1, #0
  4026b6:	687a      	ldr	r2, [r7, #4]
  4026b8:	2300      	movs	r3, #0
  4026ba:	4c06      	ldr	r4, [pc, #24]	; (4026d4 <freertos_optionally_wait_transfer_completion+0x44>)
  4026bc:	47a0      	blx	r4
  4026be:	4603      	mov	r3, r0
  4026c0:	2b01      	cmp	r3, #1
  4026c2:	d001      	beq.n	4026c8 <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  4026c4:	23fd      	movs	r3, #253	; 0xfd
  4026c6:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  4026c8:	7dfb      	ldrb	r3, [r7, #23]
  4026ca:	b25b      	sxtb	r3, r3
}
  4026cc:	4618      	mov	r0, r3
  4026ce:	371c      	adds	r7, #28
  4026d0:	46bd      	mov	sp, r7
  4026d2:	bd90      	pop	{r4, r7, pc}
  4026d4:	00406a31 	.word	0x00406a31

004026d8 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4026d8:	b580      	push	{r7, lr}
  4026da:	b086      	sub	sp, #24
  4026dc:	af00      	add	r7, sp, #0
  4026de:	6078      	str	r0, [r7, #4]
  4026e0:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  4026e2:	2303      	movs	r3, #3
  4026e4:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4026e6:	484d      	ldr	r0, [pc, #308]	; (40281c <freertos_twi_master_init+0x144>)
  4026e8:	2101      	movs	r1, #1
  4026ea:	687a      	ldr	r2, [r7, #4]
  4026ec:	4b4c      	ldr	r3, [pc, #304]	; (402820 <freertos_twi_master_init+0x148>)
  4026ee:	4798      	blx	r3
  4026f0:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4026f2:	683b      	ldr	r3, [r7, #0]
  4026f4:	7b1a      	ldrb	r2, [r3, #12]
  4026f6:	f107 030c 	add.w	r3, r7, #12
  4026fa:	4610      	mov	r0, r2
  4026fc:	4619      	mov	r1, r3
  4026fe:	2201      	movs	r2, #1
  402700:	4b48      	ldr	r3, [pc, #288]	; (402824 <freertos_twi_master_init+0x14c>)
  402702:	4798      	blx	r3
  402704:	4603      	mov	r3, r0
  402706:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  402708:	693b      	ldr	r3, [r7, #16]
  40270a:	2b00      	cmp	r3, #0
  40270c:	dc7e      	bgt.n	40280c <freertos_twi_master_init+0x134>
  40270e:	7bfb      	ldrb	r3, [r7, #15]
  402710:	2b00      	cmp	r3, #0
  402712:	d07b      	beq.n	40280c <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  402714:	693b      	ldr	r3, [r7, #16]
  402716:	00da      	lsls	r2, r3, #3
  402718:	4b43      	ldr	r3, [pc, #268]	; (402828 <freertos_twi_master_init+0x150>)
  40271a:	4413      	add	r3, r2
  40271c:	4618      	mov	r0, r3
  40271e:	4943      	ldr	r1, [pc, #268]	; (40282c <freertos_twi_master_init+0x154>)
  402720:	2208      	movs	r2, #8
  402722:	4b43      	ldr	r3, [pc, #268]	; (402830 <freertos_twi_master_init+0x158>)
  402724:	4798      	blx	r3
  402726:	4603      	mov	r3, r0
  402728:	2b00      	cmp	r3, #0
  40272a:	d003      	beq.n	402734 <freertos_twi_master_init+0x5c>
  40272c:	4b41      	ldr	r3, [pc, #260]	; (402834 <freertos_twi_master_init+0x15c>)
  40272e:	4798      	blx	r3
  402730:	bf00      	nop
  402732:	e7fd      	b.n	402730 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  402734:	693b      	ldr	r3, [r7, #16]
  402736:	00da      	lsls	r2, r3, #3
  402738:	4b3f      	ldr	r3, [pc, #252]	; (402838 <freertos_twi_master_init+0x160>)
  40273a:	4413      	add	r3, r2
  40273c:	4618      	mov	r0, r3
  40273e:	493b      	ldr	r1, [pc, #236]	; (40282c <freertos_twi_master_init+0x154>)
  402740:	2208      	movs	r2, #8
  402742:	4b3b      	ldr	r3, [pc, #236]	; (402830 <freertos_twi_master_init+0x158>)
  402744:	4798      	blx	r3
  402746:	4603      	mov	r3, r0
  402748:	2b00      	cmp	r3, #0
  40274a:	d003      	beq.n	402754 <freertos_twi_master_init+0x7c>
  40274c:	4b39      	ldr	r3, [pc, #228]	; (402834 <freertos_twi_master_init+0x15c>)
  40274e:	4798      	blx	r3
  402750:	bf00      	nop
  402752:	e7fd      	b.n	402750 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  402754:	4a31      	ldr	r2, [pc, #196]	; (40281c <freertos_twi_master_init+0x144>)
  402756:	693b      	ldr	r3, [r7, #16]
  402758:	011b      	lsls	r3, r3, #4
  40275a:	4413      	add	r3, r2
  40275c:	3308      	adds	r3, #8
  40275e:	681b      	ldr	r3, [r3, #0]
  402760:	4618      	mov	r0, r3
  402762:	4b36      	ldr	r3, [pc, #216]	; (40283c <freertos_twi_master_init+0x164>)
  402764:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  402766:	4a2d      	ldr	r2, [pc, #180]	; (40281c <freertos_twi_master_init+0x144>)
  402768:	693b      	ldr	r3, [r7, #16]
  40276a:	011b      	lsls	r3, r3, #4
  40276c:	4413      	add	r3, r2
  40276e:	685b      	ldr	r3, [r3, #4]
  402770:	4618      	mov	r0, r3
  402772:	f240 2102 	movw	r1, #514	; 0x202
  402776:	4b32      	ldr	r3, [pc, #200]	; (402840 <freertos_twi_master_init+0x168>)
  402778:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  40277a:	4a28      	ldr	r2, [pc, #160]	; (40281c <freertos_twi_master_init+0x144>)
  40277c:	693b      	ldr	r3, [r7, #16]
  40277e:	011b      	lsls	r3, r3, #4
  402780:	4413      	add	r3, r2
  402782:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  402784:	4618      	mov	r0, r3
  402786:	f04f 31ff 	mov.w	r1, #4294967295
  40278a:	4b2e      	ldr	r3, [pc, #184]	; (402844 <freertos_twi_master_init+0x16c>)
  40278c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  40278e:	4a23      	ldr	r2, [pc, #140]	; (40281c <freertos_twi_master_init+0x144>)
  402790:	693b      	ldr	r3, [r7, #16]
  402792:	011b      	lsls	r3, r3, #4
  402794:	4413      	add	r3, r2
  402796:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  402798:	4618      	mov	r0, r3
  40279a:	4b2b      	ldr	r3, [pc, #172]	; (402848 <freertos_twi_master_init+0x170>)
  40279c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  40279e:	683b      	ldr	r3, [r7, #0]
  4027a0:	7b1b      	ldrb	r3, [r3, #12]
  4027a2:	2b03      	cmp	r3, #3
  4027a4:	d000      	beq.n	4027a8 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  4027a6:	e008      	b.n	4027ba <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  4027a8:	4a1c      	ldr	r2, [pc, #112]	; (40281c <freertos_twi_master_init+0x144>)
  4027aa:	693b      	ldr	r3, [r7, #16]
  4027ac:	011b      	lsls	r3, r3, #4
  4027ae:	4413      	add	r3, r2
  4027b0:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  4027b2:	4618      	mov	r0, r3
  4027b4:	4b25      	ldr	r3, [pc, #148]	; (40284c <freertos_twi_master_init+0x174>)
  4027b6:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  4027b8:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  4027ba:	683b      	ldr	r3, [r7, #0]
  4027bc:	7b59      	ldrb	r1, [r3, #13]
  4027be:	693b      	ldr	r3, [r7, #16]
  4027c0:	00da      	lsls	r2, r3, #3
  4027c2:	4b19      	ldr	r3, [pc, #100]	; (402828 <freertos_twi_master_init+0x150>)
  4027c4:	441a      	add	r2, r3
  4027c6:	693b      	ldr	r3, [r7, #16]
  4027c8:	00d8      	lsls	r0, r3, #3
  4027ca:	4b1b      	ldr	r3, [pc, #108]	; (402838 <freertos_twi_master_init+0x160>)
  4027cc:	4403      	add	r3, r0
  4027ce:	4608      	mov	r0, r1
  4027d0:	4611      	mov	r1, r2
  4027d2:	461a      	mov	r2, r3
  4027d4:	4b1e      	ldr	r3, [pc, #120]	; (402850 <freertos_twi_master_init+0x178>)
  4027d6:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4027d8:	4a10      	ldr	r2, [pc, #64]	; (40281c <freertos_twi_master_init+0x144>)
  4027da:	693b      	ldr	r3, [r7, #16]
  4027dc:	011b      	lsls	r3, r3, #4
  4027de:	4413      	add	r3, r2
  4027e0:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  4027e2:	4618      	mov	r0, r3
  4027e4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4027e8:	4b1a      	ldr	r3, [pc, #104]	; (402854 <freertos_twi_master_init+0x17c>)
  4027ea:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  4027ec:	4a0b      	ldr	r2, [pc, #44]	; (40281c <freertos_twi_master_init+0x144>)
  4027ee:	693b      	ldr	r3, [r7, #16]
  4027f0:	011b      	lsls	r3, r3, #4
  4027f2:	4413      	add	r3, r2
  4027f4:	3308      	adds	r3, #8
  4027f6:	791a      	ldrb	r2, [r3, #4]
  4027f8:	683b      	ldr	r3, [r7, #0]
  4027fa:	689b      	ldr	r3, [r3, #8]
  4027fc:	b252      	sxtb	r2, r2
  4027fe:	4610      	mov	r0, r2
  402800:	4619      	mov	r1, r3
  402802:	4b15      	ldr	r3, [pc, #84]	; (402858 <freertos_twi_master_init+0x180>)
  402804:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  402806:	687b      	ldr	r3, [r7, #4]
  402808:	617b      	str	r3, [r7, #20]
  40280a:	e001      	b.n	402810 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  40280c:	2300      	movs	r3, #0
  40280e:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  402810:	697b      	ldr	r3, [r7, #20]
}
  402812:	4618      	mov	r0, r3
  402814:	3718      	adds	r7, #24
  402816:	46bd      	mov	sp, r7
  402818:	bd80      	pop	{r7, pc}
  40281a:	bf00      	nop
  40281c:	00413da8 	.word	0x00413da8
  402820:	004022bd 	.word	0x004022bd
  402824:	004022fd 	.word	0x004022fd
  402828:	20000a7c 	.word	0x20000a7c
  40282c:	00413da0 	.word	0x00413da0
  402830:	0040b849 	.word	0x0040b849
  402834:	00406255 	.word	0x00406255
  402838:	20000a84 	.word	0x20000a84
  40283c:	00405519 	.word	0x00405519
  402840:	00404a9d 	.word	0x00404a9d
  402844:	004059b9 	.word	0x004059b9
  402848:	00405a25 	.word	0x00405a25
  40284c:	00405909 	.word	0x00405909
  402850:	00402345 	.word	0x00402345
  402854:	0040599d 	.word	0x0040599d
  402858:	0040244d 	.word	0x0040244d

0040285c <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  40285c:	b590      	push	{r4, r7, lr}
  40285e:	b08d      	sub	sp, #52	; 0x34
  402860:	af02      	add	r7, sp, #8
  402862:	60f8      	str	r0, [r7, #12]
  402864:	60b9      	str	r1, [r7, #8]
  402866:	607a      	str	r2, [r7, #4]
  402868:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  40286a:	2300      	movs	r3, #0
  40286c:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  40286e:	68fb      	ldr	r3, [r7, #12]
  402870:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402872:	4881      	ldr	r0, [pc, #516]	; (402a78 <freertos_twi_write_packet_async+0x21c>)
  402874:	2101      	movs	r1, #1
  402876:	69ba      	ldr	r2, [r7, #24]
  402878:	4b80      	ldr	r3, [pc, #512]	; (402a7c <freertos_twi_write_packet_async+0x220>)
  40287a:	4798      	blx	r3
  40287c:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  40287e:	697b      	ldr	r3, [r7, #20]
  402880:	2b00      	cmp	r3, #0
  402882:	f300 80ef 	bgt.w	402a64 <freertos_twi_write_packet_async+0x208>
  402886:	68bb      	ldr	r3, [r7, #8]
  402888:	68db      	ldr	r3, [r3, #12]
  40288a:	2b00      	cmp	r3, #0
  40288c:	f000 80ea 	beq.w	402a64 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  402890:	697b      	ldr	r3, [r7, #20]
  402892:	00da      	lsls	r2, r3, #3
  402894:	4b7a      	ldr	r3, [pc, #488]	; (402a80 <freertos_twi_write_packet_async+0x224>)
  402896:	441a      	add	r2, r3
  402898:	1d3b      	adds	r3, r7, #4
  40289a:	4610      	mov	r0, r2
  40289c:	4619      	mov	r1, r3
  40289e:	4b79      	ldr	r3, [pc, #484]	; (402a84 <freertos_twi_write_packet_async+0x228>)
  4028a0:	4798      	blx	r3
  4028a2:	4603      	mov	r3, r0
  4028a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4028a8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  4028ac:	2b00      	cmp	r3, #0
  4028ae:	f040 80d8 	bne.w	402a62 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  4028b2:	69bb      	ldr	r3, [r7, #24]
  4028b4:	2200      	movs	r2, #0
  4028b6:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4028b8:	68bb      	ldr	r3, [r7, #8]
  4028ba:	7c1b      	ldrb	r3, [r3, #16]
  4028bc:	041b      	lsls	r3, r3, #16
  4028be:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  4028c2:	68bb      	ldr	r3, [r7, #8]
  4028c4:	685b      	ldr	r3, [r3, #4]
  4028c6:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  4028c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4028cc:	431a      	orrs	r2, r3
  4028ce:	69bb      	ldr	r3, [r7, #24]
  4028d0:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  4028d2:	68bb      	ldr	r3, [r7, #8]
  4028d4:	685b      	ldr	r3, [r3, #4]
  4028d6:	2b00      	cmp	r3, #0
  4028d8:	d01a      	beq.n	402910 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  4028da:	68bb      	ldr	r3, [r7, #8]
  4028dc:	781b      	ldrb	r3, [r3, #0]
  4028de:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  4028e0:	68bb      	ldr	r3, [r7, #8]
  4028e2:	685b      	ldr	r3, [r3, #4]
  4028e4:	2b01      	cmp	r3, #1
  4028e6:	d907      	bls.n	4028f8 <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  4028e8:	6a3b      	ldr	r3, [r7, #32]
  4028ea:	021b      	lsls	r3, r3, #8
  4028ec:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  4028ee:	68bb      	ldr	r3, [r7, #8]
  4028f0:	785b      	ldrb	r3, [r3, #1]
  4028f2:	6a3a      	ldr	r2, [r7, #32]
  4028f4:	4313      	orrs	r3, r2
  4028f6:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  4028f8:	68bb      	ldr	r3, [r7, #8]
  4028fa:	685b      	ldr	r3, [r3, #4]
  4028fc:	2b02      	cmp	r3, #2
  4028fe:	d907      	bls.n	402910 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  402900:	6a3b      	ldr	r3, [r7, #32]
  402902:	021b      	lsls	r3, r3, #8
  402904:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  402906:	68bb      	ldr	r3, [r7, #8]
  402908:	789b      	ldrb	r3, [r3, #2]
  40290a:	6a3a      	ldr	r2, [r7, #32]
  40290c:	4313      	orrs	r3, r2
  40290e:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  402910:	69bb      	ldr	r3, [r7, #24]
  402912:	6a3a      	ldr	r2, [r7, #32]
  402914:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  402916:	68bb      	ldr	r3, [r7, #8]
  402918:	68db      	ldr	r3, [r3, #12]
  40291a:	2b01      	cmp	r3, #1
  40291c:	d16d      	bne.n	4029fa <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  40291e:	2300      	movs	r3, #0
  402920:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402922:	4a55      	ldr	r2, [pc, #340]	; (402a78 <freertos_twi_write_packet_async+0x21c>)
  402924:	697b      	ldr	r3, [r7, #20]
  402926:	011b      	lsls	r3, r3, #4
  402928:	4413      	add	r3, r2
  40292a:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  40292c:	4618      	mov	r0, r3
  40292e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402932:	4b55      	ldr	r3, [pc, #340]	; (402a88 <freertos_twi_write_packet_async+0x22c>)
  402934:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  402936:	68bb      	ldr	r3, [r7, #8]
  402938:	689b      	ldr	r3, [r3, #8]
  40293a:	781b      	ldrb	r3, [r3, #0]
  40293c:	461a      	mov	r2, r3
  40293e:	69bb      	ldr	r3, [r7, #24]
  402940:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  402942:	69bb      	ldr	r3, [r7, #24]
  402944:	6a1b      	ldr	r3, [r3, #32]
  402946:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  402948:	693b      	ldr	r3, [r7, #16]
  40294a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40294e:	2b00      	cmp	r3, #0
  402950:	d016      	beq.n	402980 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  402952:	4a49      	ldr	r2, [pc, #292]	; (402a78 <freertos_twi_write_packet_async+0x21c>)
  402954:	697b      	ldr	r3, [r7, #20]
  402956:	011b      	lsls	r3, r3, #4
  402958:	4413      	add	r3, r2
  40295a:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  40295c:	4618      	mov	r0, r3
  40295e:	f44f 7150 	mov.w	r1, #832	; 0x340
  402962:	4b4a      	ldr	r3, [pc, #296]	; (402a8c <freertos_twi_write_packet_async+0x230>)
  402964:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402966:	4a46      	ldr	r2, [pc, #280]	; (402a80 <freertos_twi_write_packet_async+0x224>)
  402968:	697b      	ldr	r3, [r7, #20]
  40296a:	00db      	lsls	r3, r3, #3
  40296c:	4413      	add	r3, r2
  40296e:	685b      	ldr	r3, [r3, #4]
  402970:	4618      	mov	r0, r3
  402972:	2100      	movs	r1, #0
  402974:	2200      	movs	r2, #0
  402976:	2300      	movs	r3, #0
  402978:	4c45      	ldr	r4, [pc, #276]	; (402a90 <freertos_twi_write_packet_async+0x234>)
  40297a:	47a0      	blx	r4
						return ERR_BUSY;
  40297c:	23f6      	movs	r3, #246	; 0xf6
  40297e:	e076      	b.n	402a6e <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  402980:	693b      	ldr	r3, [r7, #16]
  402982:	f003 0304 	and.w	r3, r3, #4
  402986:	2b00      	cmp	r3, #0
  402988:	d000      	beq.n	40298c <freertos_twi_write_packet_async+0x130>
						break;
  40298a:	e00b      	b.n	4029a4 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40298c:	69fb      	ldr	r3, [r7, #28]
  40298e:	3301      	adds	r3, #1
  402990:	61fb      	str	r3, [r7, #28]
  402992:	69fb      	ldr	r3, [r7, #28]
  402994:	f1b3 3fff 	cmp.w	r3, #4294967295
  402998:	d103      	bne.n	4029a2 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  40299a:	23fd      	movs	r3, #253	; 0xfd
  40299c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4029a0:	e000      	b.n	4029a4 <freertos_twi_write_packet_async+0x148>
					}
				}
  4029a2:	e7ce      	b.n	402942 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  4029a4:	69bb      	ldr	r3, [r7, #24]
  4029a6:	2202      	movs	r2, #2
  4029a8:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4029aa:	e00a      	b.n	4029c2 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4029ac:	69fb      	ldr	r3, [r7, #28]
  4029ae:	3301      	adds	r3, #1
  4029b0:	61fb      	str	r3, [r7, #28]
  4029b2:	69fb      	ldr	r3, [r7, #28]
  4029b4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029b8:	d103      	bne.n	4029c2 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  4029ba:	23fd      	movs	r3, #253	; 0xfd
  4029bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4029c0:	e005      	b.n	4029ce <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4029c2:	69bb      	ldr	r3, [r7, #24]
  4029c4:	6a1b      	ldr	r3, [r3, #32]
  4029c6:	f003 0301 	and.w	r3, r3, #1
  4029ca:	2b00      	cmp	r3, #0
  4029cc:	d0ee      	beq.n	4029ac <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4029ce:	4a2a      	ldr	r2, [pc, #168]	; (402a78 <freertos_twi_write_packet_async+0x21c>)
  4029d0:	697b      	ldr	r3, [r7, #20]
  4029d2:	011b      	lsls	r3, r3, #4
  4029d4:	4413      	add	r3, r2
  4029d6:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  4029d8:	4618      	mov	r0, r3
  4029da:	f44f 7150 	mov.w	r1, #832	; 0x340
  4029de:	4b2b      	ldr	r3, [pc, #172]	; (402a8c <freertos_twi_write_packet_async+0x230>)
  4029e0:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4029e2:	4a27      	ldr	r2, [pc, #156]	; (402a80 <freertos_twi_write_packet_async+0x224>)
  4029e4:	697b      	ldr	r3, [r7, #20]
  4029e6:	00db      	lsls	r3, r3, #3
  4029e8:	4413      	add	r3, r2
  4029ea:	685b      	ldr	r3, [r3, #4]
  4029ec:	4618      	mov	r0, r3
  4029ee:	2100      	movs	r1, #0
  4029f0:	2200      	movs	r2, #0
  4029f2:	2300      	movs	r3, #0
  4029f4:	4c26      	ldr	r4, [pc, #152]	; (402a90 <freertos_twi_write_packet_async+0x234>)
  4029f6:	47a0      	blx	r4
  4029f8:	e033      	b.n	402a62 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  4029fa:	68bb      	ldr	r3, [r7, #8]
  4029fc:	6899      	ldr	r1, [r3, #8]
  4029fe:	4b25      	ldr	r3, [pc, #148]	; (402a94 <freertos_twi_write_packet_async+0x238>)
  402a00:	697a      	ldr	r2, [r7, #20]
  402a02:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  402a06:	68bb      	ldr	r3, [r7, #8]
  402a08:	68da      	ldr	r2, [r3, #12]
  402a0a:	4922      	ldr	r1, [pc, #136]	; (402a94 <freertos_twi_write_packet_async+0x238>)
  402a0c:	697b      	ldr	r3, [r7, #20]
  402a0e:	00db      	lsls	r3, r3, #3
  402a10:	440b      	add	r3, r1
  402a12:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  402a14:	697b      	ldr	r3, [r7, #20]
  402a16:	00da      	lsls	r2, r3, #3
  402a18:	4b19      	ldr	r3, [pc, #100]	; (402a80 <freertos_twi_write_packet_async+0x224>)
  402a1a:	18d0      	adds	r0, r2, r3
  402a1c:	68bb      	ldr	r3, [r7, #8]
  402a1e:	6899      	ldr	r1, [r3, #8]
  402a20:	68bb      	ldr	r3, [r7, #8]
  402a22:	68db      	ldr	r3, [r3, #12]
  402a24:	1e5a      	subs	r2, r3, #1
  402a26:	4c14      	ldr	r4, [pc, #80]	; (402a78 <freertos_twi_write_packet_async+0x21c>)
  402a28:	697b      	ldr	r3, [r7, #20]
  402a2a:	011b      	lsls	r3, r3, #4
  402a2c:	4423      	add	r3, r4
  402a2e:	685b      	ldr	r3, [r3, #4]
  402a30:	683c      	ldr	r4, [r7, #0]
  402a32:	9400      	str	r4, [sp, #0]
  402a34:	2401      	movs	r4, #1
  402a36:	9401      	str	r4, [sp, #4]
  402a38:	4c17      	ldr	r4, [pc, #92]	; (402a98 <freertos_twi_write_packet_async+0x23c>)
  402a3a:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  402a3c:	69b8      	ldr	r0, [r7, #24]
  402a3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402a42:	4b12      	ldr	r3, [pc, #72]	; (402a8c <freertos_twi_write_packet_async+0x230>)
  402a44:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  402a46:	697b      	ldr	r3, [r7, #20]
  402a48:	00da      	lsls	r2, r3, #3
  402a4a:	4b0d      	ldr	r3, [pc, #52]	; (402a80 <freertos_twi_write_packet_async+0x224>)
  402a4c:	441a      	add	r2, r3
  402a4e:	687b      	ldr	r3, [r7, #4]
  402a50:	4610      	mov	r0, r2
  402a52:	6839      	ldr	r1, [r7, #0]
  402a54:	461a      	mov	r2, r3
  402a56:	4b11      	ldr	r3, [pc, #68]	; (402a9c <freertos_twi_write_packet_async+0x240>)
  402a58:	4798      	blx	r3
  402a5a:	4603      	mov	r3, r0
  402a5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402a60:	e003      	b.n	402a6a <freertos_twi_write_packet_async+0x20e>
  402a62:	e002      	b.n	402a6a <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402a64:	23f8      	movs	r3, #248	; 0xf8
  402a66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  402a6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402a6e:	b25b      	sxtb	r3, r3
}
  402a70:	4618      	mov	r0, r3
  402a72:	372c      	adds	r7, #44	; 0x2c
  402a74:	46bd      	mov	sp, r7
  402a76:	bd90      	pop	{r4, r7, pc}
  402a78:	00413da8 	.word	0x00413da8
  402a7c:	004022bd 	.word	0x004022bd
  402a80:	20000a7c 	.word	0x20000a7c
  402a84:	00402581 	.word	0x00402581
  402a88:	004059b9 	.word	0x004059b9
  402a8c:	0040599d 	.word	0x0040599d
  402a90:	00406805 	.word	0x00406805
  402a94:	20000a8c 	.word	0x20000a8c
  402a98:	004025f1 	.word	0x004025f1
  402a9c:	00402691 	.word	0x00402691

00402aa0 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  402aa0:	b590      	push	{r4, r7, lr}
  402aa2:	b091      	sub	sp, #68	; 0x44
  402aa4:	af02      	add	r7, sp, #8
  402aa6:	60f8      	str	r0, [r7, #12]
  402aa8:	60b9      	str	r1, [r7, #8]
  402aaa:	607a      	str	r2, [r7, #4]
  402aac:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  402aae:	2300      	movs	r3, #0
  402ab0:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  402ab2:	68fb      	ldr	r3, [r7, #12]
  402ab4:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  402ab6:	489b      	ldr	r0, [pc, #620]	; (402d24 <freertos_twi_read_packet_async+0x284>)
  402ab8:	2101      	movs	r1, #1
  402aba:	69fa      	ldr	r2, [r7, #28]
  402abc:	4b9a      	ldr	r3, [pc, #616]	; (402d28 <freertos_twi_read_packet_async+0x288>)
  402abe:	4798      	blx	r3
  402ac0:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  402ac2:	69bb      	ldr	r3, [r7, #24]
  402ac4:	2b00      	cmp	r3, #0
  402ac6:	f300 8123 	bgt.w	402d10 <freertos_twi_read_packet_async+0x270>
  402aca:	68bb      	ldr	r3, [r7, #8]
  402acc:	68db      	ldr	r3, [r3, #12]
  402ace:	2b00      	cmp	r3, #0
  402ad0:	f000 811e 	beq.w	402d10 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  402ad4:	69bb      	ldr	r3, [r7, #24]
  402ad6:	00da      	lsls	r2, r3, #3
  402ad8:	4b94      	ldr	r3, [pc, #592]	; (402d2c <freertos_twi_read_packet_async+0x28c>)
  402ada:	441a      	add	r2, r3
  402adc:	1d3b      	adds	r3, r7, #4
  402ade:	4610      	mov	r0, r2
  402ae0:	4619      	mov	r1, r3
  402ae2:	4b93      	ldr	r3, [pc, #588]	; (402d30 <freertos_twi_read_packet_async+0x290>)
  402ae4:	4798      	blx	r3
  402ae6:	4603      	mov	r3, r0
  402ae8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402aec:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  402af0:	2b00      	cmp	r3, #0
  402af2:	f040 810c 	bne.w	402d0e <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  402af6:	69f8      	ldr	r0, [r7, #28]
  402af8:	4b8e      	ldr	r3, [pc, #568]	; (402d34 <freertos_twi_read_packet_async+0x294>)
  402afa:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  402afc:	69fb      	ldr	r3, [r7, #28]
  402afe:	2200      	movs	r2, #0
  402b00:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  402b02:	68bb      	ldr	r3, [r7, #8]
  402b04:	7c1b      	ldrb	r3, [r3, #16]
  402b06:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  402b08:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  402b0c:	68bb      	ldr	r3, [r7, #8]
  402b0e:	685b      	ldr	r3, [r3, #4]
  402b10:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  402b12:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  402b16:	4313      	orrs	r3, r2
  402b18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  402b1c:	69fb      	ldr	r3, [r7, #28]
  402b1e:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  402b20:	68bb      	ldr	r3, [r7, #8]
  402b22:	685b      	ldr	r3, [r3, #4]
  402b24:	2b00      	cmp	r3, #0
  402b26:	d01a      	beq.n	402b5e <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  402b28:	68bb      	ldr	r3, [r7, #8]
  402b2a:	781b      	ldrb	r3, [r3, #0]
  402b2c:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  402b2e:	68bb      	ldr	r3, [r7, #8]
  402b30:	685b      	ldr	r3, [r3, #4]
  402b32:	2b01      	cmp	r3, #1
  402b34:	d907      	bls.n	402b46 <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  402b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402b38:	021b      	lsls	r3, r3, #8
  402b3a:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  402b3c:	68bb      	ldr	r3, [r7, #8]
  402b3e:	785b      	ldrb	r3, [r3, #1]
  402b40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402b42:	4313      	orrs	r3, r2
  402b44:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  402b46:	68bb      	ldr	r3, [r7, #8]
  402b48:	685b      	ldr	r3, [r3, #4]
  402b4a:	2b02      	cmp	r3, #2
  402b4c:	d907      	bls.n	402b5e <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  402b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402b50:	021b      	lsls	r3, r3, #8
  402b52:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  402b54:	68bb      	ldr	r3, [r7, #8]
  402b56:	789b      	ldrb	r3, [r3, #2]
  402b58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402b5a:	4313      	orrs	r3, r2
  402b5c:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  402b5e:	69fb      	ldr	r3, [r7, #28]
  402b60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  402b62:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  402b64:	68bb      	ldr	r3, [r7, #8]
  402b66:	68db      	ldr	r3, [r3, #12]
  402b68:	2b02      	cmp	r3, #2
  402b6a:	f200 8099 	bhi.w	402ca0 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402b6e:	4a6d      	ldr	r2, [pc, #436]	; (402d24 <freertos_twi_read_packet_async+0x284>)
  402b70:	69bb      	ldr	r3, [r7, #24]
  402b72:	011b      	lsls	r3, r3, #4
  402b74:	4413      	add	r3, r2
  402b76:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  402b78:	4618      	mov	r0, r3
  402b7a:	f44f 7150 	mov.w	r1, #832	; 0x340
  402b7e:	4b6e      	ldr	r3, [pc, #440]	; (402d38 <freertos_twi_read_packet_async+0x298>)
  402b80:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  402b82:	2300      	movs	r3, #0
  402b84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  402b88:	68bb      	ldr	r3, [r7, #8]
  402b8a:	68db      	ldr	r3, [r3, #12]
  402b8c:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  402b8e:	68bb      	ldr	r3, [r7, #8]
  402b90:	689b      	ldr	r3, [r3, #8]
  402b92:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  402b94:	2300      	movs	r3, #0
  402b96:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  402b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402b9a:	2b01      	cmp	r3, #1
  402b9c:	d106      	bne.n	402bac <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  402b9e:	69fb      	ldr	r3, [r7, #28]
  402ba0:	2203      	movs	r2, #3
  402ba2:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  402ba4:	2301      	movs	r3, #1
  402ba6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  402baa:	e04c      	b.n	402c46 <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  402bac:	69fb      	ldr	r3, [r7, #28]
  402bae:	2201      	movs	r2, #1
  402bb0:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  402bb2:	e048      	b.n	402c46 <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  402bb4:	69fb      	ldr	r3, [r7, #28]
  402bb6:	6a1b      	ldr	r3, [r3, #32]
  402bb8:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  402bba:	697b      	ldr	r3, [r7, #20]
  402bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
  402bc0:	2b00      	cmp	r3, #0
  402bc2:	d016      	beq.n	402bf2 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  402bc4:	4a57      	ldr	r2, [pc, #348]	; (402d24 <freertos_twi_read_packet_async+0x284>)
  402bc6:	69bb      	ldr	r3, [r7, #24]
  402bc8:	011b      	lsls	r3, r3, #4
  402bca:	4413      	add	r3, r2
  402bcc:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  402bce:	4618      	mov	r0, r3
  402bd0:	f44f 7150 	mov.w	r1, #832	; 0x340
  402bd4:	4b59      	ldr	r3, [pc, #356]	; (402d3c <freertos_twi_read_packet_async+0x29c>)
  402bd6:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402bd8:	4a54      	ldr	r2, [pc, #336]	; (402d2c <freertos_twi_read_packet_async+0x28c>)
  402bda:	69bb      	ldr	r3, [r7, #24]
  402bdc:	00db      	lsls	r3, r3, #3
  402bde:	4413      	add	r3, r2
  402be0:	685b      	ldr	r3, [r3, #4]
  402be2:	4618      	mov	r0, r3
  402be4:	2100      	movs	r1, #0
  402be6:	2200      	movs	r2, #0
  402be8:	2300      	movs	r3, #0
  402bea:	4c55      	ldr	r4, [pc, #340]	; (402d40 <freertos_twi_read_packet_async+0x2a0>)
  402bec:	47a0      	blx	r4
						return ERR_BUSY;
  402bee:	23f6      	movs	r3, #246	; 0xf6
  402bf0:	e093      	b.n	402d1a <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  402bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402bf4:	2b01      	cmp	r3, #1
  402bf6:	d109      	bne.n	402c0c <freertos_twi_read_packet_async+0x16c>
  402bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402bfc:	2b00      	cmp	r3, #0
  402bfe:	d105      	bne.n	402c0c <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  402c00:	69fb      	ldr	r3, [r7, #28]
  402c02:	2202      	movs	r2, #2
  402c04:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  402c06:	2301      	movs	r3, #1
  402c08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  402c0c:	697b      	ldr	r3, [r7, #20]
  402c0e:	f003 0302 	and.w	r3, r3, #2
  402c12:	2b00      	cmp	r3, #0
  402c14:	d10b      	bne.n	402c2e <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402c16:	6a3b      	ldr	r3, [r7, #32]
  402c18:	3301      	adds	r3, #1
  402c1a:	623b      	str	r3, [r7, #32]
  402c1c:	6a3b      	ldr	r3, [r7, #32]
  402c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c22:	d103      	bne.n	402c2c <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  402c24:	23fd      	movs	r3, #253	; 0xfd
  402c26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  402c2a:	e00f      	b.n	402c4c <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  402c2c:	e00b      	b.n	402c46 <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  402c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402c30:	1c5a      	adds	r2, r3, #1
  402c32:	627a      	str	r2, [r7, #36]	; 0x24
  402c34:	69fa      	ldr	r2, [r7, #28]
  402c36:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402c38:	b2d2      	uxtb	r2, r2
  402c3a:	701a      	strb	r2, [r3, #0]
					cnt--;
  402c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402c3e:	3b01      	subs	r3, #1
  402c40:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  402c42:	2300      	movs	r3, #0
  402c44:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  402c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402c48:	2b00      	cmp	r3, #0
  402c4a:	d1b3      	bne.n	402bb4 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  402c4c:	2300      	movs	r3, #0
  402c4e:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402c50:	e00a      	b.n	402c68 <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402c52:	6a3b      	ldr	r3, [r7, #32]
  402c54:	3301      	adds	r3, #1
  402c56:	623b      	str	r3, [r7, #32]
  402c58:	6a3b      	ldr	r3, [r7, #32]
  402c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c5e:	d103      	bne.n	402c68 <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  402c60:	23fd      	movs	r3, #253	; 0xfd
  402c62:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  402c66:	e005      	b.n	402c74 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  402c68:	69fb      	ldr	r3, [r7, #28]
  402c6a:	6a1b      	ldr	r3, [r3, #32]
  402c6c:	f003 0301 	and.w	r3, r3, #1
  402c70:	2b00      	cmp	r3, #0
  402c72:	d0ee      	beq.n	402c52 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  402c74:	4a2b      	ldr	r2, [pc, #172]	; (402d24 <freertos_twi_read_packet_async+0x284>)
  402c76:	69bb      	ldr	r3, [r7, #24]
  402c78:	011b      	lsls	r3, r3, #4
  402c7a:	4413      	add	r3, r2
  402c7c:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  402c7e:	4618      	mov	r0, r3
  402c80:	f44f 7150 	mov.w	r1, #832	; 0x340
  402c84:	4b2d      	ldr	r3, [pc, #180]	; (402d3c <freertos_twi_read_packet_async+0x29c>)
  402c86:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  402c88:	4a28      	ldr	r2, [pc, #160]	; (402d2c <freertos_twi_read_packet_async+0x28c>)
  402c8a:	69bb      	ldr	r3, [r7, #24]
  402c8c:	00db      	lsls	r3, r3, #3
  402c8e:	4413      	add	r3, r2
  402c90:	685b      	ldr	r3, [r3, #4]
  402c92:	4618      	mov	r0, r3
  402c94:	2100      	movs	r1, #0
  402c96:	2200      	movs	r2, #0
  402c98:	2300      	movs	r3, #0
  402c9a:	4c29      	ldr	r4, [pc, #164]	; (402d40 <freertos_twi_read_packet_async+0x2a0>)
  402c9c:	47a0      	blx	r4
  402c9e:	e036      	b.n	402d0e <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  402ca0:	68bb      	ldr	r3, [r7, #8]
  402ca2:	6899      	ldr	r1, [r3, #8]
  402ca4:	4b27      	ldr	r3, [pc, #156]	; (402d44 <freertos_twi_read_packet_async+0x2a4>)
  402ca6:	69ba      	ldr	r2, [r7, #24]
  402ca8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  402cac:	68bb      	ldr	r3, [r7, #8]
  402cae:	68da      	ldr	r2, [r3, #12]
  402cb0:	4924      	ldr	r1, [pc, #144]	; (402d44 <freertos_twi_read_packet_async+0x2a4>)
  402cb2:	69bb      	ldr	r3, [r7, #24]
  402cb4:	00db      	lsls	r3, r3, #3
  402cb6:	440b      	add	r3, r1
  402cb8:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  402cba:	69bb      	ldr	r3, [r7, #24]
  402cbc:	00da      	lsls	r2, r3, #3
  402cbe:	4b22      	ldr	r3, [pc, #136]	; (402d48 <freertos_twi_read_packet_async+0x2a8>)
  402cc0:	18d0      	adds	r0, r2, r3
  402cc2:	68bb      	ldr	r3, [r7, #8]
  402cc4:	6899      	ldr	r1, [r3, #8]
  402cc6:	68bb      	ldr	r3, [r7, #8]
  402cc8:	68db      	ldr	r3, [r3, #12]
  402cca:	1e9a      	subs	r2, r3, #2
  402ccc:	4c15      	ldr	r4, [pc, #84]	; (402d24 <freertos_twi_read_packet_async+0x284>)
  402cce:	69bb      	ldr	r3, [r7, #24]
  402cd0:	011b      	lsls	r3, r3, #4
  402cd2:	4423      	add	r3, r4
  402cd4:	685b      	ldr	r3, [r3, #4]
  402cd6:	683c      	ldr	r4, [r7, #0]
  402cd8:	9400      	str	r4, [sp, #0]
  402cda:	2400      	movs	r4, #0
  402cdc:	9401      	str	r4, [sp, #4]
  402cde:	4c1b      	ldr	r4, [pc, #108]	; (402d4c <freertos_twi_read_packet_async+0x2ac>)
  402ce0:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  402ce2:	69fb      	ldr	r3, [r7, #28]
  402ce4:	2201      	movs	r2, #1
  402ce6:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  402ce8:	69f8      	ldr	r0, [r7, #28]
  402cea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402cee:	4b13      	ldr	r3, [pc, #76]	; (402d3c <freertos_twi_read_packet_async+0x29c>)
  402cf0:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  402cf2:	69bb      	ldr	r3, [r7, #24]
  402cf4:	00da      	lsls	r2, r3, #3
  402cf6:	4b14      	ldr	r3, [pc, #80]	; (402d48 <freertos_twi_read_packet_async+0x2a8>)
  402cf8:	441a      	add	r2, r3
  402cfa:	687b      	ldr	r3, [r7, #4]
  402cfc:	4610      	mov	r0, r2
  402cfe:	6839      	ldr	r1, [r7, #0]
  402d00:	461a      	mov	r2, r3
  402d02:	4b13      	ldr	r3, [pc, #76]	; (402d50 <freertos_twi_read_packet_async+0x2b0>)
  402d04:	4798      	blx	r3
  402d06:	4603      	mov	r3, r0
  402d08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  402d0c:	e003      	b.n	402d16 <freertos_twi_read_packet_async+0x276>
  402d0e:	e002      	b.n	402d16 <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402d10:	23f8      	movs	r3, #248	; 0xf8
  402d12:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  402d16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  402d1a:	b25b      	sxtb	r3, r3
}
  402d1c:	4618      	mov	r0, r3
  402d1e:	373c      	adds	r7, #60	; 0x3c
  402d20:	46bd      	mov	sp, r7
  402d22:	bd90      	pop	{r4, r7, pc}
  402d24:	00413da8 	.word	0x00413da8
  402d28:	004022bd 	.word	0x004022bd
  402d2c:	20000a7c 	.word	0x20000a7c
  402d30:	00402581 	.word	0x00402581
  402d34:	00405a09 	.word	0x00405a09
  402d38:	004059b9 	.word	0x004059b9
  402d3c:	0040599d 	.word	0x0040599d
  402d40:	00406805 	.word	0x00406805
  402d44:	20000a8c 	.word	0x20000a8c
  402d48:	20000a84 	.word	0x20000a84
  402d4c:	004025f1 	.word	0x004025f1
  402d50:	00402691 	.word	0x00402691

00402d54 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  402d54:	b590      	push	{r4, r7, lr}
  402d56:	b08b      	sub	sp, #44	; 0x2c
  402d58:	af00      	add	r7, sp, #0
  402d5a:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  402d5c:	2300      	movs	r3, #0
  402d5e:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  402d60:	2300      	movs	r3, #0
  402d62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  402d66:	4a81      	ldr	r2, [pc, #516]	; (402f6c <local_twi_handler+0x218>)
  402d68:	687b      	ldr	r3, [r7, #4]
  402d6a:	011b      	lsls	r3, r3, #4
  402d6c:	4413      	add	r3, r2
  402d6e:	681b      	ldr	r3, [r3, #0]
  402d70:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  402d72:	69b8      	ldr	r0, [r7, #24]
  402d74:	4b7e      	ldr	r3, [pc, #504]	; (402f70 <local_twi_handler+0x21c>)
  402d76:	4798      	blx	r3
  402d78:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  402d7a:	69b8      	ldr	r0, [r7, #24]
  402d7c:	4b7d      	ldr	r3, [pc, #500]	; (402f74 <local_twi_handler+0x220>)
  402d7e:	4798      	blx	r3
  402d80:	4603      	mov	r3, r0
  402d82:	697a      	ldr	r2, [r7, #20]
  402d84:	4013      	ands	r3, r2
  402d86:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  402d88:	697b      	ldr	r3, [r7, #20]
  402d8a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  402d8e:	2b00      	cmp	r3, #0
  402d90:	d076      	beq.n	402e80 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  402d92:	4a76      	ldr	r2, [pc, #472]	; (402f6c <local_twi_handler+0x218>)
  402d94:	687b      	ldr	r3, [r7, #4]
  402d96:	011b      	lsls	r3, r3, #4
  402d98:	4413      	add	r3, r2
  402d9a:	685b      	ldr	r3, [r3, #4]
  402d9c:	4618      	mov	r0, r3
  402d9e:	f44f 7100 	mov.w	r1, #512	; 0x200
  402da2:	4b75      	ldr	r3, [pc, #468]	; (402f78 <local_twi_handler+0x224>)
  402da4:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402da6:	69b8      	ldr	r0, [r7, #24]
  402da8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  402dac:	4b73      	ldr	r3, [pc, #460]	; (402f7c <local_twi_handler+0x228>)
  402dae:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  402db0:	2300      	movs	r3, #0
  402db2:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402db4:	69bb      	ldr	r3, [r7, #24]
  402db6:	6a1b      	ldr	r3, [r3, #32]
  402db8:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  402dba:	7cfb      	ldrb	r3, [r7, #19]
  402dbc:	f003 0304 	and.w	r3, r3, #4
  402dc0:	2b00      	cmp	r3, #0
  402dc2:	d000      	beq.n	402dc6 <local_twi_handler+0x72>
				break;
  402dc4:	e00b      	b.n	402dde <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402dc6:	6a3b      	ldr	r3, [r7, #32]
  402dc8:	3301      	adds	r3, #1
  402dca:	623b      	str	r3, [r7, #32]
  402dcc:	6a3b      	ldr	r3, [r7, #32]
  402dce:	f1b3 3fff 	cmp.w	r3, #4294967295
  402dd2:	d103      	bne.n	402ddc <local_twi_handler+0x88>
				transfer_timeout = true;
  402dd4:	2301      	movs	r3, #1
  402dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402dda:	e000      	b.n	402dde <local_twi_handler+0x8a>
			}
		}
  402ddc:	e7ea      	b.n	402db4 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  402dde:	69bb      	ldr	r3, [r7, #24]
  402de0:	2202      	movs	r2, #2
  402de2:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  402de4:	4b66      	ldr	r3, [pc, #408]	; (402f80 <local_twi_handler+0x22c>)
  402de6:	687a      	ldr	r2, [r7, #4]
  402de8:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402dec:	4964      	ldr	r1, [pc, #400]	; (402f80 <local_twi_handler+0x22c>)
  402dee:	687b      	ldr	r3, [r7, #4]
  402df0:	00db      	lsls	r3, r3, #3
  402df2:	440b      	add	r3, r1
  402df4:	685b      	ldr	r3, [r3, #4]
  402df6:	3b01      	subs	r3, #1
  402df8:	4413      	add	r3, r2
  402dfa:	781b      	ldrb	r3, [r3, #0]
  402dfc:	461a      	mov	r2, r3
  402dfe:	69bb      	ldr	r3, [r7, #24]
  402e00:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  402e02:	69bb      	ldr	r3, [r7, #24]
  402e04:	6a1b      	ldr	r3, [r3, #32]
  402e06:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  402e08:	7cfb      	ldrb	r3, [r7, #19]
  402e0a:	f003 0301 	and.w	r3, r3, #1
  402e0e:	2b00      	cmp	r3, #0
  402e10:	d000      	beq.n	402e14 <local_twi_handler+0xc0>
				break;
  402e12:	e00b      	b.n	402e2c <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402e14:	6a3b      	ldr	r3, [r7, #32]
  402e16:	3301      	adds	r3, #1
  402e18:	623b      	str	r3, [r7, #32]
  402e1a:	6a3b      	ldr	r3, [r7, #32]
  402e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e20:	d103      	bne.n	402e2a <local_twi_handler+0xd6>
				transfer_timeout = true;
  402e22:	2301      	movs	r3, #1
  402e24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  402e28:	e000      	b.n	402e2c <local_twi_handler+0xd8>
			}
		}
  402e2a:	e7ea      	b.n	402e02 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402e2c:	4a55      	ldr	r2, [pc, #340]	; (402f84 <local_twi_handler+0x230>)
  402e2e:	687b      	ldr	r3, [r7, #4]
  402e30:	00db      	lsls	r3, r3, #3
  402e32:	4413      	add	r3, r2
  402e34:	685b      	ldr	r3, [r3, #4]
  402e36:	2b00      	cmp	r3, #0
  402e38:	d00c      	beq.n	402e54 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  402e3a:	4a52      	ldr	r2, [pc, #328]	; (402f84 <local_twi_handler+0x230>)
  402e3c:	687b      	ldr	r3, [r7, #4]
  402e3e:	00db      	lsls	r3, r3, #3
  402e40:	4413      	add	r3, r2
  402e42:	685a      	ldr	r2, [r3, #4]
  402e44:	f107 0308 	add.w	r3, r7, #8
  402e48:	4610      	mov	r0, r2
  402e4a:	2100      	movs	r1, #0
  402e4c:	461a      	mov	r2, r3
  402e4e:	2300      	movs	r3, #0
  402e50:	4c4d      	ldr	r4, [pc, #308]	; (402f88 <local_twi_handler+0x234>)
  402e52:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402e54:	6a3b      	ldr	r3, [r7, #32]
  402e56:	f1b3 3fff 	cmp.w	r3, #4294967295
  402e5a:	d011      	beq.n	402e80 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  402e5c:	4b49      	ldr	r3, [pc, #292]	; (402f84 <local_twi_handler+0x230>)
  402e5e:	687a      	ldr	r2, [r7, #4]
  402e60:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402e64:	2b00      	cmp	r3, #0
  402e66:	d00b      	beq.n	402e80 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  402e68:	4b46      	ldr	r3, [pc, #280]	; (402f84 <local_twi_handler+0x230>)
  402e6a:	687a      	ldr	r2, [r7, #4]
  402e6c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402e70:	f107 0308 	add.w	r3, r7, #8
  402e74:	4610      	mov	r0, r2
  402e76:	2100      	movs	r1, #0
  402e78:	461a      	mov	r2, r3
  402e7a:	2300      	movs	r3, #0
  402e7c:	4c42      	ldr	r4, [pc, #264]	; (402f88 <local_twi_handler+0x234>)
  402e7e:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  402e80:	697b      	ldr	r3, [r7, #20]
  402e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  402e86:	2b00      	cmp	r3, #0
  402e88:	f000 80aa 	beq.w	402fe0 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  402e8c:	2300      	movs	r3, #0
  402e8e:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  402e90:	4a36      	ldr	r2, [pc, #216]	; (402f6c <local_twi_handler+0x218>)
  402e92:	687b      	ldr	r3, [r7, #4]
  402e94:	011b      	lsls	r3, r3, #4
  402e96:	4413      	add	r3, r2
  402e98:	685b      	ldr	r3, [r3, #4]
  402e9a:	4618      	mov	r0, r3
  402e9c:	2102      	movs	r1, #2
  402e9e:	4b36      	ldr	r3, [pc, #216]	; (402f78 <local_twi_handler+0x224>)
  402ea0:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402ea2:	69b8      	ldr	r0, [r7, #24]
  402ea4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402ea8:	4b34      	ldr	r3, [pc, #208]	; (402f7c <local_twi_handler+0x228>)
  402eaa:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402eac:	69bb      	ldr	r3, [r7, #24]
  402eae:	6a1b      	ldr	r3, [r3, #32]
  402eb0:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402eb2:	68fb      	ldr	r3, [r7, #12]
  402eb4:	f003 0302 	and.w	r3, r3, #2
  402eb8:	2b00      	cmp	r3, #0
  402eba:	d000      	beq.n	402ebe <local_twi_handler+0x16a>
				break;
  402ebc:	e008      	b.n	402ed0 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402ebe:	69fb      	ldr	r3, [r7, #28]
  402ec0:	3301      	adds	r3, #1
  402ec2:	61fb      	str	r3, [r7, #28]
  402ec4:	69fb      	ldr	r3, [r7, #28]
  402ec6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402eca:	d100      	bne.n	402ece <local_twi_handler+0x17a>
				break;
  402ecc:	e000      	b.n	402ed0 <local_twi_handler+0x17c>
			}
		}
  402ece:	e7ed      	b.n	402eac <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  402ed0:	69bb      	ldr	r3, [r7, #24]
  402ed2:	2202      	movs	r2, #2
  402ed4:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  402ed6:	4b2a      	ldr	r3, [pc, #168]	; (402f80 <local_twi_handler+0x22c>)
  402ed8:	687a      	ldr	r2, [r7, #4]
  402eda:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402ede:	4928      	ldr	r1, [pc, #160]	; (402f80 <local_twi_handler+0x22c>)
  402ee0:	687b      	ldr	r3, [r7, #4]
  402ee2:	00db      	lsls	r3, r3, #3
  402ee4:	440b      	add	r3, r1
  402ee6:	685b      	ldr	r3, [r3, #4]
  402ee8:	3b02      	subs	r3, #2
  402eea:	4413      	add	r3, r2
  402eec:	69ba      	ldr	r2, [r7, #24]
  402eee:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402ef0:	b2d2      	uxtb	r2, r2
  402ef2:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402ef4:	69bb      	ldr	r3, [r7, #24]
  402ef6:	6a1b      	ldr	r3, [r3, #32]
  402ef8:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402efa:	68fb      	ldr	r3, [r7, #12]
  402efc:	f003 0302 	and.w	r3, r3, #2
  402f00:	2b00      	cmp	r3, #0
  402f02:	d000      	beq.n	402f06 <local_twi_handler+0x1b2>
				break;
  402f04:	e008      	b.n	402f18 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402f06:	69fb      	ldr	r3, [r7, #28]
  402f08:	3301      	adds	r3, #1
  402f0a:	61fb      	str	r3, [r7, #28]
  402f0c:	69fb      	ldr	r3, [r7, #28]
  402f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f12:	d100      	bne.n	402f16 <local_twi_handler+0x1c2>
				break;
  402f14:	e000      	b.n	402f18 <local_twi_handler+0x1c4>
			}
		}
  402f16:	e7ed      	b.n	402ef4 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402f18:	69fb      	ldr	r3, [r7, #28]
  402f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f1e:	d035      	beq.n	402f8c <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  402f20:	4b17      	ldr	r3, [pc, #92]	; (402f80 <local_twi_handler+0x22c>)
  402f22:	687a      	ldr	r2, [r7, #4]
  402f24:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402f28:	4915      	ldr	r1, [pc, #84]	; (402f80 <local_twi_handler+0x22c>)
  402f2a:	687b      	ldr	r3, [r7, #4]
  402f2c:	00db      	lsls	r3, r3, #3
  402f2e:	440b      	add	r3, r1
  402f30:	685b      	ldr	r3, [r3, #4]
  402f32:	3b01      	subs	r3, #1
  402f34:	4413      	add	r3, r2
  402f36:	69ba      	ldr	r2, [r7, #24]
  402f38:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402f3a:	b2d2      	uxtb	r2, r2
  402f3c:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  402f3e:	2300      	movs	r3, #0
  402f40:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  402f42:	69bb      	ldr	r3, [r7, #24]
  402f44:	6a1b      	ldr	r3, [r3, #32]
  402f46:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  402f48:	68fb      	ldr	r3, [r7, #12]
  402f4a:	f003 0301 	and.w	r3, r3, #1
  402f4e:	2b00      	cmp	r3, #0
  402f50:	d000      	beq.n	402f54 <local_twi_handler+0x200>
					break;
  402f52:	e01b      	b.n	402f8c <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402f54:	69fb      	ldr	r3, [r7, #28]
  402f56:	3301      	adds	r3, #1
  402f58:	61fb      	str	r3, [r7, #28]
  402f5a:	69fb      	ldr	r3, [r7, #28]
  402f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402f60:	d103      	bne.n	402f6a <local_twi_handler+0x216>
					transfer_timeout = true;
  402f62:	2301      	movs	r3, #1
  402f64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  402f68:	e010      	b.n	402f8c <local_twi_handler+0x238>
				}
			}
  402f6a:	e7ea      	b.n	402f42 <local_twi_handler+0x1ee>
  402f6c:	00413da8 	.word	0x00413da8
  402f70:	004059d9 	.word	0x004059d9
  402f74:	004059f1 	.word	0x004059f1
  402f78:	00404a9d 	.word	0x00404a9d
  402f7c:	004059b9 	.word	0x004059b9
  402f80:	20000a8c 	.word	0x20000a8c
  402f84:	20000a7c 	.word	0x20000a7c
  402f88:	00406975 	.word	0x00406975
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  402f8c:	4a35      	ldr	r2, [pc, #212]	; (403064 <local_twi_handler+0x310>)
  402f8e:	687b      	ldr	r3, [r7, #4]
  402f90:	00db      	lsls	r3, r3, #3
  402f92:	4413      	add	r3, r2
  402f94:	685b      	ldr	r3, [r3, #4]
  402f96:	2b00      	cmp	r3, #0
  402f98:	d00c      	beq.n	402fb4 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  402f9a:	4a32      	ldr	r2, [pc, #200]	; (403064 <local_twi_handler+0x310>)
  402f9c:	687b      	ldr	r3, [r7, #4]
  402f9e:	00db      	lsls	r3, r3, #3
  402fa0:	4413      	add	r3, r2
  402fa2:	685a      	ldr	r2, [r3, #4]
  402fa4:	f107 0308 	add.w	r3, r7, #8
  402fa8:	4610      	mov	r0, r2
  402faa:	2100      	movs	r1, #0
  402fac:	461a      	mov	r2, r3
  402fae:	2300      	movs	r3, #0
  402fb0:	4c2d      	ldr	r4, [pc, #180]	; (403068 <local_twi_handler+0x314>)
  402fb2:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402fb4:	69fb      	ldr	r3, [r7, #28]
  402fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
  402fba:	d011      	beq.n	402fe0 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  402fbc:	4b2b      	ldr	r3, [pc, #172]	; (40306c <local_twi_handler+0x318>)
  402fbe:	687a      	ldr	r2, [r7, #4]
  402fc0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402fc4:	2b00      	cmp	r3, #0
  402fc6:	d00b      	beq.n	402fe0 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  402fc8:	4b28      	ldr	r3, [pc, #160]	; (40306c <local_twi_handler+0x318>)
  402fca:	687a      	ldr	r2, [r7, #4]
  402fcc:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402fd0:	f107 0308 	add.w	r3, r7, #8
  402fd4:	4610      	mov	r0, r2
  402fd6:	2100      	movs	r1, #0
  402fd8:	461a      	mov	r2, r3
  402fda:	2300      	movs	r3, #0
  402fdc:	4c22      	ldr	r4, [pc, #136]	; (403068 <local_twi_handler+0x314>)
  402fde:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  402fe0:	697b      	ldr	r3, [r7, #20]
  402fe2:	f403 7350 	and.w	r3, r3, #832	; 0x340
  402fe6:	2b00      	cmp	r3, #0
  402fe8:	d103      	bne.n	402ff2 <local_twi_handler+0x29e>
  402fea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  402fee:	2b00      	cmp	r3, #0
  402ff0:	d02f      	beq.n	403052 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  402ff2:	4a1f      	ldr	r2, [pc, #124]	; (403070 <local_twi_handler+0x31c>)
  402ff4:	687b      	ldr	r3, [r7, #4]
  402ff6:	011b      	lsls	r3, r3, #4
  402ff8:	4413      	add	r3, r2
  402ffa:	685b      	ldr	r3, [r3, #4]
  402ffc:	4618      	mov	r0, r3
  402ffe:	f240 2102 	movw	r1, #514	; 0x202
  403002:	4b1c      	ldr	r3, [pc, #112]	; (403074 <local_twi_handler+0x320>)
  403004:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  403006:	697b      	ldr	r3, [r7, #20]
  403008:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40300c:	2b00      	cmp	r3, #0
  40300e:	d102      	bne.n	403016 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  403010:	69bb      	ldr	r3, [r7, #24]
  403012:	2202      	movs	r2, #2
  403014:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  403016:	69b8      	ldr	r0, [r7, #24]
  403018:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40301c:	4b16      	ldr	r3, [pc, #88]	; (403078 <local_twi_handler+0x324>)
  40301e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  403020:	69b8      	ldr	r0, [r7, #24]
  403022:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403026:	4b14      	ldr	r3, [pc, #80]	; (403078 <local_twi_handler+0x324>)
  403028:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40302a:	4a0e      	ldr	r2, [pc, #56]	; (403064 <local_twi_handler+0x310>)
  40302c:	687b      	ldr	r3, [r7, #4]
  40302e:	00db      	lsls	r3, r3, #3
  403030:	4413      	add	r3, r2
  403032:	685b      	ldr	r3, [r3, #4]
  403034:	2b00      	cmp	r3, #0
  403036:	d00c      	beq.n	403052 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  403038:	4a0a      	ldr	r2, [pc, #40]	; (403064 <local_twi_handler+0x310>)
  40303a:	687b      	ldr	r3, [r7, #4]
  40303c:	00db      	lsls	r3, r3, #3
  40303e:	4413      	add	r3, r2
  403040:	685a      	ldr	r2, [r3, #4]
  403042:	f107 0308 	add.w	r3, r7, #8
  403046:	4610      	mov	r0, r2
  403048:	2100      	movs	r1, #0
  40304a:	461a      	mov	r2, r3
  40304c:	2300      	movs	r3, #0
  40304e:	4c06      	ldr	r4, [pc, #24]	; (403068 <local_twi_handler+0x314>)
  403050:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  403052:	68bb      	ldr	r3, [r7, #8]
  403054:	2b00      	cmp	r3, #0
  403056:	d001      	beq.n	40305c <local_twi_handler+0x308>
  403058:	4b08      	ldr	r3, [pc, #32]	; (40307c <local_twi_handler+0x328>)
  40305a:	4798      	blx	r3
}
  40305c:	372c      	adds	r7, #44	; 0x2c
  40305e:	46bd      	mov	sp, r7
  403060:	bd90      	pop	{r4, r7, pc}
  403062:	bf00      	nop
  403064:	20000a7c 	.word	0x20000a7c
  403068:	00406975 	.word	0x00406975
  40306c:	20000a84 	.word	0x20000a84
  403070:	00413da8 	.word	0x00413da8
  403074:	00404a9d 	.word	0x00404a9d
  403078:	004059b9 	.word	0x004059b9
  40307c:	004061f9 	.word	0x004061f9

00403080 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  403080:	b580      	push	{r7, lr}
  403082:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  403084:	2000      	movs	r0, #0
  403086:	4b01      	ldr	r3, [pc, #4]	; (40308c <TWI0_Handler+0xc>)
  403088:	4798      	blx	r3
}
  40308a:	bd80      	pop	{r7, pc}
  40308c:	00402d55 	.word	0x00402d55

00403090 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  403090:	b580      	push	{r7, lr}
  403092:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  403094:	2001      	movs	r0, #1
  403096:	4b01      	ldr	r3, [pc, #4]	; (40309c <TWI1_Handler+0xc>)
  403098:	4798      	blx	r3
}
  40309a:	bd80      	pop	{r7, pc}
  40309c:	00402d55 	.word	0x00402d55

004030a0 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  4030a0:	b580      	push	{r7, lr}
  4030a2:	b088      	sub	sp, #32
  4030a4:	af00      	add	r7, sp, #0
  4030a6:	60f8      	str	r0, [r7, #12]
  4030a8:	60b9      	str	r1, [r7, #8]
  4030aa:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  4030ac:	2301      	movs	r3, #1
  4030ae:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4030b0:	489b      	ldr	r0, [pc, #620]	; (403320 <freertos_uart_serial_init+0x280>)
  4030b2:	2101      	movs	r1, #1
  4030b4:	68fa      	ldr	r2, [r7, #12]
  4030b6:	4b9b      	ldr	r3, [pc, #620]	; (403324 <freertos_uart_serial_init+0x284>)
  4030b8:	4798      	blx	r3
  4030ba:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  4030bc:	687b      	ldr	r3, [r7, #4]
  4030be:	7b1a      	ldrb	r2, [r3, #12]
  4030c0:	f107 0314 	add.w	r3, r7, #20
  4030c4:	4610      	mov	r0, r2
  4030c6:	4619      	mov	r1, r3
  4030c8:	2201      	movs	r2, #1
  4030ca:	4b97      	ldr	r3, [pc, #604]	; (403328 <freertos_uart_serial_init+0x288>)
  4030cc:	4798      	blx	r3
  4030ce:	4603      	mov	r3, r0
  4030d0:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  4030d2:	69bb      	ldr	r3, [r7, #24]
  4030d4:	2b00      	cmp	r3, #0
  4030d6:	f300 811b 	bgt.w	403310 <freertos_uart_serial_init+0x270>
  4030da:	7dfb      	ldrb	r3, [r7, #23]
  4030dc:	2b00      	cmp	r3, #0
  4030de:	f000 8117 	beq.w	403310 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  4030e2:	4992      	ldr	r1, [pc, #584]	; (40332c <freertos_uart_serial_init+0x28c>)
  4030e4:	69ba      	ldr	r2, [r7, #24]
  4030e6:	4613      	mov	r3, r2
  4030e8:	00db      	lsls	r3, r3, #3
  4030ea:	1a9b      	subs	r3, r3, r2
  4030ec:	009b      	lsls	r3, r3, #2
  4030ee:	440b      	add	r3, r1
  4030f0:	3318      	adds	r3, #24
  4030f2:	681b      	ldr	r3, [r3, #0]
  4030f4:	2b00      	cmp	r3, #0
  4030f6:	d003      	beq.n	403100 <freertos_uart_serial_init+0x60>
  4030f8:	4b8d      	ldr	r3, [pc, #564]	; (403330 <freertos_uart_serial_init+0x290>)
  4030fa:	4798      	blx	r3
  4030fc:	bf00      	nop
  4030fe:	e7fd      	b.n	4030fc <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  403100:	68f8      	ldr	r0, [r7, #12]
  403102:	4b8c      	ldr	r3, [pc, #560]	; (403334 <freertos_uart_serial_init+0x294>)
  403104:	4798      	blx	r3
		uart_disable_rx(p_uart);
  403106:	68f8      	ldr	r0, [r7, #12]
  403108:	4b8b      	ldr	r3, [pc, #556]	; (403338 <freertos_uart_serial_init+0x298>)
  40310a:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  40310c:	4a84      	ldr	r2, [pc, #528]	; (403320 <freertos_uart_serial_init+0x280>)
  40310e:	69bb      	ldr	r3, [r7, #24]
  403110:	011b      	lsls	r3, r3, #4
  403112:	4413      	add	r3, r2
  403114:	685b      	ldr	r3, [r3, #4]
  403116:	4618      	mov	r0, r3
  403118:	f240 2102 	movw	r1, #514	; 0x202
  40311c:	4b87      	ldr	r3, [pc, #540]	; (40333c <freertos_uart_serial_init+0x29c>)
  40311e:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  403120:	4a7f      	ldr	r2, [pc, #508]	; (403320 <freertos_uart_serial_init+0x280>)
  403122:	69bb      	ldr	r3, [r7, #24]
  403124:	011b      	lsls	r3, r3, #4
  403126:	4413      	add	r3, r2
  403128:	3308      	adds	r3, #8
  40312a:	681b      	ldr	r3, [r3, #0]
  40312c:	4618      	mov	r0, r3
  40312e:	4b84      	ldr	r3, [pc, #528]	; (403340 <freertos_uart_serial_init+0x2a0>)
  403130:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  403132:	687b      	ldr	r3, [r7, #4]
  403134:	7b1b      	ldrb	r3, [r3, #12]
  403136:	2b01      	cmp	r3, #1
  403138:	d000      	beq.n	40313c <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  40313a:	e004      	b.n	403146 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  40313c:	68f8      	ldr	r0, [r7, #12]
  40313e:	68b9      	ldr	r1, [r7, #8]
  403140:	4b80      	ldr	r3, [pc, #512]	; (403344 <freertos_uart_serial_init+0x2a4>)
  403142:	4798      	blx	r3
			break;
  403144:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  403146:	68f8      	ldr	r0, [r7, #12]
  403148:	f04f 31ff 	mov.w	r1, #4294967295
  40314c:	4b7e      	ldr	r3, [pc, #504]	; (403348 <freertos_uart_serial_init+0x2a8>)
  40314e:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  403150:	687b      	ldr	r3, [r7, #4]
  403152:	7b5a      	ldrb	r2, [r3, #13]
  403154:	69bb      	ldr	r3, [r7, #24]
  403156:	00d9      	lsls	r1, r3, #3
  403158:	4b7c      	ldr	r3, [pc, #496]	; (40334c <freertos_uart_serial_init+0x2ac>)
  40315a:	440b      	add	r3, r1
  40315c:	4610      	mov	r0, r2
  40315e:	4619      	mov	r1, r3
  403160:	2200      	movs	r2, #0
  403162:	4b7b      	ldr	r3, [pc, #492]	; (403350 <freertos_uart_serial_init+0x2b0>)
  403164:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  403166:	687b      	ldr	r3, [r7, #4]
  403168:	681b      	ldr	r3, [r3, #0]
  40316a:	2b00      	cmp	r3, #0
  40316c:	f000 80a7 	beq.w	4032be <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  403170:	f04f 30ff 	mov.w	r0, #4294967295
  403174:	2100      	movs	r1, #0
  403176:	4b77      	ldr	r3, [pc, #476]	; (403354 <freertos_uart_serial_init+0x2b4>)
  403178:	4798      	blx	r3
  40317a:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  40317c:	486b      	ldr	r0, [pc, #428]	; (40332c <freertos_uart_serial_init+0x28c>)
  40317e:	69ba      	ldr	r2, [r7, #24]
  403180:	4613      	mov	r3, r2
  403182:	00db      	lsls	r3, r3, #3
  403184:	1a9b      	subs	r3, r3, r2
  403186:	009b      	lsls	r3, r3, #2
  403188:	4403      	add	r3, r0
  40318a:	3310      	adds	r3, #16
  40318c:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  40318e:	4967      	ldr	r1, [pc, #412]	; (40332c <freertos_uart_serial_init+0x28c>)
  403190:	69ba      	ldr	r2, [r7, #24]
  403192:	4613      	mov	r3, r2
  403194:	00db      	lsls	r3, r3, #3
  403196:	1a9b      	subs	r3, r3, r2
  403198:	009b      	lsls	r3, r3, #2
  40319a:	440b      	add	r3, r1
  40319c:	3310      	adds	r3, #16
  40319e:	681b      	ldr	r3, [r3, #0]
  4031a0:	2b00      	cmp	r3, #0
  4031a2:	d103      	bne.n	4031ac <freertos_uart_serial_init+0x10c>
  4031a4:	4b62      	ldr	r3, [pc, #392]	; (403330 <freertos_uart_serial_init+0x290>)
  4031a6:	4798      	blx	r3
  4031a8:	bf00      	nop
  4031aa:	e7fd      	b.n	4031a8 <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  4031ac:	687b      	ldr	r3, [r7, #4]
  4031ae:	681b      	ldr	r3, [r3, #0]
  4031b0:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  4031b2:	485e      	ldr	r0, [pc, #376]	; (40332c <freertos_uart_serial_init+0x28c>)
  4031b4:	69ba      	ldr	r2, [r7, #24]
  4031b6:	4613      	mov	r3, r2
  4031b8:	00db      	lsls	r3, r3, #3
  4031ba:	1a9b      	subs	r3, r3, r2
  4031bc:	009b      	lsls	r3, r3, #2
  4031be:	4403      	add	r3, r0
  4031c0:	3308      	adds	r3, #8
  4031c2:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  4031c4:	687b      	ldr	r3, [r7, #4]
  4031c6:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  4031c8:	4858      	ldr	r0, [pc, #352]	; (40332c <freertos_uart_serial_init+0x28c>)
  4031ca:	69ba      	ldr	r2, [r7, #24]
  4031cc:	4613      	mov	r3, r2
  4031ce:	00db      	lsls	r3, r3, #3
  4031d0:	1a9b      	subs	r3, r3, r2
  4031d2:	009b      	lsls	r3, r3, #2
  4031d4:	4403      	add	r3, r0
  4031d6:	3308      	adds	r3, #8
  4031d8:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  4031da:	4a51      	ldr	r2, [pc, #324]	; (403320 <freertos_uart_serial_init+0x280>)
  4031dc:	69bb      	ldr	r3, [r7, #24]
  4031de:	011b      	lsls	r3, r3, #4
  4031e0:	4413      	add	r3, r2
  4031e2:	6859      	ldr	r1, [r3, #4]
  4031e4:	69ba      	ldr	r2, [r7, #24]
  4031e6:	4613      	mov	r3, r2
  4031e8:	00db      	lsls	r3, r3, #3
  4031ea:	1a9b      	subs	r3, r3, r2
  4031ec:	009b      	lsls	r3, r3, #2
  4031ee:	f103 0208 	add.w	r2, r3, #8
  4031f2:	4b4e      	ldr	r3, [pc, #312]	; (40332c <freertos_uart_serial_init+0x28c>)
  4031f4:	4413      	add	r3, r2
  4031f6:	4608      	mov	r0, r1
  4031f8:	4619      	mov	r1, r3
  4031fa:	2200      	movs	r2, #0
  4031fc:	4b56      	ldr	r3, [pc, #344]	; (403358 <freertos_uart_serial_init+0x2b8>)
  4031fe:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  403200:	687b      	ldr	r3, [r7, #4]
  403202:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  403204:	4849      	ldr	r0, [pc, #292]	; (40332c <freertos_uart_serial_init+0x28c>)
  403206:	69ba      	ldr	r2, [r7, #24]
  403208:	4613      	mov	r3, r2
  40320a:	00db      	lsls	r3, r3, #3
  40320c:	1a9b      	subs	r3, r3, r2
  40320e:	009b      	lsls	r3, r3, #2
  403210:	4403      	add	r3, r0
  403212:	3318      	adds	r3, #24
  403214:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  403216:	4945      	ldr	r1, [pc, #276]	; (40332c <freertos_uart_serial_init+0x28c>)
  403218:	69ba      	ldr	r2, [r7, #24]
  40321a:	4613      	mov	r3, r2
  40321c:	00db      	lsls	r3, r3, #3
  40321e:	1a9b      	subs	r3, r3, r2
  403220:	009b      	lsls	r3, r3, #2
  403222:	440b      	add	r3, r1
  403224:	3308      	adds	r3, #8
  403226:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  403228:	4840      	ldr	r0, [pc, #256]	; (40332c <freertos_uart_serial_init+0x28c>)
  40322a:	69ba      	ldr	r2, [r7, #24]
  40322c:	4613      	mov	r3, r2
  40322e:	00db      	lsls	r3, r3, #3
  403230:	1a9b      	subs	r3, r3, r2
  403232:	009b      	lsls	r3, r3, #2
  403234:	4403      	add	r3, r0
  403236:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  403238:	493c      	ldr	r1, [pc, #240]	; (40332c <freertos_uart_serial_init+0x28c>)
  40323a:	69ba      	ldr	r2, [r7, #24]
  40323c:	4613      	mov	r3, r2
  40323e:	00db      	lsls	r3, r3, #3
  403240:	1a9b      	subs	r3, r3, r2
  403242:	009b      	lsls	r3, r3, #2
  403244:	440b      	add	r3, r1
  403246:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  403248:	687b      	ldr	r3, [r7, #4]
  40324a:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  40324c:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  40324e:	4837      	ldr	r0, [pc, #220]	; (40332c <freertos_uart_serial_init+0x28c>)
  403250:	69ba      	ldr	r2, [r7, #24]
  403252:	4613      	mov	r3, r2
  403254:	00db      	lsls	r3, r3, #3
  403256:	1a9b      	subs	r3, r3, r2
  403258:	009b      	lsls	r3, r3, #2
  40325a:	4403      	add	r3, r0
  40325c:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  40325e:	687b      	ldr	r3, [r7, #4]
  403260:	7b5b      	ldrb	r3, [r3, #13]
  403262:	f003 0302 	and.w	r3, r3, #2
  403266:	2b00      	cmp	r3, #0
  403268:	d01b      	beq.n	4032a2 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  40326a:	2001      	movs	r0, #1
  40326c:	4b3b      	ldr	r3, [pc, #236]	; (40335c <freertos_uart_serial_init+0x2bc>)
  40326e:	4798      	blx	r3
  403270:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  403272:	482e      	ldr	r0, [pc, #184]	; (40332c <freertos_uart_serial_init+0x28c>)
  403274:	69ba      	ldr	r2, [r7, #24]
  403276:	4613      	mov	r3, r2
  403278:	00db      	lsls	r3, r3, #3
  40327a:	1a9b      	subs	r3, r3, r2
  40327c:	009b      	lsls	r3, r3, #2
  40327e:	4403      	add	r3, r0
  403280:	3310      	adds	r3, #16
  403282:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  403284:	4929      	ldr	r1, [pc, #164]	; (40332c <freertos_uart_serial_init+0x28c>)
  403286:	69ba      	ldr	r2, [r7, #24]
  403288:	4613      	mov	r3, r2
  40328a:	00db      	lsls	r3, r3, #3
  40328c:	1a9b      	subs	r3, r3, r2
  40328e:	009b      	lsls	r3, r3, #2
  403290:	440b      	add	r3, r1
  403292:	3310      	adds	r3, #16
  403294:	685b      	ldr	r3, [r3, #4]
  403296:	2b00      	cmp	r3, #0
  403298:	d103      	bne.n	4032a2 <freertos_uart_serial_init+0x202>
  40329a:	4b25      	ldr	r3, [pc, #148]	; (403330 <freertos_uart_serial_init+0x290>)
  40329c:	4798      	blx	r3
  40329e:	bf00      	nop
  4032a0:	e7fd      	b.n	40329e <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  4032a2:	68f8      	ldr	r0, [r7, #12]
  4032a4:	2109      	movs	r1, #9
  4032a6:	4b2e      	ldr	r3, [pc, #184]	; (403360 <freertos_uart_serial_init+0x2c0>)
  4032a8:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  4032aa:	4a1d      	ldr	r2, [pc, #116]	; (403320 <freertos_uart_serial_init+0x280>)
  4032ac:	69bb      	ldr	r3, [r7, #24]
  4032ae:	011b      	lsls	r3, r3, #4
  4032b0:	4413      	add	r3, r2
  4032b2:	685b      	ldr	r3, [r3, #4]
  4032b4:	4618      	mov	r0, r3
  4032b6:	2101      	movs	r1, #1
  4032b8:	4b2a      	ldr	r3, [pc, #168]	; (403364 <freertos_uart_serial_init+0x2c4>)
  4032ba:	4798      	blx	r3
  4032bc:	e009      	b.n	4032d2 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  4032be:	491b      	ldr	r1, [pc, #108]	; (40332c <freertos_uart_serial_init+0x28c>)
  4032c0:	69ba      	ldr	r2, [r7, #24]
  4032c2:	4613      	mov	r3, r2
  4032c4:	00db      	lsls	r3, r3, #3
  4032c6:	1a9b      	subs	r3, r3, r2
  4032c8:	009b      	lsls	r3, r3, #2
  4032ca:	440b      	add	r3, r1
  4032cc:	3318      	adds	r3, #24
  4032ce:	2201      	movs	r2, #1
  4032d0:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  4032d2:	4a13      	ldr	r2, [pc, #76]	; (403320 <freertos_uart_serial_init+0x280>)
  4032d4:	69bb      	ldr	r3, [r7, #24]
  4032d6:	011b      	lsls	r3, r3, #4
  4032d8:	4413      	add	r3, r2
  4032da:	3308      	adds	r3, #8
  4032dc:	791a      	ldrb	r2, [r3, #4]
  4032de:	687b      	ldr	r3, [r7, #4]
  4032e0:	689b      	ldr	r3, [r3, #8]
  4032e2:	b252      	sxtb	r2, r2
  4032e4:	4610      	mov	r0, r2
  4032e6:	4619      	mov	r1, r3
  4032e8:	4b1f      	ldr	r3, [pc, #124]	; (403368 <freertos_uart_serial_init+0x2c8>)
  4032ea:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4032ec:	4a0c      	ldr	r2, [pc, #48]	; (403320 <freertos_uart_serial_init+0x280>)
  4032ee:	69bb      	ldr	r3, [r7, #24]
  4032f0:	011b      	lsls	r3, r3, #4
  4032f2:	4413      	add	r3, r2
  4032f4:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  4032f6:	4618      	mov	r0, r3
  4032f8:	21e0      	movs	r1, #224	; 0xe0
  4032fa:	4b19      	ldr	r3, [pc, #100]	; (403360 <freertos_uart_serial_init+0x2c0>)
  4032fc:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  4032fe:	68f8      	ldr	r0, [r7, #12]
  403300:	4b1a      	ldr	r3, [pc, #104]	; (40336c <freertos_uart_serial_init+0x2cc>)
  403302:	4798      	blx	r3
		uart_enable_rx(p_uart);
  403304:	68f8      	ldr	r0, [r7, #12]
  403306:	4b1a      	ldr	r3, [pc, #104]	; (403370 <freertos_uart_serial_init+0x2d0>)
  403308:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  40330a:	68fb      	ldr	r3, [r7, #12]
  40330c:	61fb      	str	r3, [r7, #28]
  40330e:	e001      	b.n	403314 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  403310:	2300      	movs	r3, #0
  403312:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  403314:	69fb      	ldr	r3, [r7, #28]
}
  403316:	4618      	mov	r0, r3
  403318:	3720      	adds	r7, #32
  40331a:	46bd      	mov	sp, r7
  40331c:	bd80      	pop	{r7, pc}
  40331e:	bf00      	nop
  403320:	00413db8 	.word	0x00413db8
  403324:	004022bd 	.word	0x004022bd
  403328:	004022fd 	.word	0x004022fd
  40332c:	20000a94 	.word	0x20000a94
  403330:	00406255 	.word	0x00406255
  403334:	00405abd 	.word	0x00405abd
  403338:	00405aed 	.word	0x00405aed
  40333c:	00404a9d 	.word	0x00404a9d
  403340:	00405519 	.word	0x00405519
  403344:	00405a41 	.word	0x00405a41
  403348:	00405b21 	.word	0x00405b21
  40334c:	20000ab0 	.word	0x20000ab0
  403350:	00402345 	.word	0x00402345
  403354:	004067c1 	.word	0x004067c1
  403358:	00404a39 	.word	0x00404a39
  40335c:	0040671d 	.word	0x0040671d
  403360:	00405b05 	.word	0x00405b05
  403364:	00404a7d 	.word	0x00404a7d
  403368:	0040244d 	.word	0x0040244d
  40336c:	00405aa5 	.word	0x00405aa5
  403370:	00405ad5 	.word	0x00405ad5

00403374 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  403374:	b590      	push	{r4, r7, lr}
  403376:	b08b      	sub	sp, #44	; 0x2c
  403378:	af02      	add	r7, sp, #8
  40337a:	60f8      	str	r0, [r7, #12]
  40337c:	60b9      	str	r1, [r7, #8]
  40337e:	607a      	str	r2, [r7, #4]
  403380:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  403382:	68fb      	ldr	r3, [r7, #12]
  403384:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  403386:	4821      	ldr	r0, [pc, #132]	; (40340c <freertos_uart_write_packet_async+0x98>)
  403388:	2101      	movs	r1, #1
  40338a:	69ba      	ldr	r2, [r7, #24]
  40338c:	4b20      	ldr	r3, [pc, #128]	; (403410 <freertos_uart_write_packet_async+0x9c>)
  40338e:	4798      	blx	r3
  403390:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  403392:	697b      	ldr	r3, [r7, #20]
  403394:	2b00      	cmp	r3, #0
  403396:	dc31      	bgt.n	4033fc <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  403398:	697b      	ldr	r3, [r7, #20]
  40339a:	00da      	lsls	r2, r3, #3
  40339c:	4b1d      	ldr	r3, [pc, #116]	; (403414 <freertos_uart_write_packet_async+0xa0>)
  40339e:	441a      	add	r2, r3
  4033a0:	463b      	mov	r3, r7
  4033a2:	4610      	mov	r0, r2
  4033a4:	4619      	mov	r1, r3
  4033a6:	4b1c      	ldr	r3, [pc, #112]	; (403418 <freertos_uart_write_packet_async+0xa4>)
  4033a8:	4798      	blx	r3
  4033aa:	4603      	mov	r3, r0
  4033ac:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  4033ae:	f997 301f 	ldrsb.w	r3, [r7, #31]
  4033b2:	2b00      	cmp	r3, #0
  4033b4:	d124      	bne.n	403400 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  4033b6:	697b      	ldr	r3, [r7, #20]
  4033b8:	00da      	lsls	r2, r3, #3
  4033ba:	4b16      	ldr	r3, [pc, #88]	; (403414 <freertos_uart_write_packet_async+0xa0>)
  4033bc:	441a      	add	r2, r3
  4033be:	4913      	ldr	r1, [pc, #76]	; (40340c <freertos_uart_write_packet_async+0x98>)
  4033c0:	697b      	ldr	r3, [r7, #20]
  4033c2:	011b      	lsls	r3, r3, #4
  4033c4:	440b      	add	r3, r1
  4033c6:	685b      	ldr	r3, [r3, #4]
  4033c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
  4033ca:	9100      	str	r1, [sp, #0]
  4033cc:	2101      	movs	r1, #1
  4033ce:	9101      	str	r1, [sp, #4]
  4033d0:	4610      	mov	r0, r2
  4033d2:	68b9      	ldr	r1, [r7, #8]
  4033d4:	687a      	ldr	r2, [r7, #4]
  4033d6:	4c11      	ldr	r4, [pc, #68]	; (40341c <freertos_uart_write_packet_async+0xa8>)
  4033d8:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  4033da:	69b8      	ldr	r0, [r7, #24]
  4033dc:	2110      	movs	r1, #16
  4033de:	4b10      	ldr	r3, [pc, #64]	; (403420 <freertos_uart_write_packet_async+0xac>)
  4033e0:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  4033e2:	697b      	ldr	r3, [r7, #20]
  4033e4:	00da      	lsls	r2, r3, #3
  4033e6:	4b0b      	ldr	r3, [pc, #44]	; (403414 <freertos_uart_write_packet_async+0xa0>)
  4033e8:	441a      	add	r2, r3
  4033ea:	683b      	ldr	r3, [r7, #0]
  4033ec:	4610      	mov	r0, r2
  4033ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
  4033f0:	461a      	mov	r2, r3
  4033f2:	4b0c      	ldr	r3, [pc, #48]	; (403424 <freertos_uart_write_packet_async+0xb0>)
  4033f4:	4798      	blx	r3
  4033f6:	4603      	mov	r3, r0
  4033f8:	77fb      	strb	r3, [r7, #31]
  4033fa:	e001      	b.n	403400 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  4033fc:	23f8      	movs	r3, #248	; 0xf8
  4033fe:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  403400:	7ffb      	ldrb	r3, [r7, #31]
  403402:	b25b      	sxtb	r3, r3
}
  403404:	4618      	mov	r0, r3
  403406:	3724      	adds	r7, #36	; 0x24
  403408:	46bd      	mov	sp, r7
  40340a:	bd90      	pop	{r4, r7, pc}
  40340c:	00413db8 	.word	0x00413db8
  403410:	004022bd 	.word	0x004022bd
  403414:	20000ab0 	.word	0x20000ab0
  403418:	00402581 	.word	0x00402581
  40341c:	004025f1 	.word	0x004025f1
  403420:	00405b05 	.word	0x00405b05
  403424:	00402691 	.word	0x00402691

00403428 <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  403428:	b590      	push	{r4, r7, lr}
  40342a:	b08b      	sub	sp, #44	; 0x2c
  40342c:	af00      	add	r7, sp, #0
  40342e:	60f8      	str	r0, [r7, #12]
  403430:	60b9      	str	r1, [r7, #8]
  403432:	607a      	str	r2, [r7, #4]
  403434:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  403436:	2300      	movs	r3, #0
  403438:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  40343a:	68fb      	ldr	r3, [r7, #12]
  40343c:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  40343e:	4877      	ldr	r0, [pc, #476]	; (40361c <freertos_uart_serial_read_packet+0x1f4>)
  403440:	2101      	movs	r1, #1
  403442:	69fa      	ldr	r2, [r7, #28]
  403444:	4b76      	ldr	r3, [pc, #472]	; (403620 <freertos_uart_serial_read_packet+0x1f8>)
  403446:	4798      	blx	r3
  403448:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  40344a:	4976      	ldr	r1, [pc, #472]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  40344c:	69ba      	ldr	r2, [r7, #24]
  40344e:	4613      	mov	r3, r2
  403450:	00db      	lsls	r3, r3, #3
  403452:	1a9b      	subs	r3, r3, r2
  403454:	009b      	lsls	r3, r3, #2
  403456:	440b      	add	r3, r1
  403458:	3318      	adds	r3, #24
  40345a:	681b      	ldr	r3, [r3, #0]
  40345c:	2b00      	cmp	r3, #0
  40345e:	d103      	bne.n	403468 <freertos_uart_serial_read_packet+0x40>
  403460:	4b71      	ldr	r3, [pc, #452]	; (403628 <freertos_uart_serial_read_packet+0x200>)
  403462:	4798      	blx	r3
  403464:	bf00      	nop
  403466:	e7fd      	b.n	403464 <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  403468:	496e      	ldr	r1, [pc, #440]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  40346a:	69ba      	ldr	r2, [r7, #24]
  40346c:	4613      	mov	r3, r2
  40346e:	00db      	lsls	r3, r3, #3
  403470:	1a9b      	subs	r3, r3, r2
  403472:	009b      	lsls	r3, r3, #2
  403474:	440b      	add	r3, r1
  403476:	3318      	adds	r3, #24
  403478:	681b      	ldr	r3, [r3, #0]
  40347a:	2b01      	cmp	r3, #1
  40347c:	d103      	bne.n	403486 <freertos_uart_serial_read_packet+0x5e>
  40347e:	4b6a      	ldr	r3, [pc, #424]	; (403628 <freertos_uart_serial_read_packet+0x200>)
  403480:	4798      	blx	r3
  403482:	bf00      	nop
  403484:	e7fd      	b.n	403482 <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  403486:	69bb      	ldr	r3, [r7, #24]
  403488:	2b00      	cmp	r3, #0
  40348a:	f300 80c2 	bgt.w	403612 <freertos_uart_serial_read_packet+0x1ea>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  40348e:	4965      	ldr	r1, [pc, #404]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  403490:	69ba      	ldr	r2, [r7, #24]
  403492:	4613      	mov	r3, r2
  403494:	00db      	lsls	r3, r3, #3
  403496:	1a9b      	subs	r3, r3, r2
  403498:	009b      	lsls	r3, r3, #2
  40349a:	440b      	add	r3, r1
  40349c:	6859      	ldr	r1, [r3, #4]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  40349e:	4861      	ldr	r0, [pc, #388]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4034a0:	69ba      	ldr	r2, [r7, #24]
  4034a2:	4613      	mov	r3, r2
  4034a4:	00db      	lsls	r3, r3, #3
  4034a6:	1a9b      	subs	r3, r3, r2
  4034a8:	009b      	lsls	r3, r3, #2
  4034aa:	4403      	add	r3, r0
  4034ac:	681b      	ldr	r3, [r3, #0]
  4034ae:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  4034b0:	687b      	ldr	r3, [r7, #4]
  4034b2:	429a      	cmp	r2, r3
  4034b4:	f0c0 80ad 	bcc.w	403612 <freertos_uart_serial_read_packet+0x1ea>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  4034b8:	f107 0310 	add.w	r3, r7, #16
  4034bc:	4618      	mov	r0, r3
  4034be:	4b5b      	ldr	r3, [pc, #364]	; (40362c <freertos_uart_serial_read_packet+0x204>)
  4034c0:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4034c2:	4958      	ldr	r1, [pc, #352]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4034c4:	69ba      	ldr	r2, [r7, #24]
  4034c6:	4613      	mov	r3, r2
  4034c8:	00db      	lsls	r3, r3, #3
  4034ca:	1a9b      	subs	r3, r3, r2
  4034cc:	009b      	lsls	r3, r3, #2
  4034ce:	440b      	add	r3, r1
  4034d0:	3310      	adds	r3, #16
  4034d2:	685b      	ldr	r3, [r3, #4]
  4034d4:	2b00      	cmp	r3, #0
  4034d6:	d02f      	beq.n	403538 <freertos_uart_serial_read_packet+0x110>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  4034d8:	4952      	ldr	r1, [pc, #328]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4034da:	69ba      	ldr	r2, [r7, #24]
  4034dc:	4613      	mov	r3, r2
  4034de:	00db      	lsls	r3, r3, #3
  4034e0:	1a9b      	subs	r3, r3, r2
  4034e2:	009b      	lsls	r3, r3, #2
  4034e4:	440b      	add	r3, r1
  4034e6:	3310      	adds	r3, #16
  4034e8:	685a      	ldr	r2, [r3, #4]
  4034ea:	683b      	ldr	r3, [r7, #0]
  4034ec:	4610      	mov	r0, r2
  4034ee:	2100      	movs	r1, #0
  4034f0:	461a      	mov	r2, r3
  4034f2:	2300      	movs	r3, #0
  4034f4:	4c4e      	ldr	r4, [pc, #312]	; (403630 <freertos_uart_serial_read_packet+0x208>)
  4034f6:	47a0      	blx	r4
  4034f8:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  4034fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4034fc:	2b01      	cmp	r3, #1
  4034fe:	d11d      	bne.n	40353c <freertos_uart_serial_read_packet+0x114>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  403500:	f107 0210 	add.w	r2, r7, #16
  403504:	463b      	mov	r3, r7
  403506:	4610      	mov	r0, r2
  403508:	4619      	mov	r1, r3
  40350a:	4b4a      	ldr	r3, [pc, #296]	; (403634 <freertos_uart_serial_read_packet+0x20c>)
  40350c:	4798      	blx	r3
  40350e:	4603      	mov	r3, r0
  403510:	2b01      	cmp	r3, #1
  403512:	d113      	bne.n	40353c <freertos_uart_serial_read_packet+0x114>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  403514:	2300      	movs	r3, #0
  403516:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  403518:	4942      	ldr	r1, [pc, #264]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  40351a:	69ba      	ldr	r2, [r7, #24]
  40351c:	4613      	mov	r3, r2
  40351e:	00db      	lsls	r3, r3, #3
  403520:	1a9b      	subs	r3, r3, r2
  403522:	009b      	lsls	r3, r3, #2
  403524:	440b      	add	r3, r1
  403526:	3310      	adds	r3, #16
  403528:	685b      	ldr	r3, [r3, #4]
  40352a:	4618      	mov	r0, r3
  40352c:	2100      	movs	r1, #0
  40352e:	2200      	movs	r2, #0
  403530:	2300      	movs	r3, #0
  403532:	4c41      	ldr	r4, [pc, #260]	; (403638 <freertos_uart_serial_read_packet+0x210>)
  403534:	47a0      	blx	r4
  403536:	e001      	b.n	40353c <freertos_uart_serial_read_packet+0x114>
					}
				}
			} else {
				attempt_read = pdTRUE;
  403538:	2301      	movs	r3, #1
  40353a:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  40353c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40353e:	2b01      	cmp	r3, #1
  403540:	d167      	bne.n	403612 <freertos_uart_serial_read_packet+0x1ea>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  403542:	4938      	ldr	r1, [pc, #224]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  403544:	69ba      	ldr	r2, [r7, #24]
  403546:	4613      	mov	r3, r2
  403548:	00db      	lsls	r3, r3, #3
  40354a:	1a9b      	subs	r3, r3, r2
  40354c:	009b      	lsls	r3, r3, #2
  40354e:	440b      	add	r3, r1
  403550:	3310      	adds	r3, #16
  403552:	681a      	ldr	r2, [r3, #0]
  403554:	683b      	ldr	r3, [r7, #0]
  403556:	4610      	mov	r0, r2
  403558:	2100      	movs	r1, #0
  40355a:	461a      	mov	r2, r3
  40355c:	2300      	movs	r3, #0
  40355e:	4c34      	ldr	r4, [pc, #208]	; (403630 <freertos_uart_serial_read_packet+0x208>)
  403560:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  403562:	69ba      	ldr	r2, [r7, #24]
  403564:	4613      	mov	r3, r2
  403566:	00db      	lsls	r3, r3, #3
  403568:	1a9b      	subs	r3, r3, r2
  40356a:	009b      	lsls	r3, r3, #2
  40356c:	4a2d      	ldr	r2, [pc, #180]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  40356e:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  403570:	4a2a      	ldr	r2, [pc, #168]	; (40361c <freertos_uart_serial_read_packet+0x1f4>)
  403572:	69bb      	ldr	r3, [r7, #24]
  403574:	011b      	lsls	r3, r3, #4
  403576:	4413      	add	r3, r2
  403578:	685b      	ldr	r3, [r3, #4]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  40357a:	6819      	ldr	r1, [r3, #0]
  40357c:	68ba      	ldr	r2, [r7, #8]
  40357e:	6a3b      	ldr	r3, [r7, #32]
  403580:	441a      	add	r2, r3
  403582:	687c      	ldr	r4, [r7, #4]
  403584:	6a3b      	ldr	r3, [r7, #32]
  403586:	1ae3      	subs	r3, r4, r3
  403588:	4c2c      	ldr	r4, [pc, #176]	; (40363c <freertos_uart_serial_read_packet+0x214>)
  40358a:	47a0      	blx	r4
  40358c:	4603      	mov	r3, r0
  40358e:	6a3a      	ldr	r2, [r7, #32]
  403590:	4413      	add	r3, r2
  403592:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  403594:	6a3b      	ldr	r3, [r7, #32]
  403596:	2b00      	cmp	r3, #0
  403598:	d013      	beq.n	4035c2 <freertos_uart_serial_read_packet+0x19a>
						taskENTER_CRITICAL();
  40359a:	4b29      	ldr	r3, [pc, #164]	; (403640 <freertos_uart_serial_read_packet+0x218>)
  40359c:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  40359e:	4921      	ldr	r1, [pc, #132]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4035a0:	69ba      	ldr	r2, [r7, #24]
  4035a2:	4613      	mov	r3, r2
  4035a4:	00db      	lsls	r3, r3, #3
  4035a6:	1a9b      	subs	r3, r3, r2
  4035a8:	009b      	lsls	r3, r3, #2
  4035aa:	440b      	add	r3, r1
  4035ac:	3308      	adds	r3, #8
  4035ae:	685b      	ldr	r3, [r3, #4]
  4035b0:	2b00      	cmp	r3, #0
  4035b2:	d104      	bne.n	4035be <freertos_uart_serial_read_packet+0x196>
								configure_rx_dma(uart_index, data_removed);
  4035b4:	69bb      	ldr	r3, [r7, #24]
  4035b6:	4618      	mov	r0, r3
  4035b8:	2101      	movs	r1, #1
  4035ba:	4b22      	ldr	r3, [pc, #136]	; (403644 <freertos_uart_serial_read_packet+0x21c>)
  4035bc:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  4035be:	4b22      	ldr	r3, [pc, #136]	; (403648 <freertos_uart_serial_read_packet+0x220>)
  4035c0:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  4035c2:	6a3a      	ldr	r2, [r7, #32]
  4035c4:	687b      	ldr	r3, [r7, #4]
  4035c6:	429a      	cmp	r2, r3
  4035c8:	d209      	bcs.n	4035de <freertos_uart_serial_read_packet+0x1b6>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  4035ca:	f107 0210 	add.w	r2, r7, #16
  4035ce:	463b      	mov	r3, r7
  4035d0:	4610      	mov	r0, r2
  4035d2:	4619      	mov	r1, r3
  4035d4:	4b17      	ldr	r3, [pc, #92]	; (403634 <freertos_uart_serial_read_packet+0x20c>)
  4035d6:	4798      	blx	r3
  4035d8:	4603      	mov	r3, r0
  4035da:	2b00      	cmp	r3, #0
  4035dc:	d0b1      	beq.n	403542 <freertos_uart_serial_read_packet+0x11a>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  4035de:	4911      	ldr	r1, [pc, #68]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4035e0:	69ba      	ldr	r2, [r7, #24]
  4035e2:	4613      	mov	r3, r2
  4035e4:	00db      	lsls	r3, r3, #3
  4035e6:	1a9b      	subs	r3, r3, r2
  4035e8:	009b      	lsls	r3, r3, #2
  4035ea:	440b      	add	r3, r1
  4035ec:	3310      	adds	r3, #16
  4035ee:	685b      	ldr	r3, [r3, #4]
  4035f0:	2b00      	cmp	r3, #0
  4035f2:	d00e      	beq.n	403612 <freertos_uart_serial_read_packet+0x1ea>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  4035f4:	490b      	ldr	r1, [pc, #44]	; (403624 <freertos_uart_serial_read_packet+0x1fc>)
  4035f6:	69ba      	ldr	r2, [r7, #24]
  4035f8:	4613      	mov	r3, r2
  4035fa:	00db      	lsls	r3, r3, #3
  4035fc:	1a9b      	subs	r3, r3, r2
  4035fe:	009b      	lsls	r3, r3, #2
  403600:	440b      	add	r3, r1
  403602:	3310      	adds	r3, #16
  403604:	685b      	ldr	r3, [r3, #4]
  403606:	4618      	mov	r0, r3
  403608:	2100      	movs	r1, #0
  40360a:	2200      	movs	r2, #0
  40360c:	2300      	movs	r3, #0
  40360e:	4c0a      	ldr	r4, [pc, #40]	; (403638 <freertos_uart_serial_read_packet+0x210>)
  403610:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  403612:	6a3b      	ldr	r3, [r7, #32]
}
  403614:	4618      	mov	r0, r3
  403616:	372c      	adds	r7, #44	; 0x2c
  403618:	46bd      	mov	sp, r7
  40361a:	bd90      	pop	{r4, r7, pc}
  40361c:	00413db8 	.word	0x00413db8
  403620:	004022bd 	.word	0x004022bd
  403624:	20000a94 	.word	0x20000a94
  403628:	00406255 	.word	0x00406255
  40362c:	004079d5 	.word	0x004079d5
  403630:	00406a31 	.word	0x00406a31
  403634:	00407a0d 	.word	0x00407a0d
  403638:	00406805 	.word	0x00406805
  40363c:	004024ad 	.word	0x004024ad
  403640:	00406211 	.word	0x00406211
  403644:	0040364d 	.word	0x0040364d
  403648:	0040622d 	.word	0x0040622d

0040364c <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  40364c:	b580      	push	{r7, lr}
  40364e:	b084      	sub	sp, #16
  403650:	af00      	add	r7, sp, #0
  403652:	6078      	str	r0, [r7, #4]
  403654:	460b      	mov	r3, r1
  403656:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  403658:	687a      	ldr	r2, [r7, #4]
  40365a:	4613      	mov	r3, r2
  40365c:	00db      	lsls	r3, r3, #3
  40365e:	1a9b      	subs	r3, r3, r2
  403660:	009b      	lsls	r3, r3, #2
  403662:	4a36      	ldr	r2, [pc, #216]	; (40373c <configure_rx_dma+0xf0>)
  403664:	4413      	add	r3, r2
  403666:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403668:	68fb      	ldr	r3, [r7, #12]
  40366a:	699b      	ldr	r3, [r3, #24]
  40366c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40366e:	68fb      	ldr	r3, [r7, #12]
  403670:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  403672:	429a      	cmp	r2, r3
  403674:	d10e      	bne.n	403694 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  403676:	78fb      	ldrb	r3, [r7, #3]
  403678:	2b00      	cmp	r3, #0
  40367a:	d103      	bne.n	403684 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  40367c:	68fb      	ldr	r3, [r7, #12]
  40367e:	2200      	movs	r2, #0
  403680:	60da      	str	r2, [r3, #12]
  403682:	e01e      	b.n	4036c2 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  403684:	68fb      	ldr	r3, [r7, #12]
  403686:	685a      	ldr	r2, [r3, #4]
  403688:	68fb      	ldr	r3, [r7, #12]
  40368a:	689b      	ldr	r3, [r3, #8]
  40368c:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  40368e:	68fb      	ldr	r3, [r7, #12]
  403690:	60da      	str	r2, [r3, #12]
  403692:	e016      	b.n	4036c2 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  403694:	68fb      	ldr	r3, [r7, #12]
  403696:	699b      	ldr	r3, [r3, #24]
  403698:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40369a:	68fb      	ldr	r3, [r7, #12]
  40369c:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40369e:	429a      	cmp	r2, r3
  4036a0:	d908      	bls.n	4036b4 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4036a2:	68fb      	ldr	r3, [r7, #12]
  4036a4:	699b      	ldr	r3, [r3, #24]
  4036a6:	461a      	mov	r2, r3
  4036a8:	68fb      	ldr	r3, [r7, #12]
  4036aa:	689b      	ldr	r3, [r3, #8]
  4036ac:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  4036ae:	68fb      	ldr	r3, [r7, #12]
  4036b0:	60da      	str	r2, [r3, #12]
  4036b2:	e006      	b.n	4036c2 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4036b4:	68fb      	ldr	r3, [r7, #12]
  4036b6:	685a      	ldr	r2, [r3, #4]
  4036b8:	68fb      	ldr	r3, [r7, #12]
  4036ba:	689b      	ldr	r3, [r3, #8]
  4036bc:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  4036be:	68fb      	ldr	r3, [r7, #12]
  4036c0:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  4036c2:	68fb      	ldr	r3, [r7, #12]
  4036c4:	689a      	ldr	r2, [r3, #8]
  4036c6:	68fb      	ldr	r3, [r7, #12]
  4036c8:	68db      	ldr	r3, [r3, #12]
  4036ca:	441a      	add	r2, r3
  4036cc:	68fb      	ldr	r3, [r7, #12]
  4036ce:	685b      	ldr	r3, [r3, #4]
  4036d0:	429a      	cmp	r2, r3
  4036d2:	d903      	bls.n	4036dc <configure_rx_dma+0x90>
  4036d4:	4b1a      	ldr	r3, [pc, #104]	; (403740 <configure_rx_dma+0xf4>)
  4036d6:	4798      	blx	r3
  4036d8:	bf00      	nop
  4036da:	e7fd      	b.n	4036d8 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  4036dc:	68fb      	ldr	r3, [r7, #12]
  4036de:	68db      	ldr	r3, [r3, #12]
  4036e0:	2b00      	cmp	r3, #0
  4036e2:	d01e      	beq.n	403722 <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  4036e4:	4a17      	ldr	r2, [pc, #92]	; (403744 <configure_rx_dma+0xf8>)
  4036e6:	687b      	ldr	r3, [r7, #4]
  4036e8:	011b      	lsls	r3, r3, #4
  4036ea:	4413      	add	r3, r2
  4036ec:	685a      	ldr	r2, [r3, #4]
  4036ee:	68fb      	ldr	r3, [r7, #12]
  4036f0:	3308      	adds	r3, #8
  4036f2:	4610      	mov	r0, r2
  4036f4:	4619      	mov	r1, r3
  4036f6:	2200      	movs	r2, #0
  4036f8:	4b13      	ldr	r3, [pc, #76]	; (403748 <configure_rx_dma+0xfc>)
  4036fa:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4036fc:	4a11      	ldr	r2, [pc, #68]	; (403744 <configure_rx_dma+0xf8>)
  4036fe:	687b      	ldr	r3, [r7, #4]
  403700:	011b      	lsls	r3, r3, #4
  403702:	4413      	add	r3, r2
  403704:	685b      	ldr	r3, [r3, #4]
  403706:	4618      	mov	r0, r3
  403708:	2101      	movs	r1, #1
  40370a:	4b10      	ldr	r3, [pc, #64]	; (40374c <configure_rx_dma+0x100>)
  40370c:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  40370e:	4a0d      	ldr	r2, [pc, #52]	; (403744 <configure_rx_dma+0xf8>)
  403710:	687b      	ldr	r3, [r7, #4]
  403712:	011b      	lsls	r3, r3, #4
  403714:	4413      	add	r3, r2
  403716:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  403718:	4618      	mov	r0, r3
  40371a:	2109      	movs	r1, #9
  40371c:	4b0c      	ldr	r3, [pc, #48]	; (403750 <configure_rx_dma+0x104>)
  40371e:	4798      	blx	r3
  403720:	e008      	b.n	403734 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  403722:	4a08      	ldr	r2, [pc, #32]	; (403744 <configure_rx_dma+0xf8>)
  403724:	687b      	ldr	r3, [r7, #4]
  403726:	011b      	lsls	r3, r3, #4
  403728:	4413      	add	r3, r2
  40372a:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  40372c:	4618      	mov	r0, r3
  40372e:	2109      	movs	r1, #9
  403730:	4b08      	ldr	r3, [pc, #32]	; (403754 <configure_rx_dma+0x108>)
  403732:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  403734:	3710      	adds	r7, #16
  403736:	46bd      	mov	sp, r7
  403738:	bd80      	pop	{r7, pc}
  40373a:	bf00      	nop
  40373c:	20000a94 	.word	0x20000a94
  403740:	00406255 	.word	0x00406255
  403744:	00413db8 	.word	0x00413db8
  403748:	00404a39 	.word	0x00404a39
  40374c:	00404a7d 	.word	0x00404a7d
  403750:	00405b05 	.word	0x00405b05
  403754:	00405b21 	.word	0x00405b21

00403758 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  403758:	b590      	push	{r4, r7, lr}
  40375a:	b087      	sub	sp, #28
  40375c:	af00      	add	r7, sp, #0
  40375e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  403760:	2300      	movs	r3, #0
  403762:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  403764:	4a61      	ldr	r2, [pc, #388]	; (4038ec <local_uart_handler+0x194>)
  403766:	687b      	ldr	r3, [r7, #4]
  403768:	011b      	lsls	r3, r3, #4
  40376a:	4413      	add	r3, r2
  40376c:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  40376e:	4618      	mov	r0, r3
  403770:	4b5f      	ldr	r3, [pc, #380]	; (4038f0 <local_uart_handler+0x198>)
  403772:	4798      	blx	r3
  403774:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  403776:	4a5d      	ldr	r2, [pc, #372]	; (4038ec <local_uart_handler+0x194>)
  403778:	687b      	ldr	r3, [r7, #4]
  40377a:	011b      	lsls	r3, r3, #4
  40377c:	4413      	add	r3, r2
  40377e:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  403780:	4618      	mov	r0, r3
  403782:	4b5c      	ldr	r3, [pc, #368]	; (4038f4 <local_uart_handler+0x19c>)
  403784:	4798      	blx	r3
  403786:	4603      	mov	r3, r0
  403788:	697a      	ldr	r2, [r7, #20]
  40378a:	4013      	ands	r3, r2
  40378c:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  40378e:	687a      	ldr	r2, [r7, #4]
  403790:	4613      	mov	r3, r2
  403792:	00db      	lsls	r3, r3, #3
  403794:	1a9b      	subs	r3, r3, r2
  403796:	009b      	lsls	r3, r3, #2
  403798:	4a57      	ldr	r2, [pc, #348]	; (4038f8 <local_uart_handler+0x1a0>)
  40379a:	4413      	add	r3, r2
  40379c:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  40379e:	697b      	ldr	r3, [r7, #20]
  4037a0:	f003 0310 	and.w	r3, r3, #16
  4037a4:	2b00      	cmp	r3, #0
  4037a6:	d02e      	beq.n	403806 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4037a8:	4a50      	ldr	r2, [pc, #320]	; (4038ec <local_uart_handler+0x194>)
  4037aa:	687b      	ldr	r3, [r7, #4]
  4037ac:	011b      	lsls	r3, r3, #4
  4037ae:	4413      	add	r3, r2
  4037b0:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  4037b2:	4618      	mov	r0, r3
  4037b4:	2110      	movs	r1, #16
  4037b6:	4b51      	ldr	r3, [pc, #324]	; (4038fc <local_uart_handler+0x1a4>)
  4037b8:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4037ba:	4a51      	ldr	r2, [pc, #324]	; (403900 <local_uart_handler+0x1a8>)
  4037bc:	687b      	ldr	r3, [r7, #4]
  4037be:	00db      	lsls	r3, r3, #3
  4037c0:	4413      	add	r3, r2
  4037c2:	685b      	ldr	r3, [r3, #4]
  4037c4:	2b00      	cmp	r3, #0
  4037c6:	d00c      	beq.n	4037e2 <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  4037c8:	4a4d      	ldr	r2, [pc, #308]	; (403900 <local_uart_handler+0x1a8>)
  4037ca:	687b      	ldr	r3, [r7, #4]
  4037cc:	00db      	lsls	r3, r3, #3
  4037ce:	4413      	add	r3, r2
  4037d0:	685a      	ldr	r2, [r3, #4]
  4037d2:	f107 030c 	add.w	r3, r7, #12
  4037d6:	4610      	mov	r0, r2
  4037d8:	2100      	movs	r1, #0
  4037da:	461a      	mov	r2, r3
  4037dc:	2300      	movs	r3, #0
  4037de:	4c49      	ldr	r4, [pc, #292]	; (403904 <local_uart_handler+0x1ac>)
  4037e0:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  4037e2:	4b47      	ldr	r3, [pc, #284]	; (403900 <local_uart_handler+0x1a8>)
  4037e4:	687a      	ldr	r2, [r7, #4]
  4037e6:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4037ea:	2b00      	cmp	r3, #0
  4037ec:	d00b      	beq.n	403806 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  4037ee:	4b44      	ldr	r3, [pc, #272]	; (403900 <local_uart_handler+0x1a8>)
  4037f0:	687a      	ldr	r2, [r7, #4]
  4037f2:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4037f6:	f107 030c 	add.w	r3, r7, #12
  4037fa:	4610      	mov	r0, r2
  4037fc:	2100      	movs	r1, #0
  4037fe:	461a      	mov	r2, r3
  403800:	2300      	movs	r3, #0
  403802:	4c40      	ldr	r4, [pc, #256]	; (403904 <local_uart_handler+0x1ac>)
  403804:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  403806:	697b      	ldr	r3, [r7, #20]
  403808:	f003 0308 	and.w	r3, r3, #8
  40380c:	2b00      	cmp	r3, #0
  40380e:	d033      	beq.n	403878 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  403810:	693b      	ldr	r3, [r7, #16]
  403812:	699b      	ldr	r3, [r3, #24]
  403814:	2b00      	cmp	r3, #0
  403816:	d103      	bne.n	403820 <local_uart_handler+0xc8>
  403818:	4b3b      	ldr	r3, [pc, #236]	; (403908 <local_uart_handler+0x1b0>)
  40381a:	4798      	blx	r3
  40381c:	bf00      	nop
  40381e:	e7fd      	b.n	40381c <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  403820:	693b      	ldr	r3, [r7, #16]
  403822:	699b      	ldr	r3, [r3, #24]
  403824:	2b01      	cmp	r3, #1
  403826:	d103      	bne.n	403830 <local_uart_handler+0xd8>
  403828:	4b37      	ldr	r3, [pc, #220]	; (403908 <local_uart_handler+0x1b0>)
  40382a:	4798      	blx	r3
  40382c:	bf00      	nop
  40382e:	e7fd      	b.n	40382c <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403830:	693b      	ldr	r3, [r7, #16]
  403832:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  403834:	693b      	ldr	r3, [r7, #16]
  403836:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  403838:	441a      	add	r2, r3
  40383a:	693b      	ldr	r3, [r7, #16]
  40383c:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40383e:	693b      	ldr	r3, [r7, #16]
  403840:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  403842:	693b      	ldr	r3, [r7, #16]
  403844:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  403846:	429a      	cmp	r2, r3
  403848:	d303      	bcc.n	403852 <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  40384a:	693b      	ldr	r3, [r7, #16]
  40384c:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  40384e:	693b      	ldr	r3, [r7, #16]
  403850:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  403852:	687b      	ldr	r3, [r7, #4]
  403854:	4618      	mov	r0, r3
  403856:	2100      	movs	r1, #0
  403858:	4b2c      	ldr	r3, [pc, #176]	; (40390c <local_uart_handler+0x1b4>)
  40385a:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40385c:	693b      	ldr	r3, [r7, #16]
  40385e:	691b      	ldr	r3, [r3, #16]
  403860:	2b00      	cmp	r3, #0
  403862:	d009      	beq.n	403878 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403864:	693b      	ldr	r3, [r7, #16]
  403866:	691a      	ldr	r2, [r3, #16]
  403868:	f107 030c 	add.w	r3, r7, #12
  40386c:	4610      	mov	r0, r2
  40386e:	2100      	movs	r1, #0
  403870:	461a      	mov	r2, r3
  403872:	2300      	movs	r3, #0
  403874:	4c23      	ldr	r4, [pc, #140]	; (403904 <local_uart_handler+0x1ac>)
  403876:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  403878:	697b      	ldr	r3, [r7, #20]
  40387a:	2b00      	cmp	r3, #0
  40387c:	d10d      	bne.n	40389a <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40387e:	693b      	ldr	r3, [r7, #16]
  403880:	691b      	ldr	r3, [r3, #16]
  403882:	2b00      	cmp	r3, #0
  403884:	d009      	beq.n	40389a <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  403886:	693b      	ldr	r3, [r7, #16]
  403888:	691a      	ldr	r2, [r3, #16]
  40388a:	f107 030c 	add.w	r3, r7, #12
  40388e:	4610      	mov	r0, r2
  403890:	2100      	movs	r1, #0
  403892:	461a      	mov	r2, r3
  403894:	2300      	movs	r3, #0
  403896:	4c1b      	ldr	r4, [pc, #108]	; (403904 <local_uart_handler+0x1ac>)
  403898:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  40389a:	697b      	ldr	r3, [r7, #20]
  40389c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  4038a0:	2b00      	cmp	r3, #0
  4038a2:	d01b      	beq.n	4038dc <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  4038a4:	4a11      	ldr	r2, [pc, #68]	; (4038ec <local_uart_handler+0x194>)
  4038a6:	687b      	ldr	r3, [r7, #4]
  4038a8:	011b      	lsls	r3, r3, #4
  4038aa:	4413      	add	r3, r2
  4038ac:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  4038ae:	4618      	mov	r0, r3
  4038b0:	4b17      	ldr	r3, [pc, #92]	; (403910 <local_uart_handler+0x1b8>)
  4038b2:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4038b4:	4a12      	ldr	r2, [pc, #72]	; (403900 <local_uart_handler+0x1a8>)
  4038b6:	687b      	ldr	r3, [r7, #4]
  4038b8:	00db      	lsls	r3, r3, #3
  4038ba:	4413      	add	r3, r2
  4038bc:	685b      	ldr	r3, [r3, #4]
  4038be:	2b00      	cmp	r3, #0
  4038c0:	d00c      	beq.n	4038dc <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  4038c2:	4a0f      	ldr	r2, [pc, #60]	; (403900 <local_uart_handler+0x1a8>)
  4038c4:	687b      	ldr	r3, [r7, #4]
  4038c6:	00db      	lsls	r3, r3, #3
  4038c8:	4413      	add	r3, r2
  4038ca:	685a      	ldr	r2, [r3, #4]
  4038cc:	f107 030c 	add.w	r3, r7, #12
  4038d0:	4610      	mov	r0, r2
  4038d2:	2100      	movs	r1, #0
  4038d4:	461a      	mov	r2, r3
  4038d6:	2300      	movs	r3, #0
  4038d8:	4c0a      	ldr	r4, [pc, #40]	; (403904 <local_uart_handler+0x1ac>)
  4038da:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4038dc:	68fb      	ldr	r3, [r7, #12]
  4038de:	2b00      	cmp	r3, #0
  4038e0:	d001      	beq.n	4038e6 <local_uart_handler+0x18e>
  4038e2:	4b0c      	ldr	r3, [pc, #48]	; (403914 <local_uart_handler+0x1bc>)
  4038e4:	4798      	blx	r3
}
  4038e6:	371c      	adds	r7, #28
  4038e8:	46bd      	mov	sp, r7
  4038ea:	bd90      	pop	{r4, r7, pc}
  4038ec:	00413db8 	.word	0x00413db8
  4038f0:	00405b55 	.word	0x00405b55
  4038f4:	00405b3d 	.word	0x00405b3d
  4038f8:	20000a94 	.word	0x20000a94
  4038fc:	00405b21 	.word	0x00405b21
  403900:	20000ab0 	.word	0x20000ab0
  403904:	00406975 	.word	0x00406975
  403908:	00406255 	.word	0x00406255
  40390c:	0040364d 	.word	0x0040364d
  403910:	00405b6d 	.word	0x00405b6d
  403914:	004061f9 	.word	0x004061f9

00403918 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  403918:	b580      	push	{r7, lr}
  40391a:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  40391c:	2000      	movs	r0, #0
  40391e:	4b01      	ldr	r3, [pc, #4]	; (403924 <UART0_Handler+0xc>)
  403920:	4798      	blx	r3
}
  403922:	bd80      	pop	{r7, pc}
  403924:	00403759 	.word	0x00403759

00403928 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  403928:	b580      	push	{r7, lr}
  40392a:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  40392c:	2001      	movs	r0, #1
  40392e:	4b01      	ldr	r3, [pc, #4]	; (403934 <UART1_Handler+0xc>)
  403930:	4798      	blx	r3
}
  403932:	bd80      	pop	{r7, pc}
  403934:	00403759 	.word	0x00403759

00403938 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  403938:	b480      	push	{r7}
  40393a:	b083      	sub	sp, #12
  40393c:	af00      	add	r7, sp, #0
  40393e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403940:	687b      	ldr	r3, [r7, #4]
  403942:	2b07      	cmp	r3, #7
  403944:	d825      	bhi.n	403992 <osc_get_rate+0x5a>
  403946:	a201      	add	r2, pc, #4	; (adr r2, 40394c <osc_get_rate+0x14>)
  403948:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40394c:	0040396d 	.word	0x0040396d
  403950:	00403973 	.word	0x00403973
  403954:	00403979 	.word	0x00403979
  403958:	0040397f 	.word	0x0040397f
  40395c:	00403983 	.word	0x00403983
  403960:	00403987 	.word	0x00403987
  403964:	0040398b 	.word	0x0040398b
  403968:	0040398f 	.word	0x0040398f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40396c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403970:	e010      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  403972:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403976:	e00d      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  403978:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40397c:	e00a      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40397e:	4b08      	ldr	r3, [pc, #32]	; (4039a0 <osc_get_rate+0x68>)
  403980:	e008      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  403982:	4b08      	ldr	r3, [pc, #32]	; (4039a4 <osc_get_rate+0x6c>)
  403984:	e006      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  403986:	4b08      	ldr	r3, [pc, #32]	; (4039a8 <osc_get_rate+0x70>)
  403988:	e004      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40398a:	4b07      	ldr	r3, [pc, #28]	; (4039a8 <osc_get_rate+0x70>)
  40398c:	e002      	b.n	403994 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40398e:	4b06      	ldr	r3, [pc, #24]	; (4039a8 <osc_get_rate+0x70>)
  403990:	e000      	b.n	403994 <osc_get_rate+0x5c>
	}

	return 0;
  403992:	2300      	movs	r3, #0
}
  403994:	4618      	mov	r0, r3
  403996:	370c      	adds	r7, #12
  403998:	46bd      	mov	sp, r7
  40399a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40399e:	4770      	bx	lr
  4039a0:	003d0900 	.word	0x003d0900
  4039a4:	007a1200 	.word	0x007a1200
  4039a8:	00b71b00 	.word	0x00b71b00

004039ac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4039ac:	b580      	push	{r7, lr}
  4039ae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4039b0:	2006      	movs	r0, #6
  4039b2:	4b03      	ldr	r3, [pc, #12]	; (4039c0 <sysclk_get_main_hz+0x14>)
  4039b4:	4798      	blx	r3
  4039b6:	4603      	mov	r3, r0
  4039b8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4039ba:	4618      	mov	r0, r3
  4039bc:	bd80      	pop	{r7, pc}
  4039be:	bf00      	nop
  4039c0:	00403939 	.word	0x00403939

004039c4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4039c4:	b580      	push	{r7, lr}
  4039c6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4039c8:	4b02      	ldr	r3, [pc, #8]	; (4039d4 <sysclk_get_cpu_hz+0x10>)
  4039ca:	4798      	blx	r3
  4039cc:	4603      	mov	r3, r0
  4039ce:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4039d0:	4618      	mov	r0, r3
  4039d2:	bd80      	pop	{r7, pc}
  4039d4:	004039ad 	.word	0x004039ad

004039d8 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4039d8:	b480      	push	{r7}
  4039da:	b083      	sub	sp, #12
  4039dc:	af00      	add	r7, sp, #0
  4039de:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4039e0:	687b      	ldr	r3, [r7, #4]
  4039e2:	2280      	movs	r2, #128	; 0x80
  4039e4:	601a      	str	r2, [r3, #0]
}
  4039e6:	370c      	adds	r7, #12
  4039e8:	46bd      	mov	sp, r7
  4039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039ee:	4770      	bx	lr

004039f0 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4039f0:	b480      	push	{r7}
  4039f2:	b083      	sub	sp, #12
  4039f4:	af00      	add	r7, sp, #0
  4039f6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4039f8:	687b      	ldr	r3, [r7, #4]
  4039fa:	685b      	ldr	r3, [r3, #4]
  4039fc:	f043 0201 	orr.w	r2, r3, #1
  403a00:	687b      	ldr	r3, [r7, #4]
  403a02:	605a      	str	r2, [r3, #4]
}
  403a04:	370c      	adds	r7, #12
  403a06:	46bd      	mov	sp, r7
  403a08:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a0c:	4770      	bx	lr
  403a0e:	bf00      	nop

00403a10 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  403a10:	b480      	push	{r7}
  403a12:	b083      	sub	sp, #12
  403a14:	af00      	add	r7, sp, #0
  403a16:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  403a18:	687b      	ldr	r3, [r7, #4]
  403a1a:	685b      	ldr	r3, [r3, #4]
  403a1c:	f023 0202 	bic.w	r2, r3, #2
  403a20:	687b      	ldr	r3, [r7, #4]
  403a22:	605a      	str	r2, [r3, #4]
}
  403a24:	370c      	adds	r7, #12
  403a26:	46bd      	mov	sp, r7
  403a28:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a2c:	4770      	bx	lr
  403a2e:	bf00      	nop

00403a30 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  403a30:	b480      	push	{r7}
  403a32:	b083      	sub	sp, #12
  403a34:	af00      	add	r7, sp, #0
  403a36:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  403a38:	687b      	ldr	r3, [r7, #4]
  403a3a:	685b      	ldr	r3, [r3, #4]
  403a3c:	f023 0204 	bic.w	r2, r3, #4
  403a40:	687b      	ldr	r3, [r7, #4]
  403a42:	605a      	str	r2, [r3, #4]
}
  403a44:	370c      	adds	r7, #12
  403a46:	46bd      	mov	sp, r7
  403a48:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a4c:	4770      	bx	lr
  403a4e:	bf00      	nop

00403a50 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  403a50:	b480      	push	{r7}
  403a52:	b083      	sub	sp, #12
  403a54:	af00      	add	r7, sp, #0
  403a56:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  403a58:	687b      	ldr	r3, [r7, #4]
  403a5a:	685b      	ldr	r3, [r3, #4]
  403a5c:	f003 0304 	and.w	r3, r3, #4
  403a60:	2b00      	cmp	r3, #0
  403a62:	d001      	beq.n	403a68 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  403a64:	2301      	movs	r3, #1
  403a66:	e000      	b.n	403a6a <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  403a68:	2300      	movs	r3, #0
	}
}
  403a6a:	4618      	mov	r0, r3
  403a6c:	370c      	adds	r7, #12
  403a6e:	46bd      	mov	sp, r7
  403a70:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a74:	4770      	bx	lr
  403a76:	bf00      	nop

00403a78 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  403a78:	b480      	push	{r7}
  403a7a:	b083      	sub	sp, #12
  403a7c:	af00      	add	r7, sp, #0
  403a7e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  403a80:	687b      	ldr	r3, [r7, #4]
  403a82:	685b      	ldr	r3, [r3, #4]
  403a84:	f043 0210 	orr.w	r2, r3, #16
  403a88:	687b      	ldr	r3, [r7, #4]
  403a8a:	605a      	str	r2, [r3, #4]
}
  403a8c:	370c      	adds	r7, #12
  403a8e:	46bd      	mov	sp, r7
  403a90:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a94:	4770      	bx	lr
  403a96:	bf00      	nop

00403a98 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  403a98:	b480      	push	{r7}
  403a9a:	b083      	sub	sp, #12
  403a9c:	af00      	add	r7, sp, #0
  403a9e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  403aa0:	687b      	ldr	r3, [r7, #4]
  403aa2:	685b      	ldr	r3, [r3, #4]
  403aa4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  403aa8:	687b      	ldr	r3, [r7, #4]
  403aaa:	605a      	str	r2, [r3, #4]
}
  403aac:	370c      	adds	r7, #12
  403aae:	46bd      	mov	sp, r7
  403ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ab4:	4770      	bx	lr
  403ab6:	bf00      	nop

00403ab8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  403ab8:	b580      	push	{r7, lr}
  403aba:	b082      	sub	sp, #8
  403abc:	af00      	add	r7, sp, #0
  403abe:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  403ac0:	6878      	ldr	r0, [r7, #4]
  403ac2:	4b0f      	ldr	r3, [pc, #60]	; (403b00 <spi_master_init+0x48>)
  403ac4:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  403ac6:	6878      	ldr	r0, [r7, #4]
  403ac8:	4b0e      	ldr	r3, [pc, #56]	; (403b04 <spi_master_init+0x4c>)
  403aca:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  403acc:	6878      	ldr	r0, [r7, #4]
  403ace:	4b0e      	ldr	r3, [pc, #56]	; (403b08 <spi_master_init+0x50>)
  403ad0:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  403ad2:	6878      	ldr	r0, [r7, #4]
  403ad4:	4b0d      	ldr	r3, [pc, #52]	; (403b0c <spi_master_init+0x54>)
  403ad6:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  403ad8:	6878      	ldr	r0, [r7, #4]
  403ada:	4b0d      	ldr	r3, [pc, #52]	; (403b10 <spi_master_init+0x58>)
  403adc:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  403ade:	6878      	ldr	r0, [r7, #4]
  403ae0:	2100      	movs	r1, #0
  403ae2:	4b0c      	ldr	r3, [pc, #48]	; (403b14 <spi_master_init+0x5c>)
  403ae4:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  403ae6:	6878      	ldr	r0, [r7, #4]
  403ae8:	4b0b      	ldr	r3, [pc, #44]	; (403b18 <spi_master_init+0x60>)
  403aea:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  403aec:	6878      	ldr	r0, [r7, #4]
  403aee:	4b0b      	ldr	r3, [pc, #44]	; (403b1c <spi_master_init+0x64>)
  403af0:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  403af2:	6878      	ldr	r0, [r7, #4]
  403af4:	2100      	movs	r1, #0
  403af6:	4b0a      	ldr	r3, [pc, #40]	; (403b20 <spi_master_init+0x68>)
  403af8:	4798      	blx	r3
}
  403afa:	3708      	adds	r7, #8
  403afc:	46bd      	mov	sp, r7
  403afe:	bd80      	pop	{r7, pc}
  403b00:	004055a9 	.word	0x004055a9
  403b04:	004039d9 	.word	0x004039d9
  403b08:	004039f1 	.word	0x004039f1
  403b0c:	00403a79 	.word	0x00403a79
  403b10:	00403a99 	.word	0x00403a99
  403b14:	004055c1 	.word	0x004055c1
  403b18:	00403a11 	.word	0x00403a11
  403b1c:	00403a31 	.word	0x00403a31
  403b20:	004055f5 	.word	0x004055f5

00403b24 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  403b24:	b590      	push	{r4, r7, lr}
  403b26:	b087      	sub	sp, #28
  403b28:	af00      	add	r7, sp, #0
  403b2a:	60f8      	str	r0, [r7, #12]
  403b2c:	60b9      	str	r1, [r7, #8]
  403b2e:	603b      	str	r3, [r7, #0]
  403b30:	4613      	mov	r3, r2
  403b32:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  403b34:	4b21      	ldr	r3, [pc, #132]	; (403bbc <spi_master_setup_device+0x98>)
  403b36:	4798      	blx	r3
  403b38:	4603      	mov	r3, r0
  403b3a:	6838      	ldr	r0, [r7, #0]
  403b3c:	4619      	mov	r1, r3
  403b3e:	4b20      	ldr	r3, [pc, #128]	; (403bc0 <spi_master_setup_device+0x9c>)
  403b40:	4798      	blx	r3
  403b42:	4603      	mov	r3, r0
  403b44:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  403b46:	68bb      	ldr	r3, [r7, #8]
  403b48:	681b      	ldr	r3, [r3, #0]
  403b4a:	68f8      	ldr	r0, [r7, #12]
  403b4c:	4619      	mov	r1, r3
  403b4e:	2200      	movs	r2, #0
  403b50:	2300      	movs	r3, #0
  403b52:	4c1c      	ldr	r4, [pc, #112]	; (403bc4 <spi_master_setup_device+0xa0>)
  403b54:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  403b56:	68bb      	ldr	r3, [r7, #8]
  403b58:	681b      	ldr	r3, [r3, #0]
  403b5a:	68f8      	ldr	r0, [r7, #12]
  403b5c:	4619      	mov	r1, r3
  403b5e:	2208      	movs	r2, #8
  403b60:	4b19      	ldr	r3, [pc, #100]	; (403bc8 <spi_master_setup_device+0xa4>)
  403b62:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  403b64:	68bb      	ldr	r3, [r7, #8]
  403b66:	681a      	ldr	r2, [r3, #0]
  403b68:	8afb      	ldrh	r3, [r7, #22]
  403b6a:	b2db      	uxtb	r3, r3
  403b6c:	68f8      	ldr	r0, [r7, #12]
  403b6e:	4611      	mov	r1, r2
  403b70:	461a      	mov	r2, r3
  403b72:	4b16      	ldr	r3, [pc, #88]	; (403bcc <spi_master_setup_device+0xa8>)
  403b74:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  403b76:	68bb      	ldr	r3, [r7, #8]
  403b78:	681b      	ldr	r3, [r3, #0]
  403b7a:	68f8      	ldr	r0, [r7, #12]
  403b7c:	4619      	mov	r1, r3
  403b7e:	2208      	movs	r2, #8
  403b80:	4b13      	ldr	r3, [pc, #76]	; (403bd0 <spi_master_setup_device+0xac>)
  403b82:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  403b84:	68bb      	ldr	r3, [r7, #8]
  403b86:	681a      	ldr	r2, [r3, #0]
  403b88:	79fb      	ldrb	r3, [r7, #7]
  403b8a:	085b      	lsrs	r3, r3, #1
  403b8c:	b2db      	uxtb	r3, r3
  403b8e:	68f8      	ldr	r0, [r7, #12]
  403b90:	4611      	mov	r1, r2
  403b92:	461a      	mov	r2, r3
  403b94:	4b0f      	ldr	r3, [pc, #60]	; (403bd4 <spi_master_setup_device+0xb0>)
  403b96:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  403b98:	68bb      	ldr	r3, [r7, #8]
  403b9a:	681a      	ldr	r2, [r3, #0]
  403b9c:	79fb      	ldrb	r3, [r7, #7]
  403b9e:	f003 0301 	and.w	r3, r3, #1
  403ba2:	2b00      	cmp	r3, #0
  403ba4:	bf14      	ite	ne
  403ba6:	2300      	movne	r3, #0
  403ba8:	2301      	moveq	r3, #1
  403baa:	b2db      	uxtb	r3, r3
  403bac:	68f8      	ldr	r0, [r7, #12]
  403bae:	4611      	mov	r1, r2
  403bb0:	461a      	mov	r2, r3
  403bb2:	4b09      	ldr	r3, [pc, #36]	; (403bd8 <spi_master_setup_device+0xb4>)
  403bb4:	4798      	blx	r3
}
  403bb6:	371c      	adds	r7, #28
  403bb8:	46bd      	mov	sp, r7
  403bba:	bd90      	pop	{r4, r7, pc}
  403bbc:	004039c5 	.word	0x004039c5
  403bc0:	00405825 	.word	0x00405825
  403bc4:	004058b5 	.word	0x004058b5
  403bc8:	004057dd 	.word	0x004057dd
  403bcc:	00405865 	.word	0x00405865
  403bd0:	00405739 	.word	0x00405739
  403bd4:	00405699 	.word	0x00405699
  403bd8:	004056e9 	.word	0x004056e9

00403bdc <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  403bdc:	b580      	push	{r7, lr}
  403bde:	b082      	sub	sp, #8
  403be0:	af00      	add	r7, sp, #0
  403be2:	6078      	str	r0, [r7, #4]
  403be4:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  403be6:	6878      	ldr	r0, [r7, #4]
  403be8:	4b10      	ldr	r3, [pc, #64]	; (403c2c <spi_select_device+0x50>)
  403bea:	4798      	blx	r3
  403bec:	4603      	mov	r3, r0
  403bee:	2b00      	cmp	r3, #0
  403bf0:	d00a      	beq.n	403c08 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  403bf2:	683b      	ldr	r3, [r7, #0]
  403bf4:	681b      	ldr	r3, [r3, #0]
  403bf6:	2b0f      	cmp	r3, #15
  403bf8:	d814      	bhi.n	403c24 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  403bfa:	683b      	ldr	r3, [r7, #0]
  403bfc:	681b      	ldr	r3, [r3, #0]
  403bfe:	6878      	ldr	r0, [r7, #4]
  403c00:	4619      	mov	r1, r3
  403c02:	4b0b      	ldr	r3, [pc, #44]	; (403c30 <spi_select_device+0x54>)
  403c04:	4798      	blx	r3
  403c06:	e00d      	b.n	403c24 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  403c08:	683b      	ldr	r3, [r7, #0]
  403c0a:	681b      	ldr	r3, [r3, #0]
  403c0c:	2b03      	cmp	r3, #3
  403c0e:	d809      	bhi.n	403c24 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  403c10:	683b      	ldr	r3, [r7, #0]
  403c12:	681b      	ldr	r3, [r3, #0]
  403c14:	2201      	movs	r2, #1
  403c16:	fa02 f303 	lsl.w	r3, r2, r3
  403c1a:	43db      	mvns	r3, r3
  403c1c:	6878      	ldr	r0, [r7, #4]
  403c1e:	4619      	mov	r1, r3
  403c20:	4b03      	ldr	r3, [pc, #12]	; (403c30 <spi_select_device+0x54>)
  403c22:	4798      	blx	r3
		}
	}
}
  403c24:	3708      	adds	r7, #8
  403c26:	46bd      	mov	sp, r7
  403c28:	bd80      	pop	{r7, pc}
  403c2a:	bf00      	nop
  403c2c:	00403a51 	.word	0x00403a51
  403c30:	004055c1 	.word	0x004055c1

00403c34 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  403c34:	b580      	push	{r7, lr}
  403c36:	b086      	sub	sp, #24
  403c38:	af00      	add	r7, sp, #0
  403c3a:	60f8      	str	r0, [r7, #12]
  403c3c:	60b9      	str	r1, [r7, #8]
  403c3e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403c40:	2300      	movs	r3, #0
  403c42:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  403c44:	68fb      	ldr	r3, [r7, #12]
  403c46:	2b00      	cmp	r3, #0
  403c48:	d002      	beq.n	403c50 <_read+0x1c>
		return -1;
  403c4a:	f04f 33ff 	mov.w	r3, #4294967295
  403c4e:	e014      	b.n	403c7a <_read+0x46>
	}

	for (; len > 0; --len) {
  403c50:	e00f      	b.n	403c72 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  403c52:	4b0c      	ldr	r3, [pc, #48]	; (403c84 <_read+0x50>)
  403c54:	681b      	ldr	r3, [r3, #0]
  403c56:	4a0c      	ldr	r2, [pc, #48]	; (403c88 <_read+0x54>)
  403c58:	6812      	ldr	r2, [r2, #0]
  403c5a:	4610      	mov	r0, r2
  403c5c:	68b9      	ldr	r1, [r7, #8]
  403c5e:	4798      	blx	r3
		ptr++;
  403c60:	68bb      	ldr	r3, [r7, #8]
  403c62:	3301      	adds	r3, #1
  403c64:	60bb      	str	r3, [r7, #8]
		nChars++;
  403c66:	697b      	ldr	r3, [r7, #20]
  403c68:	3301      	adds	r3, #1
  403c6a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  403c6c:	687b      	ldr	r3, [r7, #4]
  403c6e:	3b01      	subs	r3, #1
  403c70:	607b      	str	r3, [r7, #4]
  403c72:	687b      	ldr	r3, [r7, #4]
  403c74:	2b00      	cmp	r3, #0
  403c76:	dcec      	bgt.n	403c52 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  403c78:	697b      	ldr	r3, [r7, #20]
}
  403c7a:	4618      	mov	r0, r3
  403c7c:	3718      	adds	r7, #24
  403c7e:	46bd      	mov	sp, r7
  403c80:	bd80      	pop	{r7, pc}
  403c82:	bf00      	nop
  403c84:	200045dc 	.word	0x200045dc
  403c88:	200045e4 	.word	0x200045e4

00403c8c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  403c8c:	b580      	push	{r7, lr}
  403c8e:	b086      	sub	sp, #24
  403c90:	af00      	add	r7, sp, #0
  403c92:	60f8      	str	r0, [r7, #12]
  403c94:	60b9      	str	r1, [r7, #8]
  403c96:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  403c98:	2300      	movs	r3, #0
  403c9a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  403c9c:	68fb      	ldr	r3, [r7, #12]
  403c9e:	2b01      	cmp	r3, #1
  403ca0:	d008      	beq.n	403cb4 <_write+0x28>
  403ca2:	68fb      	ldr	r3, [r7, #12]
  403ca4:	2b02      	cmp	r3, #2
  403ca6:	d005      	beq.n	403cb4 <_write+0x28>
  403ca8:	68fb      	ldr	r3, [r7, #12]
  403caa:	2b03      	cmp	r3, #3
  403cac:	d002      	beq.n	403cb4 <_write+0x28>
		return -1;
  403cae:	f04f 33ff 	mov.w	r3, #4294967295
  403cb2:	e01b      	b.n	403cec <_write+0x60>
	}

	for (; len != 0; --len) {
  403cb4:	e016      	b.n	403ce4 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  403cb6:	4b0f      	ldr	r3, [pc, #60]	; (403cf4 <_write+0x68>)
  403cb8:	681a      	ldr	r2, [r3, #0]
  403cba:	4b0f      	ldr	r3, [pc, #60]	; (403cf8 <_write+0x6c>)
  403cbc:	6819      	ldr	r1, [r3, #0]
  403cbe:	68bb      	ldr	r3, [r7, #8]
  403cc0:	1c58      	adds	r0, r3, #1
  403cc2:	60b8      	str	r0, [r7, #8]
  403cc4:	781b      	ldrb	r3, [r3, #0]
  403cc6:	4608      	mov	r0, r1
  403cc8:	4619      	mov	r1, r3
  403cca:	4790      	blx	r2
  403ccc:	4603      	mov	r3, r0
  403cce:	2b00      	cmp	r3, #0
  403cd0:	da02      	bge.n	403cd8 <_write+0x4c>
			return -1;
  403cd2:	f04f 33ff 	mov.w	r3, #4294967295
  403cd6:	e009      	b.n	403cec <_write+0x60>
		}
		++nChars;
  403cd8:	697b      	ldr	r3, [r7, #20]
  403cda:	3301      	adds	r3, #1
  403cdc:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  403cde:	687b      	ldr	r3, [r7, #4]
  403ce0:	3b01      	subs	r3, #1
  403ce2:	607b      	str	r3, [r7, #4]
  403ce4:	687b      	ldr	r3, [r7, #4]
  403ce6:	2b00      	cmp	r3, #0
  403ce8:	d1e5      	bne.n	403cb6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  403cea:	697b      	ldr	r3, [r7, #20]
}
  403cec:	4618      	mov	r0, r3
  403cee:	3718      	adds	r7, #24
  403cf0:	46bd      	mov	sp, r7
  403cf2:	bd80      	pop	{r7, pc}
  403cf4:	200045e0 	.word	0x200045e0
  403cf8:	200045e4 	.word	0x200045e4

00403cfc <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  403cfc:	b580      	push	{r7, lr}
  403cfe:	b082      	sub	sp, #8
  403d00:	af00      	add	r7, sp, #0
  403d02:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  403d04:	6878      	ldr	r0, [r7, #4]
  403d06:	4b02      	ldr	r3, [pc, #8]	; (403d10 <sysclk_enable_peripheral_clock+0x14>)
  403d08:	4798      	blx	r3
}
  403d0a:	3708      	adds	r7, #8
  403d0c:	46bd      	mov	sp, r7
  403d0e:	bd80      	pop	{r7, pc}
  403d10:	00405519 	.word	0x00405519

00403d14 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  403d14:	b580      	push	{r7, lr}
  403d16:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  403d18:	200b      	movs	r0, #11
  403d1a:	4b04      	ldr	r3, [pc, #16]	; (403d2c <ioport_init+0x18>)
  403d1c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  403d1e:	200c      	movs	r0, #12
  403d20:	4b02      	ldr	r3, [pc, #8]	; (403d2c <ioport_init+0x18>)
  403d22:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  403d24:	200d      	movs	r0, #13
  403d26:	4b01      	ldr	r3, [pc, #4]	; (403d2c <ioport_init+0x18>)
  403d28:	4798      	blx	r3
	arch_ioport_init();
}
  403d2a:	bd80      	pop	{r7, pc}
  403d2c:	00403cfd 	.word	0x00403cfd

00403d30 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  403d30:	b580      	push	{r7, lr}
  403d32:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  403d34:	4b3a      	ldr	r3, [pc, #232]	; (403e20 <board_init+0xf0>)
  403d36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403d3a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  403d3c:	4b39      	ldr	r3, [pc, #228]	; (403e24 <board_init+0xf4>)
  403d3e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  403d40:	2017      	movs	r0, #23
  403d42:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403d46:	4b38      	ldr	r3, [pc, #224]	; (403e28 <board_init+0xf8>)
  403d48:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  403d4a:	202e      	movs	r0, #46	; 0x2e
  403d4c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403d50:	4b35      	ldr	r3, [pc, #212]	; (403e28 <board_init+0xf8>)
  403d52:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  403d54:	2019      	movs	r0, #25
  403d56:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403d5a:	4b33      	ldr	r3, [pc, #204]	; (403e28 <board_init+0xf8>)
  403d5c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  403d5e:	200f      	movs	r0, #15
  403d60:	4932      	ldr	r1, [pc, #200]	; (403e2c <board_init+0xfc>)
  403d62:	4b31      	ldr	r3, [pc, #196]	; (403e28 <board_init+0xf8>)
  403d64:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  403d66:	2010      	movs	r0, #16
  403d68:	4931      	ldr	r1, [pc, #196]	; (403e30 <board_init+0x100>)
  403d6a:	4b2f      	ldr	r3, [pc, #188]	; (403e28 <board_init+0xf8>)
  403d6c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  403d6e:	4831      	ldr	r0, [pc, #196]	; (403e34 <board_init+0x104>)
  403d70:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  403d74:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  403d78:	4b2f      	ldr	r3, [pc, #188]	; (403e38 <board_init+0x108>)
  403d7a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  403d7c:	2000      	movs	r0, #0
  403d7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403d82:	4b29      	ldr	r3, [pc, #164]	; (403e28 <board_init+0xf8>)
  403d84:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  403d86:	2008      	movs	r0, #8
  403d88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403d8c:	4b26      	ldr	r3, [pc, #152]	; (403e28 <board_init+0xf8>)
  403d8e:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  403d90:	2003      	movs	r0, #3
  403d92:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403d96:	4b24      	ldr	r3, [pc, #144]	; (403e28 <board_init+0xf8>)
  403d98:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  403d9a:	2004      	movs	r0, #4
  403d9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403da0:	4b21      	ldr	r3, [pc, #132]	; (403e28 <board_init+0xf8>)
  403da2:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  403da4:	200c      	movs	r0, #12
  403da6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403daa:	4b1f      	ldr	r3, [pc, #124]	; (403e28 <board_init+0xf8>)
  403dac:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  403dae:	200d      	movs	r0, #13
  403db0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403db4:	4b1c      	ldr	r3, [pc, #112]	; (403e28 <board_init+0xf8>)
  403db6:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  403db8:	200e      	movs	r0, #14
  403dba:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403dbe:	4b1a      	ldr	r3, [pc, #104]	; (403e28 <board_init+0xf8>)
  403dc0:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  403dc2:	201f      	movs	r0, #31
  403dc4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403dc8:	4b17      	ldr	r3, [pc, #92]	; (403e28 <board_init+0xf8>)
  403dca:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  403dcc:	201e      	movs	r0, #30
  403dce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403dd2:	4b15      	ldr	r3, [pc, #84]	; (403e28 <board_init+0xf8>)
  403dd4:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  403dd6:	200c      	movs	r0, #12
  403dd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403ddc:	4b12      	ldr	r3, [pc, #72]	; (403e28 <board_init+0xf8>)
  403dde:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  403de0:	200d      	movs	r0, #13
  403de2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403de6:	4b10      	ldr	r3, [pc, #64]	; (403e28 <board_init+0xf8>)
  403de8:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  403dea:	200e      	movs	r0, #14
  403dec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403df0:	4b0d      	ldr	r3, [pc, #52]	; (403e28 <board_init+0xf8>)
  403df2:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  403df4:	201e      	movs	r0, #30
  403df6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403dfa:	4b0b      	ldr	r3, [pc, #44]	; (403e28 <board_init+0xf8>)
  403dfc:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  403dfe:	201c      	movs	r0, #28
  403e00:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403e04:	4b08      	ldr	r3, [pc, #32]	; (403e28 <board_init+0xf8>)
  403e06:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  403e08:	201d      	movs	r0, #29
  403e0a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403e0e:	4b06      	ldr	r3, [pc, #24]	; (403e28 <board_init+0xf8>)
  403e10:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  403e12:	204d      	movs	r0, #77	; 0x4d
  403e14:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  403e18:	4b03      	ldr	r3, [pc, #12]	; (403e28 <board_init+0xf8>)
  403e1a:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  403e1c:	bd80      	pop	{r7, pc}
  403e1e:	bf00      	nop
  403e20:	400e1450 	.word	0x400e1450
  403e24:	00403d15 	.word	0x00403d15
  403e28:	00404e91 	.word	0x00404e91
  403e2c:	28000079 	.word	0x28000079
  403e30:	28000059 	.word	0x28000059
  403e34:	400e0e00 	.word	0x400e0e00
  403e38:	00405045 	.word	0x00405045

00403e3c <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  403e3c:	b580      	push	{r7, lr}
  403e3e:	b084      	sub	sp, #16
  403e40:	af00      	add	r7, sp, #0
  403e42:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403e44:	2300      	movs	r3, #0
  403e46:	60fb      	str	r3, [r7, #12]
  403e48:	e017      	b.n	403e7a <LED_Off+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  403e4a:	4b0f      	ldr	r3, [pc, #60]	; (403e88 <LED_Off+0x4c>)
  403e4c:	68fa      	ldr	r2, [r7, #12]
  403e4e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  403e52:	687b      	ldr	r3, [r7, #4]
  403e54:	429a      	cmp	r2, r3
  403e56:	d10d      	bne.n	403e74 <LED_Off+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  403e58:	4a0b      	ldr	r2, [pc, #44]	; (403e88 <LED_Off+0x4c>)
  403e5a:	68fb      	ldr	r3, [r7, #12]
  403e5c:	00db      	lsls	r3, r3, #3
  403e5e:	4413      	add	r3, r2
  403e60:	685b      	ldr	r3, [r3, #4]
  403e62:	2b01      	cmp	r3, #1
  403e64:	d103      	bne.n	403e6e <LED_Off+0x32>
				gpio_set_pin_low(led_gpio);
  403e66:	6878      	ldr	r0, [r7, #4]
  403e68:	4b08      	ldr	r3, [pc, #32]	; (403e8c <LED_Off+0x50>)
  403e6a:	4798      	blx	r3
  403e6c:	e002      	b.n	403e74 <LED_Off+0x38>
			} else {
				gpio_set_pin_high(led_gpio);
  403e6e:	6878      	ldr	r0, [r7, #4]
  403e70:	4b07      	ldr	r3, [pc, #28]	; (403e90 <LED_Off+0x54>)
  403e72:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403e74:	68fb      	ldr	r3, [r7, #12]
  403e76:	3301      	adds	r3, #1
  403e78:	60fb      	str	r3, [r7, #12]
  403e7a:	68fb      	ldr	r3, [r7, #12]
  403e7c:	2b03      	cmp	r3, #3
  403e7e:	d9e4      	bls.n	403e4a <LED_Off+0xe>
			} else {
				gpio_set_pin_high(led_gpio);
			}
		}
	}
}
  403e80:	3710      	adds	r7, #16
  403e82:	46bd      	mov	sp, r7
  403e84:	bd80      	pop	{r7, pc}
  403e86:	bf00      	nop
  403e88:	00413dc8 	.word	0x00413dc8
  403e8c:	00404e0d 	.word	0x00404e0d
  403e90:	00404de1 	.word	0x00404de1

00403e94 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  403e94:	b580      	push	{r7, lr}
  403e96:	b084      	sub	sp, #16
  403e98:	af00      	add	r7, sp, #0
  403e9a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403e9c:	2300      	movs	r3, #0
  403e9e:	60fb      	str	r3, [r7, #12]
  403ea0:	e017      	b.n	403ed2 <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  403ea2:	4b0f      	ldr	r3, [pc, #60]	; (403ee0 <LED_On+0x4c>)
  403ea4:	68fa      	ldr	r2, [r7, #12]
  403ea6:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  403eaa:	687b      	ldr	r3, [r7, #4]
  403eac:	429a      	cmp	r2, r3
  403eae:	d10d      	bne.n	403ecc <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  403eb0:	4a0b      	ldr	r2, [pc, #44]	; (403ee0 <LED_On+0x4c>)
  403eb2:	68fb      	ldr	r3, [r7, #12]
  403eb4:	00db      	lsls	r3, r3, #3
  403eb6:	4413      	add	r3, r2
  403eb8:	685b      	ldr	r3, [r3, #4]
  403eba:	2b01      	cmp	r3, #1
  403ebc:	d103      	bne.n	403ec6 <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  403ebe:	6878      	ldr	r0, [r7, #4]
  403ec0:	4b08      	ldr	r3, [pc, #32]	; (403ee4 <LED_On+0x50>)
  403ec2:	4798      	blx	r3
  403ec4:	e002      	b.n	403ecc <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  403ec6:	6878      	ldr	r0, [r7, #4]
  403ec8:	4b07      	ldr	r3, [pc, #28]	; (403ee8 <LED_On+0x54>)
  403eca:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  403ecc:	68fb      	ldr	r3, [r7, #12]
  403ece:	3301      	adds	r3, #1
  403ed0:	60fb      	str	r3, [r7, #12]
  403ed2:	68fb      	ldr	r3, [r7, #12]
  403ed4:	2b03      	cmp	r3, #3
  403ed6:	d9e4      	bls.n	403ea2 <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  403ed8:	3710      	adds	r7, #16
  403eda:	46bd      	mov	sp, r7
  403edc:	bd80      	pop	{r7, pc}
  403ede:	bf00      	nop
  403ee0:	00413dc8 	.word	0x00413dc8
  403ee4:	00404de1 	.word	0x00404de1
  403ee8:	00404e0d 	.word	0x00404e0d

00403eec <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403eec:	b480      	push	{r7}
  403eee:	b08b      	sub	sp, #44	; 0x2c
  403ef0:	af00      	add	r7, sp, #0
  403ef2:	6078      	str	r0, [r7, #4]
  403ef4:	460b      	mov	r3, r1
  403ef6:	70fb      	strb	r3, [r7, #3]
  403ef8:	687b      	ldr	r3, [r7, #4]
  403efa:	627b      	str	r3, [r7, #36]	; 0x24
  403efc:	78fb      	ldrb	r3, [r7, #3]
  403efe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  403f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403f04:	61fb      	str	r3, [r7, #28]
  403f06:	69fb      	ldr	r3, [r7, #28]
  403f08:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403f0a:	69bb      	ldr	r3, [r7, #24]
  403f0c:	095b      	lsrs	r3, r3, #5
  403f0e:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403f10:	697b      	ldr	r3, [r7, #20]
  403f12:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403f16:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403f1a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403f1c:	613b      	str	r3, [r7, #16]

	if (level) {
  403f1e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  403f22:	2b00      	cmp	r3, #0
  403f24:	d009      	beq.n	403f3a <ioport_set_pin_level+0x4e>
  403f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403f28:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403f2a:	68fb      	ldr	r3, [r7, #12]
  403f2c:	f003 031f 	and.w	r3, r3, #31
  403f30:	2201      	movs	r2, #1
  403f32:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403f34:	693b      	ldr	r3, [r7, #16]
  403f36:	631a      	str	r2, [r3, #48]	; 0x30
  403f38:	e008      	b.n	403f4c <ioport_set_pin_level+0x60>
  403f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403f3c:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403f3e:	68bb      	ldr	r3, [r7, #8]
  403f40:	f003 031f 	and.w	r3, r3, #31
  403f44:	2201      	movs	r2, #1
  403f46:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403f48:	693b      	ldr	r3, [r7, #16]
  403f4a:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403f4c:	372c      	adds	r7, #44	; 0x2c
  403f4e:	46bd      	mov	sp, r7
  403f50:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f54:	4770      	bx	lr
  403f56:	bf00      	nop

00403f58 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  403f58:	b580      	push	{r7, lr}
  403f5a:	b084      	sub	sp, #16
  403f5c:	af00      	add	r7, sp, #0
  403f5e:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  403f60:	687b      	ldr	r3, [r7, #4]
  403f62:	f1c3 0311 	rsb	r3, r3, #17
  403f66:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  403f68:	687b      	ldr	r3, [r7, #4]
  403f6a:	2b10      	cmp	r3, #16
  403f6c:	bf28      	it	cs
  403f6e:	2310      	movcs	r3, #16
  403f70:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  403f72:	687b      	ldr	r3, [r7, #4]
  403f74:	2b00      	cmp	r3, #0
  403f76:	d001      	beq.n	403f7c <aat31xx_set_backlight+0x24>
  403f78:	687b      	ldr	r3, [r7, #4]
  403f7a:	e000      	b.n	403f7e <aat31xx_set_backlight+0x26>
  403f7c:	2301      	movs	r3, #1
  403f7e:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403f80:	2300      	movs	r3, #0
  403f82:	60fb      	str	r3, [r7, #12]
  403f84:	e01a      	b.n	403fbc <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403f86:	204d      	movs	r0, #77	; 0x4d
  403f88:	2100      	movs	r1, #0
  403f8a:	4b14      	ldr	r3, [pc, #80]	; (403fdc <aat31xx_set_backlight+0x84>)
  403f8c:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  403f8e:	2318      	movs	r3, #24
  403f90:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403f92:	bf00      	nop
  403f94:	68bb      	ldr	r3, [r7, #8]
  403f96:	1e5a      	subs	r2, r3, #1
  403f98:	60ba      	str	r2, [r7, #8]
  403f9a:	2b00      	cmp	r3, #0
  403f9c:	d1fa      	bne.n	403f94 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  403f9e:	204d      	movs	r0, #77	; 0x4d
  403fa0:	2101      	movs	r1, #1
  403fa2:	4b0e      	ldr	r3, [pc, #56]	; (403fdc <aat31xx_set_backlight+0x84>)
  403fa4:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  403fa6:	2318      	movs	r3, #24
  403fa8:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  403faa:	bf00      	nop
  403fac:	68bb      	ldr	r3, [r7, #8]
  403fae:	1e5a      	subs	r2, r3, #1
  403fb0:	60ba      	str	r2, [r7, #8]
  403fb2:	2b00      	cmp	r3, #0
  403fb4:	d1fa      	bne.n	403fac <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403fb6:	68fb      	ldr	r3, [r7, #12]
  403fb8:	3301      	adds	r3, #1
  403fba:	60fb      	str	r3, [r7, #12]
  403fbc:	68fa      	ldr	r2, [r7, #12]
  403fbe:	687b      	ldr	r3, [r7, #4]
  403fc0:	429a      	cmp	r2, r3
  403fc2:	d3e0      	bcc.n	403f86 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  403fc4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403fc8:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  403fca:	bf00      	nop
  403fcc:	68bb      	ldr	r3, [r7, #8]
  403fce:	1e5a      	subs	r2, r3, #1
  403fd0:	60ba      	str	r2, [r7, #8]
  403fd2:	2b00      	cmp	r3, #0
  403fd4:	d1fa      	bne.n	403fcc <aat31xx_set_backlight+0x74>
	}
}
  403fd6:	3710      	adds	r7, #16
  403fd8:	46bd      	mov	sp, r7
  403fda:	bd80      	pop	{r7, pc}
  403fdc:	00403eed 	.word	0x00403eed

00403fe0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  403fe0:	b580      	push	{r7, lr}
  403fe2:	b082      	sub	sp, #8
  403fe4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  403fe6:	204d      	movs	r0, #77	; 0x4d
  403fe8:	2100      	movs	r1, #0
  403fea:	4b07      	ldr	r3, [pc, #28]	; (404008 <aat31xx_disable_backlight+0x28>)
  403fec:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  403fee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  403ff2:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  403ff4:	bf00      	nop
  403ff6:	687b      	ldr	r3, [r7, #4]
  403ff8:	1e5a      	subs	r2, r3, #1
  403ffa:	607a      	str	r2, [r7, #4]
  403ffc:	2b00      	cmp	r3, #0
  403ffe:	d1fa      	bne.n	403ff6 <aat31xx_disable_backlight+0x16>
	}
}
  404000:	3708      	adds	r7, #8
  404002:	46bd      	mov	sp, r7
  404004:	bd80      	pop	{r7, pc}
  404006:	bf00      	nop
  404008:	00403eed 	.word	0x00403eed

0040400c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40400c:	b480      	push	{r7}
  40400e:	b083      	sub	sp, #12
  404010:	af00      	add	r7, sp, #0
  404012:	4603      	mov	r3, r0
  404014:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  404016:	4b08      	ldr	r3, [pc, #32]	; (404038 <NVIC_EnableIRQ+0x2c>)
  404018:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40401c:	0952      	lsrs	r2, r2, #5
  40401e:	79f9      	ldrb	r1, [r7, #7]
  404020:	f001 011f 	and.w	r1, r1, #31
  404024:	2001      	movs	r0, #1
  404026:	fa00 f101 	lsl.w	r1, r0, r1
  40402a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40402e:	370c      	adds	r7, #12
  404030:	46bd      	mov	sp, r7
  404032:	f85d 7b04 	ldr.w	r7, [sp], #4
  404036:	4770      	bx	lr
  404038:	e000e100 	.word	0xe000e100

0040403c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40403c:	b480      	push	{r7}
  40403e:	b083      	sub	sp, #12
  404040:	af00      	add	r7, sp, #0
  404042:	4603      	mov	r3, r0
  404044:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  404046:	4b09      	ldr	r3, [pc, #36]	; (40406c <NVIC_DisableIRQ+0x30>)
  404048:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40404c:	0952      	lsrs	r2, r2, #5
  40404e:	79f9      	ldrb	r1, [r7, #7]
  404050:	f001 011f 	and.w	r1, r1, #31
  404054:	2001      	movs	r0, #1
  404056:	fa00 f101 	lsl.w	r1, r0, r1
  40405a:	3220      	adds	r2, #32
  40405c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  404060:	370c      	adds	r7, #12
  404062:	46bd      	mov	sp, r7
  404064:	f85d 7b04 	ldr.w	r7, [sp], #4
  404068:	4770      	bx	lr
  40406a:	bf00      	nop
  40406c:	e000e100 	.word	0xe000e100

00404070 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  404070:	b480      	push	{r7}
  404072:	b083      	sub	sp, #12
  404074:	af00      	add	r7, sp, #0
  404076:	4603      	mov	r3, r0
  404078:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40407a:	4b09      	ldr	r3, [pc, #36]	; (4040a0 <NVIC_ClearPendingIRQ+0x30>)
  40407c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  404080:	0952      	lsrs	r2, r2, #5
  404082:	79f9      	ldrb	r1, [r7, #7]
  404084:	f001 011f 	and.w	r1, r1, #31
  404088:	2001      	movs	r0, #1
  40408a:	fa00 f101 	lsl.w	r1, r0, r1
  40408e:	3260      	adds	r2, #96	; 0x60
  404090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  404094:	370c      	adds	r7, #12
  404096:	46bd      	mov	sp, r7
  404098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40409c:	4770      	bx	lr
  40409e:	bf00      	nop
  4040a0:	e000e100 	.word	0xe000e100

004040a4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4040a4:	b480      	push	{r7}
  4040a6:	b083      	sub	sp, #12
  4040a8:	af00      	add	r7, sp, #0
  4040aa:	4603      	mov	r3, r0
  4040ac:	6039      	str	r1, [r7, #0]
  4040ae:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4040b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4040b4:	2b00      	cmp	r3, #0
  4040b6:	da0b      	bge.n	4040d0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4040b8:	490d      	ldr	r1, [pc, #52]	; (4040f0 <NVIC_SetPriority+0x4c>)
  4040ba:	79fb      	ldrb	r3, [r7, #7]
  4040bc:	f003 030f 	and.w	r3, r3, #15
  4040c0:	3b04      	subs	r3, #4
  4040c2:	683a      	ldr	r2, [r7, #0]
  4040c4:	b2d2      	uxtb	r2, r2
  4040c6:	0112      	lsls	r2, r2, #4
  4040c8:	b2d2      	uxtb	r2, r2
  4040ca:	440b      	add	r3, r1
  4040cc:	761a      	strb	r2, [r3, #24]
  4040ce:	e009      	b.n	4040e4 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4040d0:	4908      	ldr	r1, [pc, #32]	; (4040f4 <NVIC_SetPriority+0x50>)
  4040d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4040d6:	683a      	ldr	r2, [r7, #0]
  4040d8:	b2d2      	uxtb	r2, r2
  4040da:	0112      	lsls	r2, r2, #4
  4040dc:	b2d2      	uxtb	r2, r2
  4040de:	440b      	add	r3, r1
  4040e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4040e4:	370c      	adds	r7, #12
  4040e6:	46bd      	mov	sp, r7
  4040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040ec:	4770      	bx	lr
  4040ee:	bf00      	nop
  4040f0:	e000ed00 	.word	0xe000ed00
  4040f4:	e000e100 	.word	0xe000e100

004040f8 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4040f8:	b480      	push	{r7}
  4040fa:	b083      	sub	sp, #12
  4040fc:	af00      	add	r7, sp, #0
  4040fe:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  404100:	687b      	ldr	r3, [r7, #4]
  404102:	2280      	movs	r2, #128	; 0x80
  404104:	601a      	str	r2, [r3, #0]
}
  404106:	370c      	adds	r7, #12
  404108:	46bd      	mov	sp, r7
  40410a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40410e:	4770      	bx	lr

00404110 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  404110:	b480      	push	{r7}
  404112:	b083      	sub	sp, #12
  404114:	af00      	add	r7, sp, #0
  404116:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  404118:	687b      	ldr	r3, [r7, #4]
  40411a:	2201      	movs	r2, #1
  40411c:	601a      	str	r2, [r3, #0]
}
  40411e:	370c      	adds	r7, #12
  404120:	46bd      	mov	sp, r7
  404122:	f85d 7b04 	ldr.w	r7, [sp], #4
  404126:	4770      	bx	lr

00404128 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  404128:	b480      	push	{r7}
  40412a:	b083      	sub	sp, #12
  40412c:	af00      	add	r7, sp, #0
  40412e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  404130:	687b      	ldr	r3, [r7, #4]
  404132:	2202      	movs	r2, #2
  404134:	601a      	str	r2, [r3, #0]
}
  404136:	370c      	adds	r7, #12
  404138:	46bd      	mov	sp, r7
  40413a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40413e:	4770      	bx	lr

00404140 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  404140:	b480      	push	{r7}
  404142:	b083      	sub	sp, #12
  404144:	af00      	add	r7, sp, #0
  404146:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  404148:	687b      	ldr	r3, [r7, #4]
  40414a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40414e:	601a      	str	r2, [r3, #0]
}
  404150:	370c      	adds	r7, #12
  404152:	46bd      	mov	sp, r7
  404154:	f85d 7b04 	ldr.w	r7, [sp], #4
  404158:	4770      	bx	lr
  40415a:	bf00      	nop

0040415c <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  40415c:	b480      	push	{r7}
  40415e:	b083      	sub	sp, #12
  404160:	af00      	add	r7, sp, #0
  404162:	6078      	str	r0, [r7, #4]
  404164:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  404166:	687b      	ldr	r3, [r7, #4]
  404168:	683a      	ldr	r2, [r7, #0]
  40416a:	615a      	str	r2, [r3, #20]
}
  40416c:	370c      	adds	r7, #12
  40416e:	46bd      	mov	sp, r7
  404170:	f85d 7b04 	ldr.w	r7, [sp], #4
  404174:	4770      	bx	lr
  404176:	bf00      	nop

00404178 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  404178:	b480      	push	{r7}
  40417a:	b083      	sub	sp, #12
  40417c:	af00      	add	r7, sp, #0
  40417e:	6078      	str	r0, [r7, #4]
  404180:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  404182:	687b      	ldr	r3, [r7, #4]
  404184:	683a      	ldr	r2, [r7, #0]
  404186:	619a      	str	r2, [r3, #24]
}
  404188:	370c      	adds	r7, #12
  40418a:	46bd      	mov	sp, r7
  40418c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404190:	4770      	bx	lr
  404192:	bf00      	nop

00404194 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  404194:	b480      	push	{r7}
  404196:	b083      	sub	sp, #12
  404198:	af00      	add	r7, sp, #0
  40419a:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  40419c:	687b      	ldr	r3, [r7, #4]
  40419e:	69db      	ldr	r3, [r3, #28]
}
  4041a0:	4618      	mov	r0, r3
  4041a2:	370c      	adds	r7, #12
  4041a4:	46bd      	mov	sp, r7
  4041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041aa:	4770      	bx	lr

004041ac <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4041ac:	b590      	push	{r4, r7, lr}
  4041ae:	b083      	sub	sp, #12
  4041b0:	af00      	add	r7, sp, #0
  4041b2:	4603      	mov	r3, r0
  4041b4:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4041b6:	480f      	ldr	r0, [pc, #60]	; (4041f4 <ili9225_write_cmd+0x48>)
  4041b8:	2102      	movs	r1, #2
  4041ba:	2200      	movs	r2, #0
  4041bc:	4b0e      	ldr	r3, [pc, #56]	; (4041f8 <ili9225_write_cmd+0x4c>)
  4041be:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4041c0:	480c      	ldr	r0, [pc, #48]	; (4041f4 <ili9225_write_cmd+0x48>)
  4041c2:	4b0e      	ldr	r3, [pc, #56]	; (4041fc <ili9225_write_cmd+0x50>)
  4041c4:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4041c6:	201c      	movs	r0, #28
  4041c8:	4b0d      	ldr	r3, [pc, #52]	; (404200 <ili9225_write_cmd+0x54>)
  4041ca:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4041cc:	79fb      	ldrb	r3, [r7, #7]
  4041ce:	b29b      	uxth	r3, r3
  4041d0:	4808      	ldr	r0, [pc, #32]	; (4041f4 <ili9225_write_cmd+0x48>)
  4041d2:	4619      	mov	r1, r3
  4041d4:	2202      	movs	r2, #2
  4041d6:	2300      	movs	r3, #0
  4041d8:	4c0a      	ldr	r4, [pc, #40]	; (404204 <ili9225_write_cmd+0x58>)
  4041da:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4041dc:	4805      	ldr	r0, [pc, #20]	; (4041f4 <ili9225_write_cmd+0x48>)
  4041de:	4b0a      	ldr	r3, [pc, #40]	; (404208 <ili9225_write_cmd+0x5c>)
  4041e0:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4041e2:	4804      	ldr	r0, [pc, #16]	; (4041f4 <ili9225_write_cmd+0x48>)
  4041e4:	2102      	movs	r1, #2
  4041e6:	2280      	movs	r2, #128	; 0x80
  4041e8:	4b03      	ldr	r3, [pc, #12]	; (4041f8 <ili9225_write_cmd+0x4c>)
  4041ea:	4798      	blx	r3
}
  4041ec:	370c      	adds	r7, #12
  4041ee:	46bd      	mov	sp, r7
  4041f0:	bd90      	pop	{r4, r7, pc}
  4041f2:	bf00      	nop
  4041f4:	40008000 	.word	0x40008000
  4041f8:	004057dd 	.word	0x004057dd
  4041fc:	00404111 	.word	0x00404111
  404200:	00404e0d 	.word	0x00404e0d
  404204:	00405625 	.word	0x00405625
  404208:	00404129 	.word	0x00404129

0040420c <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  40420c:	b580      	push	{r7, lr}
  40420e:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  404210:	2022      	movs	r0, #34	; 0x22
  404212:	4b01      	ldr	r3, [pc, #4]	; (404218 <ili9225_write_ram_prepare+0xc>)
  404214:	4798      	blx	r3
}
  404216:	bd80      	pop	{r7, pc}
  404218:	004041ad 	.word	0x004041ad

0040421c <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  40421c:	b590      	push	{r4, r7, lr}
  40421e:	b083      	sub	sp, #12
  404220:	af00      	add	r7, sp, #0
  404222:	4603      	mov	r3, r0
  404224:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  404226:	4809      	ldr	r0, [pc, #36]	; (40424c <ili9225_write_ram+0x30>)
  404228:	4b09      	ldr	r3, [pc, #36]	; (404250 <ili9225_write_ram+0x34>)
  40422a:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  40422c:	201c      	movs	r0, #28
  40422e:	4b09      	ldr	r3, [pc, #36]	; (404254 <ili9225_write_ram+0x38>)
  404230:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  404232:	88fb      	ldrh	r3, [r7, #6]
  404234:	4805      	ldr	r0, [pc, #20]	; (40424c <ili9225_write_ram+0x30>)
  404236:	4619      	mov	r1, r3
  404238:	2202      	movs	r2, #2
  40423a:	2300      	movs	r3, #0
  40423c:	4c06      	ldr	r4, [pc, #24]	; (404258 <ili9225_write_ram+0x3c>)
  40423e:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  404240:	4802      	ldr	r0, [pc, #8]	; (40424c <ili9225_write_ram+0x30>)
  404242:	4b06      	ldr	r3, [pc, #24]	; (40425c <ili9225_write_ram+0x40>)
  404244:	4798      	blx	r3
}
  404246:	370c      	adds	r7, #12
  404248:	46bd      	mov	sp, r7
  40424a:	bd90      	pop	{r4, r7, pc}
  40424c:	40008000 	.word	0x40008000
  404250:	00404111 	.word	0x00404111
  404254:	00404de1 	.word	0x00404de1
  404258:	00405625 	.word	0x00405625
  40425c:	00404129 	.word	0x00404129

00404260 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  404260:	b590      	push	{r4, r7, lr}
  404262:	b085      	sub	sp, #20
  404264:	af00      	add	r7, sp, #0
  404266:	6078      	str	r0, [r7, #4]
  404268:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  40426a:	683b      	ldr	r3, [r7, #0]
  40426c:	2b00      	cmp	r3, #0
  40426e:	d100      	bne.n	404272 <ili9225_write_ram_buffer+0x12>
		return;
  404270:	e01d      	b.n	4042ae <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  404272:	4810      	ldr	r0, [pc, #64]	; (4042b4 <ili9225_write_ram_buffer+0x54>)
  404274:	4b10      	ldr	r3, [pc, #64]	; (4042b8 <ili9225_write_ram_buffer+0x58>)
  404276:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  404278:	201c      	movs	r0, #28
  40427a:	4b10      	ldr	r3, [pc, #64]	; (4042bc <ili9225_write_ram_buffer+0x5c>)
  40427c:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  40427e:	2300      	movs	r3, #0
  404280:	60fb      	str	r3, [r7, #12]
  404282:	e00d      	b.n	4042a0 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  404284:	68fb      	ldr	r3, [r7, #12]
  404286:	005b      	lsls	r3, r3, #1
  404288:	687a      	ldr	r2, [r7, #4]
  40428a:	4413      	add	r3, r2
  40428c:	881b      	ldrh	r3, [r3, #0]
  40428e:	4809      	ldr	r0, [pc, #36]	; (4042b4 <ili9225_write_ram_buffer+0x54>)
  404290:	4619      	mov	r1, r3
  404292:	2202      	movs	r2, #2
  404294:	2300      	movs	r3, #0
  404296:	4c0a      	ldr	r4, [pc, #40]	; (4042c0 <ili9225_write_ram_buffer+0x60>)
  404298:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  40429a:	68fb      	ldr	r3, [r7, #12]
  40429c:	3301      	adds	r3, #1
  40429e:	60fb      	str	r3, [r7, #12]
  4042a0:	68fa      	ldr	r2, [r7, #12]
  4042a2:	683b      	ldr	r3, [r7, #0]
  4042a4:	429a      	cmp	r2, r3
  4042a6:	d3ed      	bcc.n	404284 <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  4042a8:	4802      	ldr	r0, [pc, #8]	; (4042b4 <ili9225_write_ram_buffer+0x54>)
  4042aa:	4b06      	ldr	r3, [pc, #24]	; (4042c4 <ili9225_write_ram_buffer+0x64>)
  4042ac:	4798      	blx	r3
}
  4042ae:	3714      	adds	r7, #20
  4042b0:	46bd      	mov	sp, r7
  4042b2:	bd90      	pop	{r4, r7, pc}
  4042b4:	40008000 	.word	0x40008000
  4042b8:	00404111 	.word	0x00404111
  4042bc:	00404de1 	.word	0x00404de1
  4042c0:	00405625 	.word	0x00405625
  4042c4:	00404129 	.word	0x00404129

004042c8 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  4042c8:	b580      	push	{r7, lr}
  4042ca:	b082      	sub	sp, #8
  4042cc:	af00      	add	r7, sp, #0
  4042ce:	4602      	mov	r2, r0
  4042d0:	460b      	mov	r3, r1
  4042d2:	71fa      	strb	r2, [r7, #7]
  4042d4:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  4042d6:	79fb      	ldrb	r3, [r7, #7]
  4042d8:	4618      	mov	r0, r3
  4042da:	4b04      	ldr	r3, [pc, #16]	; (4042ec <ili9225_write_register+0x24>)
  4042dc:	4798      	blx	r3
	ili9225_write_ram(us_data);
  4042de:	88bb      	ldrh	r3, [r7, #4]
  4042e0:	4618      	mov	r0, r3
  4042e2:	4b03      	ldr	r3, [pc, #12]	; (4042f0 <ili9225_write_register+0x28>)
  4042e4:	4798      	blx	r3
}
  4042e6:	3708      	adds	r7, #8
  4042e8:	46bd      	mov	sp, r7
  4042ea:	bd80      	pop	{r7, pc}
  4042ec:	004041ad 	.word	0x004041ad
  4042f0:	0040421d 	.word	0x0040421d

004042f4 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  4042f4:	b480      	push	{r7}
  4042f6:	b085      	sub	sp, #20
  4042f8:	af00      	add	r7, sp, #0
  4042fa:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  4042fc:	2300      	movs	r3, #0
  4042fe:	60fb      	str	r3, [r7, #12]
  404300:	e00c      	b.n	40431c <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  404302:	2300      	movs	r3, #0
  404304:	60fb      	str	r3, [r7, #12]
  404306:	e002      	b.n	40430e <ili9225_delay+0x1a>
  404308:	68fb      	ldr	r3, [r7, #12]
  40430a:	3301      	adds	r3, #1
  40430c:	60fb      	str	r3, [r7, #12]
  40430e:	68fa      	ldr	r2, [r7, #12]
  404310:	4b07      	ldr	r3, [pc, #28]	; (404330 <ili9225_delay+0x3c>)
  404312:	429a      	cmp	r2, r3
  404314:	d9f8      	bls.n	404308 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  404316:	68fb      	ldr	r3, [r7, #12]
  404318:	3301      	adds	r3, #1
  40431a:	60fb      	str	r3, [r7, #12]
  40431c:	68fa      	ldr	r2, [r7, #12]
  40431e:	687b      	ldr	r3, [r7, #4]
  404320:	429a      	cmp	r2, r3
  404322:	d3ee      	bcc.n	404302 <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  404324:	3714      	adds	r7, #20
  404326:	46bd      	mov	sp, r7
  404328:	f85d 7b04 	ldr.w	r7, [sp], #4
  40432c:	4770      	bx	lr
  40432e:	bf00      	nop
  404330:	0001869f 	.word	0x0001869f

00404334 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  404334:	b480      	push	{r7}
  404336:	b087      	sub	sp, #28
  404338:	af00      	add	r7, sp, #0
  40433a:	60f8      	str	r0, [r7, #12]
  40433c:	60b9      	str	r1, [r7, #8]
  40433e:	607a      	str	r2, [r7, #4]
  404340:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  404342:	68fb      	ldr	r3, [r7, #12]
  404344:	681b      	ldr	r3, [r3, #0]
  404346:	2baf      	cmp	r3, #175	; 0xaf
  404348:	d902      	bls.n	404350 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  40434a:	68fb      	ldr	r3, [r7, #12]
  40434c:	22af      	movs	r2, #175	; 0xaf
  40434e:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  404350:	687b      	ldr	r3, [r7, #4]
  404352:	681b      	ldr	r3, [r3, #0]
  404354:	2baf      	cmp	r3, #175	; 0xaf
  404356:	d902      	bls.n	40435e <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  404358:	687b      	ldr	r3, [r7, #4]
  40435a:	22af      	movs	r2, #175	; 0xaf
  40435c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  40435e:	68bb      	ldr	r3, [r7, #8]
  404360:	681b      	ldr	r3, [r3, #0]
  404362:	2bdb      	cmp	r3, #219	; 0xdb
  404364:	d902      	bls.n	40436c <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  404366:	68bb      	ldr	r3, [r7, #8]
  404368:	22db      	movs	r2, #219	; 0xdb
  40436a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  40436c:	683b      	ldr	r3, [r7, #0]
  40436e:	681b      	ldr	r3, [r3, #0]
  404370:	2bdb      	cmp	r3, #219	; 0xdb
  404372:	d902      	bls.n	40437a <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  404374:	683b      	ldr	r3, [r7, #0]
  404376:	22db      	movs	r2, #219	; 0xdb
  404378:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  40437a:	68fb      	ldr	r3, [r7, #12]
  40437c:	681a      	ldr	r2, [r3, #0]
  40437e:	687b      	ldr	r3, [r7, #4]
  404380:	681b      	ldr	r3, [r3, #0]
  404382:	429a      	cmp	r2, r3
  404384:	d909      	bls.n	40439a <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  404386:	68fb      	ldr	r3, [r7, #12]
  404388:	681b      	ldr	r3, [r3, #0]
  40438a:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  40438c:	687b      	ldr	r3, [r7, #4]
  40438e:	681a      	ldr	r2, [r3, #0]
  404390:	68fb      	ldr	r3, [r7, #12]
  404392:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  404394:	687b      	ldr	r3, [r7, #4]
  404396:	697a      	ldr	r2, [r7, #20]
  404398:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  40439a:	68bb      	ldr	r3, [r7, #8]
  40439c:	681a      	ldr	r2, [r3, #0]
  40439e:	683b      	ldr	r3, [r7, #0]
  4043a0:	681b      	ldr	r3, [r3, #0]
  4043a2:	429a      	cmp	r2, r3
  4043a4:	d909      	bls.n	4043ba <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  4043a6:	68bb      	ldr	r3, [r7, #8]
  4043a8:	681b      	ldr	r3, [r3, #0]
  4043aa:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4043ac:	683b      	ldr	r3, [r7, #0]
  4043ae:	681a      	ldr	r2, [r3, #0]
  4043b0:	68bb      	ldr	r3, [r7, #8]
  4043b2:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  4043b4:	683b      	ldr	r3, [r7, #0]
  4043b6:	697a      	ldr	r2, [r7, #20]
  4043b8:	601a      	str	r2, [r3, #0]
	}
}
  4043ba:	371c      	adds	r7, #28
  4043bc:	46bd      	mov	sp, r7
  4043be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4043c2:	4770      	bx	lr

004043c4 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  4043c4:	b590      	push	{r4, r7, lr}
  4043c6:	b087      	sub	sp, #28
  4043c8:	af02      	add	r7, sp, #8
  4043ca:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  4043cc:	2302      	movs	r3, #2
  4043ce:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4043d0:	201d      	movs	r0, #29
  4043d2:	4b77      	ldr	r3, [pc, #476]	; (4045b0 <ili9225_init+0x1ec>)
  4043d4:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  4043d6:	2002      	movs	r0, #2
  4043d8:	4b76      	ldr	r3, [pc, #472]	; (4045b4 <ili9225_init+0x1f0>)
  4043da:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  4043dc:	201d      	movs	r0, #29
  4043de:	4b76      	ldr	r3, [pc, #472]	; (4045b8 <ili9225_init+0x1f4>)
  4043e0:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  4043e2:	2014      	movs	r0, #20
  4043e4:	4b73      	ldr	r3, [pc, #460]	; (4045b4 <ili9225_init+0x1f0>)
  4043e6:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4043e8:	201d      	movs	r0, #29
  4043ea:	4b71      	ldr	r3, [pc, #452]	; (4045b0 <ili9225_init+0x1ec>)
  4043ec:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  4043ee:	2032      	movs	r0, #50	; 0x32
  4043f0:	4b70      	ldr	r3, [pc, #448]	; (4045b4 <ili9225_init+0x1f0>)
  4043f2:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4043f4:	4871      	ldr	r0, [pc, #452]	; (4045bc <ili9225_init+0x1f8>)
  4043f6:	4b72      	ldr	r3, [pc, #456]	; (4045c0 <ili9225_init+0x1fc>)
  4043f8:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  4043fa:	4870      	ldr	r0, [pc, #448]	; (4045bc <ili9225_init+0x1f8>)
  4043fc:	4b71      	ldr	r3, [pc, #452]	; (4045c4 <ili9225_init+0x200>)
  4043fe:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  404400:	486e      	ldr	r0, [pc, #440]	; (4045bc <ili9225_init+0x1f8>)
  404402:	4b71      	ldr	r3, [pc, #452]	; (4045c8 <ili9225_init+0x204>)
  404404:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  404406:	2015      	movs	r0, #21
  404408:	4b70      	ldr	r3, [pc, #448]	; (4045cc <ili9225_init+0x208>)
  40440a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  40440c:	2015      	movs	r0, #21
  40440e:	4b70      	ldr	r3, [pc, #448]	; (4045d0 <ili9225_init+0x20c>)
  404410:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  404412:	2015      	movs	r0, #21
  404414:	2100      	movs	r1, #0
  404416:	4b6f      	ldr	r3, [pc, #444]	; (4045d4 <ili9225_init+0x210>)
  404418:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  40441a:	2015      	movs	r0, #21
  40441c:	4b6e      	ldr	r3, [pc, #440]	; (4045d8 <ili9225_init+0x214>)
  40441e:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  404420:	4866      	ldr	r0, [pc, #408]	; (4045bc <ili9225_init+0x1f8>)
  404422:	4b6e      	ldr	r3, [pc, #440]	; (4045dc <ili9225_init+0x218>)
  404424:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  404426:	f107 030c 	add.w	r3, r7, #12
  40442a:	2200      	movs	r2, #0
  40442c:	9200      	str	r2, [sp, #0]
  40442e:	4863      	ldr	r0, [pc, #396]	; (4045bc <ili9225_init+0x1f8>)
  404430:	4619      	mov	r1, r3
  404432:	2200      	movs	r2, #0
  404434:	4b6a      	ldr	r3, [pc, #424]	; (4045e0 <ili9225_init+0x21c>)
  404436:	4c6b      	ldr	r4, [pc, #428]	; (4045e4 <ili9225_init+0x220>)
  404438:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  40443a:	f107 030c 	add.w	r3, r7, #12
  40443e:	485f      	ldr	r0, [pc, #380]	; (4045bc <ili9225_init+0x1f8>)
  404440:	4619      	mov	r1, r3
  404442:	4b69      	ldr	r3, [pc, #420]	; (4045e8 <ili9225_init+0x224>)
  404444:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  404446:	485d      	ldr	r0, [pc, #372]	; (4045bc <ili9225_init+0x1f8>)
  404448:	4b68      	ldr	r3, [pc, #416]	; (4045ec <ili9225_init+0x228>)
  40444a:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  40444c:	485b      	ldr	r0, [pc, #364]	; (4045bc <ili9225_init+0x1f8>)
  40444e:	2101      	movs	r1, #1
  404450:	4b67      	ldr	r3, [pc, #412]	; (4045f0 <ili9225_init+0x22c>)
  404452:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  404454:	4b67      	ldr	r3, [pc, #412]	; (4045f4 <ili9225_init+0x230>)
  404456:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  404458:	2001      	movs	r0, #1
  40445a:	f44f 718e 	mov.w	r1, #284	; 0x11c
  40445e:	4b66      	ldr	r3, [pc, #408]	; (4045f8 <ili9225_init+0x234>)
  404460:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  404462:	2002      	movs	r0, #2
  404464:	f44f 7180 	mov.w	r1, #256	; 0x100
  404468:	4b63      	ldr	r3, [pc, #396]	; (4045f8 <ili9225_init+0x234>)
  40446a:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  40446c:	2003      	movs	r0, #3
  40446e:	f241 0130 	movw	r1, #4144	; 0x1030
  404472:	4b61      	ldr	r3, [pc, #388]	; (4045f8 <ili9225_init+0x234>)
  404474:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  404476:	2008      	movs	r0, #8
  404478:	f640 0108 	movw	r1, #2056	; 0x808
  40447c:	4b5e      	ldr	r3, [pc, #376]	; (4045f8 <ili9225_init+0x234>)
  40447e:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  404480:	200c      	movs	r0, #12
  404482:	2101      	movs	r1, #1
  404484:	4b5c      	ldr	r3, [pc, #368]	; (4045f8 <ili9225_init+0x234>)
  404486:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  404488:	200f      	movs	r0, #15
  40448a:	f640 2101 	movw	r1, #2561	; 0xa01
  40448e:	4b5a      	ldr	r3, [pc, #360]	; (4045f8 <ili9225_init+0x234>)
  404490:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  404492:	2020      	movs	r0, #32
  404494:	21b0      	movs	r1, #176	; 0xb0
  404496:	4b58      	ldr	r3, [pc, #352]	; (4045f8 <ili9225_init+0x234>)
  404498:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  40449a:	2021      	movs	r0, #33	; 0x21
  40449c:	21dc      	movs	r1, #220	; 0xdc
  40449e:	4b56      	ldr	r3, [pc, #344]	; (4045f8 <ili9225_init+0x234>)
  4044a0:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  4044a2:	2010      	movs	r0, #16
  4044a4:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  4044a8:	4b53      	ldr	r3, [pc, #332]	; (4045f8 <ili9225_init+0x234>)
  4044aa:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  4044ac:	2011      	movs	r0, #17
  4044ae:	f241 0138 	movw	r1, #4152	; 0x1038
  4044b2:	4b51      	ldr	r3, [pc, #324]	; (4045f8 <ili9225_init+0x234>)
  4044b4:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  4044b6:	2032      	movs	r0, #50	; 0x32
  4044b8:	4b3e      	ldr	r3, [pc, #248]	; (4045b4 <ili9225_init+0x1f0>)
  4044ba:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  4044bc:	2012      	movs	r0, #18
  4044be:	f241 1121 	movw	r1, #4385	; 0x1121
  4044c2:	4b4d      	ldr	r3, [pc, #308]	; (4045f8 <ili9225_init+0x234>)
  4044c4:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  4044c6:	2013      	movs	r0, #19
  4044c8:	214e      	movs	r1, #78	; 0x4e
  4044ca:	4b4b      	ldr	r3, [pc, #300]	; (4045f8 <ili9225_init+0x234>)
  4044cc:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  4044ce:	2014      	movs	r0, #20
  4044d0:	f246 716f 	movw	r1, #26479	; 0x676f
  4044d4:	4b48      	ldr	r3, [pc, #288]	; (4045f8 <ili9225_init+0x234>)
  4044d6:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  4044d8:	2030      	movs	r0, #48	; 0x30
  4044da:	2100      	movs	r1, #0
  4044dc:	4b46      	ldr	r3, [pc, #280]	; (4045f8 <ili9225_init+0x234>)
  4044de:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  4044e0:	2031      	movs	r0, #49	; 0x31
  4044e2:	21db      	movs	r1, #219	; 0xdb
  4044e4:	4b44      	ldr	r3, [pc, #272]	; (4045f8 <ili9225_init+0x234>)
  4044e6:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  4044e8:	2032      	movs	r0, #50	; 0x32
  4044ea:	2100      	movs	r1, #0
  4044ec:	4b42      	ldr	r3, [pc, #264]	; (4045f8 <ili9225_init+0x234>)
  4044ee:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  4044f0:	2033      	movs	r0, #51	; 0x33
  4044f2:	2100      	movs	r1, #0
  4044f4:	4b40      	ldr	r3, [pc, #256]	; (4045f8 <ili9225_init+0x234>)
  4044f6:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  4044f8:	2034      	movs	r0, #52	; 0x34
  4044fa:	21db      	movs	r1, #219	; 0xdb
  4044fc:	4b3e      	ldr	r3, [pc, #248]	; (4045f8 <ili9225_init+0x234>)
  4044fe:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  404500:	2035      	movs	r0, #53	; 0x35
  404502:	2100      	movs	r1, #0
  404504:	4b3c      	ldr	r3, [pc, #240]	; (4045f8 <ili9225_init+0x234>)
  404506:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  404508:	2036      	movs	r0, #54	; 0x36
  40450a:	21b0      	movs	r1, #176	; 0xb0
  40450c:	4b3a      	ldr	r3, [pc, #232]	; (4045f8 <ili9225_init+0x234>)
  40450e:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  404510:	2037      	movs	r0, #55	; 0x37
  404512:	2100      	movs	r1, #0
  404514:	4b38      	ldr	r3, [pc, #224]	; (4045f8 <ili9225_init+0x234>)
  404516:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  404518:	2038      	movs	r0, #56	; 0x38
  40451a:	21dc      	movs	r1, #220	; 0xdc
  40451c:	4b36      	ldr	r3, [pc, #216]	; (4045f8 <ili9225_init+0x234>)
  40451e:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  404520:	2039      	movs	r0, #57	; 0x39
  404522:	2100      	movs	r1, #0
  404524:	4b34      	ldr	r3, [pc, #208]	; (4045f8 <ili9225_init+0x234>)
  404526:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  404528:	2050      	movs	r0, #80	; 0x50
  40452a:	2100      	movs	r1, #0
  40452c:	4b32      	ldr	r3, [pc, #200]	; (4045f8 <ili9225_init+0x234>)
  40452e:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  404530:	2051      	movs	r0, #81	; 0x51
  404532:	f240 610a 	movw	r1, #1546	; 0x60a
  404536:	4b30      	ldr	r3, [pc, #192]	; (4045f8 <ili9225_init+0x234>)
  404538:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  40453a:	2052      	movs	r0, #82	; 0x52
  40453c:	f640 510a 	movw	r1, #3338	; 0xd0a
  404540:	4b2d      	ldr	r3, [pc, #180]	; (4045f8 <ili9225_init+0x234>)
  404542:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  404544:	2053      	movs	r0, #83	; 0x53
  404546:	f240 3103 	movw	r1, #771	; 0x303
  40454a:	4b2b      	ldr	r3, [pc, #172]	; (4045f8 <ili9225_init+0x234>)
  40454c:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  40454e:	2054      	movs	r0, #84	; 0x54
  404550:	f640 210d 	movw	r1, #2573	; 0xa0d
  404554:	4b28      	ldr	r3, [pc, #160]	; (4045f8 <ili9225_init+0x234>)
  404556:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  404558:	2055      	movs	r0, #85	; 0x55
  40455a:	f640 2106 	movw	r1, #2566	; 0xa06
  40455e:	4b26      	ldr	r3, [pc, #152]	; (4045f8 <ili9225_init+0x234>)
  404560:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  404562:	2056      	movs	r0, #86	; 0x56
  404564:	2100      	movs	r1, #0
  404566:	4b24      	ldr	r3, [pc, #144]	; (4045f8 <ili9225_init+0x234>)
  404568:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  40456a:	2057      	movs	r0, #87	; 0x57
  40456c:	f240 3103 	movw	r1, #771	; 0x303
  404570:	4b21      	ldr	r3, [pc, #132]	; (4045f8 <ili9225_init+0x234>)
  404572:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  404574:	2058      	movs	r0, #88	; 0x58
  404576:	2100      	movs	r1, #0
  404578:	4b1f      	ldr	r3, [pc, #124]	; (4045f8 <ili9225_init+0x234>)
  40457a:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  40457c:	2059      	movs	r0, #89	; 0x59
  40457e:	2100      	movs	r1, #0
  404580:	4b1d      	ldr	r3, [pc, #116]	; (4045f8 <ili9225_init+0x234>)
  404582:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  404584:	687b      	ldr	r3, [r7, #4]
  404586:	681a      	ldr	r2, [r3, #0]
  404588:	687b      	ldr	r3, [r7, #4]
  40458a:	685b      	ldr	r3, [r3, #4]
  40458c:	2000      	movs	r0, #0
  40458e:	2100      	movs	r1, #0
  404590:	4c1a      	ldr	r4, [pc, #104]	; (4045fc <ili9225_init+0x238>)
  404592:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  404594:	687b      	ldr	r3, [r7, #4]
  404596:	689b      	ldr	r3, [r3, #8]
  404598:	4618      	mov	r0, r3
  40459a:	4b19      	ldr	r3, [pc, #100]	; (404600 <ili9225_init+0x23c>)
  40459c:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  40459e:	2000      	movs	r0, #0
  4045a0:	2100      	movs	r1, #0
  4045a2:	4b18      	ldr	r3, [pc, #96]	; (404604 <ili9225_init+0x240>)
  4045a4:	4798      	blx	r3
	return 0;
  4045a6:	2300      	movs	r3, #0
}
  4045a8:	4618      	mov	r0, r3
  4045aa:	3714      	adds	r7, #20
  4045ac:	46bd      	mov	sp, r7
  4045ae:	bd90      	pop	{r4, r7, pc}
  4045b0:	00404de1 	.word	0x00404de1
  4045b4:	004042f5 	.word	0x004042f5
  4045b8:	00404e0d 	.word	0x00404e0d
  4045bc:	40008000 	.word	0x40008000
  4045c0:	00404129 	.word	0x00404129
  4045c4:	004040f9 	.word	0x004040f9
  4045c8:	00404141 	.word	0x00404141
  4045cc:	0040403d 	.word	0x0040403d
  4045d0:	00404071 	.word	0x00404071
  4045d4:	004040a5 	.word	0x004040a5
  4045d8:	0040400d 	.word	0x0040400d
  4045dc:	00403ab9 	.word	0x00403ab9
  4045e0:	00bebc20 	.word	0x00bebc20
  4045e4:	00403b25 	.word	0x00403b25
  4045e8:	00403bdd 	.word	0x00403bdd
  4045ec:	00404111 	.word	0x00404111
  4045f0:	0040415d 	.word	0x0040415d
  4045f4:	00404651 	.word	0x00404651
  4045f8:	004042c9 	.word	0x004042c9
  4045fc:	00404701 	.word	0x00404701
  404600:	00404665 	.word	0x00404665
  404604:	00404771 	.word	0x00404771

00404608 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  404608:	b580      	push	{r7, lr}
  40460a:	b082      	sub	sp, #8
  40460c:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  40460e:	4807      	ldr	r0, [pc, #28]	; (40462c <ili9225_spi_handler+0x24>)
  404610:	4b07      	ldr	r3, [pc, #28]	; (404630 <ili9225_spi_handler+0x28>)
  404612:	4798      	blx	r3
  404614:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  404616:	4805      	ldr	r0, [pc, #20]	; (40462c <ili9225_spi_handler+0x24>)
  404618:	6879      	ldr	r1, [r7, #4]
  40461a:	4b06      	ldr	r3, [pc, #24]	; (404634 <ili9225_spi_handler+0x2c>)
  40461c:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40461e:	4b06      	ldr	r3, [pc, #24]	; (404638 <ili9225_spi_handler+0x30>)
  404620:	2201      	movs	r2, #1
  404622:	701a      	strb	r2, [r3, #0]
}
  404624:	3708      	adds	r7, #8
  404626:	46bd      	mov	sp, r7
  404628:	bd80      	pop	{r7, pc}
  40462a:	bf00      	nop
  40462c:	40008000 	.word	0x40008000
  404630:	00404195 	.word	0x00404195
  404634:	00404179 	.word	0x00404179
  404638:	20000c18 	.word	0x20000c18

0040463c <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  40463c:	b580      	push	{r7, lr}
  40463e:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  404640:	2007      	movs	r0, #7
  404642:	f241 0117 	movw	r1, #4119	; 0x1017
  404646:	4b01      	ldr	r3, [pc, #4]	; (40464c <ili9225_display_on+0x10>)
  404648:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  40464a:	bd80      	pop	{r7, pc}
  40464c:	004042c9 	.word	0x004042c9

00404650 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  404650:	b580      	push	{r7, lr}
  404652:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  404654:	2007      	movs	r0, #7
  404656:	2100      	movs	r1, #0
  404658:	4b01      	ldr	r3, [pc, #4]	; (404660 <ili9225_display_off+0x10>)
  40465a:	4798      	blx	r3
}
  40465c:	bd80      	pop	{r7, pc}
  40465e:	bf00      	nop
  404660:	004042c9 	.word	0x004042c9

00404664 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  404664:	b480      	push	{r7}
  404666:	b085      	sub	sp, #20
  404668:	af00      	add	r7, sp, #0
  40466a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40466c:	687b      	ldr	r3, [r7, #4]
  40466e:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  404672:	0a1b      	lsrs	r3, r3, #8
  404674:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  404676:	687b      	ldr	r3, [r7, #4]
  404678:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  40467c:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40467e:	b29b      	uxth	r3, r3
  404680:	4313      	orrs	r3, r2
  404682:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  404684:	687b      	ldr	r3, [r7, #4]
  404686:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  40468a:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40468c:	b29b      	uxth	r3, r3
  40468e:	4313      	orrs	r3, r2
  404690:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  404692:	2300      	movs	r3, #0
  404694:	60fb      	str	r3, [r7, #12]
  404696:	e007      	b.n	4046a8 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  404698:	4b07      	ldr	r3, [pc, #28]	; (4046b8 <ili9225_set_foreground_color+0x54>)
  40469a:	68fa      	ldr	r2, [r7, #12]
  40469c:	8979      	ldrh	r1, [r7, #10]
  40469e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4046a2:	68fb      	ldr	r3, [r7, #12]
  4046a4:	3301      	adds	r3, #1
  4046a6:	60fb      	str	r3, [r7, #12]
  4046a8:	68fb      	ldr	r3, [r7, #12]
  4046aa:	2baf      	cmp	r3, #175	; 0xaf
  4046ac:	d9f4      	bls.n	404698 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  4046ae:	3714      	adds	r7, #20
  4046b0:	46bd      	mov	sp, r7
  4046b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046b6:	4770      	bx	lr
  4046b8:	20000ab8 	.word	0x20000ab8

004046bc <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  4046bc:	b580      	push	{r7, lr}
  4046be:	b084      	sub	sp, #16
  4046c0:	af00      	add	r7, sp, #0
  4046c2:	4603      	mov	r3, r0
  4046c4:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  4046c6:	2000      	movs	r0, #0
  4046c8:	2100      	movs	r1, #0
  4046ca:	4b0a      	ldr	r3, [pc, #40]	; (4046f4 <ili9225_fill+0x38>)
  4046cc:	4798      	blx	r3
	ili9225_write_ram_prepare();
  4046ce:	4b0a      	ldr	r3, [pc, #40]	; (4046f8 <ili9225_fill+0x3c>)
  4046d0:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4046d2:	f249 7340 	movw	r3, #38720	; 0x9740
  4046d6:	60fb      	str	r3, [r7, #12]
  4046d8:	e006      	b.n	4046e8 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  4046da:	88fb      	ldrh	r3, [r7, #6]
  4046dc:	4618      	mov	r0, r3
  4046de:	4b07      	ldr	r3, [pc, #28]	; (4046fc <ili9225_fill+0x40>)
  4046e0:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4046e2:	68fb      	ldr	r3, [r7, #12]
  4046e4:	3b01      	subs	r3, #1
  4046e6:	60fb      	str	r3, [r7, #12]
  4046e8:	68fb      	ldr	r3, [r7, #12]
  4046ea:	2b00      	cmp	r3, #0
  4046ec:	d1f5      	bne.n	4046da <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  4046ee:	3710      	adds	r7, #16
  4046f0:	46bd      	mov	sp, r7
  4046f2:	bd80      	pop	{r7, pc}
  4046f4:	00404771 	.word	0x00404771
  4046f8:	0040420d 	.word	0x0040420d
  4046fc:	0040421d 	.word	0x0040421d

00404700 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  404700:	b580      	push	{r7, lr}
  404702:	b084      	sub	sp, #16
  404704:	af00      	add	r7, sp, #0
  404706:	60f8      	str	r0, [r7, #12]
  404708:	60b9      	str	r1, [r7, #8]
  40470a:	607a      	str	r2, [r7, #4]
  40470c:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40470e:	68fb      	ldr	r3, [r7, #12]
  404710:	b29a      	uxth	r2, r3
  404712:	687b      	ldr	r3, [r7, #4]
  404714:	b29b      	uxth	r3, r3
  404716:	4413      	add	r3, r2
  404718:	b29b      	uxth	r3, r3
  40471a:	3b01      	subs	r3, #1
  40471c:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40471e:	b2db      	uxtb	r3, r3
  404720:	b29b      	uxth	r3, r3
  404722:	2036      	movs	r0, #54	; 0x36
  404724:	4619      	mov	r1, r3
  404726:	4b11      	ldr	r3, [pc, #68]	; (40476c <ili9225_set_window+0x6c>)
  404728:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  40472a:	68fb      	ldr	r3, [r7, #12]
  40472c:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  40472e:	b2db      	uxtb	r3, r3
  404730:	b29b      	uxth	r3, r3
  404732:	2037      	movs	r0, #55	; 0x37
  404734:	4619      	mov	r1, r3
  404736:	4b0d      	ldr	r3, [pc, #52]	; (40476c <ili9225_set_window+0x6c>)
  404738:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40473a:	68bb      	ldr	r3, [r7, #8]
  40473c:	b29a      	uxth	r2, r3
  40473e:	683b      	ldr	r3, [r7, #0]
  404740:	b29b      	uxth	r3, r3
  404742:	4413      	add	r3, r2
  404744:	b29b      	uxth	r3, r3
  404746:	3b01      	subs	r3, #1
  404748:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  40474a:	b2db      	uxtb	r3, r3
  40474c:	b29b      	uxth	r3, r3
  40474e:	2038      	movs	r0, #56	; 0x38
  404750:	4619      	mov	r1, r3
  404752:	4b06      	ldr	r3, [pc, #24]	; (40476c <ili9225_set_window+0x6c>)
  404754:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  404756:	68bb      	ldr	r3, [r7, #8]
  404758:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  40475a:	b2db      	uxtb	r3, r3
  40475c:	b29b      	uxth	r3, r3
  40475e:	2039      	movs	r0, #57	; 0x39
  404760:	4619      	mov	r1, r3
  404762:	4b02      	ldr	r3, [pc, #8]	; (40476c <ili9225_set_window+0x6c>)
  404764:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  404766:	3710      	adds	r7, #16
  404768:	46bd      	mov	sp, r7
  40476a:	bd80      	pop	{r7, pc}
  40476c:	004042c9 	.word	0x004042c9

00404770 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  404770:	b580      	push	{r7, lr}
  404772:	b082      	sub	sp, #8
  404774:	af00      	add	r7, sp, #0
  404776:	4602      	mov	r2, r0
  404778:	460b      	mov	r3, r1
  40477a:	80fa      	strh	r2, [r7, #6]
  40477c:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  40477e:	88fb      	ldrh	r3, [r7, #6]
  404780:	b2db      	uxtb	r3, r3
  404782:	b29b      	uxth	r3, r3
  404784:	2020      	movs	r0, #32
  404786:	4619      	mov	r1, r3
  404788:	4b05      	ldr	r3, [pc, #20]	; (4047a0 <ili9225_set_cursor_position+0x30>)
  40478a:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  40478c:	88bb      	ldrh	r3, [r7, #4]
  40478e:	b2db      	uxtb	r3, r3
  404790:	b29b      	uxth	r3, r3
  404792:	2021      	movs	r0, #33	; 0x21
  404794:	4619      	mov	r1, r3
  404796:	4b02      	ldr	r3, [pc, #8]	; (4047a0 <ili9225_set_cursor_position+0x30>)
  404798:	4798      	blx	r3
}
  40479a:	3708      	adds	r7, #8
  40479c:	46bd      	mov	sp, r7
  40479e:	bd80      	pop	{r7, pc}
  4047a0:	004042c9 	.word	0x004042c9

004047a4 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4047a4:	b580      	push	{r7, lr}
  4047a6:	b082      	sub	sp, #8
  4047a8:	af00      	add	r7, sp, #0
  4047aa:	6078      	str	r0, [r7, #4]
  4047ac:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  4047ae:	687b      	ldr	r3, [r7, #4]
  4047b0:	2baf      	cmp	r3, #175	; 0xaf
  4047b2:	d802      	bhi.n	4047ba <ili9225_draw_pixel+0x16>
  4047b4:	683b      	ldr	r3, [r7, #0]
  4047b6:	2bdb      	cmp	r3, #219	; 0xdb
  4047b8:	d901      	bls.n	4047be <ili9225_draw_pixel+0x1a>
		return 1;
  4047ba:	2301      	movs	r3, #1
  4047bc:	e00f      	b.n	4047de <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  4047be:	687b      	ldr	r3, [r7, #4]
  4047c0:	b29a      	uxth	r2, r3
  4047c2:	683b      	ldr	r3, [r7, #0]
  4047c4:	b29b      	uxth	r3, r3
  4047c6:	4610      	mov	r0, r2
  4047c8:	4619      	mov	r1, r3
  4047ca:	4b07      	ldr	r3, [pc, #28]	; (4047e8 <ili9225_draw_pixel+0x44>)
  4047cc:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4047ce:	4b07      	ldr	r3, [pc, #28]	; (4047ec <ili9225_draw_pixel+0x48>)
  4047d0:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  4047d2:	4b07      	ldr	r3, [pc, #28]	; (4047f0 <ili9225_draw_pixel+0x4c>)
  4047d4:	881b      	ldrh	r3, [r3, #0]
  4047d6:	4618      	mov	r0, r3
  4047d8:	4b06      	ldr	r3, [pc, #24]	; (4047f4 <ili9225_draw_pixel+0x50>)
  4047da:	4798      	blx	r3
	return 0;
  4047dc:	2300      	movs	r3, #0
}
  4047de:	4618      	mov	r0, r3
  4047e0:	3708      	adds	r7, #8
  4047e2:	46bd      	mov	sp, r7
  4047e4:	bd80      	pop	{r7, pc}
  4047e6:	bf00      	nop
  4047e8:	00404771 	.word	0x00404771
  4047ec:	0040420d 	.word	0x0040420d
  4047f0:	20000ab8 	.word	0x20000ab8
  4047f4:	0040421d 	.word	0x0040421d

004047f8 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4047f8:	b590      	push	{r4, r7, lr}
  4047fa:	b087      	sub	sp, #28
  4047fc:	af00      	add	r7, sp, #0
  4047fe:	60f8      	str	r0, [r7, #12]
  404800:	60b9      	str	r1, [r7, #8]
  404802:	607a      	str	r2, [r7, #4]
  404804:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  404806:	f107 000c 	add.w	r0, r7, #12
  40480a:	f107 0108 	add.w	r1, r7, #8
  40480e:	1d3a      	adds	r2, r7, #4
  404810:	463b      	mov	r3, r7
  404812:	4c24      	ldr	r4, [pc, #144]	; (4048a4 <ili9225_draw_filled_rectangle+0xac>)
  404814:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  404816:	68f8      	ldr	r0, [r7, #12]
  404818:	68b9      	ldr	r1, [r7, #8]
  40481a:	687a      	ldr	r2, [r7, #4]
  40481c:	68fb      	ldr	r3, [r7, #12]
  40481e:	1ad3      	subs	r3, r2, r3
  404820:	1c5a      	adds	r2, r3, #1
  404822:	683c      	ldr	r4, [r7, #0]
  404824:	68bb      	ldr	r3, [r7, #8]
  404826:	1ae3      	subs	r3, r4, r3
  404828:	3301      	adds	r3, #1
  40482a:	4c1f      	ldr	r4, [pc, #124]	; (4048a8 <ili9225_draw_filled_rectangle+0xb0>)
  40482c:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  40482e:	68fb      	ldr	r3, [r7, #12]
  404830:	b29a      	uxth	r2, r3
  404832:	68bb      	ldr	r3, [r7, #8]
  404834:	b29b      	uxth	r3, r3
  404836:	4610      	mov	r0, r2
  404838:	4619      	mov	r1, r3
  40483a:	4b1c      	ldr	r3, [pc, #112]	; (4048ac <ili9225_draw_filled_rectangle+0xb4>)
  40483c:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  40483e:	4b1c      	ldr	r3, [pc, #112]	; (4048b0 <ili9225_draw_filled_rectangle+0xb8>)
  404840:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  404842:	687a      	ldr	r2, [r7, #4]
  404844:	68fb      	ldr	r3, [r7, #12]
  404846:	1ad3      	subs	r3, r2, r3
  404848:	3301      	adds	r3, #1
  40484a:	6839      	ldr	r1, [r7, #0]
  40484c:	68ba      	ldr	r2, [r7, #8]
  40484e:	1a8a      	subs	r2, r1, r2
  404850:	3201      	adds	r2, #1
  404852:	fb02 f303 	mul.w	r3, r2, r3
  404856:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  404858:	693a      	ldr	r2, [r7, #16]
  40485a:	4b16      	ldr	r3, [pc, #88]	; (4048b4 <ili9225_draw_filled_rectangle+0xbc>)
  40485c:	fba3 1302 	umull	r1, r3, r3, r2
  404860:	09db      	lsrs	r3, r3, #7
  404862:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  404864:	e003      	b.n	40486e <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  404866:	4814      	ldr	r0, [pc, #80]	; (4048b8 <ili9225_draw_filled_rectangle+0xc0>)
  404868:	21b0      	movs	r1, #176	; 0xb0
  40486a:	4b14      	ldr	r3, [pc, #80]	; (4048bc <ili9225_draw_filled_rectangle+0xc4>)
  40486c:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  40486e:	697b      	ldr	r3, [r7, #20]
  404870:	1e5a      	subs	r2, r3, #1
  404872:	617a      	str	r2, [r7, #20]
  404874:	2b00      	cmp	r3, #0
  404876:	d1f6      	bne.n	404866 <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  404878:	693a      	ldr	r2, [r7, #16]
  40487a:	4b0e      	ldr	r3, [pc, #56]	; (4048b4 <ili9225_draw_filled_rectangle+0xbc>)
  40487c:	fba3 1302 	umull	r1, r3, r3, r2
  404880:	09db      	lsrs	r3, r3, #7
  404882:	21b0      	movs	r1, #176	; 0xb0
  404884:	fb01 f303 	mul.w	r3, r1, r3
  404888:	1ad3      	subs	r3, r2, r3
  40488a:	480b      	ldr	r0, [pc, #44]	; (4048b8 <ili9225_draw_filled_rectangle+0xc0>)
  40488c:	4619      	mov	r1, r3
  40488e:	4b0b      	ldr	r3, [pc, #44]	; (4048bc <ili9225_draw_filled_rectangle+0xc4>)
  404890:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  404892:	2000      	movs	r0, #0
  404894:	2100      	movs	r1, #0
  404896:	22b0      	movs	r2, #176	; 0xb0
  404898:	23dc      	movs	r3, #220	; 0xdc
  40489a:	4c03      	ldr	r4, [pc, #12]	; (4048a8 <ili9225_draw_filled_rectangle+0xb0>)
  40489c:	47a0      	blx	r4
}
  40489e:	371c      	adds	r7, #28
  4048a0:	46bd      	mov	sp, r7
  4048a2:	bd90      	pop	{r4, r7, pc}
  4048a4:	00404335 	.word	0x00404335
  4048a8:	00404701 	.word	0x00404701
  4048ac:	00404771 	.word	0x00404771
  4048b0:	0040420d 	.word	0x0040420d
  4048b4:	ba2e8ba3 	.word	0xba2e8ba3
  4048b8:	20000ab8 	.word	0x20000ab8
  4048bc:	00404261 	.word	0x00404261

004048c0 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4048c0:	b580      	push	{r7, lr}
  4048c2:	b08a      	sub	sp, #40	; 0x28
  4048c4:	af00      	add	r7, sp, #0
  4048c6:	60f8      	str	r0, [r7, #12]
  4048c8:	60b9      	str	r1, [r7, #8]
  4048ca:	4613      	mov	r3, r2
  4048cc:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4048ce:	79fa      	ldrb	r2, [r7, #7]
  4048d0:	4613      	mov	r3, r2
  4048d2:	009b      	lsls	r3, r3, #2
  4048d4:	4413      	add	r3, r2
  4048d6:	009b      	lsls	r3, r3, #2
  4048d8:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4048dc:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4048de:	2300      	movs	r3, #0
  4048e0:	623b      	str	r3, [r7, #32]
  4048e2:	e04d      	b.n	404980 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4048e4:	6a3b      	ldr	r3, [r7, #32]
  4048e6:	005a      	lsls	r2, r3, #1
  4048e8:	69fb      	ldr	r3, [r7, #28]
  4048ea:	4413      	add	r3, r2
  4048ec:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4048ee:	69bb      	ldr	r3, [r7, #24]
  4048f0:	3301      	adds	r3, #1
  4048f2:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4048f4:	2300      	movs	r3, #0
  4048f6:	627b      	str	r3, [r7, #36]	; 0x24
  4048f8:	e01a      	b.n	404930 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4048fa:	4a24      	ldr	r2, [pc, #144]	; (40498c <ili9225_draw_char+0xcc>)
  4048fc:	69bb      	ldr	r3, [r7, #24]
  4048fe:	4413      	add	r3, r2
  404900:	781b      	ldrb	r3, [r3, #0]
  404902:	461a      	mov	r2, r3
  404904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404906:	f1c3 0307 	rsb	r3, r3, #7
  40490a:	fa42 f303 	asr.w	r3, r2, r3
  40490e:	f003 0301 	and.w	r3, r3, #1
  404912:	2b00      	cmp	r3, #0
  404914:	d009      	beq.n	40492a <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  404916:	68fa      	ldr	r2, [r7, #12]
  404918:	6a3b      	ldr	r3, [r7, #32]
  40491a:	441a      	add	r2, r3
  40491c:	68b9      	ldr	r1, [r7, #8]
  40491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404920:	440b      	add	r3, r1
  404922:	4610      	mov	r0, r2
  404924:	4619      	mov	r1, r3
  404926:	4b1a      	ldr	r3, [pc, #104]	; (404990 <ili9225_draw_char+0xd0>)
  404928:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40492c:	3301      	adds	r3, #1
  40492e:	627b      	str	r3, [r7, #36]	; 0x24
  404930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404932:	2b07      	cmp	r3, #7
  404934:	d9e1      	bls.n	4048fa <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  404936:	2300      	movs	r3, #0
  404938:	627b      	str	r3, [r7, #36]	; 0x24
  40493a:	e01b      	b.n	404974 <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40493c:	4a13      	ldr	r2, [pc, #76]	; (40498c <ili9225_draw_char+0xcc>)
  40493e:	697b      	ldr	r3, [r7, #20]
  404940:	4413      	add	r3, r2
  404942:	781b      	ldrb	r3, [r3, #0]
  404944:	461a      	mov	r2, r3
  404946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404948:	f1c3 0307 	rsb	r3, r3, #7
  40494c:	fa42 f303 	asr.w	r3, r2, r3
  404950:	f003 0301 	and.w	r3, r3, #1
  404954:	2b00      	cmp	r3, #0
  404956:	d00a      	beq.n	40496e <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  404958:	68fa      	ldr	r2, [r7, #12]
  40495a:	6a3b      	ldr	r3, [r7, #32]
  40495c:	441a      	add	r2, r3
  40495e:	68b9      	ldr	r1, [r7, #8]
  404960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404962:	440b      	add	r3, r1
  404964:	3308      	adds	r3, #8
  404966:	4610      	mov	r0, r2
  404968:	4619      	mov	r1, r3
  40496a:	4b09      	ldr	r3, [pc, #36]	; (404990 <ili9225_draw_char+0xd0>)
  40496c:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404970:	3301      	adds	r3, #1
  404972:	627b      	str	r3, [r7, #36]	; 0x24
  404974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  404976:	2b05      	cmp	r3, #5
  404978:	d9e0      	bls.n	40493c <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40497a:	6a3b      	ldr	r3, [r7, #32]
  40497c:	3301      	adds	r3, #1
  40497e:	623b      	str	r3, [r7, #32]
  404980:	6a3b      	ldr	r3, [r7, #32]
  404982:	2b09      	cmp	r3, #9
  404984:	d9ae      	bls.n	4048e4 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  404986:	3728      	adds	r7, #40	; 0x28
  404988:	46bd      	mov	sp, r7
  40498a:	bd80      	pop	{r7, pc}
  40498c:	00413de8 	.word	0x00413de8
  404990:	004047a5 	.word	0x004047a5

00404994 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  404994:	b580      	push	{r7, lr}
  404996:	b086      	sub	sp, #24
  404998:	af00      	add	r7, sp, #0
  40499a:	60f8      	str	r0, [r7, #12]
  40499c:	60b9      	str	r1, [r7, #8]
  40499e:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4049a0:	68fb      	ldr	r3, [r7, #12]
  4049a2:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4049a4:	e01c      	b.n	4049e0 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4049a6:	687b      	ldr	r3, [r7, #4]
  4049a8:	781b      	ldrb	r3, [r3, #0]
  4049aa:	2b0a      	cmp	r3, #10
  4049ac:	d108      	bne.n	4049c0 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4049ae:	230e      	movs	r3, #14
  4049b0:	461a      	mov	r2, r3
  4049b2:	68bb      	ldr	r3, [r7, #8]
  4049b4:	4413      	add	r3, r2
  4049b6:	3302      	adds	r3, #2
  4049b8:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4049ba:	697b      	ldr	r3, [r7, #20]
  4049bc:	60fb      	str	r3, [r7, #12]
  4049be:	e00c      	b.n	4049da <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  4049c0:	687b      	ldr	r3, [r7, #4]
  4049c2:	781b      	ldrb	r3, [r3, #0]
  4049c4:	68f8      	ldr	r0, [r7, #12]
  4049c6:	68b9      	ldr	r1, [r7, #8]
  4049c8:	461a      	mov	r2, r3
  4049ca:	4b09      	ldr	r3, [pc, #36]	; (4049f0 <ili9225_draw_string+0x5c>)
  4049cc:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4049ce:	230a      	movs	r3, #10
  4049d0:	461a      	mov	r2, r3
  4049d2:	68fb      	ldr	r3, [r7, #12]
  4049d4:	4413      	add	r3, r2
  4049d6:	3302      	adds	r3, #2
  4049d8:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  4049da:	687b      	ldr	r3, [r7, #4]
  4049dc:	3301      	adds	r3, #1
  4049de:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4049e0:	687b      	ldr	r3, [r7, #4]
  4049e2:	781b      	ldrb	r3, [r3, #0]
  4049e4:	2b00      	cmp	r3, #0
  4049e6:	d1de      	bne.n	4049a6 <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4049e8:	3718      	adds	r7, #24
  4049ea:	46bd      	mov	sp, r7
  4049ec:	bd80      	pop	{r7, pc}
  4049ee:	bf00      	nop
  4049f0:	004048c1 	.word	0x004048c1

004049f4 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4049f4:	b480      	push	{r7}
  4049f6:	b085      	sub	sp, #20
  4049f8:	af00      	add	r7, sp, #0
  4049fa:	60f8      	str	r0, [r7, #12]
  4049fc:	60b9      	str	r1, [r7, #8]
  4049fe:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404a00:	68bb      	ldr	r3, [r7, #8]
  404a02:	2b00      	cmp	r3, #0
  404a04:	d007      	beq.n	404a16 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  404a06:	68bb      	ldr	r3, [r7, #8]
  404a08:	681a      	ldr	r2, [r3, #0]
  404a0a:	68fb      	ldr	r3, [r7, #12]
  404a0c:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  404a0e:	68bb      	ldr	r3, [r7, #8]
  404a10:	685a      	ldr	r2, [r3, #4]
  404a12:	68fb      	ldr	r3, [r7, #12]
  404a14:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  404a16:	687b      	ldr	r3, [r7, #4]
  404a18:	2b00      	cmp	r3, #0
  404a1a:	d007      	beq.n	404a2c <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  404a1c:	687b      	ldr	r3, [r7, #4]
  404a1e:	681a      	ldr	r2, [r3, #0]
  404a20:	68fb      	ldr	r3, [r7, #12]
  404a22:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  404a24:	687b      	ldr	r3, [r7, #4]
  404a26:	685a      	ldr	r2, [r3, #4]
  404a28:	68fb      	ldr	r3, [r7, #12]
  404a2a:	61da      	str	r2, [r3, #28]
	}
}
  404a2c:	3714      	adds	r7, #20
  404a2e:	46bd      	mov	sp, r7
  404a30:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a34:	4770      	bx	lr
  404a36:	bf00      	nop

00404a38 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  404a38:	b480      	push	{r7}
  404a3a:	b085      	sub	sp, #20
  404a3c:	af00      	add	r7, sp, #0
  404a3e:	60f8      	str	r0, [r7, #12]
  404a40:	60b9      	str	r1, [r7, #8]
  404a42:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  404a44:	68bb      	ldr	r3, [r7, #8]
  404a46:	2b00      	cmp	r3, #0
  404a48:	d007      	beq.n	404a5a <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  404a4a:	68bb      	ldr	r3, [r7, #8]
  404a4c:	681a      	ldr	r2, [r3, #0]
  404a4e:	68fb      	ldr	r3, [r7, #12]
  404a50:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  404a52:	68bb      	ldr	r3, [r7, #8]
  404a54:	685a      	ldr	r2, [r3, #4]
  404a56:	68fb      	ldr	r3, [r7, #12]
  404a58:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  404a5a:	687b      	ldr	r3, [r7, #4]
  404a5c:	2b00      	cmp	r3, #0
  404a5e:	d007      	beq.n	404a70 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  404a60:	687b      	ldr	r3, [r7, #4]
  404a62:	681a      	ldr	r2, [r3, #0]
  404a64:	68fb      	ldr	r3, [r7, #12]
  404a66:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  404a68:	687b      	ldr	r3, [r7, #4]
  404a6a:	685a      	ldr	r2, [r3, #4]
  404a6c:	68fb      	ldr	r3, [r7, #12]
  404a6e:	615a      	str	r2, [r3, #20]
	}
}
  404a70:	3714      	adds	r7, #20
  404a72:	46bd      	mov	sp, r7
  404a74:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a78:	4770      	bx	lr
  404a7a:	bf00      	nop

00404a7c <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  404a7c:	b480      	push	{r7}
  404a7e:	b083      	sub	sp, #12
  404a80:	af00      	add	r7, sp, #0
  404a82:	6078      	str	r0, [r7, #4]
  404a84:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  404a86:	683a      	ldr	r2, [r7, #0]
  404a88:	f240 1301 	movw	r3, #257	; 0x101
  404a8c:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404a8e:	687a      	ldr	r2, [r7, #4]
  404a90:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  404a92:	370c      	adds	r7, #12
  404a94:	46bd      	mov	sp, r7
  404a96:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a9a:	4770      	bx	lr

00404a9c <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  404a9c:	b480      	push	{r7}
  404a9e:	b083      	sub	sp, #12
  404aa0:	af00      	add	r7, sp, #0
  404aa2:	6078      	str	r0, [r7, #4]
  404aa4:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  404aa6:	683a      	ldr	r2, [r7, #0]
  404aa8:	f240 2302 	movw	r3, #514	; 0x202
  404aac:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  404aae:	687a      	ldr	r2, [r7, #4]
  404ab0:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  404ab2:	370c      	adds	r7, #12
  404ab4:	46bd      	mov	sp, r7
  404ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
  404aba:	4770      	bx	lr

00404abc <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  404abc:	b480      	push	{r7}
  404abe:	b085      	sub	sp, #20
  404ac0:	af00      	add	r7, sp, #0
  404ac2:	60f8      	str	r0, [r7, #12]
  404ac4:	60b9      	str	r1, [r7, #8]
  404ac6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  404ac8:	687b      	ldr	r3, [r7, #4]
  404aca:	2b00      	cmp	r3, #0
  404acc:	d003      	beq.n	404ad6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  404ace:	68fb      	ldr	r3, [r7, #12]
  404ad0:	68ba      	ldr	r2, [r7, #8]
  404ad2:	665a      	str	r2, [r3, #100]	; 0x64
  404ad4:	e002      	b.n	404adc <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  404ad6:	68fb      	ldr	r3, [r7, #12]
  404ad8:	68ba      	ldr	r2, [r7, #8]
  404ada:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  404adc:	3714      	adds	r7, #20
  404ade:	46bd      	mov	sp, r7
  404ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ae4:	4770      	bx	lr
  404ae6:	bf00      	nop

00404ae8 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  404ae8:	b480      	push	{r7}
  404aea:	b087      	sub	sp, #28
  404aec:	af00      	add	r7, sp, #0
  404aee:	60f8      	str	r0, [r7, #12]
  404af0:	60b9      	str	r1, [r7, #8]
  404af2:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  404af4:	68fb      	ldr	r3, [r7, #12]
  404af6:	687a      	ldr	r2, [r7, #4]
  404af8:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  404afa:	68bb      	ldr	r3, [r7, #8]
  404afc:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404b00:	d04a      	beq.n	404b98 <pio_set_peripheral+0xb0>
  404b02:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404b06:	d808      	bhi.n	404b1a <pio_set_peripheral+0x32>
  404b08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404b0c:	d016      	beq.n	404b3c <pio_set_peripheral+0x54>
  404b0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404b12:	d02c      	beq.n	404b6e <pio_set_peripheral+0x86>
  404b14:	2b00      	cmp	r3, #0
  404b16:	d069      	beq.n	404bec <pio_set_peripheral+0x104>
  404b18:	e064      	b.n	404be4 <pio_set_peripheral+0xfc>
  404b1a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404b1e:	d065      	beq.n	404bec <pio_set_peripheral+0x104>
  404b20:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404b24:	d803      	bhi.n	404b2e <pio_set_peripheral+0x46>
  404b26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404b2a:	d04a      	beq.n	404bc2 <pio_set_peripheral+0xda>
  404b2c:	e05a      	b.n	404be4 <pio_set_peripheral+0xfc>
  404b2e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404b32:	d05b      	beq.n	404bec <pio_set_peripheral+0x104>
  404b34:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404b38:	d058      	beq.n	404bec <pio_set_peripheral+0x104>
  404b3a:	e053      	b.n	404be4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404b3c:	68fb      	ldr	r3, [r7, #12]
  404b3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404b40:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404b42:	68fb      	ldr	r3, [r7, #12]
  404b44:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404b46:	687b      	ldr	r3, [r7, #4]
  404b48:	43d9      	mvns	r1, r3
  404b4a:	697b      	ldr	r3, [r7, #20]
  404b4c:	400b      	ands	r3, r1
  404b4e:	401a      	ands	r2, r3
  404b50:	68fb      	ldr	r3, [r7, #12]
  404b52:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404b54:	68fb      	ldr	r3, [r7, #12]
  404b56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404b58:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404b5a:	68fb      	ldr	r3, [r7, #12]
  404b5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404b5e:	687b      	ldr	r3, [r7, #4]
  404b60:	43d9      	mvns	r1, r3
  404b62:	697b      	ldr	r3, [r7, #20]
  404b64:	400b      	ands	r3, r1
  404b66:	401a      	ands	r2, r3
  404b68:	68fb      	ldr	r3, [r7, #12]
  404b6a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404b6c:	e03a      	b.n	404be4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404b6e:	68fb      	ldr	r3, [r7, #12]
  404b70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404b72:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404b74:	687a      	ldr	r2, [r7, #4]
  404b76:	697b      	ldr	r3, [r7, #20]
  404b78:	431a      	orrs	r2, r3
  404b7a:	68fb      	ldr	r3, [r7, #12]
  404b7c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404b7e:	68fb      	ldr	r3, [r7, #12]
  404b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404b82:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  404b84:	68fb      	ldr	r3, [r7, #12]
  404b86:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  404b88:	687b      	ldr	r3, [r7, #4]
  404b8a:	43d9      	mvns	r1, r3
  404b8c:	697b      	ldr	r3, [r7, #20]
  404b8e:	400b      	ands	r3, r1
  404b90:	401a      	ands	r2, r3
  404b92:	68fb      	ldr	r3, [r7, #12]
  404b94:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404b96:	e025      	b.n	404be4 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404b98:	68fb      	ldr	r3, [r7, #12]
  404b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404b9c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  404b9e:	68fb      	ldr	r3, [r7, #12]
  404ba0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  404ba2:	687b      	ldr	r3, [r7, #4]
  404ba4:	43d9      	mvns	r1, r3
  404ba6:	697b      	ldr	r3, [r7, #20]
  404ba8:	400b      	ands	r3, r1
  404baa:	401a      	ands	r2, r3
  404bac:	68fb      	ldr	r3, [r7, #12]
  404bae:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404bb0:	68fb      	ldr	r3, [r7, #12]
  404bb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404bb4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404bb6:	687a      	ldr	r2, [r7, #4]
  404bb8:	697b      	ldr	r3, [r7, #20]
  404bba:	431a      	orrs	r2, r3
  404bbc:	68fb      	ldr	r3, [r7, #12]
  404bbe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404bc0:	e010      	b.n	404be4 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  404bc2:	68fb      	ldr	r3, [r7, #12]
  404bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  404bc6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  404bc8:	687a      	ldr	r2, [r7, #4]
  404bca:	697b      	ldr	r3, [r7, #20]
  404bcc:	431a      	orrs	r2, r3
  404bce:	68fb      	ldr	r3, [r7, #12]
  404bd0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  404bd2:	68fb      	ldr	r3, [r7, #12]
  404bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  404bd6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  404bd8:	687a      	ldr	r2, [r7, #4]
  404bda:	697b      	ldr	r3, [r7, #20]
  404bdc:	431a      	orrs	r2, r3
  404bde:	68fb      	ldr	r3, [r7, #12]
  404be0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  404be2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  404be4:	68fb      	ldr	r3, [r7, #12]
  404be6:	687a      	ldr	r2, [r7, #4]
  404be8:	605a      	str	r2, [r3, #4]
  404bea:	e000      	b.n	404bee <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  404bec:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  404bee:	371c      	adds	r7, #28
  404bf0:	46bd      	mov	sp, r7
  404bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404bf6:	4770      	bx	lr

00404bf8 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  404bf8:	b580      	push	{r7, lr}
  404bfa:	b084      	sub	sp, #16
  404bfc:	af00      	add	r7, sp, #0
  404bfe:	60f8      	str	r0, [r7, #12]
  404c00:	60b9      	str	r1, [r7, #8]
  404c02:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  404c04:	68f8      	ldr	r0, [r7, #12]
  404c06:	68b9      	ldr	r1, [r7, #8]
  404c08:	4b18      	ldr	r3, [pc, #96]	; (404c6c <pio_set_input+0x74>)
  404c0a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  404c0c:	687b      	ldr	r3, [r7, #4]
  404c0e:	f003 0301 	and.w	r3, r3, #1
  404c12:	68f8      	ldr	r0, [r7, #12]
  404c14:	68b9      	ldr	r1, [r7, #8]
  404c16:	461a      	mov	r2, r3
  404c18:	4b15      	ldr	r3, [pc, #84]	; (404c70 <pio_set_input+0x78>)
  404c1a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  404c1c:	687b      	ldr	r3, [r7, #4]
  404c1e:	f003 030a 	and.w	r3, r3, #10
  404c22:	2b00      	cmp	r3, #0
  404c24:	d003      	beq.n	404c2e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  404c26:	68fb      	ldr	r3, [r7, #12]
  404c28:	68ba      	ldr	r2, [r7, #8]
  404c2a:	621a      	str	r2, [r3, #32]
  404c2c:	e002      	b.n	404c34 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  404c2e:	68fb      	ldr	r3, [r7, #12]
  404c30:	68ba      	ldr	r2, [r7, #8]
  404c32:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  404c34:	687b      	ldr	r3, [r7, #4]
  404c36:	f003 0302 	and.w	r3, r3, #2
  404c3a:	2b00      	cmp	r3, #0
  404c3c:	d004      	beq.n	404c48 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  404c3e:	68fb      	ldr	r3, [r7, #12]
  404c40:	68ba      	ldr	r2, [r7, #8]
  404c42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  404c46:	e008      	b.n	404c5a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  404c48:	687b      	ldr	r3, [r7, #4]
  404c4a:	f003 0308 	and.w	r3, r3, #8
  404c4e:	2b00      	cmp	r3, #0
  404c50:	d003      	beq.n	404c5a <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  404c52:	68fb      	ldr	r3, [r7, #12]
  404c54:	68ba      	ldr	r2, [r7, #8]
  404c56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  404c5a:	68fb      	ldr	r3, [r7, #12]
  404c5c:	68ba      	ldr	r2, [r7, #8]
  404c5e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  404c60:	68fb      	ldr	r3, [r7, #12]
  404c62:	68ba      	ldr	r2, [r7, #8]
  404c64:	601a      	str	r2, [r3, #0]
}
  404c66:	3710      	adds	r7, #16
  404c68:	46bd      	mov	sp, r7
  404c6a:	bd80      	pop	{r7, pc}
  404c6c:	00404d95 	.word	0x00404d95
  404c70:	00404abd 	.word	0x00404abd

00404c74 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  404c74:	b580      	push	{r7, lr}
  404c76:	b084      	sub	sp, #16
  404c78:	af00      	add	r7, sp, #0
  404c7a:	60f8      	str	r0, [r7, #12]
  404c7c:	60b9      	str	r1, [r7, #8]
  404c7e:	607a      	str	r2, [r7, #4]
  404c80:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  404c82:	68f8      	ldr	r0, [r7, #12]
  404c84:	68b9      	ldr	r1, [r7, #8]
  404c86:	4b12      	ldr	r3, [pc, #72]	; (404cd0 <pio_set_output+0x5c>)
  404c88:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  404c8a:	68f8      	ldr	r0, [r7, #12]
  404c8c:	68b9      	ldr	r1, [r7, #8]
  404c8e:	69ba      	ldr	r2, [r7, #24]
  404c90:	4b10      	ldr	r3, [pc, #64]	; (404cd4 <pio_set_output+0x60>)
  404c92:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  404c94:	683b      	ldr	r3, [r7, #0]
  404c96:	2b00      	cmp	r3, #0
  404c98:	d003      	beq.n	404ca2 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  404c9a:	68fb      	ldr	r3, [r7, #12]
  404c9c:	68ba      	ldr	r2, [r7, #8]
  404c9e:	651a      	str	r2, [r3, #80]	; 0x50
  404ca0:	e002      	b.n	404ca8 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  404ca2:	68fb      	ldr	r3, [r7, #12]
  404ca4:	68ba      	ldr	r2, [r7, #8]
  404ca6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  404ca8:	687b      	ldr	r3, [r7, #4]
  404caa:	2b00      	cmp	r3, #0
  404cac:	d003      	beq.n	404cb6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  404cae:	68fb      	ldr	r3, [r7, #12]
  404cb0:	68ba      	ldr	r2, [r7, #8]
  404cb2:	631a      	str	r2, [r3, #48]	; 0x30
  404cb4:	e002      	b.n	404cbc <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  404cb6:	68fb      	ldr	r3, [r7, #12]
  404cb8:	68ba      	ldr	r2, [r7, #8]
  404cba:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  404cbc:	68fb      	ldr	r3, [r7, #12]
  404cbe:	68ba      	ldr	r2, [r7, #8]
  404cc0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  404cc2:	68fb      	ldr	r3, [r7, #12]
  404cc4:	68ba      	ldr	r2, [r7, #8]
  404cc6:	601a      	str	r2, [r3, #0]
}
  404cc8:	3710      	adds	r7, #16
  404cca:	46bd      	mov	sp, r7
  404ccc:	bd80      	pop	{r7, pc}
  404cce:	bf00      	nop
  404cd0:	00404d95 	.word	0x00404d95
  404cd4:	00404abd 	.word	0x00404abd

00404cd8 <pio_pull_down>:
 * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 * be configured.
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
  404cd8:	b480      	push	{r7}
  404cda:	b085      	sub	sp, #20
  404cdc:	af00      	add	r7, sp, #0
  404cde:	60f8      	str	r0, [r7, #12]
  404ce0:	60b9      	str	r1, [r7, #8]
  404ce2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  404ce4:	687b      	ldr	r3, [r7, #4]
  404ce6:	2b00      	cmp	r3, #0
  404ce8:	d004      	beq.n	404cf4 <pio_pull_down+0x1c>
		p_pio->PIO_PPDER = ul_mask;
  404cea:	68fb      	ldr	r3, [r7, #12]
  404cec:	68ba      	ldr	r2, [r7, #8]
  404cee:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  404cf2:	e003      	b.n	404cfc <pio_pull_down+0x24>
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  404cf4:	68fb      	ldr	r3, [r7, #12]
  404cf6:	68ba      	ldr	r2, [r7, #8]
  404cf8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
}
  404cfc:	3714      	adds	r7, #20
  404cfe:	46bd      	mov	sp, r7
  404d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d04:	4770      	bx	lr
  404d06:	bf00      	nop

00404d08 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  404d08:	b480      	push	{r7}
  404d0a:	b085      	sub	sp, #20
  404d0c:	af00      	add	r7, sp, #0
  404d0e:	60f8      	str	r0, [r7, #12]
  404d10:	60b9      	str	r1, [r7, #8]
  404d12:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  404d14:	687b      	ldr	r3, [r7, #4]
  404d16:	f003 0310 	and.w	r3, r3, #16
  404d1a:	2b00      	cmp	r3, #0
  404d1c:	d020      	beq.n	404d60 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  404d1e:	68fb      	ldr	r3, [r7, #12]
  404d20:	68ba      	ldr	r2, [r7, #8]
  404d22:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  404d26:	687b      	ldr	r3, [r7, #4]
  404d28:	f003 0320 	and.w	r3, r3, #32
  404d2c:	2b00      	cmp	r3, #0
  404d2e:	d004      	beq.n	404d3a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  404d30:	68fb      	ldr	r3, [r7, #12]
  404d32:	68ba      	ldr	r2, [r7, #8]
  404d34:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  404d38:	e003      	b.n	404d42 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  404d3a:	68fb      	ldr	r3, [r7, #12]
  404d3c:	68ba      	ldr	r2, [r7, #8]
  404d3e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  404d42:	687b      	ldr	r3, [r7, #4]
  404d44:	f003 0340 	and.w	r3, r3, #64	; 0x40
  404d48:	2b00      	cmp	r3, #0
  404d4a:	d004      	beq.n	404d56 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  404d4c:	68fb      	ldr	r3, [r7, #12]
  404d4e:	68ba      	ldr	r2, [r7, #8]
  404d50:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  404d54:	e008      	b.n	404d68 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  404d56:	68fb      	ldr	r3, [r7, #12]
  404d58:	68ba      	ldr	r2, [r7, #8]
  404d5a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  404d5e:	e003      	b.n	404d68 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  404d60:	68fb      	ldr	r3, [r7, #12]
  404d62:	68ba      	ldr	r2, [r7, #8]
  404d64:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  404d68:	3714      	adds	r7, #20
  404d6a:	46bd      	mov	sp, r7
  404d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d70:	4770      	bx	lr
  404d72:	bf00      	nop

00404d74 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  404d74:	b480      	push	{r7}
  404d76:	b083      	sub	sp, #12
  404d78:	af00      	add	r7, sp, #0
  404d7a:	6078      	str	r0, [r7, #4]
  404d7c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  404d7e:	687b      	ldr	r3, [r7, #4]
  404d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  404d82:	687b      	ldr	r3, [r7, #4]
  404d84:	683a      	ldr	r2, [r7, #0]
  404d86:	641a      	str	r2, [r3, #64]	; 0x40
}
  404d88:	370c      	adds	r7, #12
  404d8a:	46bd      	mov	sp, r7
  404d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d90:	4770      	bx	lr
  404d92:	bf00      	nop

00404d94 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  404d94:	b480      	push	{r7}
  404d96:	b083      	sub	sp, #12
  404d98:	af00      	add	r7, sp, #0
  404d9a:	6078      	str	r0, [r7, #4]
  404d9c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  404d9e:	687b      	ldr	r3, [r7, #4]
  404da0:	683a      	ldr	r2, [r7, #0]
  404da2:	645a      	str	r2, [r3, #68]	; 0x44
}
  404da4:	370c      	adds	r7, #12
  404da6:	46bd      	mov	sp, r7
  404da8:	f85d 7b04 	ldr.w	r7, [sp], #4
  404dac:	4770      	bx	lr
  404dae:	bf00      	nop

00404db0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  404db0:	b480      	push	{r7}
  404db2:	b083      	sub	sp, #12
  404db4:	af00      	add	r7, sp, #0
  404db6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  404db8:	687b      	ldr	r3, [r7, #4]
  404dba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  404dbc:	4618      	mov	r0, r3
  404dbe:	370c      	adds	r7, #12
  404dc0:	46bd      	mov	sp, r7
  404dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404dc6:	4770      	bx	lr

00404dc8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  404dc8:	b480      	push	{r7}
  404dca:	b083      	sub	sp, #12
  404dcc:	af00      	add	r7, sp, #0
  404dce:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  404dd0:	687b      	ldr	r3, [r7, #4]
  404dd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  404dd4:	4618      	mov	r0, r3
  404dd6:	370c      	adds	r7, #12
  404dd8:	46bd      	mov	sp, r7
  404dda:	f85d 7b04 	ldr.w	r7, [sp], #4
  404dde:	4770      	bx	lr

00404de0 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  404de0:	b580      	push	{r7, lr}
  404de2:	b084      	sub	sp, #16
  404de4:	af00      	add	r7, sp, #0
  404de6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404de8:	6878      	ldr	r0, [r7, #4]
  404dea:	4b07      	ldr	r3, [pc, #28]	; (404e08 <pio_set_pin_high+0x28>)
  404dec:	4798      	blx	r3
  404dee:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404df0:	687b      	ldr	r3, [r7, #4]
  404df2:	f003 031f 	and.w	r3, r3, #31
  404df6:	2201      	movs	r2, #1
  404df8:	fa02 f303 	lsl.w	r3, r2, r3
  404dfc:	461a      	mov	r2, r3
  404dfe:	68fb      	ldr	r3, [r7, #12]
  404e00:	631a      	str	r2, [r3, #48]	; 0x30
}
  404e02:	3710      	adds	r7, #16
  404e04:	46bd      	mov	sp, r7
  404e06:	bd80      	pop	{r7, pc}
  404e08:	0040516d 	.word	0x0040516d

00404e0c <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  404e0c:	b580      	push	{r7, lr}
  404e0e:	b084      	sub	sp, #16
  404e10:	af00      	add	r7, sp, #0
  404e12:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404e14:	6878      	ldr	r0, [r7, #4]
  404e16:	4b07      	ldr	r3, [pc, #28]	; (404e34 <pio_set_pin_low+0x28>)
  404e18:	4798      	blx	r3
  404e1a:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404e1c:	687b      	ldr	r3, [r7, #4]
  404e1e:	f003 031f 	and.w	r3, r3, #31
  404e22:	2201      	movs	r2, #1
  404e24:	fa02 f303 	lsl.w	r3, r2, r3
  404e28:	461a      	mov	r2, r3
  404e2a:	68fb      	ldr	r3, [r7, #12]
  404e2c:	635a      	str	r2, [r3, #52]	; 0x34
}
  404e2e:	3710      	adds	r7, #16
  404e30:	46bd      	mov	sp, r7
  404e32:	bd80      	pop	{r7, pc}
  404e34:	0040516d 	.word	0x0040516d

00404e38 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  404e38:	b580      	push	{r7, lr}
  404e3a:	b084      	sub	sp, #16
  404e3c:	af00      	add	r7, sp, #0
  404e3e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404e40:	6878      	ldr	r0, [r7, #4]
  404e42:	4b12      	ldr	r3, [pc, #72]	; (404e8c <pio_toggle_pin+0x54>)
  404e44:	4798      	blx	r3
  404e46:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  404e48:	68fb      	ldr	r3, [r7, #12]
  404e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404e4c:	687b      	ldr	r3, [r7, #4]
  404e4e:	f003 031f 	and.w	r3, r3, #31
  404e52:	2101      	movs	r1, #1
  404e54:	fa01 f303 	lsl.w	r3, r1, r3
  404e58:	4013      	ands	r3, r2
  404e5a:	2b00      	cmp	r3, #0
  404e5c:	d009      	beq.n	404e72 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  404e5e:	687b      	ldr	r3, [r7, #4]
  404e60:	f003 031f 	and.w	r3, r3, #31
  404e64:	2201      	movs	r2, #1
  404e66:	fa02 f303 	lsl.w	r3, r2, r3
  404e6a:	461a      	mov	r2, r3
  404e6c:	68fb      	ldr	r3, [r7, #12]
  404e6e:	635a      	str	r2, [r3, #52]	; 0x34
  404e70:	e008      	b.n	404e84 <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  404e72:	687b      	ldr	r3, [r7, #4]
  404e74:	f003 031f 	and.w	r3, r3, #31
  404e78:	2201      	movs	r2, #1
  404e7a:	fa02 f303 	lsl.w	r3, r2, r3
  404e7e:	461a      	mov	r2, r3
  404e80:	68fb      	ldr	r3, [r7, #12]
  404e82:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  404e84:	3710      	adds	r7, #16
  404e86:	46bd      	mov	sp, r7
  404e88:	bd80      	pop	{r7, pc}
  404e8a:	bf00      	nop
  404e8c:	0040516d 	.word	0x0040516d

00404e90 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  404e90:	b590      	push	{r4, r7, lr}
  404e92:	b087      	sub	sp, #28
  404e94:	af02      	add	r7, sp, #8
  404e96:	6078      	str	r0, [r7, #4]
  404e98:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  404e9a:	6878      	ldr	r0, [r7, #4]
  404e9c:	4b64      	ldr	r3, [pc, #400]	; (405030 <pio_configure_pin+0x1a0>)
  404e9e:	4798      	blx	r3
  404ea0:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404ea2:	683b      	ldr	r3, [r7, #0]
  404ea4:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  404ea8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404eac:	d06b      	beq.n	404f86 <pio_configure_pin+0xf6>
  404eae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404eb2:	d809      	bhi.n	404ec8 <pio_configure_pin+0x38>
  404eb4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  404eb8:	d02d      	beq.n	404f16 <pio_configure_pin+0x86>
  404eba:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404ebe:	d046      	beq.n	404f4e <pio_configure_pin+0xbe>
  404ec0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  404ec4:	d00b      	beq.n	404ede <pio_configure_pin+0x4e>
  404ec6:	e0ac      	b.n	405022 <pio_configure_pin+0x192>
  404ec8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404ecc:	f000 8083 	beq.w	404fd6 <pio_configure_pin+0x146>
  404ed0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404ed4:	d07f      	beq.n	404fd6 <pio_configure_pin+0x146>
  404ed6:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  404eda:	d070      	beq.n	404fbe <pio_configure_pin+0x12e>
  404edc:	e0a1      	b.n	405022 <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  404ede:	687b      	ldr	r3, [r7, #4]
  404ee0:	f003 031f 	and.w	r3, r3, #31
  404ee4:	2201      	movs	r2, #1
  404ee6:	fa02 f303 	lsl.w	r3, r2, r3
  404eea:	68f8      	ldr	r0, [r7, #12]
  404eec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404ef0:	461a      	mov	r2, r3
  404ef2:	4b50      	ldr	r3, [pc, #320]	; (405034 <pio_configure_pin+0x1a4>)
  404ef4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404ef6:	687b      	ldr	r3, [r7, #4]
  404ef8:	f003 031f 	and.w	r3, r3, #31
  404efc:	2201      	movs	r2, #1
  404efe:	fa02 f303 	lsl.w	r3, r2, r3
  404f02:	461a      	mov	r2, r3
  404f04:	683b      	ldr	r3, [r7, #0]
  404f06:	f003 0301 	and.w	r3, r3, #1
  404f0a:	68f8      	ldr	r0, [r7, #12]
  404f0c:	4611      	mov	r1, r2
  404f0e:	461a      	mov	r2, r3
  404f10:	4b49      	ldr	r3, [pc, #292]	; (405038 <pio_configure_pin+0x1a8>)
  404f12:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404f14:	e087      	b.n	405026 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  404f16:	687b      	ldr	r3, [r7, #4]
  404f18:	f003 031f 	and.w	r3, r3, #31
  404f1c:	2201      	movs	r2, #1
  404f1e:	fa02 f303 	lsl.w	r3, r2, r3
  404f22:	68f8      	ldr	r0, [r7, #12]
  404f24:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404f28:	461a      	mov	r2, r3
  404f2a:	4b42      	ldr	r3, [pc, #264]	; (405034 <pio_configure_pin+0x1a4>)
  404f2c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404f2e:	687b      	ldr	r3, [r7, #4]
  404f30:	f003 031f 	and.w	r3, r3, #31
  404f34:	2201      	movs	r2, #1
  404f36:	fa02 f303 	lsl.w	r3, r2, r3
  404f3a:	461a      	mov	r2, r3
  404f3c:	683b      	ldr	r3, [r7, #0]
  404f3e:	f003 0301 	and.w	r3, r3, #1
  404f42:	68f8      	ldr	r0, [r7, #12]
  404f44:	4611      	mov	r1, r2
  404f46:	461a      	mov	r2, r3
  404f48:	4b3b      	ldr	r3, [pc, #236]	; (405038 <pio_configure_pin+0x1a8>)
  404f4a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404f4c:	e06b      	b.n	405026 <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  404f4e:	687b      	ldr	r3, [r7, #4]
  404f50:	f003 031f 	and.w	r3, r3, #31
  404f54:	2201      	movs	r2, #1
  404f56:	fa02 f303 	lsl.w	r3, r2, r3
  404f5a:	68f8      	ldr	r0, [r7, #12]
  404f5c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404f60:	461a      	mov	r2, r3
  404f62:	4b34      	ldr	r3, [pc, #208]	; (405034 <pio_configure_pin+0x1a4>)
  404f64:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404f66:	687b      	ldr	r3, [r7, #4]
  404f68:	f003 031f 	and.w	r3, r3, #31
  404f6c:	2201      	movs	r2, #1
  404f6e:	fa02 f303 	lsl.w	r3, r2, r3
  404f72:	461a      	mov	r2, r3
  404f74:	683b      	ldr	r3, [r7, #0]
  404f76:	f003 0301 	and.w	r3, r3, #1
  404f7a:	68f8      	ldr	r0, [r7, #12]
  404f7c:	4611      	mov	r1, r2
  404f7e:	461a      	mov	r2, r3
  404f80:	4b2d      	ldr	r3, [pc, #180]	; (405038 <pio_configure_pin+0x1a8>)
  404f82:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404f84:	e04f      	b.n	405026 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  404f86:	687b      	ldr	r3, [r7, #4]
  404f88:	f003 031f 	and.w	r3, r3, #31
  404f8c:	2201      	movs	r2, #1
  404f8e:	fa02 f303 	lsl.w	r3, r2, r3
  404f92:	68f8      	ldr	r0, [r7, #12]
  404f94:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404f98:	461a      	mov	r2, r3
  404f9a:	4b26      	ldr	r3, [pc, #152]	; (405034 <pio_configure_pin+0x1a4>)
  404f9c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404f9e:	687b      	ldr	r3, [r7, #4]
  404fa0:	f003 031f 	and.w	r3, r3, #31
  404fa4:	2201      	movs	r2, #1
  404fa6:	fa02 f303 	lsl.w	r3, r2, r3
  404faa:	461a      	mov	r2, r3
  404fac:	683b      	ldr	r3, [r7, #0]
  404fae:	f003 0301 	and.w	r3, r3, #1
  404fb2:	68f8      	ldr	r0, [r7, #12]
  404fb4:	4611      	mov	r1, r2
  404fb6:	461a      	mov	r2, r3
  404fb8:	4b1f      	ldr	r3, [pc, #124]	; (405038 <pio_configure_pin+0x1a8>)
  404fba:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404fbc:	e033      	b.n	405026 <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  404fbe:	687b      	ldr	r3, [r7, #4]
  404fc0:	f003 031f 	and.w	r3, r3, #31
  404fc4:	2201      	movs	r2, #1
  404fc6:	fa02 f303 	lsl.w	r3, r2, r3
  404fca:	68f8      	ldr	r0, [r7, #12]
  404fcc:	4619      	mov	r1, r3
  404fce:	683a      	ldr	r2, [r7, #0]
  404fd0:	4b1a      	ldr	r3, [pc, #104]	; (40503c <pio_configure_pin+0x1ac>)
  404fd2:	4798      	blx	r3
		break;
  404fd4:	e027      	b.n	405026 <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404fd6:	687b      	ldr	r3, [r7, #4]
  404fd8:	f003 031f 	and.w	r3, r3, #31
  404fdc:	2201      	movs	r2, #1
  404fde:	fa02 f303 	lsl.w	r3, r2, r3
  404fe2:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  404fe4:	683b      	ldr	r3, [r7, #0]
  404fe6:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404fea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404fee:	bf14      	ite	ne
  404ff0:	2300      	movne	r3, #0
  404ff2:	2301      	moveq	r3, #1
  404ff4:	b2db      	uxtb	r3, r3
  404ff6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  404ff8:	683b      	ldr	r3, [r7, #0]
  404ffa:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  404ffe:	2b00      	cmp	r3, #0
  405000:	bf0c      	ite	eq
  405002:	2300      	moveq	r3, #0
  405004:	2301      	movne	r3, #1
  405006:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  405008:	6838      	ldr	r0, [r7, #0]
  40500a:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40500e:	2800      	cmp	r0, #0
  405010:	bf0c      	ite	eq
  405012:	2000      	moveq	r0, #0
  405014:	2001      	movne	r0, #1
  405016:	b2c0      	uxtb	r0, r0
  405018:	9000      	str	r0, [sp, #0]
  40501a:	68f8      	ldr	r0, [r7, #12]
  40501c:	4c08      	ldr	r4, [pc, #32]	; (405040 <pio_configure_pin+0x1b0>)
  40501e:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  405020:	e001      	b.n	405026 <pio_configure_pin+0x196>

	default:
		return 0;
  405022:	2300      	movs	r3, #0
  405024:	e000      	b.n	405028 <pio_configure_pin+0x198>
	}

	return 1;
  405026:	2301      	movs	r3, #1
}
  405028:	4618      	mov	r0, r3
  40502a:	3714      	adds	r7, #20
  40502c:	46bd      	mov	sp, r7
  40502e:	bd90      	pop	{r4, r7, pc}
  405030:	0040516d 	.word	0x0040516d
  405034:	00404ae9 	.word	0x00404ae9
  405038:	00404abd 	.word	0x00404abd
  40503c:	00404bf9 	.word	0x00404bf9
  405040:	00404c75 	.word	0x00404c75

00405044 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  405044:	b590      	push	{r4, r7, lr}
  405046:	b087      	sub	sp, #28
  405048:	af02      	add	r7, sp, #8
  40504a:	60f8      	str	r0, [r7, #12]
  40504c:	60b9      	str	r1, [r7, #8]
  40504e:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  405050:	687b      	ldr	r3, [r7, #4]
  405052:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  405056:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40505a:	d043      	beq.n	4050e4 <pio_configure_pin_group+0xa0>
  40505c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405060:	d809      	bhi.n	405076 <pio_configure_pin_group+0x32>
  405062:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  405066:	d01f      	beq.n	4050a8 <pio_configure_pin_group+0x64>
  405068:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40506c:	d02b      	beq.n	4050c6 <pio_configure_pin_group+0x82>
  40506e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  405072:	d00a      	beq.n	40508a <pio_configure_pin_group+0x46>
  405074:	e06b      	b.n	40514e <pio_configure_pin_group+0x10a>
  405076:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40507a:	d048      	beq.n	40510e <pio_configure_pin_group+0xca>
  40507c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405080:	d045      	beq.n	40510e <pio_configure_pin_group+0xca>
  405082:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  405086:	d03c      	beq.n	405102 <pio_configure_pin_group+0xbe>
  405088:	e061      	b.n	40514e <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40508a:	68f8      	ldr	r0, [r7, #12]
  40508c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  405090:	68ba      	ldr	r2, [r7, #8]
  405092:	4b32      	ldr	r3, [pc, #200]	; (40515c <pio_configure_pin_group+0x118>)
  405094:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  405096:	687b      	ldr	r3, [r7, #4]
  405098:	f003 0301 	and.w	r3, r3, #1
  40509c:	68f8      	ldr	r0, [r7, #12]
  40509e:	68b9      	ldr	r1, [r7, #8]
  4050a0:	461a      	mov	r2, r3
  4050a2:	4b2f      	ldr	r3, [pc, #188]	; (405160 <pio_configure_pin_group+0x11c>)
  4050a4:	4798      	blx	r3
		break;
  4050a6:	e054      	b.n	405152 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4050a8:	68f8      	ldr	r0, [r7, #12]
  4050aa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4050ae:	68ba      	ldr	r2, [r7, #8]
  4050b0:	4b2a      	ldr	r3, [pc, #168]	; (40515c <pio_configure_pin_group+0x118>)
  4050b2:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4050b4:	687b      	ldr	r3, [r7, #4]
  4050b6:	f003 0301 	and.w	r3, r3, #1
  4050ba:	68f8      	ldr	r0, [r7, #12]
  4050bc:	68b9      	ldr	r1, [r7, #8]
  4050be:	461a      	mov	r2, r3
  4050c0:	4b27      	ldr	r3, [pc, #156]	; (405160 <pio_configure_pin_group+0x11c>)
  4050c2:	4798      	blx	r3
		break;
  4050c4:	e045      	b.n	405152 <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4050c6:	68f8      	ldr	r0, [r7, #12]
  4050c8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4050cc:	68ba      	ldr	r2, [r7, #8]
  4050ce:	4b23      	ldr	r3, [pc, #140]	; (40515c <pio_configure_pin_group+0x118>)
  4050d0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4050d2:	687b      	ldr	r3, [r7, #4]
  4050d4:	f003 0301 	and.w	r3, r3, #1
  4050d8:	68f8      	ldr	r0, [r7, #12]
  4050da:	68b9      	ldr	r1, [r7, #8]
  4050dc:	461a      	mov	r2, r3
  4050de:	4b20      	ldr	r3, [pc, #128]	; (405160 <pio_configure_pin_group+0x11c>)
  4050e0:	4798      	blx	r3
		break;
  4050e2:	e036      	b.n	405152 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4050e4:	68f8      	ldr	r0, [r7, #12]
  4050e6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4050ea:	68ba      	ldr	r2, [r7, #8]
  4050ec:	4b1b      	ldr	r3, [pc, #108]	; (40515c <pio_configure_pin_group+0x118>)
  4050ee:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4050f0:	687b      	ldr	r3, [r7, #4]
  4050f2:	f003 0301 	and.w	r3, r3, #1
  4050f6:	68f8      	ldr	r0, [r7, #12]
  4050f8:	68b9      	ldr	r1, [r7, #8]
  4050fa:	461a      	mov	r2, r3
  4050fc:	4b18      	ldr	r3, [pc, #96]	; (405160 <pio_configure_pin_group+0x11c>)
  4050fe:	4798      	blx	r3
		break;
  405100:	e027      	b.n	405152 <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  405102:	68f8      	ldr	r0, [r7, #12]
  405104:	68b9      	ldr	r1, [r7, #8]
  405106:	687a      	ldr	r2, [r7, #4]
  405108:	4b16      	ldr	r3, [pc, #88]	; (405164 <pio_configure_pin_group+0x120>)
  40510a:	4798      	blx	r3
		break;
  40510c:	e021      	b.n	405152 <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40510e:	687b      	ldr	r3, [r7, #4]
  405110:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405114:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  405118:	bf14      	ite	ne
  40511a:	2300      	movne	r3, #0
  40511c:	2301      	moveq	r3, #1
  40511e:	b2db      	uxtb	r3, r3
  405120:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  405122:	687b      	ldr	r3, [r7, #4]
  405124:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405128:	2b00      	cmp	r3, #0
  40512a:	bf0c      	ite	eq
  40512c:	2300      	moveq	r3, #0
  40512e:	2301      	movne	r3, #1
  405130:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  405132:	6879      	ldr	r1, [r7, #4]
  405134:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  405138:	2900      	cmp	r1, #0
  40513a:	bf0c      	ite	eq
  40513c:	2100      	moveq	r1, #0
  40513e:	2101      	movne	r1, #1
  405140:	b2c9      	uxtb	r1, r1
  405142:	9100      	str	r1, [sp, #0]
  405144:	68f8      	ldr	r0, [r7, #12]
  405146:	68b9      	ldr	r1, [r7, #8]
  405148:	4c07      	ldr	r4, [pc, #28]	; (405168 <pio_configure_pin_group+0x124>)
  40514a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40514c:	e001      	b.n	405152 <pio_configure_pin_group+0x10e>

	default:
		return 0;
  40514e:	2300      	movs	r3, #0
  405150:	e000      	b.n	405154 <pio_configure_pin_group+0x110>
	}

	return 1;
  405152:	2301      	movs	r3, #1
}
  405154:	4618      	mov	r0, r3
  405156:	3714      	adds	r7, #20
  405158:	46bd      	mov	sp, r7
  40515a:	bd90      	pop	{r4, r7, pc}
  40515c:	00404ae9 	.word	0x00404ae9
  405160:	00404abd 	.word	0x00404abd
  405164:	00404bf9 	.word	0x00404bf9
  405168:	00404c75 	.word	0x00404c75

0040516c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  40516c:	b480      	push	{r7}
  40516e:	b085      	sub	sp, #20
  405170:	af00      	add	r7, sp, #0
  405172:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  405174:	687b      	ldr	r3, [r7, #4]
  405176:	095b      	lsrs	r3, r3, #5
  405178:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40517c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  405180:	025b      	lsls	r3, r3, #9
  405182:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  405184:	68fb      	ldr	r3, [r7, #12]
}
  405186:	4618      	mov	r0, r3
  405188:	3714      	adds	r7, #20
  40518a:	46bd      	mov	sp, r7
  40518c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405190:	4770      	bx	lr
  405192:	bf00      	nop

00405194 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  405194:	b580      	push	{r7, lr}
  405196:	b084      	sub	sp, #16
  405198:	af00      	add	r7, sp, #0
  40519a:	6078      	str	r0, [r7, #4]
  40519c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40519e:	6878      	ldr	r0, [r7, #4]
  4051a0:	4b24      	ldr	r3, [pc, #144]	; (405234 <pio_handler_process+0xa0>)
  4051a2:	4798      	blx	r3
  4051a4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4051a6:	6878      	ldr	r0, [r7, #4]
  4051a8:	4b23      	ldr	r3, [pc, #140]	; (405238 <pio_handler_process+0xa4>)
  4051aa:	4798      	blx	r3
  4051ac:	4603      	mov	r3, r0
  4051ae:	68fa      	ldr	r2, [r7, #12]
  4051b0:	4013      	ands	r3, r2
  4051b2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4051b4:	68fb      	ldr	r3, [r7, #12]
  4051b6:	2b00      	cmp	r3, #0
  4051b8:	d039      	beq.n	40522e <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  4051ba:	2300      	movs	r3, #0
  4051bc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4051be:	e033      	b.n	405228 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4051c0:	4a1e      	ldr	r2, [pc, #120]	; (40523c <pio_handler_process+0xa8>)
  4051c2:	68bb      	ldr	r3, [r7, #8]
  4051c4:	011b      	lsls	r3, r3, #4
  4051c6:	4413      	add	r3, r2
  4051c8:	681a      	ldr	r2, [r3, #0]
  4051ca:	683b      	ldr	r3, [r7, #0]
  4051cc:	429a      	cmp	r2, r3
  4051ce:	d124      	bne.n	40521a <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4051d0:	4a1a      	ldr	r2, [pc, #104]	; (40523c <pio_handler_process+0xa8>)
  4051d2:	68bb      	ldr	r3, [r7, #8]
  4051d4:	011b      	lsls	r3, r3, #4
  4051d6:	4413      	add	r3, r2
  4051d8:	685a      	ldr	r2, [r3, #4]
  4051da:	68fb      	ldr	r3, [r7, #12]
  4051dc:	4013      	ands	r3, r2
  4051de:	2b00      	cmp	r3, #0
  4051e0:	d01b      	beq.n	40521a <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4051e2:	4a16      	ldr	r2, [pc, #88]	; (40523c <pio_handler_process+0xa8>)
  4051e4:	68bb      	ldr	r3, [r7, #8]
  4051e6:	011b      	lsls	r3, r3, #4
  4051e8:	4413      	add	r3, r2
  4051ea:	3308      	adds	r3, #8
  4051ec:	685b      	ldr	r3, [r3, #4]
  4051ee:	4913      	ldr	r1, [pc, #76]	; (40523c <pio_handler_process+0xa8>)
  4051f0:	68ba      	ldr	r2, [r7, #8]
  4051f2:	0112      	lsls	r2, r2, #4
  4051f4:	440a      	add	r2, r1
  4051f6:	6811      	ldr	r1, [r2, #0]
  4051f8:	4810      	ldr	r0, [pc, #64]	; (40523c <pio_handler_process+0xa8>)
  4051fa:	68ba      	ldr	r2, [r7, #8]
  4051fc:	0112      	lsls	r2, r2, #4
  4051fe:	4402      	add	r2, r0
  405200:	6852      	ldr	r2, [r2, #4]
  405202:	4608      	mov	r0, r1
  405204:	4611      	mov	r1, r2
  405206:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  405208:	4a0c      	ldr	r2, [pc, #48]	; (40523c <pio_handler_process+0xa8>)
  40520a:	68bb      	ldr	r3, [r7, #8]
  40520c:	011b      	lsls	r3, r3, #4
  40520e:	4413      	add	r3, r2
  405210:	685b      	ldr	r3, [r3, #4]
  405212:	43db      	mvns	r3, r3
  405214:	68fa      	ldr	r2, [r7, #12]
  405216:	4013      	ands	r3, r2
  405218:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40521a:	68bb      	ldr	r3, [r7, #8]
  40521c:	3301      	adds	r3, #1
  40521e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  405220:	68bb      	ldr	r3, [r7, #8]
  405222:	2b06      	cmp	r3, #6
  405224:	d900      	bls.n	405228 <pio_handler_process+0x94>
				break;
  405226:	e002      	b.n	40522e <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  405228:	68fb      	ldr	r3, [r7, #12]
  40522a:	2b00      	cmp	r3, #0
  40522c:	d1c8      	bne.n	4051c0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  40522e:	3710      	adds	r7, #16
  405230:	46bd      	mov	sp, r7
  405232:	bd80      	pop	{r7, pc}
  405234:	00404db1 	.word	0x00404db1
  405238:	00404dc9 	.word	0x00404dc9
  40523c:	20000c1c 	.word	0x20000c1c

00405240 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  405240:	b580      	push	{r7, lr}
  405242:	b086      	sub	sp, #24
  405244:	af00      	add	r7, sp, #0
  405246:	60f8      	str	r0, [r7, #12]
  405248:	60b9      	str	r1, [r7, #8]
  40524a:	607a      	str	r2, [r7, #4]
  40524c:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40524e:	4b13      	ldr	r3, [pc, #76]	; (40529c <pio_handler_set+0x5c>)
  405250:	681b      	ldr	r3, [r3, #0]
  405252:	2b06      	cmp	r3, #6
  405254:	d901      	bls.n	40525a <pio_handler_set+0x1a>
		return 1;
  405256:	2301      	movs	r3, #1
  405258:	e01c      	b.n	405294 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40525a:	4b10      	ldr	r3, [pc, #64]	; (40529c <pio_handler_set+0x5c>)
  40525c:	681b      	ldr	r3, [r3, #0]
  40525e:	011a      	lsls	r2, r3, #4
  405260:	4b0f      	ldr	r3, [pc, #60]	; (4052a0 <pio_handler_set+0x60>)
  405262:	4413      	add	r3, r2
  405264:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  405266:	697b      	ldr	r3, [r7, #20]
  405268:	68ba      	ldr	r2, [r7, #8]
  40526a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  40526c:	697b      	ldr	r3, [r7, #20]
  40526e:	687a      	ldr	r2, [r7, #4]
  405270:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  405272:	697b      	ldr	r3, [r7, #20]
  405274:	683a      	ldr	r2, [r7, #0]
  405276:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  405278:	697b      	ldr	r3, [r7, #20]
  40527a:	6a3a      	ldr	r2, [r7, #32]
  40527c:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  40527e:	4b07      	ldr	r3, [pc, #28]	; (40529c <pio_handler_set+0x5c>)
  405280:	681b      	ldr	r3, [r3, #0]
  405282:	1c5a      	adds	r2, r3, #1
  405284:	4b05      	ldr	r3, [pc, #20]	; (40529c <pio_handler_set+0x5c>)
  405286:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  405288:	68f8      	ldr	r0, [r7, #12]
  40528a:	6879      	ldr	r1, [r7, #4]
  40528c:	683a      	ldr	r2, [r7, #0]
  40528e:	4b05      	ldr	r3, [pc, #20]	; (4052a4 <pio_handler_set+0x64>)
  405290:	4798      	blx	r3

	return 0;
  405292:	2300      	movs	r3, #0
}
  405294:	4618      	mov	r0, r3
  405296:	3718      	adds	r7, #24
  405298:	46bd      	mov	sp, r7
  40529a:	bd80      	pop	{r7, pc}
  40529c:	20000c8c 	.word	0x20000c8c
  4052a0:	20000c1c 	.word	0x20000c1c
  4052a4:	00404d09 	.word	0x00404d09

004052a8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4052a8:	b580      	push	{r7, lr}
  4052aa:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4052ac:	4802      	ldr	r0, [pc, #8]	; (4052b8 <PIOA_Handler+0x10>)
  4052ae:	210b      	movs	r1, #11
  4052b0:	4b02      	ldr	r3, [pc, #8]	; (4052bc <PIOA_Handler+0x14>)
  4052b2:	4798      	blx	r3
}
  4052b4:	bd80      	pop	{r7, pc}
  4052b6:	bf00      	nop
  4052b8:	400e0e00 	.word	0x400e0e00
  4052bc:	00405195 	.word	0x00405195

004052c0 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4052c0:	b580      	push	{r7, lr}
  4052c2:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4052c4:	4802      	ldr	r0, [pc, #8]	; (4052d0 <PIOB_Handler+0x10>)
  4052c6:	210c      	movs	r1, #12
  4052c8:	4b02      	ldr	r3, [pc, #8]	; (4052d4 <PIOB_Handler+0x14>)
  4052ca:	4798      	blx	r3
}
  4052cc:	bd80      	pop	{r7, pc}
  4052ce:	bf00      	nop
  4052d0:	400e1000 	.word	0x400e1000
  4052d4:	00405195 	.word	0x00405195

004052d8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4052d8:	b580      	push	{r7, lr}
  4052da:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4052dc:	4802      	ldr	r0, [pc, #8]	; (4052e8 <PIOC_Handler+0x10>)
  4052de:	210d      	movs	r1, #13
  4052e0:	4b02      	ldr	r3, [pc, #8]	; (4052ec <PIOC_Handler+0x14>)
  4052e2:	4798      	blx	r3
}
  4052e4:	bd80      	pop	{r7, pc}
  4052e6:	bf00      	nop
  4052e8:	400e1200 	.word	0x400e1200
  4052ec:	00405195 	.word	0x00405195

004052f0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4052f0:	b480      	push	{r7}
  4052f2:	b085      	sub	sp, #20
  4052f4:	af00      	add	r7, sp, #0
  4052f6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4052f8:	4b1d      	ldr	r3, [pc, #116]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  4052fa:	4a1d      	ldr	r2, [pc, #116]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  4052fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4052fe:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  405302:	687a      	ldr	r2, [r7, #4]
  405304:	430a      	orrs	r2, r1
  405306:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405308:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40530c:	60fb      	str	r3, [r7, #12]
  40530e:	e007      	b.n	405320 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405310:	68fb      	ldr	r3, [r7, #12]
  405312:	2b00      	cmp	r3, #0
  405314:	d101      	bne.n	40531a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  405316:	2301      	movs	r3, #1
  405318:	e023      	b.n	405362 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40531a:	68fb      	ldr	r3, [r7, #12]
  40531c:	3b01      	subs	r3, #1
  40531e:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405320:	4b13      	ldr	r3, [pc, #76]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  405322:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405324:	f003 0308 	and.w	r3, r3, #8
  405328:	2b00      	cmp	r3, #0
  40532a:	d0f1      	beq.n	405310 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40532c:	4b10      	ldr	r3, [pc, #64]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  40532e:	4a10      	ldr	r2, [pc, #64]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  405330:	6b12      	ldr	r2, [r2, #48]	; 0x30
  405332:	f022 0203 	bic.w	r2, r2, #3
  405336:	f042 0202 	orr.w	r2, r2, #2
  40533a:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40533c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  405340:	60fb      	str	r3, [r7, #12]
  405342:	e007      	b.n	405354 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  405344:	68fb      	ldr	r3, [r7, #12]
  405346:	2b00      	cmp	r3, #0
  405348:	d101      	bne.n	40534e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40534a:	2301      	movs	r3, #1
  40534c:	e009      	b.n	405362 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  40534e:	68fb      	ldr	r3, [r7, #12]
  405350:	3b01      	subs	r3, #1
  405352:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  405354:	4b06      	ldr	r3, [pc, #24]	; (405370 <pmc_switch_mck_to_pllack+0x80>)
  405356:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405358:	f003 0308 	and.w	r3, r3, #8
  40535c:	2b00      	cmp	r3, #0
  40535e:	d0f1      	beq.n	405344 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  405360:	2300      	movs	r3, #0
}
  405362:	4618      	mov	r0, r3
  405364:	3714      	adds	r7, #20
  405366:	46bd      	mov	sp, r7
  405368:	f85d 7b04 	ldr.w	r7, [sp], #4
  40536c:	4770      	bx	lr
  40536e:	bf00      	nop
  405370:	400e0400 	.word	0x400e0400

00405374 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  405374:	b480      	push	{r7}
  405376:	b083      	sub	sp, #12
  405378:	af00      	add	r7, sp, #0
  40537a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40537c:	687b      	ldr	r3, [r7, #4]
  40537e:	2b01      	cmp	r3, #1
  405380:	d107      	bne.n	405392 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  405382:	4a08      	ldr	r2, [pc, #32]	; (4053a4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405384:	4b07      	ldr	r3, [pc, #28]	; (4053a4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405386:	689b      	ldr	r3, [r3, #8]
  405388:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40538c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405390:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  405392:	4b04      	ldr	r3, [pc, #16]	; (4053a4 <pmc_switch_sclk_to_32kxtal+0x30>)
  405394:	4a04      	ldr	r2, [pc, #16]	; (4053a8 <pmc_switch_sclk_to_32kxtal+0x34>)
  405396:	601a      	str	r2, [r3, #0]
}
  405398:	370c      	adds	r7, #12
  40539a:	46bd      	mov	sp, r7
  40539c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053a0:	4770      	bx	lr
  4053a2:	bf00      	nop
  4053a4:	400e1410 	.word	0x400e1410
  4053a8:	a5000008 	.word	0xa5000008

004053ac <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4053ac:	b480      	push	{r7}
  4053ae:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4053b0:	4b09      	ldr	r3, [pc, #36]	; (4053d8 <pmc_osc_is_ready_32kxtal+0x2c>)
  4053b2:	695b      	ldr	r3, [r3, #20]
  4053b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4053b8:	2b00      	cmp	r3, #0
  4053ba:	d007      	beq.n	4053cc <pmc_osc_is_ready_32kxtal+0x20>
  4053bc:	4b07      	ldr	r3, [pc, #28]	; (4053dc <pmc_osc_is_ready_32kxtal+0x30>)
  4053be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4053c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4053c4:	2b00      	cmp	r3, #0
  4053c6:	d001      	beq.n	4053cc <pmc_osc_is_ready_32kxtal+0x20>
  4053c8:	2301      	movs	r3, #1
  4053ca:	e000      	b.n	4053ce <pmc_osc_is_ready_32kxtal+0x22>
  4053cc:	2300      	movs	r3, #0
}
  4053ce:	4618      	mov	r0, r3
  4053d0:	46bd      	mov	sp, r7
  4053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4053d6:	4770      	bx	lr
  4053d8:	400e1410 	.word	0x400e1410
  4053dc:	400e0400 	.word	0x400e0400

004053e0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4053e0:	b480      	push	{r7}
  4053e2:	b083      	sub	sp, #12
  4053e4:	af00      	add	r7, sp, #0
  4053e6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4053e8:	4a18      	ldr	r2, [pc, #96]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  4053ea:	4b18      	ldr	r3, [pc, #96]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  4053ec:	6a1b      	ldr	r3, [r3, #32]
  4053ee:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4053f2:	f043 0308 	orr.w	r3, r3, #8
  4053f6:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4053f8:	bf00      	nop
  4053fa:	4b14      	ldr	r3, [pc, #80]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  4053fc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4053fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405402:	2b00      	cmp	r3, #0
  405404:	d0f9      	beq.n	4053fa <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  405406:	4a11      	ldr	r2, [pc, #68]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  405408:	4b10      	ldr	r3, [pc, #64]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  40540a:	6a1b      	ldr	r3, [r3, #32]
  40540c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  405410:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  405414:	6879      	ldr	r1, [r7, #4]
  405416:	430b      	orrs	r3, r1
  405418:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40541c:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40541e:	bf00      	nop
  405420:	4b0a      	ldr	r3, [pc, #40]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  405422:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  405428:	2b00      	cmp	r3, #0
  40542a:	d0f9      	beq.n	405420 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  40542c:	4a07      	ldr	r2, [pc, #28]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  40542e:	4b07      	ldr	r3, [pc, #28]	; (40544c <pmc_switch_mainck_to_fastrc+0x6c>)
  405430:	6a1b      	ldr	r3, [r3, #32]
  405432:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  405436:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40543a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40543e:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  405440:	370c      	adds	r7, #12
  405442:	46bd      	mov	sp, r7
  405444:	f85d 7b04 	ldr.w	r7, [sp], #4
  405448:	4770      	bx	lr
  40544a:	bf00      	nop
  40544c:	400e0400 	.word	0x400e0400

00405450 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  405450:	b480      	push	{r7}
  405452:	b083      	sub	sp, #12
  405454:	af00      	add	r7, sp, #0
  405456:	6078      	str	r0, [r7, #4]
  405458:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40545a:	687b      	ldr	r3, [r7, #4]
  40545c:	2b00      	cmp	r3, #0
  40545e:	d008      	beq.n	405472 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  405460:	4916      	ldr	r1, [pc, #88]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  405462:	4b16      	ldr	r3, [pc, #88]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  405464:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  405466:	4a16      	ldr	r2, [pc, #88]	; (4054c0 <pmc_switch_mainck_to_xtal+0x70>)
  405468:	401a      	ands	r2, r3
  40546a:	4b16      	ldr	r3, [pc, #88]	; (4054c4 <pmc_switch_mainck_to_xtal+0x74>)
  40546c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40546e:	620b      	str	r3, [r1, #32]
  405470:	e01e      	b.n	4054b0 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405472:	4a12      	ldr	r2, [pc, #72]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  405474:	4b11      	ldr	r3, [pc, #68]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  405476:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405478:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40547c:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  405480:	6839      	ldr	r1, [r7, #0]
  405482:	0209      	lsls	r1, r1, #8
  405484:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  405486:	430b      	orrs	r3, r1
  405488:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40548c:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  405490:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  405492:	bf00      	nop
  405494:	4b09      	ldr	r3, [pc, #36]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  405496:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405498:	f003 0301 	and.w	r3, r3, #1
  40549c:	2b00      	cmp	r3, #0
  40549e:	d0f9      	beq.n	405494 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4054a0:	4a06      	ldr	r2, [pc, #24]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  4054a2:	4b06      	ldr	r3, [pc, #24]	; (4054bc <pmc_switch_mainck_to_xtal+0x6c>)
  4054a4:	6a1b      	ldr	r3, [r3, #32]
  4054a6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4054aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4054ae:	6213      	str	r3, [r2, #32]
	}
}
  4054b0:	370c      	adds	r7, #12
  4054b2:	46bd      	mov	sp, r7
  4054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054b8:	4770      	bx	lr
  4054ba:	bf00      	nop
  4054bc:	400e0400 	.word	0x400e0400
  4054c0:	fec8fffc 	.word	0xfec8fffc
  4054c4:	01370002 	.word	0x01370002

004054c8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4054c8:	b480      	push	{r7}
  4054ca:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4054cc:	4b04      	ldr	r3, [pc, #16]	; (4054e0 <pmc_osc_is_ready_mainck+0x18>)
  4054ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4054d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4054d4:	4618      	mov	r0, r3
  4054d6:	46bd      	mov	sp, r7
  4054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054dc:	4770      	bx	lr
  4054de:	bf00      	nop
  4054e0:	400e0400 	.word	0x400e0400

004054e4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4054e4:	b480      	push	{r7}
  4054e6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4054e8:	4b03      	ldr	r3, [pc, #12]	; (4054f8 <pmc_disable_pllack+0x14>)
  4054ea:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4054ee:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4054f0:	46bd      	mov	sp, r7
  4054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4054f6:	4770      	bx	lr
  4054f8:	400e0400 	.word	0x400e0400

004054fc <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4054fc:	b480      	push	{r7}
  4054fe:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  405500:	4b04      	ldr	r3, [pc, #16]	; (405514 <pmc_is_locked_pllack+0x18>)
  405502:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  405504:	f003 0302 	and.w	r3, r3, #2
}
  405508:	4618      	mov	r0, r3
  40550a:	46bd      	mov	sp, r7
  40550c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405510:	4770      	bx	lr
  405512:	bf00      	nop
  405514:	400e0400 	.word	0x400e0400

00405518 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  405518:	b480      	push	{r7}
  40551a:	b083      	sub	sp, #12
  40551c:	af00      	add	r7, sp, #0
  40551e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  405520:	687b      	ldr	r3, [r7, #4]
  405522:	2b1f      	cmp	r3, #31
  405524:	d901      	bls.n	40552a <pmc_enable_periph_clk+0x12>
		return 1;
  405526:	2301      	movs	r3, #1
  405528:	e016      	b.n	405558 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  40552a:	687b      	ldr	r3, [r7, #4]
  40552c:	2b1f      	cmp	r3, #31
  40552e:	d812      	bhi.n	405556 <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  405530:	4b0c      	ldr	r3, [pc, #48]	; (405564 <pmc_enable_periph_clk+0x4c>)
  405532:	699a      	ldr	r2, [r3, #24]
  405534:	687b      	ldr	r3, [r7, #4]
  405536:	2101      	movs	r1, #1
  405538:	fa01 f303 	lsl.w	r3, r1, r3
  40553c:	401a      	ands	r2, r3
  40553e:	687b      	ldr	r3, [r7, #4]
  405540:	2101      	movs	r1, #1
  405542:	fa01 f303 	lsl.w	r3, r1, r3
  405546:	429a      	cmp	r2, r3
  405548:	d005      	beq.n	405556 <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  40554a:	4b06      	ldr	r3, [pc, #24]	; (405564 <pmc_enable_periph_clk+0x4c>)
  40554c:	687a      	ldr	r2, [r7, #4]
  40554e:	2101      	movs	r1, #1
  405550:	fa01 f202 	lsl.w	r2, r1, r2
  405554:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  405556:	2300      	movs	r3, #0
}
  405558:	4618      	mov	r0, r3
  40555a:	370c      	adds	r7, #12
  40555c:	46bd      	mov	sp, r7
  40555e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405562:	4770      	bx	lr
  405564:	400e0400 	.word	0x400e0400

00405568 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  405568:	b480      	push	{r7}
  40556a:	b083      	sub	sp, #12
  40556c:	af00      	add	r7, sp, #0
  40556e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  405570:	687b      	ldr	r3, [r7, #4]
  405572:	685b      	ldr	r3, [r3, #4]
  405574:	f003 0302 	and.w	r3, r3, #2
  405578:	2b00      	cmp	r3, #0
  40557a:	d001      	beq.n	405580 <spi_get_peripheral_select_mode+0x18>
		return 1;
  40557c:	2301      	movs	r3, #1
  40557e:	e000      	b.n	405582 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  405580:	2300      	movs	r3, #0
	}
}
  405582:	4618      	mov	r0, r3
  405584:	370c      	adds	r7, #12
  405586:	46bd      	mov	sp, r7
  405588:	f85d 7b04 	ldr.w	r7, [sp], #4
  40558c:	4770      	bx	lr
  40558e:	bf00      	nop

00405590 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  405590:	b580      	push	{r7, lr}
  405592:	b082      	sub	sp, #8
  405594:	af00      	add	r7, sp, #0
  405596:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  405598:	6878      	ldr	r0, [r7, #4]
  40559a:	4b02      	ldr	r3, [pc, #8]	; (4055a4 <sysclk_enable_peripheral_clock+0x14>)
  40559c:	4798      	blx	r3
}
  40559e:	3708      	adds	r7, #8
  4055a0:	46bd      	mov	sp, r7
  4055a2:	bd80      	pop	{r7, pc}
  4055a4:	00405519 	.word	0x00405519

004055a8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4055a8:	b580      	push	{r7, lr}
  4055aa:	b082      	sub	sp, #8
  4055ac:	af00      	add	r7, sp, #0
  4055ae:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  4055b0:	2015      	movs	r0, #21
  4055b2:	4b02      	ldr	r3, [pc, #8]	; (4055bc <spi_enable_clock+0x14>)
  4055b4:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4055b6:	3708      	adds	r7, #8
  4055b8:	46bd      	mov	sp, r7
  4055ba:	bd80      	pop	{r7, pc}
  4055bc:	00405591 	.word	0x00405591

004055c0 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4055c0:	b480      	push	{r7}
  4055c2:	b083      	sub	sp, #12
  4055c4:	af00      	add	r7, sp, #0
  4055c6:	6078      	str	r0, [r7, #4]
  4055c8:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4055ca:	687b      	ldr	r3, [r7, #4]
  4055cc:	685b      	ldr	r3, [r3, #4]
  4055ce:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4055d2:	687b      	ldr	r3, [r7, #4]
  4055d4:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4055d6:	687b      	ldr	r3, [r7, #4]
  4055d8:	685a      	ldr	r2, [r3, #4]
  4055da:	683b      	ldr	r3, [r7, #0]
  4055dc:	041b      	lsls	r3, r3, #16
  4055de:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4055e2:	431a      	orrs	r2, r3
  4055e4:	687b      	ldr	r3, [r7, #4]
  4055e6:	605a      	str	r2, [r3, #4]
}
  4055e8:	370c      	adds	r7, #12
  4055ea:	46bd      	mov	sp, r7
  4055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055f0:	4770      	bx	lr
  4055f2:	bf00      	nop

004055f4 <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  4055f4:	b480      	push	{r7}
  4055f6:	b083      	sub	sp, #12
  4055f8:	af00      	add	r7, sp, #0
  4055fa:	6078      	str	r0, [r7, #4]
  4055fc:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4055fe:	687b      	ldr	r3, [r7, #4]
  405600:	685b      	ldr	r3, [r3, #4]
  405602:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  405606:	687b      	ldr	r3, [r7, #4]
  405608:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  40560a:	687b      	ldr	r3, [r7, #4]
  40560c:	685a      	ldr	r2, [r3, #4]
  40560e:	683b      	ldr	r3, [r7, #0]
  405610:	061b      	lsls	r3, r3, #24
  405612:	431a      	orrs	r2, r3
  405614:	687b      	ldr	r3, [r7, #4]
  405616:	605a      	str	r2, [r3, #4]
}
  405618:	370c      	adds	r7, #12
  40561a:	46bd      	mov	sp, r7
  40561c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405620:	4770      	bx	lr
  405622:	bf00      	nop

00405624 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  405624:	b580      	push	{r7, lr}
  405626:	b084      	sub	sp, #16
  405628:	af00      	add	r7, sp, #0
  40562a:	6078      	str	r0, [r7, #4]
  40562c:	8079      	strh	r1, [r7, #2]
  40562e:	707a      	strb	r2, [r7, #1]
  405630:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  405632:	f643 2398 	movw	r3, #15000	; 0x3a98
  405636:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405638:	e006      	b.n	405648 <spi_write+0x24>
		if (!timeout--) {
  40563a:	68fb      	ldr	r3, [r7, #12]
  40563c:	1e5a      	subs	r2, r3, #1
  40563e:	60fa      	str	r2, [r7, #12]
  405640:	2b00      	cmp	r3, #0
  405642:	d101      	bne.n	405648 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  405644:	2301      	movs	r3, #1
  405646:	e020      	b.n	40568a <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  405648:	687b      	ldr	r3, [r7, #4]
  40564a:	691b      	ldr	r3, [r3, #16]
  40564c:	f003 0302 	and.w	r3, r3, #2
  405650:	2b00      	cmp	r3, #0
  405652:	d0f2      	beq.n	40563a <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  405654:	6878      	ldr	r0, [r7, #4]
  405656:	4b0f      	ldr	r3, [pc, #60]	; (405694 <spi_write+0x70>)
  405658:	4798      	blx	r3
  40565a:	4603      	mov	r3, r0
  40565c:	2b00      	cmp	r3, #0
  40565e:	d00e      	beq.n	40567e <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  405660:	887a      	ldrh	r2, [r7, #2]
  405662:	787b      	ldrb	r3, [r7, #1]
  405664:	041b      	lsls	r3, r3, #16
  405666:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40566a:	4313      	orrs	r3, r2
  40566c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40566e:	783b      	ldrb	r3, [r7, #0]
  405670:	2b00      	cmp	r3, #0
  405672:	d006      	beq.n	405682 <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  405674:	68bb      	ldr	r3, [r7, #8]
  405676:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40567a:	60bb      	str	r3, [r7, #8]
  40567c:	e001      	b.n	405682 <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40567e:	887b      	ldrh	r3, [r7, #2]
  405680:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  405682:	687b      	ldr	r3, [r7, #4]
  405684:	68ba      	ldr	r2, [r7, #8]
  405686:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  405688:	2300      	movs	r3, #0
  40568a:	b25b      	sxtb	r3, r3
}
  40568c:	4618      	mov	r0, r3
  40568e:	3710      	adds	r7, #16
  405690:	46bd      	mov	sp, r7
  405692:	bd80      	pop	{r7, pc}
  405694:	00405569 	.word	0x00405569

00405698 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  405698:	b480      	push	{r7}
  40569a:	b085      	sub	sp, #20
  40569c:	af00      	add	r7, sp, #0
  40569e:	60f8      	str	r0, [r7, #12]
  4056a0:	60b9      	str	r1, [r7, #8]
  4056a2:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4056a4:	687b      	ldr	r3, [r7, #4]
  4056a6:	2b00      	cmp	r3, #0
  4056a8:	d00c      	beq.n	4056c4 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4056aa:	68fb      	ldr	r3, [r7, #12]
  4056ac:	68ba      	ldr	r2, [r7, #8]
  4056ae:	320c      	adds	r2, #12
  4056b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4056b4:	f043 0101 	orr.w	r1, r3, #1
  4056b8:	68fb      	ldr	r3, [r7, #12]
  4056ba:	68ba      	ldr	r2, [r7, #8]
  4056bc:	320c      	adds	r2, #12
  4056be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4056c2:	e00b      	b.n	4056dc <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4056c4:	68fb      	ldr	r3, [r7, #12]
  4056c6:	68ba      	ldr	r2, [r7, #8]
  4056c8:	320c      	adds	r2, #12
  4056ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4056ce:	f023 0101 	bic.w	r1, r3, #1
  4056d2:	68fb      	ldr	r3, [r7, #12]
  4056d4:	68ba      	ldr	r2, [r7, #8]
  4056d6:	320c      	adds	r2, #12
  4056d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4056dc:	3714      	adds	r7, #20
  4056de:	46bd      	mov	sp, r7
  4056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4056e4:	4770      	bx	lr
  4056e6:	bf00      	nop

004056e8 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4056e8:	b480      	push	{r7}
  4056ea:	b085      	sub	sp, #20
  4056ec:	af00      	add	r7, sp, #0
  4056ee:	60f8      	str	r0, [r7, #12]
  4056f0:	60b9      	str	r1, [r7, #8]
  4056f2:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4056f4:	687b      	ldr	r3, [r7, #4]
  4056f6:	2b00      	cmp	r3, #0
  4056f8:	d00c      	beq.n	405714 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4056fa:	68fb      	ldr	r3, [r7, #12]
  4056fc:	68ba      	ldr	r2, [r7, #8]
  4056fe:	320c      	adds	r2, #12
  405700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405704:	f043 0102 	orr.w	r1, r3, #2
  405708:	68fb      	ldr	r3, [r7, #12]
  40570a:	68ba      	ldr	r2, [r7, #8]
  40570c:	320c      	adds	r2, #12
  40570e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405712:	e00b      	b.n	40572c <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  405714:	68fb      	ldr	r3, [r7, #12]
  405716:	68ba      	ldr	r2, [r7, #8]
  405718:	320c      	adds	r2, #12
  40571a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40571e:	f023 0102 	bic.w	r1, r3, #2
  405722:	68fb      	ldr	r3, [r7, #12]
  405724:	68ba      	ldr	r2, [r7, #8]
  405726:	320c      	adds	r2, #12
  405728:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  40572c:	3714      	adds	r7, #20
  40572e:	46bd      	mov	sp, r7
  405730:	f85d 7b04 	ldr.w	r7, [sp], #4
  405734:	4770      	bx	lr
  405736:	bf00      	nop

00405738 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  405738:	b480      	push	{r7}
  40573a:	b085      	sub	sp, #20
  40573c:	af00      	add	r7, sp, #0
  40573e:	60f8      	str	r0, [r7, #12]
  405740:	60b9      	str	r1, [r7, #8]
  405742:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  405744:	687b      	ldr	r3, [r7, #4]
  405746:	2b04      	cmp	r3, #4
  405748:	d118      	bne.n	40577c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40574a:	68fb      	ldr	r3, [r7, #12]
  40574c:	68ba      	ldr	r2, [r7, #8]
  40574e:	320c      	adds	r2, #12
  405750:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  405754:	f023 0108 	bic.w	r1, r3, #8
  405758:	68fb      	ldr	r3, [r7, #12]
  40575a:	68ba      	ldr	r2, [r7, #8]
  40575c:	320c      	adds	r2, #12
  40575e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  405762:	68fb      	ldr	r3, [r7, #12]
  405764:	68ba      	ldr	r2, [r7, #8]
  405766:	320c      	adds	r2, #12
  405768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40576c:	f043 0104 	orr.w	r1, r3, #4
  405770:	68fb      	ldr	r3, [r7, #12]
  405772:	68ba      	ldr	r2, [r7, #8]
  405774:	320c      	adds	r2, #12
  405776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40577a:	e02a      	b.n	4057d2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40577c:	687b      	ldr	r3, [r7, #4]
  40577e:	2b00      	cmp	r3, #0
  405780:	d118      	bne.n	4057b4 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  405782:	68fb      	ldr	r3, [r7, #12]
  405784:	68ba      	ldr	r2, [r7, #8]
  405786:	320c      	adds	r2, #12
  405788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40578c:	f023 0108 	bic.w	r1, r3, #8
  405790:	68fb      	ldr	r3, [r7, #12]
  405792:	68ba      	ldr	r2, [r7, #8]
  405794:	320c      	adds	r2, #12
  405796:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40579a:	68fb      	ldr	r3, [r7, #12]
  40579c:	68ba      	ldr	r2, [r7, #8]
  40579e:	320c      	adds	r2, #12
  4057a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4057a4:	f023 0104 	bic.w	r1, r3, #4
  4057a8:	68fb      	ldr	r3, [r7, #12]
  4057aa:	68ba      	ldr	r2, [r7, #8]
  4057ac:	320c      	adds	r2, #12
  4057ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4057b2:	e00e      	b.n	4057d2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4057b4:	687b      	ldr	r3, [r7, #4]
  4057b6:	2b08      	cmp	r3, #8
  4057b8:	d10b      	bne.n	4057d2 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4057ba:	68fb      	ldr	r3, [r7, #12]
  4057bc:	68ba      	ldr	r2, [r7, #8]
  4057be:	320c      	adds	r2, #12
  4057c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4057c4:	f043 0108 	orr.w	r1, r3, #8
  4057c8:	68fb      	ldr	r3, [r7, #12]
  4057ca:	68ba      	ldr	r2, [r7, #8]
  4057cc:	320c      	adds	r2, #12
  4057ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4057d2:	3714      	adds	r7, #20
  4057d4:	46bd      	mov	sp, r7
  4057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4057da:	4770      	bx	lr

004057dc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4057dc:	b480      	push	{r7}
  4057de:	b085      	sub	sp, #20
  4057e0:	af00      	add	r7, sp, #0
  4057e2:	60f8      	str	r0, [r7, #12]
  4057e4:	60b9      	str	r1, [r7, #8]
  4057e6:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4057e8:	68fb      	ldr	r3, [r7, #12]
  4057ea:	68ba      	ldr	r2, [r7, #8]
  4057ec:	320c      	adds	r2, #12
  4057ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4057f2:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4057f6:	68fb      	ldr	r3, [r7, #12]
  4057f8:	68ba      	ldr	r2, [r7, #8]
  4057fa:	320c      	adds	r2, #12
  4057fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  405800:	68fb      	ldr	r3, [r7, #12]
  405802:	68ba      	ldr	r2, [r7, #8]
  405804:	320c      	adds	r2, #12
  405806:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40580a:	687b      	ldr	r3, [r7, #4]
  40580c:	ea42 0103 	orr.w	r1, r2, r3
  405810:	68fb      	ldr	r3, [r7, #12]
  405812:	68ba      	ldr	r2, [r7, #8]
  405814:	320c      	adds	r2, #12
  405816:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40581a:	3714      	adds	r7, #20
  40581c:	46bd      	mov	sp, r7
  40581e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405822:	4770      	bx	lr

00405824 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  405824:	b480      	push	{r7}
  405826:	b085      	sub	sp, #20
  405828:	af00      	add	r7, sp, #0
  40582a:	6078      	str	r0, [r7, #4]
  40582c:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  40582e:	683a      	ldr	r2, [r7, #0]
  405830:	687b      	ldr	r3, [r7, #4]
  405832:	4413      	add	r3, r2
  405834:	1e5a      	subs	r2, r3, #1
  405836:	687b      	ldr	r3, [r7, #4]
  405838:	fbb2 f3f3 	udiv	r3, r2, r3
  40583c:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40583e:	68fb      	ldr	r3, [r7, #12]
  405840:	2b00      	cmp	r3, #0
  405842:	dd02      	ble.n	40584a <spi_calc_baudrate_div+0x26>
  405844:	68fb      	ldr	r3, [r7, #12]
  405846:	2bff      	cmp	r3, #255	; 0xff
  405848:	dd02      	ble.n	405850 <spi_calc_baudrate_div+0x2c>
		return -1;
  40584a:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40584e:	e001      	b.n	405854 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  405850:	68fb      	ldr	r3, [r7, #12]
  405852:	b29b      	uxth	r3, r3
  405854:	b21b      	sxth	r3, r3
}
  405856:	4618      	mov	r0, r3
  405858:	3714      	adds	r7, #20
  40585a:	46bd      	mov	sp, r7
  40585c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405860:	4770      	bx	lr
  405862:	bf00      	nop

00405864 <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  405864:	b480      	push	{r7}
  405866:	b085      	sub	sp, #20
  405868:	af00      	add	r7, sp, #0
  40586a:	60f8      	str	r0, [r7, #12]
  40586c:	60b9      	str	r1, [r7, #8]
  40586e:	4613      	mov	r3, r2
  405870:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  405872:	68fb      	ldr	r3, [r7, #12]
  405874:	68ba      	ldr	r2, [r7, #8]
  405876:	320c      	adds	r2, #12
  405878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40587c:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  405880:	68fb      	ldr	r3, [r7, #12]
  405882:	68ba      	ldr	r2, [r7, #8]
  405884:	320c      	adds	r2, #12
  405886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40588a:	68fb      	ldr	r3, [r7, #12]
  40588c:	68ba      	ldr	r2, [r7, #8]
  40588e:	320c      	adds	r2, #12
  405890:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  405894:	79fb      	ldrb	r3, [r7, #7]
  405896:	021b      	lsls	r3, r3, #8
  405898:	b29b      	uxth	r3, r3
  40589a:	ea42 0103 	orr.w	r1, r2, r3
  40589e:	68fb      	ldr	r3, [r7, #12]
  4058a0:	68ba      	ldr	r2, [r7, #8]
  4058a2:	320c      	adds	r2, #12
  4058a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4058a8:	3714      	adds	r7, #20
  4058aa:	46bd      	mov	sp, r7
  4058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4058b0:	4770      	bx	lr
  4058b2:	bf00      	nop

004058b4 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4058b4:	b480      	push	{r7}
  4058b6:	b085      	sub	sp, #20
  4058b8:	af00      	add	r7, sp, #0
  4058ba:	60f8      	str	r0, [r7, #12]
  4058bc:	60b9      	str	r1, [r7, #8]
  4058be:	71fa      	strb	r2, [r7, #7]
  4058c0:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4058c2:	68fb      	ldr	r3, [r7, #12]
  4058c4:	68ba      	ldr	r2, [r7, #8]
  4058c6:	320c      	adds	r2, #12
  4058c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4058cc:	b299      	uxth	r1, r3
  4058ce:	68fb      	ldr	r3, [r7, #12]
  4058d0:	68ba      	ldr	r2, [r7, #8]
  4058d2:	320c      	adds	r2, #12
  4058d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4058d8:	68fb      	ldr	r3, [r7, #12]
  4058da:	68ba      	ldr	r2, [r7, #8]
  4058dc:	320c      	adds	r2, #12
  4058de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4058e2:	79fb      	ldrb	r3, [r7, #7]
  4058e4:	041b      	lsls	r3, r3, #16
  4058e6:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  4058ea:	79bb      	ldrb	r3, [r7, #6]
  4058ec:	061b      	lsls	r3, r3, #24
  4058ee:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4058f0:	ea42 0103 	orr.w	r1, r2, r3
  4058f4:	68fb      	ldr	r3, [r7, #12]
  4058f6:	68ba      	ldr	r2, [r7, #8]
  4058f8:	320c      	adds	r2, #12
  4058fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4058fe:	3714      	adds	r7, #20
  405900:	46bd      	mov	sp, r7
  405902:	f85d 7b04 	ldr.w	r7, [sp], #4
  405906:	4770      	bx	lr

00405908 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  405908:	b480      	push	{r7}
  40590a:	b083      	sub	sp, #12
  40590c:	af00      	add	r7, sp, #0
  40590e:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  405910:	687b      	ldr	r3, [r7, #4]
  405912:	2208      	movs	r2, #8
  405914:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  405916:	687b      	ldr	r3, [r7, #4]
  405918:	2220      	movs	r2, #32
  40591a:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40591c:	687b      	ldr	r3, [r7, #4]
  40591e:	2204      	movs	r2, #4
  405920:	601a      	str	r2, [r3, #0]
}
  405922:	370c      	adds	r7, #12
  405924:	46bd      	mov	sp, r7
  405926:	f85d 7b04 	ldr.w	r7, [sp], #4
  40592a:	4770      	bx	lr

0040592c <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40592c:	b480      	push	{r7}
  40592e:	b087      	sub	sp, #28
  405930:	af00      	add	r7, sp, #0
  405932:	60f8      	str	r0, [r7, #12]
  405934:	60b9      	str	r1, [r7, #8]
  405936:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  405938:	2300      	movs	r3, #0
  40593a:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40593c:	68ba      	ldr	r2, [r7, #8]
  40593e:	4b16      	ldr	r3, [pc, #88]	; (405998 <twi_set_speed+0x6c>)
  405940:	429a      	cmp	r2, r3
  405942:	d901      	bls.n	405948 <twi_set_speed+0x1c>
		return FAIL;
  405944:	2301      	movs	r3, #1
  405946:	e021      	b.n	40598c <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  405948:	68bb      	ldr	r3, [r7, #8]
  40594a:	005b      	lsls	r3, r3, #1
  40594c:	687a      	ldr	r2, [r7, #4]
  40594e:	fbb2 f3f3 	udiv	r3, r2, r3
  405952:	3b04      	subs	r3, #4
  405954:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405956:	e005      	b.n	405964 <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  405958:	697b      	ldr	r3, [r7, #20]
  40595a:	3301      	adds	r3, #1
  40595c:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40595e:	693b      	ldr	r3, [r7, #16]
  405960:	085b      	lsrs	r3, r3, #1
  405962:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  405964:	693b      	ldr	r3, [r7, #16]
  405966:	2bff      	cmp	r3, #255	; 0xff
  405968:	d902      	bls.n	405970 <twi_set_speed+0x44>
  40596a:	697b      	ldr	r3, [r7, #20]
  40596c:	2b06      	cmp	r3, #6
  40596e:	d9f3      	bls.n	405958 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405970:	693b      	ldr	r3, [r7, #16]
  405972:	b2da      	uxtb	r2, r3
  405974:	693b      	ldr	r3, [r7, #16]
  405976:	021b      	lsls	r3, r3, #8
  405978:	b29b      	uxth	r3, r3
  40597a:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  40597c:	697b      	ldr	r3, [r7, #20]
  40597e:	041b      	lsls	r3, r3, #16
  405980:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  405984:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  405986:	68fb      	ldr	r3, [r7, #12]
  405988:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40598a:	2300      	movs	r3, #0
}
  40598c:	4618      	mov	r0, r3
  40598e:	371c      	adds	r7, #28
  405990:	46bd      	mov	sp, r7
  405992:	f85d 7b04 	ldr.w	r7, [sp], #4
  405996:	4770      	bx	lr
  405998:	00061a80 	.word	0x00061a80

0040599c <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  40599c:	b480      	push	{r7}
  40599e:	b083      	sub	sp, #12
  4059a0:	af00      	add	r7, sp, #0
  4059a2:	6078      	str	r0, [r7, #4]
  4059a4:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  4059a6:	687b      	ldr	r3, [r7, #4]
  4059a8:	683a      	ldr	r2, [r7, #0]
  4059aa:	625a      	str	r2, [r3, #36]	; 0x24
}
  4059ac:	370c      	adds	r7, #12
  4059ae:	46bd      	mov	sp, r7
  4059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4059b4:	4770      	bx	lr
  4059b6:	bf00      	nop

004059b8 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4059b8:	b480      	push	{r7}
  4059ba:	b083      	sub	sp, #12
  4059bc:	af00      	add	r7, sp, #0
  4059be:	6078      	str	r0, [r7, #4]
  4059c0:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  4059c2:	687b      	ldr	r3, [r7, #4]
  4059c4:	683a      	ldr	r2, [r7, #0]
  4059c6:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  4059c8:	687b      	ldr	r3, [r7, #4]
  4059ca:	6a1b      	ldr	r3, [r3, #32]
}
  4059cc:	370c      	adds	r7, #12
  4059ce:	46bd      	mov	sp, r7
  4059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4059d4:	4770      	bx	lr
  4059d6:	bf00      	nop

004059d8 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  4059d8:	b480      	push	{r7}
  4059da:	b083      	sub	sp, #12
  4059dc:	af00      	add	r7, sp, #0
  4059de:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  4059e0:	687b      	ldr	r3, [r7, #4]
  4059e2:	6a1b      	ldr	r3, [r3, #32]
}
  4059e4:	4618      	mov	r0, r3
  4059e6:	370c      	adds	r7, #12
  4059e8:	46bd      	mov	sp, r7
  4059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4059ee:	4770      	bx	lr

004059f0 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  4059f0:	b480      	push	{r7}
  4059f2:	b083      	sub	sp, #12
  4059f4:	af00      	add	r7, sp, #0
  4059f6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  4059f8:	687b      	ldr	r3, [r7, #4]
  4059fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4059fc:	4618      	mov	r0, r3
  4059fe:	370c      	adds	r7, #12
  405a00:	46bd      	mov	sp, r7
  405a02:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a06:	4770      	bx	lr

00405a08 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  405a08:	b480      	push	{r7}
  405a0a:	b083      	sub	sp, #12
  405a0c:	af00      	add	r7, sp, #0
  405a0e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  405a10:	687b      	ldr	r3, [r7, #4]
  405a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405a14:	b2db      	uxtb	r3, r3
}
  405a16:	4618      	mov	r0, r3
  405a18:	370c      	adds	r7, #12
  405a1a:	46bd      	mov	sp, r7
  405a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a20:	4770      	bx	lr
  405a22:	bf00      	nop

00405a24 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  405a24:	b480      	push	{r7}
  405a26:	b083      	sub	sp, #12
  405a28:	af00      	add	r7, sp, #0
  405a2a:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  405a2c:	687b      	ldr	r3, [r7, #4]
  405a2e:	2280      	movs	r2, #128	; 0x80
  405a30:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  405a32:	687b      	ldr	r3, [r7, #4]
  405a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  405a36:	370c      	adds	r7, #12
  405a38:	46bd      	mov	sp, r7
  405a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  405a3e:	4770      	bx	lr

00405a40 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  405a40:	b480      	push	{r7}
  405a42:	b085      	sub	sp, #20
  405a44:	af00      	add	r7, sp, #0
  405a46:	6078      	str	r0, [r7, #4]
  405a48:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  405a4a:	2300      	movs	r3, #0
  405a4c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  405a4e:	687b      	ldr	r3, [r7, #4]
  405a50:	22ac      	movs	r2, #172	; 0xac
  405a52:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  405a54:	683b      	ldr	r3, [r7, #0]
  405a56:	681a      	ldr	r2, [r3, #0]
  405a58:	683b      	ldr	r3, [r7, #0]
  405a5a:	685b      	ldr	r3, [r3, #4]
  405a5c:	fbb2 f3f3 	udiv	r3, r2, r3
  405a60:	091b      	lsrs	r3, r3, #4
  405a62:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  405a64:	68fb      	ldr	r3, [r7, #12]
  405a66:	2b00      	cmp	r3, #0
  405a68:	d003      	beq.n	405a72 <uart_init+0x32>
  405a6a:	68fb      	ldr	r3, [r7, #12]
  405a6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  405a70:	d301      	bcc.n	405a76 <uart_init+0x36>
		return 1;
  405a72:	2301      	movs	r3, #1
  405a74:	e00f      	b.n	405a96 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  405a76:	687b      	ldr	r3, [r7, #4]
  405a78:	68fa      	ldr	r2, [r7, #12]
  405a7a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  405a7c:	683b      	ldr	r3, [r7, #0]
  405a7e:	689a      	ldr	r2, [r3, #8]
  405a80:	687b      	ldr	r3, [r7, #4]
  405a82:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  405a84:	687b      	ldr	r3, [r7, #4]
  405a86:	f240 2202 	movw	r2, #514	; 0x202
  405a8a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  405a8e:	687b      	ldr	r3, [r7, #4]
  405a90:	2250      	movs	r2, #80	; 0x50
  405a92:	601a      	str	r2, [r3, #0]

	return 0;
  405a94:	2300      	movs	r3, #0
}
  405a96:	4618      	mov	r0, r3
  405a98:	3714      	adds	r7, #20
  405a9a:	46bd      	mov	sp, r7
  405a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405aa0:	4770      	bx	lr
  405aa2:	bf00      	nop

00405aa4 <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  405aa4:	b480      	push	{r7}
  405aa6:	b083      	sub	sp, #12
  405aa8:	af00      	add	r7, sp, #0
  405aaa:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  405aac:	687b      	ldr	r3, [r7, #4]
  405aae:	2240      	movs	r2, #64	; 0x40
  405ab0:	601a      	str	r2, [r3, #0]
}
  405ab2:	370c      	adds	r7, #12
  405ab4:	46bd      	mov	sp, r7
  405ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405aba:	4770      	bx	lr

00405abc <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  405abc:	b480      	push	{r7}
  405abe:	b083      	sub	sp, #12
  405ac0:	af00      	add	r7, sp, #0
  405ac2:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  405ac4:	687b      	ldr	r3, [r7, #4]
  405ac6:	2280      	movs	r2, #128	; 0x80
  405ac8:	601a      	str	r2, [r3, #0]
}
  405aca:	370c      	adds	r7, #12
  405acc:	46bd      	mov	sp, r7
  405ace:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ad2:	4770      	bx	lr

00405ad4 <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  405ad4:	b480      	push	{r7}
  405ad6:	b083      	sub	sp, #12
  405ad8:	af00      	add	r7, sp, #0
  405ada:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  405adc:	687b      	ldr	r3, [r7, #4]
  405ade:	2210      	movs	r2, #16
  405ae0:	601a      	str	r2, [r3, #0]
}
  405ae2:	370c      	adds	r7, #12
  405ae4:	46bd      	mov	sp, r7
  405ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405aea:	4770      	bx	lr

00405aec <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  405aec:	b480      	push	{r7}
  405aee:	b083      	sub	sp, #12
  405af0:	af00      	add	r7, sp, #0
  405af2:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  405af4:	687b      	ldr	r3, [r7, #4]
  405af6:	2220      	movs	r2, #32
  405af8:	601a      	str	r2, [r3, #0]
}
  405afa:	370c      	adds	r7, #12
  405afc:	46bd      	mov	sp, r7
  405afe:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b02:	4770      	bx	lr

00405b04 <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  405b04:	b480      	push	{r7}
  405b06:	b083      	sub	sp, #12
  405b08:	af00      	add	r7, sp, #0
  405b0a:	6078      	str	r0, [r7, #4]
  405b0c:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  405b0e:	687b      	ldr	r3, [r7, #4]
  405b10:	683a      	ldr	r2, [r7, #0]
  405b12:	609a      	str	r2, [r3, #8]
}
  405b14:	370c      	adds	r7, #12
  405b16:	46bd      	mov	sp, r7
  405b18:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b1c:	4770      	bx	lr
  405b1e:	bf00      	nop

00405b20 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  405b20:	b480      	push	{r7}
  405b22:	b083      	sub	sp, #12
  405b24:	af00      	add	r7, sp, #0
  405b26:	6078      	str	r0, [r7, #4]
  405b28:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  405b2a:	687b      	ldr	r3, [r7, #4]
  405b2c:	683a      	ldr	r2, [r7, #0]
  405b2e:	60da      	str	r2, [r3, #12]
}
  405b30:	370c      	adds	r7, #12
  405b32:	46bd      	mov	sp, r7
  405b34:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b38:	4770      	bx	lr
  405b3a:	bf00      	nop

00405b3c <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  405b3c:	b480      	push	{r7}
  405b3e:	b083      	sub	sp, #12
  405b40:	af00      	add	r7, sp, #0
  405b42:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  405b44:	687b      	ldr	r3, [r7, #4]
  405b46:	691b      	ldr	r3, [r3, #16]
}
  405b48:	4618      	mov	r0, r3
  405b4a:	370c      	adds	r7, #12
  405b4c:	46bd      	mov	sp, r7
  405b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b52:	4770      	bx	lr

00405b54 <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  405b54:	b480      	push	{r7}
  405b56:	b083      	sub	sp, #12
  405b58:	af00      	add	r7, sp, #0
  405b5a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  405b5c:	687b      	ldr	r3, [r7, #4]
  405b5e:	695b      	ldr	r3, [r3, #20]
}
  405b60:	4618      	mov	r0, r3
  405b62:	370c      	adds	r7, #12
  405b64:	46bd      	mov	sp, r7
  405b66:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b6a:	4770      	bx	lr

00405b6c <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  405b6c:	b480      	push	{r7}
  405b6e:	b083      	sub	sp, #12
  405b70:	af00      	add	r7, sp, #0
  405b72:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  405b74:	687b      	ldr	r3, [r7, #4]
  405b76:	f44f 7280 	mov.w	r2, #256	; 0x100
  405b7a:	601a      	str	r2, [r3, #0]
}
  405b7c:	370c      	adds	r7, #12
  405b7e:	46bd      	mov	sp, r7
  405b80:	f85d 7b04 	ldr.w	r7, [sp], #4
  405b84:	4770      	bx	lr
  405b86:	bf00      	nop

00405b88 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  405b88:	b480      	push	{r7}
  405b8a:	b083      	sub	sp, #12
  405b8c:	af00      	add	r7, sp, #0
  405b8e:	6078      	str	r0, [r7, #4]
  405b90:	460b      	mov	r3, r1
  405b92:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  405b94:	687b      	ldr	r3, [r7, #4]
  405b96:	695b      	ldr	r3, [r3, #20]
  405b98:	f003 0302 	and.w	r3, r3, #2
  405b9c:	2b00      	cmp	r3, #0
  405b9e:	d101      	bne.n	405ba4 <uart_write+0x1c>
		return 1;
  405ba0:	2301      	movs	r3, #1
  405ba2:	e003      	b.n	405bac <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  405ba4:	78fa      	ldrb	r2, [r7, #3]
  405ba6:	687b      	ldr	r3, [r7, #4]
  405ba8:	61da      	str	r2, [r3, #28]
	return 0;
  405baa:	2300      	movs	r3, #0
}
  405bac:	4618      	mov	r0, r3
  405bae:	370c      	adds	r7, #12
  405bb0:	46bd      	mov	sp, r7
  405bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405bb6:	4770      	bx	lr

00405bb8 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  405bb8:	b480      	push	{r7}
  405bba:	b083      	sub	sp, #12
  405bbc:	af00      	add	r7, sp, #0
  405bbe:	6078      	str	r0, [r7, #4]
  405bc0:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  405bc2:	687b      	ldr	r3, [r7, #4]
  405bc4:	695b      	ldr	r3, [r3, #20]
  405bc6:	f003 0301 	and.w	r3, r3, #1
  405bca:	2b00      	cmp	r3, #0
  405bcc:	d101      	bne.n	405bd2 <uart_read+0x1a>
		return 1;
  405bce:	2301      	movs	r3, #1
  405bd0:	e005      	b.n	405bde <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  405bd2:	687b      	ldr	r3, [r7, #4]
  405bd4:	699b      	ldr	r3, [r3, #24]
  405bd6:	b2da      	uxtb	r2, r3
  405bd8:	683b      	ldr	r3, [r7, #0]
  405bda:	701a      	strb	r2, [r3, #0]
	return 0;
  405bdc:	2300      	movs	r3, #0
}
  405bde:	4618      	mov	r0, r3
  405be0:	370c      	adds	r7, #12
  405be2:	46bd      	mov	sp, r7
  405be4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405be8:	4770      	bx	lr
  405bea:	bf00      	nop

00405bec <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  405bec:	b480      	push	{r7}
  405bee:	b083      	sub	sp, #12
  405bf0:	af00      	add	r7, sp, #0
  405bf2:	6078      	str	r0, [r7, #4]
  405bf4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  405bf6:	687b      	ldr	r3, [r7, #4]
  405bf8:	695b      	ldr	r3, [r3, #20]
  405bfa:	f003 0302 	and.w	r3, r3, #2
  405bfe:	2b00      	cmp	r3, #0
  405c00:	d101      	bne.n	405c06 <usart_write+0x1a>
		return 1;
  405c02:	2301      	movs	r3, #1
  405c04:	e005      	b.n	405c12 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  405c06:	683b      	ldr	r3, [r7, #0]
  405c08:	f3c3 0208 	ubfx	r2, r3, #0, #9
  405c0c:	687b      	ldr	r3, [r7, #4]
  405c0e:	61da      	str	r2, [r3, #28]
	return 0;
  405c10:	2300      	movs	r3, #0
}
  405c12:	4618      	mov	r0, r3
  405c14:	370c      	adds	r7, #12
  405c16:	46bd      	mov	sp, r7
  405c18:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c1c:	4770      	bx	lr
  405c1e:	bf00      	nop

00405c20 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  405c20:	b480      	push	{r7}
  405c22:	b083      	sub	sp, #12
  405c24:	af00      	add	r7, sp, #0
  405c26:	6078      	str	r0, [r7, #4]
  405c28:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  405c2a:	687b      	ldr	r3, [r7, #4]
  405c2c:	695b      	ldr	r3, [r3, #20]
  405c2e:	f003 0301 	and.w	r3, r3, #1
  405c32:	2b00      	cmp	r3, #0
  405c34:	d101      	bne.n	405c3a <usart_read+0x1a>
		return 1;
  405c36:	2301      	movs	r3, #1
  405c38:	e006      	b.n	405c48 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  405c3a:	687b      	ldr	r3, [r7, #4]
  405c3c:	699b      	ldr	r3, [r3, #24]
  405c3e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  405c42:	683b      	ldr	r3, [r7, #0]
  405c44:	601a      	str	r2, [r3, #0]

	return 0;
  405c46:	2300      	movs	r3, #0
}
  405c48:	4618      	mov	r0, r3
  405c4a:	370c      	adds	r7, #12
  405c4c:	46bd      	mov	sp, r7
  405c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c52:	4770      	bx	lr

00405c54 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  405c54:	b480      	push	{r7}
  405c56:	af00      	add	r7, sp, #0
	while (1) {
	}
  405c58:	e7fe      	b.n	405c58 <Dummy_Handler+0x4>
  405c5a:	bf00      	nop

00405c5c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  405c5c:	b580      	push	{r7, lr}
  405c5e:	b082      	sub	sp, #8
  405c60:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  405c62:	4b1e      	ldr	r3, [pc, #120]	; (405cdc <Reset_Handler+0x80>)
  405c64:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  405c66:	4b1e      	ldr	r3, [pc, #120]	; (405ce0 <Reset_Handler+0x84>)
  405c68:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  405c6a:	687a      	ldr	r2, [r7, #4]
  405c6c:	683b      	ldr	r3, [r7, #0]
  405c6e:	429a      	cmp	r2, r3
  405c70:	d00c      	beq.n	405c8c <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  405c72:	e007      	b.n	405c84 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  405c74:	683b      	ldr	r3, [r7, #0]
  405c76:	1d1a      	adds	r2, r3, #4
  405c78:	603a      	str	r2, [r7, #0]
  405c7a:	687a      	ldr	r2, [r7, #4]
  405c7c:	1d11      	adds	r1, r2, #4
  405c7e:	6079      	str	r1, [r7, #4]
  405c80:	6812      	ldr	r2, [r2, #0]
  405c82:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  405c84:	683a      	ldr	r2, [r7, #0]
  405c86:	4b17      	ldr	r3, [pc, #92]	; (405ce4 <Reset_Handler+0x88>)
  405c88:	429a      	cmp	r2, r3
  405c8a:	d3f3      	bcc.n	405c74 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  405c8c:	4b16      	ldr	r3, [pc, #88]	; (405ce8 <Reset_Handler+0x8c>)
  405c8e:	603b      	str	r3, [r7, #0]
  405c90:	e004      	b.n	405c9c <Reset_Handler+0x40>
		*pDest++ = 0;
  405c92:	683b      	ldr	r3, [r7, #0]
  405c94:	1d1a      	adds	r2, r3, #4
  405c96:	603a      	str	r2, [r7, #0]
  405c98:	2200      	movs	r2, #0
  405c9a:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  405c9c:	683a      	ldr	r2, [r7, #0]
  405c9e:	4b13      	ldr	r3, [pc, #76]	; (405cec <Reset_Handler+0x90>)
  405ca0:	429a      	cmp	r2, r3
  405ca2:	d3f6      	bcc.n	405c92 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  405ca4:	4b12      	ldr	r3, [pc, #72]	; (405cf0 <Reset_Handler+0x94>)
  405ca6:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  405ca8:	4a12      	ldr	r2, [pc, #72]	; (405cf4 <Reset_Handler+0x98>)
  405caa:	687b      	ldr	r3, [r7, #4]
  405cac:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  405cb0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  405cb4:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  405cb6:	687b      	ldr	r3, [r7, #4]
  405cb8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  405cbc:	d309      	bcc.n	405cd2 <Reset_Handler+0x76>
  405cbe:	687a      	ldr	r2, [r7, #4]
  405cc0:	4b0d      	ldr	r3, [pc, #52]	; (405cf8 <Reset_Handler+0x9c>)
  405cc2:	429a      	cmp	r2, r3
  405cc4:	d805      	bhi.n	405cd2 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  405cc6:	4b0b      	ldr	r3, [pc, #44]	; (405cf4 <Reset_Handler+0x98>)
  405cc8:	4a0a      	ldr	r2, [pc, #40]	; (405cf4 <Reset_Handler+0x98>)
  405cca:	6892      	ldr	r2, [r2, #8]
  405ccc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  405cd0:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  405cd2:	4b0a      	ldr	r3, [pc, #40]	; (405cfc <Reset_Handler+0xa0>)
  405cd4:	4798      	blx	r3

	/* Branch to main function */
	main();
  405cd6:	4b0a      	ldr	r3, [pc, #40]	; (405d00 <Reset_Handler+0xa4>)
  405cd8:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  405cda:	e7fe      	b.n	405cda <Reset_Handler+0x7e>
  405cdc:	00414eb8 	.word	0x00414eb8
  405ce0:	20000000 	.word	0x20000000
  405ce4:	20000a0c 	.word	0x20000a0c
  405ce8:	20000a10 	.word	0x20000a10
  405cec:	20004654 	.word	0x20004654
  405cf0:	00400000 	.word	0x00400000
  405cf4:	e000ed00 	.word	0xe000ed00
  405cf8:	20005fff 	.word	0x20005fff
  405cfc:	0040b7d1 	.word	0x0040b7d1
  405d00:	00409391 	.word	0x00409391

00405d04 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  405d04:	b480      	push	{r7}
  405d06:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  405d08:	4b4e      	ldr	r3, [pc, #312]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405d0c:	f003 0303 	and.w	r3, r3, #3
  405d10:	2b01      	cmp	r3, #1
  405d12:	d014      	beq.n	405d3e <SystemCoreClockUpdate+0x3a>
  405d14:	2b01      	cmp	r3, #1
  405d16:	d302      	bcc.n	405d1e <SystemCoreClockUpdate+0x1a>
  405d18:	2b02      	cmp	r3, #2
  405d1a:	d038      	beq.n	405d8e <SystemCoreClockUpdate+0x8a>
  405d1c:	e074      	b.n	405e08 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  405d1e:	4b4a      	ldr	r3, [pc, #296]	; (405e48 <SystemCoreClockUpdate+0x144>)
  405d20:	695b      	ldr	r3, [r3, #20]
  405d22:	f003 0380 	and.w	r3, r3, #128	; 0x80
  405d26:	2b00      	cmp	r3, #0
  405d28:	d004      	beq.n	405d34 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  405d2a:	4b48      	ldr	r3, [pc, #288]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  405d30:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  405d32:	e069      	b.n	405e08 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  405d34:	4b45      	ldr	r3, [pc, #276]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d36:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  405d3a:	601a      	str	r2, [r3, #0]
		}
		break;
  405d3c:	e064      	b.n	405e08 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  405d3e:	4b41      	ldr	r3, [pc, #260]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405d40:	6a1b      	ldr	r3, [r3, #32]
  405d42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  405d46:	2b00      	cmp	r3, #0
  405d48:	d003      	beq.n	405d52 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  405d4a:	4b40      	ldr	r3, [pc, #256]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d4c:	4a40      	ldr	r2, [pc, #256]	; (405e50 <SystemCoreClockUpdate+0x14c>)
  405d4e:	601a      	str	r2, [r3, #0]
  405d50:	e01c      	b.n	405d8c <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405d52:	4b3e      	ldr	r3, [pc, #248]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d54:	4a3f      	ldr	r2, [pc, #252]	; (405e54 <SystemCoreClockUpdate+0x150>)
  405d56:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  405d58:	4b3a      	ldr	r3, [pc, #232]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405d5a:	6a1b      	ldr	r3, [r3, #32]
  405d5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405d60:	2b10      	cmp	r3, #16
  405d62:	d004      	beq.n	405d6e <SystemCoreClockUpdate+0x6a>
  405d64:	2b20      	cmp	r3, #32
  405d66:	d008      	beq.n	405d7a <SystemCoreClockUpdate+0x76>
  405d68:	2b00      	cmp	r3, #0
  405d6a:	d00e      	beq.n	405d8a <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  405d6c:	e00e      	b.n	405d8c <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  405d6e:	4b37      	ldr	r3, [pc, #220]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d70:	681b      	ldr	r3, [r3, #0]
  405d72:	005a      	lsls	r2, r3, #1
  405d74:	4b35      	ldr	r3, [pc, #212]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d76:	601a      	str	r2, [r3, #0]
				break;
  405d78:	e008      	b.n	405d8c <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  405d7a:	4b34      	ldr	r3, [pc, #208]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d7c:	681a      	ldr	r2, [r3, #0]
  405d7e:	4613      	mov	r3, r2
  405d80:	005b      	lsls	r3, r3, #1
  405d82:	441a      	add	r2, r3
  405d84:	4b31      	ldr	r3, [pc, #196]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d86:	601a      	str	r2, [r3, #0]
				break;
  405d88:	e000      	b.n	405d8c <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  405d8a:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  405d8c:	e03c      	b.n	405e08 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  405d8e:	4b2d      	ldr	r3, [pc, #180]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405d90:	6a1b      	ldr	r3, [r3, #32]
  405d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  405d96:	2b00      	cmp	r3, #0
  405d98:	d003      	beq.n	405da2 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  405d9a:	4b2c      	ldr	r3, [pc, #176]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405d9c:	4a2c      	ldr	r2, [pc, #176]	; (405e50 <SystemCoreClockUpdate+0x14c>)
  405d9e:	601a      	str	r2, [r3, #0]
  405da0:	e01c      	b.n	405ddc <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  405da2:	4b2a      	ldr	r3, [pc, #168]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405da4:	4a2b      	ldr	r2, [pc, #172]	; (405e54 <SystemCoreClockUpdate+0x150>)
  405da6:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  405da8:	4b26      	ldr	r3, [pc, #152]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405daa:	6a1b      	ldr	r3, [r3, #32]
  405dac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405db0:	2b10      	cmp	r3, #16
  405db2:	d004      	beq.n	405dbe <SystemCoreClockUpdate+0xba>
  405db4:	2b20      	cmp	r3, #32
  405db6:	d008      	beq.n	405dca <SystemCoreClockUpdate+0xc6>
  405db8:	2b00      	cmp	r3, #0
  405dba:	d00e      	beq.n	405dda <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  405dbc:	e00e      	b.n	405ddc <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  405dbe:	4b23      	ldr	r3, [pc, #140]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405dc0:	681b      	ldr	r3, [r3, #0]
  405dc2:	005a      	lsls	r2, r3, #1
  405dc4:	4b21      	ldr	r3, [pc, #132]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405dc6:	601a      	str	r2, [r3, #0]
				break;
  405dc8:	e008      	b.n	405ddc <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  405dca:	4b20      	ldr	r3, [pc, #128]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405dcc:	681a      	ldr	r2, [r3, #0]
  405dce:	4613      	mov	r3, r2
  405dd0:	005b      	lsls	r3, r3, #1
  405dd2:	441a      	add	r2, r3
  405dd4:	4b1d      	ldr	r3, [pc, #116]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405dd6:	601a      	str	r2, [r3, #0]
				break;
  405dd8:	e000      	b.n	405ddc <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  405dda:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  405ddc:	4b19      	ldr	r3, [pc, #100]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  405de0:	4b1d      	ldr	r3, [pc, #116]	; (405e58 <SystemCoreClockUpdate+0x154>)
  405de2:	4013      	ands	r3, r2
  405de4:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  405de6:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  405de8:	4a18      	ldr	r2, [pc, #96]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405dea:	6812      	ldr	r2, [r2, #0]
  405dec:	fb02 f203 	mul.w	r2, r2, r3
  405df0:	4b16      	ldr	r3, [pc, #88]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405df2:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  405df4:	4b15      	ldr	r3, [pc, #84]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405df6:	681a      	ldr	r2, [r3, #0]
  405df8:	4b12      	ldr	r3, [pc, #72]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405dfc:	b2db      	uxtb	r3, r3
  405dfe:	fbb2 f2f3 	udiv	r2, r2, r3
  405e02:	4b12      	ldr	r3, [pc, #72]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405e04:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  405e06:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  405e08:	4b0e      	ldr	r3, [pc, #56]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405e0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405e10:	2b70      	cmp	r3, #112	; 0x70
  405e12:	d108      	bne.n	405e26 <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  405e14:	4b0d      	ldr	r3, [pc, #52]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405e16:	681a      	ldr	r2, [r3, #0]
  405e18:	4b10      	ldr	r3, [pc, #64]	; (405e5c <SystemCoreClockUpdate+0x158>)
  405e1a:	fba3 1302 	umull	r1, r3, r3, r2
  405e1e:	085a      	lsrs	r2, r3, #1
  405e20:	4b0a      	ldr	r3, [pc, #40]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405e22:	601a      	str	r2, [r3, #0]
  405e24:	e009      	b.n	405e3a <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  405e26:	4b09      	ldr	r3, [pc, #36]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405e28:	681a      	ldr	r2, [r3, #0]
  405e2a:	4b06      	ldr	r3, [pc, #24]	; (405e44 <SystemCoreClockUpdate+0x140>)
  405e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405e2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  405e32:	091b      	lsrs	r3, r3, #4
  405e34:	40da      	lsrs	r2, r3
  405e36:	4b05      	ldr	r3, [pc, #20]	; (405e4c <SystemCoreClockUpdate+0x148>)
  405e38:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  405e3a:	46bd      	mov	sp, r7
  405e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405e40:	4770      	bx	lr
  405e42:	bf00      	nop
  405e44:	400e0400 	.word	0x400e0400
  405e48:	400e1410 	.word	0x400e1410
  405e4c:	20000150 	.word	0x20000150
  405e50:	00b71b00 	.word	0x00b71b00
  405e54:	003d0900 	.word	0x003d0900
  405e58:	07ff0000 	.word	0x07ff0000
  405e5c:	aaaaaaab 	.word	0xaaaaaaab

00405e60 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  405e60:	b480      	push	{r7}
  405e62:	b085      	sub	sp, #20
  405e64:	af00      	add	r7, sp, #0
  405e66:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  405e68:	4b10      	ldr	r3, [pc, #64]	; (405eac <_sbrk+0x4c>)
  405e6a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  405e6c:	4b10      	ldr	r3, [pc, #64]	; (405eb0 <_sbrk+0x50>)
  405e6e:	681b      	ldr	r3, [r3, #0]
  405e70:	2b00      	cmp	r3, #0
  405e72:	d102      	bne.n	405e7a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  405e74:	4b0e      	ldr	r3, [pc, #56]	; (405eb0 <_sbrk+0x50>)
  405e76:	4a0f      	ldr	r2, [pc, #60]	; (405eb4 <_sbrk+0x54>)
  405e78:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  405e7a:	4b0d      	ldr	r3, [pc, #52]	; (405eb0 <_sbrk+0x50>)
  405e7c:	681b      	ldr	r3, [r3, #0]
  405e7e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  405e80:	68ba      	ldr	r2, [r7, #8]
  405e82:	687b      	ldr	r3, [r7, #4]
  405e84:	441a      	add	r2, r3
  405e86:	68fb      	ldr	r3, [r7, #12]
  405e88:	429a      	cmp	r2, r3
  405e8a:	dd02      	ble.n	405e92 <_sbrk+0x32>
		return (caddr_t) -1;	
  405e8c:	f04f 33ff 	mov.w	r3, #4294967295
  405e90:	e006      	b.n	405ea0 <_sbrk+0x40>
	}

	heap += incr;
  405e92:	4b07      	ldr	r3, [pc, #28]	; (405eb0 <_sbrk+0x50>)
  405e94:	681a      	ldr	r2, [r3, #0]
  405e96:	687b      	ldr	r3, [r7, #4]
  405e98:	441a      	add	r2, r3
  405e9a:	4b05      	ldr	r3, [pc, #20]	; (405eb0 <_sbrk+0x50>)
  405e9c:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  405e9e:	68bb      	ldr	r3, [r7, #8]
}
  405ea0:	4618      	mov	r0, r3
  405ea2:	3714      	adds	r7, #20
  405ea4:	46bd      	mov	sp, r7
  405ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
  405eaa:	4770      	bx	lr
  405eac:	20005ffc 	.word	0x20005ffc
  405eb0:	20000c90 	.word	0x20000c90
  405eb4:	20004e58 	.word	0x20004e58

00405eb8 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  405eb8:	b480      	push	{r7}
  405eba:	b083      	sub	sp, #12
  405ebc:	af00      	add	r7, sp, #0
  405ebe:	6078      	str	r0, [r7, #4]
	return -1;
  405ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
  405ec4:	4618      	mov	r0, r3
  405ec6:	370c      	adds	r7, #12
  405ec8:	46bd      	mov	sp, r7
  405eca:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ece:	4770      	bx	lr

00405ed0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  405ed0:	b480      	push	{r7}
  405ed2:	b083      	sub	sp, #12
  405ed4:	af00      	add	r7, sp, #0
  405ed6:	6078      	str	r0, [r7, #4]
  405ed8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  405eda:	683b      	ldr	r3, [r7, #0]
  405edc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  405ee0:	605a      	str	r2, [r3, #4]

	return 0;
  405ee2:	2300      	movs	r3, #0
}
  405ee4:	4618      	mov	r0, r3
  405ee6:	370c      	adds	r7, #12
  405ee8:	46bd      	mov	sp, r7
  405eea:	f85d 7b04 	ldr.w	r7, [sp], #4
  405eee:	4770      	bx	lr

00405ef0 <_isatty>:

extern int _isatty(int file)
{
  405ef0:	b480      	push	{r7}
  405ef2:	b083      	sub	sp, #12
  405ef4:	af00      	add	r7, sp, #0
  405ef6:	6078      	str	r0, [r7, #4]
	return 1;
  405ef8:	2301      	movs	r3, #1
}
  405efa:	4618      	mov	r0, r3
  405efc:	370c      	adds	r7, #12
  405efe:	46bd      	mov	sp, r7
  405f00:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f04:	4770      	bx	lr
  405f06:	bf00      	nop

00405f08 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  405f08:	b480      	push	{r7}
  405f0a:	b085      	sub	sp, #20
  405f0c:	af00      	add	r7, sp, #0
  405f0e:	60f8      	str	r0, [r7, #12]
  405f10:	60b9      	str	r1, [r7, #8]
  405f12:	607a      	str	r2, [r7, #4]
	return 0;
  405f14:	2300      	movs	r3, #0
}
  405f16:	4618      	mov	r0, r3
  405f18:	3714      	adds	r7, #20
  405f1a:	46bd      	mov	sp, r7
  405f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f20:	4770      	bx	lr
  405f22:	bf00      	nop

00405f24 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  405f24:	b480      	push	{r7}
  405f26:	b083      	sub	sp, #12
  405f28:	af00      	add	r7, sp, #0
  405f2a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  405f2c:	687b      	ldr	r3, [r7, #4]
  405f2e:	f103 0208 	add.w	r2, r3, #8
  405f32:	687b      	ldr	r3, [r7, #4]
  405f34:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  405f36:	687b      	ldr	r3, [r7, #4]
  405f38:	f04f 32ff 	mov.w	r2, #4294967295
  405f3c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  405f3e:	687b      	ldr	r3, [r7, #4]
  405f40:	f103 0208 	add.w	r2, r3, #8
  405f44:	687b      	ldr	r3, [r7, #4]
  405f46:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  405f48:	687b      	ldr	r3, [r7, #4]
  405f4a:	f103 0208 	add.w	r2, r3, #8
  405f4e:	687b      	ldr	r3, [r7, #4]
  405f50:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  405f52:	687b      	ldr	r3, [r7, #4]
  405f54:	2200      	movs	r2, #0
  405f56:	601a      	str	r2, [r3, #0]
}
  405f58:	370c      	adds	r7, #12
  405f5a:	46bd      	mov	sp, r7
  405f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f60:	4770      	bx	lr
  405f62:	bf00      	nop

00405f64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  405f64:	b480      	push	{r7}
  405f66:	b083      	sub	sp, #12
  405f68:	af00      	add	r7, sp, #0
  405f6a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  405f6c:	687b      	ldr	r3, [r7, #4]
  405f6e:	2200      	movs	r2, #0
  405f70:	611a      	str	r2, [r3, #16]
}
  405f72:	370c      	adds	r7, #12
  405f74:	46bd      	mov	sp, r7
  405f76:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f7a:	4770      	bx	lr

00405f7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  405f7c:	b480      	push	{r7}
  405f7e:	b085      	sub	sp, #20
  405f80:	af00      	add	r7, sp, #0
  405f82:	6078      	str	r0, [r7, #4]
  405f84:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  405f86:	687b      	ldr	r3, [r7, #4]
  405f88:	685b      	ldr	r3, [r3, #4]
  405f8a:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  405f8c:	68fb      	ldr	r3, [r7, #12]
  405f8e:	685a      	ldr	r2, [r3, #4]
  405f90:	683b      	ldr	r3, [r7, #0]
  405f92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  405f94:	687b      	ldr	r3, [r7, #4]
  405f96:	685a      	ldr	r2, [r3, #4]
  405f98:	683b      	ldr	r3, [r7, #0]
  405f9a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405f9c:	68fb      	ldr	r3, [r7, #12]
  405f9e:	685b      	ldr	r3, [r3, #4]
  405fa0:	683a      	ldr	r2, [r7, #0]
  405fa2:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  405fa4:	68fb      	ldr	r3, [r7, #12]
  405fa6:	683a      	ldr	r2, [r7, #0]
  405fa8:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  405faa:	687b      	ldr	r3, [r7, #4]
  405fac:	683a      	ldr	r2, [r7, #0]
  405fae:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405fb0:	683b      	ldr	r3, [r7, #0]
  405fb2:	687a      	ldr	r2, [r7, #4]
  405fb4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405fb6:	687b      	ldr	r3, [r7, #4]
  405fb8:	681b      	ldr	r3, [r3, #0]
  405fba:	1c5a      	adds	r2, r3, #1
  405fbc:	687b      	ldr	r3, [r7, #4]
  405fbe:	601a      	str	r2, [r3, #0]
}
  405fc0:	3714      	adds	r7, #20
  405fc2:	46bd      	mov	sp, r7
  405fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405fc8:	4770      	bx	lr
  405fca:	bf00      	nop

00405fcc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  405fcc:	b480      	push	{r7}
  405fce:	b085      	sub	sp, #20
  405fd0:	af00      	add	r7, sp, #0
  405fd2:	6078      	str	r0, [r7, #4]
  405fd4:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  405fd6:	683b      	ldr	r3, [r7, #0]
  405fd8:	681b      	ldr	r3, [r3, #0]
  405fda:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  405fdc:	68bb      	ldr	r3, [r7, #8]
  405fde:	f1b3 3fff 	cmp.w	r3, #4294967295
  405fe2:	d103      	bne.n	405fec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  405fe4:	687b      	ldr	r3, [r7, #4]
  405fe6:	691b      	ldr	r3, [r3, #16]
  405fe8:	60fb      	str	r3, [r7, #12]
  405fea:	e00c      	b.n	406006 <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  405fec:	687b      	ldr	r3, [r7, #4]
  405fee:	3308      	adds	r3, #8
  405ff0:	60fb      	str	r3, [r7, #12]
  405ff2:	e002      	b.n	405ffa <vListInsert+0x2e>
  405ff4:	68fb      	ldr	r3, [r7, #12]
  405ff6:	685b      	ldr	r3, [r3, #4]
  405ff8:	60fb      	str	r3, [r7, #12]
  405ffa:	68fb      	ldr	r3, [r7, #12]
  405ffc:	685b      	ldr	r3, [r3, #4]
  405ffe:	681a      	ldr	r2, [r3, #0]
  406000:	68bb      	ldr	r3, [r7, #8]
  406002:	429a      	cmp	r2, r3
  406004:	d9f6      	bls.n	405ff4 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  406006:	68fb      	ldr	r3, [r7, #12]
  406008:	685a      	ldr	r2, [r3, #4]
  40600a:	683b      	ldr	r3, [r7, #0]
  40600c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  40600e:	683b      	ldr	r3, [r7, #0]
  406010:	685b      	ldr	r3, [r3, #4]
  406012:	683a      	ldr	r2, [r7, #0]
  406014:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  406016:	683b      	ldr	r3, [r7, #0]
  406018:	68fa      	ldr	r2, [r7, #12]
  40601a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  40601c:	68fb      	ldr	r3, [r7, #12]
  40601e:	683a      	ldr	r2, [r7, #0]
  406020:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  406022:	683b      	ldr	r3, [r7, #0]
  406024:	687a      	ldr	r2, [r7, #4]
  406026:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  406028:	687b      	ldr	r3, [r7, #4]
  40602a:	681b      	ldr	r3, [r3, #0]
  40602c:	1c5a      	adds	r2, r3, #1
  40602e:	687b      	ldr	r3, [r7, #4]
  406030:	601a      	str	r2, [r3, #0]
}
  406032:	3714      	adds	r7, #20
  406034:	46bd      	mov	sp, r7
  406036:	f85d 7b04 	ldr.w	r7, [sp], #4
  40603a:	4770      	bx	lr

0040603c <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  40603c:	b480      	push	{r7}
  40603e:	b085      	sub	sp, #20
  406040:	af00      	add	r7, sp, #0
  406042:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  406044:	687b      	ldr	r3, [r7, #4]
  406046:	685b      	ldr	r3, [r3, #4]
  406048:	687a      	ldr	r2, [r7, #4]
  40604a:	6892      	ldr	r2, [r2, #8]
  40604c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  40604e:	687b      	ldr	r3, [r7, #4]
  406050:	689b      	ldr	r3, [r3, #8]
  406052:	687a      	ldr	r2, [r7, #4]
  406054:	6852      	ldr	r2, [r2, #4]
  406056:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  406058:	687b      	ldr	r3, [r7, #4]
  40605a:	691b      	ldr	r3, [r3, #16]
  40605c:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40605e:	68fb      	ldr	r3, [r7, #12]
  406060:	685a      	ldr	r2, [r3, #4]
  406062:	687b      	ldr	r3, [r7, #4]
  406064:	429a      	cmp	r2, r3
  406066:	d103      	bne.n	406070 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  406068:	687b      	ldr	r3, [r7, #4]
  40606a:	689a      	ldr	r2, [r3, #8]
  40606c:	68fb      	ldr	r3, [r7, #12]
  40606e:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  406070:	687b      	ldr	r3, [r7, #4]
  406072:	2200      	movs	r2, #0
  406074:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  406076:	68fb      	ldr	r3, [r7, #12]
  406078:	681b      	ldr	r3, [r3, #0]
  40607a:	1e5a      	subs	r2, r3, #1
  40607c:	68fb      	ldr	r3, [r7, #12]
  40607e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  406080:	68fb      	ldr	r3, [r7, #12]
  406082:	681b      	ldr	r3, [r3, #0]
}
  406084:	4618      	mov	r0, r3
  406086:	3714      	adds	r7, #20
  406088:	46bd      	mov	sp, r7
  40608a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40608e:	4770      	bx	lr

00406090 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406090:	b480      	push	{r7}
  406092:	b083      	sub	sp, #12
  406094:	af00      	add	r7, sp, #0
  406096:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406098:	687b      	ldr	r3, [r7, #4]
  40609a:	2b07      	cmp	r3, #7
  40609c:	d825      	bhi.n	4060ea <osc_get_rate+0x5a>
  40609e:	a201      	add	r2, pc, #4	; (adr r2, 4060a4 <osc_get_rate+0x14>)
  4060a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4060a4:	004060c5 	.word	0x004060c5
  4060a8:	004060cb 	.word	0x004060cb
  4060ac:	004060d1 	.word	0x004060d1
  4060b0:	004060d7 	.word	0x004060d7
  4060b4:	004060db 	.word	0x004060db
  4060b8:	004060df 	.word	0x004060df
  4060bc:	004060e3 	.word	0x004060e3
  4060c0:	004060e7 	.word	0x004060e7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4060c4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4060c8:	e010      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4060ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4060ce:	e00d      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4060d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4060d4:	e00a      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4060d6:	4b08      	ldr	r3, [pc, #32]	; (4060f8 <osc_get_rate+0x68>)
  4060d8:	e008      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4060da:	4b08      	ldr	r3, [pc, #32]	; (4060fc <osc_get_rate+0x6c>)
  4060dc:	e006      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4060de:	4b08      	ldr	r3, [pc, #32]	; (406100 <osc_get_rate+0x70>)
  4060e0:	e004      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4060e2:	4b07      	ldr	r3, [pc, #28]	; (406100 <osc_get_rate+0x70>)
  4060e4:	e002      	b.n	4060ec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4060e6:	4b06      	ldr	r3, [pc, #24]	; (406100 <osc_get_rate+0x70>)
  4060e8:	e000      	b.n	4060ec <osc_get_rate+0x5c>
	}

	return 0;
  4060ea:	2300      	movs	r3, #0
}
  4060ec:	4618      	mov	r0, r3
  4060ee:	370c      	adds	r7, #12
  4060f0:	46bd      	mov	sp, r7
  4060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4060f6:	4770      	bx	lr
  4060f8:	003d0900 	.word	0x003d0900
  4060fc:	007a1200 	.word	0x007a1200
  406100:	00b71b00 	.word	0x00b71b00

00406104 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406104:	b580      	push	{r7, lr}
  406106:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406108:	2006      	movs	r0, #6
  40610a:	4b03      	ldr	r3, [pc, #12]	; (406118 <sysclk_get_main_hz+0x14>)
  40610c:	4798      	blx	r3
  40610e:	4603      	mov	r3, r0
  406110:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406112:	4618      	mov	r0, r3
  406114:	bd80      	pop	{r7, pc}
  406116:	bf00      	nop
  406118:	00406091 	.word	0x00406091

0040611c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40611c:	b580      	push	{r7, lr}
  40611e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406120:	4b02      	ldr	r3, [pc, #8]	; (40612c <sysclk_get_cpu_hz+0x10>)
  406122:	4798      	blx	r3
  406124:	4603      	mov	r3, r0
  406126:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406128:	4618      	mov	r0, r3
  40612a:	bd80      	pop	{r7, pc}
  40612c:	00406105 	.word	0x00406105

00406130 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  406130:	b480      	push	{r7}
  406132:	b085      	sub	sp, #20
  406134:	af00      	add	r7, sp, #0
  406136:	60f8      	str	r0, [r7, #12]
  406138:	60b9      	str	r1, [r7, #8]
  40613a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  40613c:	68fb      	ldr	r3, [r7, #12]
  40613e:	3b04      	subs	r3, #4
  406140:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  406142:	68fb      	ldr	r3, [r7, #12]
  406144:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  406148:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40614a:	68fb      	ldr	r3, [r7, #12]
  40614c:	3b04      	subs	r3, #4
  40614e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  406150:	68ba      	ldr	r2, [r7, #8]
  406152:	68fb      	ldr	r3, [r7, #12]
  406154:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  406156:	68fb      	ldr	r3, [r7, #12]
  406158:	3b04      	subs	r3, #4
  40615a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  40615c:	68fb      	ldr	r3, [r7, #12]
  40615e:	2200      	movs	r2, #0
  406160:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  406162:	68fb      	ldr	r3, [r7, #12]
  406164:	3b14      	subs	r3, #20
  406166:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  406168:	687a      	ldr	r2, [r7, #4]
  40616a:	68fb      	ldr	r3, [r7, #12]
  40616c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  40616e:	68fb      	ldr	r3, [r7, #12]
  406170:	3b20      	subs	r3, #32
  406172:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  406174:	68fb      	ldr	r3, [r7, #12]
}
  406176:	4618      	mov	r0, r3
  406178:	3714      	adds	r7, #20
  40617a:	46bd      	mov	sp, r7
  40617c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406180:	4770      	bx	lr
  406182:	bf00      	nop

00406184 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  406184:	4b06      	ldr	r3, [pc, #24]	; (4061a0 <pxCurrentTCBConst2>)
  406186:	6819      	ldr	r1, [r3, #0]
  406188:	6808      	ldr	r0, [r1, #0]
  40618a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40618e:	f380 8809 	msr	PSP, r0
  406192:	f04f 0000 	mov.w	r0, #0
  406196:	f380 8811 	msr	BASEPRI, r0
  40619a:	f04e 0e0d 	orr.w	lr, lr, #13
  40619e:	4770      	bx	lr

004061a0 <pxCurrentTCBConst2>:
  4061a0:	20004294 	.word	0x20004294

004061a4 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4061a4:	4803      	ldr	r0, [pc, #12]	; (4061b4 <prvPortStartFirstTask+0x10>)
  4061a6:	6800      	ldr	r0, [r0, #0]
  4061a8:	6800      	ldr	r0, [r0, #0]
  4061aa:	f380 8808 	msr	MSP, r0
  4061ae:	b662      	cpsie	i
  4061b0:	df00      	svc	0
  4061b2:	bf00      	nop
  4061b4:	e000ed08 	.word	0xe000ed08

004061b8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4061b8:	b580      	push	{r7, lr}
  4061ba:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4061bc:	4b0a      	ldr	r3, [pc, #40]	; (4061e8 <xPortStartScheduler+0x30>)
  4061be:	4a0a      	ldr	r2, [pc, #40]	; (4061e8 <xPortStartScheduler+0x30>)
  4061c0:	6812      	ldr	r2, [r2, #0]
  4061c2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4061c6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4061c8:	4b07      	ldr	r3, [pc, #28]	; (4061e8 <xPortStartScheduler+0x30>)
  4061ca:	4a07      	ldr	r2, [pc, #28]	; (4061e8 <xPortStartScheduler+0x30>)
  4061cc:	6812      	ldr	r2, [r2, #0]
  4061ce:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4061d2:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4061d4:	4b05      	ldr	r3, [pc, #20]	; (4061ec <xPortStartScheduler+0x34>)
  4061d6:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4061d8:	4b05      	ldr	r3, [pc, #20]	; (4061f0 <xPortStartScheduler+0x38>)
  4061da:	2200      	movs	r2, #0
  4061dc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4061de:	4b05      	ldr	r3, [pc, #20]	; (4061f4 <xPortStartScheduler+0x3c>)
  4061e0:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4061e2:	2300      	movs	r3, #0
}
  4061e4:	4618      	mov	r0, r3
  4061e6:	bd80      	pop	{r7, pc}
  4061e8:	e000ed20 	.word	0xe000ed20
  4061ec:	004062d9 	.word	0x004062d9
  4061f0:	20000154 	.word	0x20000154
  4061f4:	004061a5 	.word	0x004061a5

004061f8 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4061f8:	b480      	push	{r7}
  4061fa:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4061fc:	4b03      	ldr	r3, [pc, #12]	; (40620c <vPortYieldFromISR+0x14>)
  4061fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  406202:	601a      	str	r2, [r3, #0]
}
  406204:	46bd      	mov	sp, r7
  406206:	f85d 7b04 	ldr.w	r7, [sp], #4
  40620a:	4770      	bx	lr
  40620c:	e000ed04 	.word	0xe000ed04

00406210 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  406210:	b580      	push	{r7, lr}
  406212:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  406214:	4b03      	ldr	r3, [pc, #12]	; (406224 <vPortEnterCritical+0x14>)
  406216:	4798      	blx	r3
	uxCriticalNesting++;
  406218:	4b03      	ldr	r3, [pc, #12]	; (406228 <vPortEnterCritical+0x18>)
  40621a:	681b      	ldr	r3, [r3, #0]
  40621c:	1c5a      	adds	r2, r3, #1
  40621e:	4b02      	ldr	r3, [pc, #8]	; (406228 <vPortEnterCritical+0x18>)
  406220:	601a      	str	r2, [r3, #0]
}
  406222:	bd80      	pop	{r7, pc}
  406224:	00406255 	.word	0x00406255
  406228:	20000154 	.word	0x20000154

0040622c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  40622c:	b580      	push	{r7, lr}
  40622e:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  406230:	4b06      	ldr	r3, [pc, #24]	; (40624c <vPortExitCritical+0x20>)
  406232:	681b      	ldr	r3, [r3, #0]
  406234:	1e5a      	subs	r2, r3, #1
  406236:	4b05      	ldr	r3, [pc, #20]	; (40624c <vPortExitCritical+0x20>)
  406238:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  40623a:	4b04      	ldr	r3, [pc, #16]	; (40624c <vPortExitCritical+0x20>)
  40623c:	681b      	ldr	r3, [r3, #0]
  40623e:	2b00      	cmp	r3, #0
  406240:	d102      	bne.n	406248 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  406242:	2000      	movs	r0, #0
  406244:	4b02      	ldr	r3, [pc, #8]	; (406250 <vPortExitCritical+0x24>)
  406246:	4798      	blx	r3
	}
}
  406248:	bd80      	pop	{r7, pc}
  40624a:	bf00      	nop
  40624c:	20000154 	.word	0x20000154
  406250:	00406269 	.word	0x00406269

00406254 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  406254:	f3ef 8011 	mrs	r0, BASEPRI
  406258:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  40625c:	f381 8811 	msr	BASEPRI, r1
  406260:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  406262:	2300      	movs	r3, #0
}
  406264:	4618      	mov	r0, r3
  406266:	bf00      	nop

00406268 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  406268:	f380 8811 	msr	BASEPRI, r0
  40626c:	4770      	bx	lr
  40626e:	bf00      	nop

00406270 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  406270:	f3ef 8009 	mrs	r0, PSP
  406274:	4b0c      	ldr	r3, [pc, #48]	; (4062a8 <pxCurrentTCBConst>)
  406276:	681a      	ldr	r2, [r3, #0]
  406278:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40627c:	6010      	str	r0, [r2, #0]
  40627e:	e92d 4008 	stmdb	sp!, {r3, lr}
  406282:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  406286:	f380 8811 	msr	BASEPRI, r0
  40628a:	f001 fa6f 	bl	40776c <vTaskSwitchContext>
  40628e:	f04f 0000 	mov.w	r0, #0
  406292:	f380 8811 	msr	BASEPRI, r0
  406296:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40629a:	6819      	ldr	r1, [r3, #0]
  40629c:	6808      	ldr	r0, [r1, #0]
  40629e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4062a2:	f380 8809 	msr	PSP, r0
  4062a6:	4770      	bx	lr

004062a8 <pxCurrentTCBConst>:
  4062a8:	20004294 	.word	0x20004294

004062ac <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4062ac:	b580      	push	{r7, lr}
  4062ae:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4062b0:	4b05      	ldr	r3, [pc, #20]	; (4062c8 <SysTick_Handler+0x1c>)
  4062b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4062b6:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4062b8:	4b04      	ldr	r3, [pc, #16]	; (4062cc <SysTick_Handler+0x20>)
  4062ba:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4062bc:	4b04      	ldr	r3, [pc, #16]	; (4062d0 <SysTick_Handler+0x24>)
  4062be:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4062c0:	2000      	movs	r0, #0
  4062c2:	4b04      	ldr	r3, [pc, #16]	; (4062d4 <SysTick_Handler+0x28>)
  4062c4:	4798      	blx	r3
}
  4062c6:	bd80      	pop	{r7, pc}
  4062c8:	e000ed04 	.word	0xe000ed04
  4062cc:	00406255 	.word	0x00406255
  4062d0:	00407611 	.word	0x00407611
  4062d4:	00406269 	.word	0x00406269

004062d8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  4062d8:	b598      	push	{r3, r4, r7, lr}
  4062da:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4062dc:	4c06      	ldr	r4, [pc, #24]	; (4062f8 <vPortSetupTimerInterrupt+0x20>)
  4062de:	4b07      	ldr	r3, [pc, #28]	; (4062fc <vPortSetupTimerInterrupt+0x24>)
  4062e0:	4798      	blx	r3
  4062e2:	4602      	mov	r2, r0
  4062e4:	4b06      	ldr	r3, [pc, #24]	; (406300 <vPortSetupTimerInterrupt+0x28>)
  4062e6:	fba3 1302 	umull	r1, r3, r3, r2
  4062ea:	099b      	lsrs	r3, r3, #6
  4062ec:	3b01      	subs	r3, #1
  4062ee:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  4062f0:	4b04      	ldr	r3, [pc, #16]	; (406304 <vPortSetupTimerInterrupt+0x2c>)
  4062f2:	2207      	movs	r2, #7
  4062f4:	601a      	str	r2, [r3, #0]
}
  4062f6:	bd98      	pop	{r3, r4, r7, pc}
  4062f8:	e000e014 	.word	0xe000e014
  4062fc:	0040611d 	.word	0x0040611d
  406300:	10624dd3 	.word	0x10624dd3
  406304:	e000e010 	.word	0xe000e010

00406308 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  406308:	b580      	push	{r7, lr}
  40630a:	b086      	sub	sp, #24
  40630c:	af00      	add	r7, sp, #0
  40630e:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  406310:	2300      	movs	r3, #0
  406312:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  406314:	4b36      	ldr	r3, [pc, #216]	; (4063f0 <pvPortMalloc+0xe8>)
  406316:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  406318:	4b36      	ldr	r3, [pc, #216]	; (4063f4 <pvPortMalloc+0xec>)
  40631a:	681b      	ldr	r3, [r3, #0]
  40631c:	2b00      	cmp	r3, #0
  40631e:	d101      	bne.n	406324 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  406320:	4b35      	ldr	r3, [pc, #212]	; (4063f8 <pvPortMalloc+0xf0>)
  406322:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  406324:	687b      	ldr	r3, [r7, #4]
  406326:	2b00      	cmp	r3, #0
  406328:	d00d      	beq.n	406346 <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  40632a:	2310      	movs	r3, #16
  40632c:	687a      	ldr	r2, [r7, #4]
  40632e:	4413      	add	r3, r2
  406330:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  406332:	687b      	ldr	r3, [r7, #4]
  406334:	f003 0307 	and.w	r3, r3, #7
  406338:	2b00      	cmp	r3, #0
  40633a:	d004      	beq.n	406346 <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40633c:	687b      	ldr	r3, [r7, #4]
  40633e:	f023 0307 	bic.w	r3, r3, #7
  406342:	3308      	adds	r3, #8
  406344:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  406346:	687b      	ldr	r3, [r7, #4]
  406348:	2b00      	cmp	r3, #0
  40634a:	d045      	beq.n	4063d8 <pvPortMalloc+0xd0>
  40634c:	f243 53f0 	movw	r3, #13808	; 0x35f0
  406350:	687a      	ldr	r2, [r7, #4]
  406352:	429a      	cmp	r2, r3
  406354:	d240      	bcs.n	4063d8 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  406356:	4b29      	ldr	r3, [pc, #164]	; (4063fc <pvPortMalloc+0xf4>)
  406358:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  40635a:	4b28      	ldr	r3, [pc, #160]	; (4063fc <pvPortMalloc+0xf4>)
  40635c:	681b      	ldr	r3, [r3, #0]
  40635e:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  406360:	e004      	b.n	40636c <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  406362:	697b      	ldr	r3, [r7, #20]
  406364:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  406366:	697b      	ldr	r3, [r7, #20]
  406368:	681b      	ldr	r3, [r3, #0]
  40636a:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  40636c:	697b      	ldr	r3, [r7, #20]
  40636e:	685a      	ldr	r2, [r3, #4]
  406370:	687b      	ldr	r3, [r7, #4]
  406372:	429a      	cmp	r2, r3
  406374:	d203      	bcs.n	40637e <pvPortMalloc+0x76>
  406376:	697b      	ldr	r3, [r7, #20]
  406378:	681b      	ldr	r3, [r3, #0]
  40637a:	2b00      	cmp	r3, #0
  40637c:	d1f1      	bne.n	406362 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  40637e:	4b1d      	ldr	r3, [pc, #116]	; (4063f4 <pvPortMalloc+0xec>)
  406380:	681b      	ldr	r3, [r3, #0]
  406382:	697a      	ldr	r2, [r7, #20]
  406384:	429a      	cmp	r2, r3
  406386:	d027      	beq.n	4063d8 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  406388:	693b      	ldr	r3, [r7, #16]
  40638a:	681a      	ldr	r2, [r3, #0]
  40638c:	2310      	movs	r3, #16
  40638e:	4413      	add	r3, r2
  406390:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  406392:	697b      	ldr	r3, [r7, #20]
  406394:	681a      	ldr	r2, [r3, #0]
  406396:	693b      	ldr	r3, [r7, #16]
  406398:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  40639a:	697b      	ldr	r3, [r7, #20]
  40639c:	685a      	ldr	r2, [r3, #4]
  40639e:	687b      	ldr	r3, [r7, #4]
  4063a0:	1ad2      	subs	r2, r2, r3
  4063a2:	2310      	movs	r3, #16
  4063a4:	005b      	lsls	r3, r3, #1
  4063a6:	429a      	cmp	r2, r3
  4063a8:	d90f      	bls.n	4063ca <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4063aa:	697a      	ldr	r2, [r7, #20]
  4063ac:	687b      	ldr	r3, [r7, #4]
  4063ae:	4413      	add	r3, r2
  4063b0:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4063b2:	697b      	ldr	r3, [r7, #20]
  4063b4:	685a      	ldr	r2, [r3, #4]
  4063b6:	687b      	ldr	r3, [r7, #4]
  4063b8:	1ad2      	subs	r2, r2, r3
  4063ba:	68bb      	ldr	r3, [r7, #8]
  4063bc:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4063be:	697b      	ldr	r3, [r7, #20]
  4063c0:	687a      	ldr	r2, [r7, #4]
  4063c2:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4063c4:	68b8      	ldr	r0, [r7, #8]
  4063c6:	4b0e      	ldr	r3, [pc, #56]	; (406400 <pvPortMalloc+0xf8>)
  4063c8:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4063ca:	4b0e      	ldr	r3, [pc, #56]	; (406404 <pvPortMalloc+0xfc>)
  4063cc:	681a      	ldr	r2, [r3, #0]
  4063ce:	697b      	ldr	r3, [r7, #20]
  4063d0:	685b      	ldr	r3, [r3, #4]
  4063d2:	1ad2      	subs	r2, r2, r3
  4063d4:	4b0b      	ldr	r3, [pc, #44]	; (406404 <pvPortMalloc+0xfc>)
  4063d6:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  4063d8:	4b0b      	ldr	r3, [pc, #44]	; (406408 <pvPortMalloc+0x100>)
  4063da:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4063dc:	68fb      	ldr	r3, [r7, #12]
  4063de:	2b00      	cmp	r3, #0
  4063e0:	d101      	bne.n	4063e6 <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  4063e2:	4b0a      	ldr	r3, [pc, #40]	; (40640c <pvPortMalloc+0x104>)
  4063e4:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  4063e6:	68fb      	ldr	r3, [r7, #12]
}
  4063e8:	4618      	mov	r0, r3
  4063ea:	3718      	adds	r7, #24
  4063ec:	46bd      	mov	sp, r7
  4063ee:	bd80      	pop	{r7, pc}
  4063f0:	0040739d 	.word	0x0040739d
  4063f4:	20004290 	.word	0x20004290
  4063f8:	0040647d 	.word	0x0040647d
  4063fc:	20004288 	.word	0x20004288
  406400:	0040650d 	.word	0x0040650d
  406404:	20000158 	.word	0x20000158
  406408:	004073b9 	.word	0x004073b9
  40640c:	004091dd 	.word	0x004091dd

00406410 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  406410:	b580      	push	{r7, lr}
  406412:	b084      	sub	sp, #16
  406414:	af00      	add	r7, sp, #0
  406416:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  406418:	687b      	ldr	r3, [r7, #4]
  40641a:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  40641c:	687b      	ldr	r3, [r7, #4]
  40641e:	2b00      	cmp	r3, #0
  406420:	d014      	beq.n	40644c <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  406422:	2310      	movs	r3, #16
  406424:	425b      	negs	r3, r3
  406426:	68fa      	ldr	r2, [r7, #12]
  406428:	4413      	add	r3, r2
  40642a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  40642c:	68fb      	ldr	r3, [r7, #12]
  40642e:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  406430:	4b08      	ldr	r3, [pc, #32]	; (406454 <vPortFree+0x44>)
  406432:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  406434:	68bb      	ldr	r3, [r7, #8]
  406436:	685a      	ldr	r2, [r3, #4]
  406438:	4b07      	ldr	r3, [pc, #28]	; (406458 <vPortFree+0x48>)
  40643a:	681b      	ldr	r3, [r3, #0]
  40643c:	441a      	add	r2, r3
  40643e:	4b06      	ldr	r3, [pc, #24]	; (406458 <vPortFree+0x48>)
  406440:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  406442:	68b8      	ldr	r0, [r7, #8]
  406444:	4b05      	ldr	r3, [pc, #20]	; (40645c <vPortFree+0x4c>)
  406446:	4798      	blx	r3
		}
		xTaskResumeAll();
  406448:	4b05      	ldr	r3, [pc, #20]	; (406460 <vPortFree+0x50>)
  40644a:	4798      	blx	r3
	}
}
  40644c:	3710      	adds	r7, #16
  40644e:	46bd      	mov	sp, r7
  406450:	bd80      	pop	{r7, pc}
  406452:	bf00      	nop
  406454:	0040739d 	.word	0x0040739d
  406458:	20000158 	.word	0x20000158
  40645c:	0040650d 	.word	0x0040650d
  406460:	004073b9 	.word	0x004073b9

00406464 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
  406464:	b480      	push	{r7}
  406466:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
  406468:	4b03      	ldr	r3, [pc, #12]	; (406478 <xPortGetFreeHeapSize+0x14>)
  40646a:	681b      	ldr	r3, [r3, #0]
}
  40646c:	4618      	mov	r0, r3
  40646e:	46bd      	mov	sp, r7
  406470:	f85d 7b04 	ldr.w	r7, [sp], #4
  406474:	4770      	bx	lr
  406476:	bf00      	nop
  406478:	20000158 	.word	0x20000158

0040647c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  40647c:	b580      	push	{r7, lr}
  40647e:	b082      	sub	sp, #8
  406480:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  406482:	4b1d      	ldr	r3, [pc, #116]	; (4064f8 <prvHeapInit+0x7c>)
  406484:	4a1d      	ldr	r2, [pc, #116]	; (4064fc <prvHeapInit+0x80>)
  406486:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  406488:	4b1b      	ldr	r3, [pc, #108]	; (4064f8 <prvHeapInit+0x7c>)
  40648a:	2200      	movs	r2, #0
  40648c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  40648e:	f243 52f0 	movw	r2, #13808	; 0x35f0
  406492:	4b1a      	ldr	r3, [pc, #104]	; (4064fc <prvHeapInit+0x80>)
  406494:	4413      	add	r3, r2
  406496:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  406498:	2310      	movs	r3, #16
  40649a:	425b      	negs	r3, r3
  40649c:	687a      	ldr	r2, [r7, #4]
  40649e:	4413      	add	r3, r2
  4064a0:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  4064a2:	4b17      	ldr	r3, [pc, #92]	; (406500 <prvHeapInit+0x84>)
  4064a4:	687a      	ldr	r2, [r7, #4]
  4064a6:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  4064a8:	4b15      	ldr	r3, [pc, #84]	; (406500 <prvHeapInit+0x84>)
  4064aa:	681b      	ldr	r3, [r3, #0]
  4064ac:	f003 0307 	and.w	r3, r3, #7
  4064b0:	2b00      	cmp	r3, #0
  4064b2:	d003      	beq.n	4064bc <prvHeapInit+0x40>
  4064b4:	4b13      	ldr	r3, [pc, #76]	; (406504 <prvHeapInit+0x88>)
  4064b6:	4798      	blx	r3
  4064b8:	bf00      	nop
  4064ba:	e7fd      	b.n	4064b8 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  4064bc:	4b10      	ldr	r3, [pc, #64]	; (406500 <prvHeapInit+0x84>)
  4064be:	681b      	ldr	r3, [r3, #0]
  4064c0:	2200      	movs	r2, #0
  4064c2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  4064c4:	4b0e      	ldr	r3, [pc, #56]	; (406500 <prvHeapInit+0x84>)
  4064c6:	681b      	ldr	r3, [r3, #0]
  4064c8:	2200      	movs	r2, #0
  4064ca:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  4064cc:	4b0b      	ldr	r3, [pc, #44]	; (4064fc <prvHeapInit+0x80>)
  4064ce:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4064d0:	f243 52f0 	movw	r2, #13808	; 0x35f0
  4064d4:	2310      	movs	r3, #16
  4064d6:	1ad2      	subs	r2, r2, r3
  4064d8:	683b      	ldr	r3, [r7, #0]
  4064da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4064dc:	4b08      	ldr	r3, [pc, #32]	; (406500 <prvHeapInit+0x84>)
  4064de:	681a      	ldr	r2, [r3, #0]
  4064e0:	683b      	ldr	r3, [r7, #0]
  4064e2:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4064e4:	4b08      	ldr	r3, [pc, #32]	; (406508 <prvHeapInit+0x8c>)
  4064e6:	681a      	ldr	r2, [r3, #0]
  4064e8:	2310      	movs	r3, #16
  4064ea:	1ad2      	subs	r2, r2, r3
  4064ec:	4b06      	ldr	r3, [pc, #24]	; (406508 <prvHeapInit+0x8c>)
  4064ee:	601a      	str	r2, [r3, #0]
}
  4064f0:	3708      	adds	r7, #8
  4064f2:	46bd      	mov	sp, r7
  4064f4:	bd80      	pop	{r7, pc}
  4064f6:	bf00      	nop
  4064f8:	20004288 	.word	0x20004288
  4064fc:	20000c98 	.word	0x20000c98
  406500:	20004290 	.word	0x20004290
  406504:	00406255 	.word	0x00406255
  406508:	20000158 	.word	0x20000158

0040650c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  40650c:	b480      	push	{r7}
  40650e:	b085      	sub	sp, #20
  406510:	af00      	add	r7, sp, #0
  406512:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  406514:	4b27      	ldr	r3, [pc, #156]	; (4065b4 <prvInsertBlockIntoFreeList+0xa8>)
  406516:	60fb      	str	r3, [r7, #12]
  406518:	e002      	b.n	406520 <prvInsertBlockIntoFreeList+0x14>
  40651a:	68fb      	ldr	r3, [r7, #12]
  40651c:	681b      	ldr	r3, [r3, #0]
  40651e:	60fb      	str	r3, [r7, #12]
  406520:	68fb      	ldr	r3, [r7, #12]
  406522:	681a      	ldr	r2, [r3, #0]
  406524:	687b      	ldr	r3, [r7, #4]
  406526:	429a      	cmp	r2, r3
  406528:	d3f7      	bcc.n	40651a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  40652a:	68fb      	ldr	r3, [r7, #12]
  40652c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  40652e:	68fb      	ldr	r3, [r7, #12]
  406530:	685b      	ldr	r3, [r3, #4]
  406532:	68ba      	ldr	r2, [r7, #8]
  406534:	441a      	add	r2, r3
  406536:	687b      	ldr	r3, [r7, #4]
  406538:	429a      	cmp	r2, r3
  40653a:	d108      	bne.n	40654e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  40653c:	68fb      	ldr	r3, [r7, #12]
  40653e:	685a      	ldr	r2, [r3, #4]
  406540:	687b      	ldr	r3, [r7, #4]
  406542:	685b      	ldr	r3, [r3, #4]
  406544:	441a      	add	r2, r3
  406546:	68fb      	ldr	r3, [r7, #12]
  406548:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40654a:	68fb      	ldr	r3, [r7, #12]
  40654c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  40654e:	687b      	ldr	r3, [r7, #4]
  406550:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  406552:	687b      	ldr	r3, [r7, #4]
  406554:	685b      	ldr	r3, [r3, #4]
  406556:	68ba      	ldr	r2, [r7, #8]
  406558:	441a      	add	r2, r3
  40655a:	68fb      	ldr	r3, [r7, #12]
  40655c:	681b      	ldr	r3, [r3, #0]
  40655e:	429a      	cmp	r2, r3
  406560:	d118      	bne.n	406594 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  406562:	68fb      	ldr	r3, [r7, #12]
  406564:	681a      	ldr	r2, [r3, #0]
  406566:	4b14      	ldr	r3, [pc, #80]	; (4065b8 <prvInsertBlockIntoFreeList+0xac>)
  406568:	681b      	ldr	r3, [r3, #0]
  40656a:	429a      	cmp	r2, r3
  40656c:	d00d      	beq.n	40658a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  40656e:	687b      	ldr	r3, [r7, #4]
  406570:	685a      	ldr	r2, [r3, #4]
  406572:	68fb      	ldr	r3, [r7, #12]
  406574:	681b      	ldr	r3, [r3, #0]
  406576:	685b      	ldr	r3, [r3, #4]
  406578:	441a      	add	r2, r3
  40657a:	687b      	ldr	r3, [r7, #4]
  40657c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40657e:	68fb      	ldr	r3, [r7, #12]
  406580:	681b      	ldr	r3, [r3, #0]
  406582:	681a      	ldr	r2, [r3, #0]
  406584:	687b      	ldr	r3, [r7, #4]
  406586:	601a      	str	r2, [r3, #0]
  406588:	e008      	b.n	40659c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40658a:	4b0b      	ldr	r3, [pc, #44]	; (4065b8 <prvInsertBlockIntoFreeList+0xac>)
  40658c:	681a      	ldr	r2, [r3, #0]
  40658e:	687b      	ldr	r3, [r7, #4]
  406590:	601a      	str	r2, [r3, #0]
  406592:	e003      	b.n	40659c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  406594:	68fb      	ldr	r3, [r7, #12]
  406596:	681a      	ldr	r2, [r3, #0]
  406598:	687b      	ldr	r3, [r7, #4]
  40659a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  40659c:	68fa      	ldr	r2, [r7, #12]
  40659e:	687b      	ldr	r3, [r7, #4]
  4065a0:	429a      	cmp	r2, r3
  4065a2:	d002      	beq.n	4065aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  4065a4:	68fb      	ldr	r3, [r7, #12]
  4065a6:	687a      	ldr	r2, [r7, #4]
  4065a8:	601a      	str	r2, [r3, #0]
	}
}
  4065aa:	3714      	adds	r7, #20
  4065ac:	46bd      	mov	sp, r7
  4065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4065b2:	4770      	bx	lr
  4065b4:	20004288 	.word	0x20004288
  4065b8:	20004290 	.word	0x20004290

004065bc <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  4065bc:	b580      	push	{r7, lr}
  4065be:	b082      	sub	sp, #8
  4065c0:	af00      	add	r7, sp, #0
  4065c2:	6078      	str	r0, [r7, #4]
  4065c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  4065c6:	687b      	ldr	r3, [r7, #4]
  4065c8:	2b00      	cmp	r3, #0
  4065ca:	d103      	bne.n	4065d4 <xQueueGenericReset+0x18>
  4065cc:	4b27      	ldr	r3, [pc, #156]	; (40666c <xQueueGenericReset+0xb0>)
  4065ce:	4798      	blx	r3
  4065d0:	bf00      	nop
  4065d2:	e7fd      	b.n	4065d0 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4065d4:	4b26      	ldr	r3, [pc, #152]	; (406670 <xQueueGenericReset+0xb4>)
  4065d6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4065d8:	687b      	ldr	r3, [r7, #4]
  4065da:	681a      	ldr	r2, [r3, #0]
  4065dc:	687b      	ldr	r3, [r7, #4]
  4065de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4065e0:	6879      	ldr	r1, [r7, #4]
  4065e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4065e4:	fb01 f303 	mul.w	r3, r1, r3
  4065e8:	441a      	add	r2, r3
  4065ea:	687b      	ldr	r3, [r7, #4]
  4065ec:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4065ee:	687b      	ldr	r3, [r7, #4]
  4065f0:	2200      	movs	r2, #0
  4065f2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4065f4:	687b      	ldr	r3, [r7, #4]
  4065f6:	681a      	ldr	r2, [r3, #0]
  4065f8:	687b      	ldr	r3, [r7, #4]
  4065fa:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4065fc:	687b      	ldr	r3, [r7, #4]
  4065fe:	681a      	ldr	r2, [r3, #0]
  406600:	687b      	ldr	r3, [r7, #4]
  406602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406604:	3b01      	subs	r3, #1
  406606:	6879      	ldr	r1, [r7, #4]
  406608:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40660a:	fb01 f303 	mul.w	r3, r1, r3
  40660e:	441a      	add	r2, r3
  406610:	687b      	ldr	r3, [r7, #4]
  406612:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  406614:	687b      	ldr	r3, [r7, #4]
  406616:	f04f 32ff 	mov.w	r2, #4294967295
  40661a:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  40661c:	687b      	ldr	r3, [r7, #4]
  40661e:	f04f 32ff 	mov.w	r2, #4294967295
  406622:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  406624:	683b      	ldr	r3, [r7, #0]
  406626:	2b00      	cmp	r3, #0
  406628:	d10e      	bne.n	406648 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40662a:	687b      	ldr	r3, [r7, #4]
  40662c:	691b      	ldr	r3, [r3, #16]
  40662e:	2b00      	cmp	r3, #0
  406630:	d014      	beq.n	40665c <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  406632:	687b      	ldr	r3, [r7, #4]
  406634:	3310      	adds	r3, #16
  406636:	4618      	mov	r0, r3
  406638:	4b0e      	ldr	r3, [pc, #56]	; (406674 <xQueueGenericReset+0xb8>)
  40663a:	4798      	blx	r3
  40663c:	4603      	mov	r3, r0
  40663e:	2b01      	cmp	r3, #1
  406640:	d10c      	bne.n	40665c <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  406642:	4b0d      	ldr	r3, [pc, #52]	; (406678 <xQueueGenericReset+0xbc>)
  406644:	4798      	blx	r3
  406646:	e009      	b.n	40665c <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  406648:	687b      	ldr	r3, [r7, #4]
  40664a:	3310      	adds	r3, #16
  40664c:	4618      	mov	r0, r3
  40664e:	4b0b      	ldr	r3, [pc, #44]	; (40667c <xQueueGenericReset+0xc0>)
  406650:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  406652:	687b      	ldr	r3, [r7, #4]
  406654:	3324      	adds	r3, #36	; 0x24
  406656:	4618      	mov	r0, r3
  406658:	4b08      	ldr	r3, [pc, #32]	; (40667c <xQueueGenericReset+0xc0>)
  40665a:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  40665c:	4b08      	ldr	r3, [pc, #32]	; (406680 <xQueueGenericReset+0xc4>)
  40665e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  406660:	2301      	movs	r3, #1
}
  406662:	4618      	mov	r0, r3
  406664:	3708      	adds	r7, #8
  406666:	46bd      	mov	sp, r7
  406668:	bd80      	pop	{r7, pc}
  40666a:	bf00      	nop
  40666c:	00406255 	.word	0x00406255
  406670:	00406211 	.word	0x00406211
  406674:	00407919 	.word	0x00407919
  406678:	004061f9 	.word	0x004061f9
  40667c:	00405f25 	.word	0x00405f25
  406680:	0040622d 	.word	0x0040622d

00406684 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  406684:	b580      	push	{r7, lr}
  406686:	b088      	sub	sp, #32
  406688:	af00      	add	r7, sp, #0
  40668a:	60f8      	str	r0, [r7, #12]
  40668c:	60b9      	str	r1, [r7, #8]
  40668e:	4613      	mov	r3, r2
  406690:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  406692:	2300      	movs	r3, #0
  406694:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  406696:	68fb      	ldr	r3, [r7, #12]
  406698:	2b00      	cmp	r3, #0
  40669a:	d02a      	beq.n	4066f2 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  40669c:	2050      	movs	r0, #80	; 0x50
  40669e:	4b1b      	ldr	r3, [pc, #108]	; (40670c <xQueueGenericCreate+0x88>)
  4066a0:	4798      	blx	r3
  4066a2:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  4066a4:	69bb      	ldr	r3, [r7, #24]
  4066a6:	2b00      	cmp	r3, #0
  4066a8:	d023      	beq.n	4066f2 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  4066aa:	68fb      	ldr	r3, [r7, #12]
  4066ac:	68ba      	ldr	r2, [r7, #8]
  4066ae:	fb02 f303 	mul.w	r3, r2, r3
  4066b2:	3301      	adds	r3, #1
  4066b4:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  4066b6:	6978      	ldr	r0, [r7, #20]
  4066b8:	4b14      	ldr	r3, [pc, #80]	; (40670c <xQueueGenericCreate+0x88>)
  4066ba:	4798      	blx	r3
  4066bc:	4602      	mov	r2, r0
  4066be:	69bb      	ldr	r3, [r7, #24]
  4066c0:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  4066c2:	69bb      	ldr	r3, [r7, #24]
  4066c4:	681b      	ldr	r3, [r3, #0]
  4066c6:	2b00      	cmp	r3, #0
  4066c8:	d010      	beq.n	4066ec <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4066ca:	69bb      	ldr	r3, [r7, #24]
  4066cc:	68fa      	ldr	r2, [r7, #12]
  4066ce:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4066d0:	69bb      	ldr	r3, [r7, #24]
  4066d2:	68ba      	ldr	r2, [r7, #8]
  4066d4:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4066d6:	69b8      	ldr	r0, [r7, #24]
  4066d8:	2101      	movs	r1, #1
  4066da:	4b0d      	ldr	r3, [pc, #52]	; (406710 <xQueueGenericCreate+0x8c>)
  4066dc:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  4066de:	69bb      	ldr	r3, [r7, #24]
  4066e0:	79fa      	ldrb	r2, [r7, #7]
  4066e2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  4066e6:	69bb      	ldr	r3, [r7, #24]
  4066e8:	61fb      	str	r3, [r7, #28]
  4066ea:	e002      	b.n	4066f2 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4066ec:	69b8      	ldr	r0, [r7, #24]
  4066ee:	4b09      	ldr	r3, [pc, #36]	; (406714 <xQueueGenericCreate+0x90>)
  4066f0:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  4066f2:	69fb      	ldr	r3, [r7, #28]
  4066f4:	2b00      	cmp	r3, #0
  4066f6:	d103      	bne.n	406700 <xQueueGenericCreate+0x7c>
  4066f8:	4b07      	ldr	r3, [pc, #28]	; (406718 <xQueueGenericCreate+0x94>)
  4066fa:	4798      	blx	r3
  4066fc:	bf00      	nop
  4066fe:	e7fd      	b.n	4066fc <xQueueGenericCreate+0x78>

	return xReturn;
  406700:	69fb      	ldr	r3, [r7, #28]
}
  406702:	4618      	mov	r0, r3
  406704:	3720      	adds	r7, #32
  406706:	46bd      	mov	sp, r7
  406708:	bd80      	pop	{r7, pc}
  40670a:	bf00      	nop
  40670c:	00406309 	.word	0x00406309
  406710:	004065bd 	.word	0x004065bd
  406714:	00406411 	.word	0x00406411
  406718:	00406255 	.word	0x00406255

0040671c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  40671c:	b590      	push	{r4, r7, lr}
  40671e:	b085      	sub	sp, #20
  406720:	af00      	add	r7, sp, #0
  406722:	4603      	mov	r3, r0
  406724:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  406726:	2050      	movs	r0, #80	; 0x50
  406728:	4b21      	ldr	r3, [pc, #132]	; (4067b0 <xQueueCreateMutex+0x94>)
  40672a:	4798      	blx	r3
  40672c:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  40672e:	68fb      	ldr	r3, [r7, #12]
  406730:	2b00      	cmp	r3, #0
  406732:	d030      	beq.n	406796 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  406734:	68fb      	ldr	r3, [r7, #12]
  406736:	2200      	movs	r2, #0
  406738:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  40673a:	68fb      	ldr	r3, [r7, #12]
  40673c:	2200      	movs	r2, #0
  40673e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  406740:	68fb      	ldr	r3, [r7, #12]
  406742:	2200      	movs	r2, #0
  406744:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  406746:	68fb      	ldr	r3, [r7, #12]
  406748:	2200      	movs	r2, #0
  40674a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40674c:	68fb      	ldr	r3, [r7, #12]
  40674e:	2200      	movs	r2, #0
  406750:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  406752:	68fb      	ldr	r3, [r7, #12]
  406754:	2201      	movs	r2, #1
  406756:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  406758:	68fb      	ldr	r3, [r7, #12]
  40675a:	2200      	movs	r2, #0
  40675c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40675e:	68fb      	ldr	r3, [r7, #12]
  406760:	f04f 32ff 	mov.w	r2, #4294967295
  406764:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  406766:	68fb      	ldr	r3, [r7, #12]
  406768:	f04f 32ff 	mov.w	r2, #4294967295
  40676c:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  40676e:	68fb      	ldr	r3, [r7, #12]
  406770:	79fa      	ldrb	r2, [r7, #7]
  406772:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  406776:	68fb      	ldr	r3, [r7, #12]
  406778:	3310      	adds	r3, #16
  40677a:	4618      	mov	r0, r3
  40677c:	4b0d      	ldr	r3, [pc, #52]	; (4067b4 <xQueueCreateMutex+0x98>)
  40677e:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  406780:	68fb      	ldr	r3, [r7, #12]
  406782:	3324      	adds	r3, #36	; 0x24
  406784:	4618      	mov	r0, r3
  406786:	4b0b      	ldr	r3, [pc, #44]	; (4067b4 <xQueueCreateMutex+0x98>)
  406788:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  40678a:	68f8      	ldr	r0, [r7, #12]
  40678c:	2100      	movs	r1, #0
  40678e:	2200      	movs	r2, #0
  406790:	2300      	movs	r3, #0
  406792:	4c09      	ldr	r4, [pc, #36]	; (4067b8 <xQueueCreateMutex+0x9c>)
  406794:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  406796:	68fb      	ldr	r3, [r7, #12]
  406798:	2b00      	cmp	r3, #0
  40679a:	d103      	bne.n	4067a4 <xQueueCreateMutex+0x88>
  40679c:	4b07      	ldr	r3, [pc, #28]	; (4067bc <xQueueCreateMutex+0xa0>)
  40679e:	4798      	blx	r3
  4067a0:	bf00      	nop
  4067a2:	e7fd      	b.n	4067a0 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  4067a4:	68fb      	ldr	r3, [r7, #12]
	}
  4067a6:	4618      	mov	r0, r3
  4067a8:	3714      	adds	r7, #20
  4067aa:	46bd      	mov	sp, r7
  4067ac:	bd90      	pop	{r4, r7, pc}
  4067ae:	bf00      	nop
  4067b0:	00406309 	.word	0x00406309
  4067b4:	00405f25 	.word	0x00405f25
  4067b8:	00406805 	.word	0x00406805
  4067bc:	00406255 	.word	0x00406255

004067c0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  4067c0:	b580      	push	{r7, lr}
  4067c2:	b084      	sub	sp, #16
  4067c4:	af00      	add	r7, sp, #0
  4067c6:	6078      	str	r0, [r7, #4]
  4067c8:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  4067ca:	6878      	ldr	r0, [r7, #4]
  4067cc:	2100      	movs	r1, #0
  4067ce:	2202      	movs	r2, #2
  4067d0:	4b0a      	ldr	r3, [pc, #40]	; (4067fc <xQueueCreateCountingSemaphore+0x3c>)
  4067d2:	4798      	blx	r3
  4067d4:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  4067d6:	68fb      	ldr	r3, [r7, #12]
  4067d8:	2b00      	cmp	r3, #0
  4067da:	d002      	beq.n	4067e2 <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  4067dc:	68fb      	ldr	r3, [r7, #12]
  4067de:	683a      	ldr	r2, [r7, #0]
  4067e0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  4067e2:	68fb      	ldr	r3, [r7, #12]
  4067e4:	2b00      	cmp	r3, #0
  4067e6:	d103      	bne.n	4067f0 <xQueueCreateCountingSemaphore+0x30>
  4067e8:	4b05      	ldr	r3, [pc, #20]	; (406800 <xQueueCreateCountingSemaphore+0x40>)
  4067ea:	4798      	blx	r3
  4067ec:	bf00      	nop
  4067ee:	e7fd      	b.n	4067ec <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  4067f0:	68fb      	ldr	r3, [r7, #12]
	}
  4067f2:	4618      	mov	r0, r3
  4067f4:	3710      	adds	r7, #16
  4067f6:	46bd      	mov	sp, r7
  4067f8:	bd80      	pop	{r7, pc}
  4067fa:	bf00      	nop
  4067fc:	00406685 	.word	0x00406685
  406800:	00406255 	.word	0x00406255

00406804 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  406804:	b580      	push	{r7, lr}
  406806:	b088      	sub	sp, #32
  406808:	af00      	add	r7, sp, #0
  40680a:	60f8      	str	r0, [r7, #12]
  40680c:	60b9      	str	r1, [r7, #8]
  40680e:	607a      	str	r2, [r7, #4]
  406810:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406812:	2300      	movs	r3, #0
  406814:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  406816:	68fb      	ldr	r3, [r7, #12]
  406818:	2b00      	cmp	r3, #0
  40681a:	d103      	bne.n	406824 <xQueueGenericSend+0x20>
  40681c:	4b48      	ldr	r3, [pc, #288]	; (406940 <xQueueGenericSend+0x13c>)
  40681e:	4798      	blx	r3
  406820:	bf00      	nop
  406822:	e7fd      	b.n	406820 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406824:	68bb      	ldr	r3, [r7, #8]
  406826:	2b00      	cmp	r3, #0
  406828:	d103      	bne.n	406832 <xQueueGenericSend+0x2e>
  40682a:	68fb      	ldr	r3, [r7, #12]
  40682c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40682e:	2b00      	cmp	r3, #0
  406830:	d101      	bne.n	406836 <xQueueGenericSend+0x32>
  406832:	2301      	movs	r3, #1
  406834:	e000      	b.n	406838 <xQueueGenericSend+0x34>
  406836:	2300      	movs	r3, #0
  406838:	2b00      	cmp	r3, #0
  40683a:	d103      	bne.n	406844 <xQueueGenericSend+0x40>
  40683c:	4b40      	ldr	r3, [pc, #256]	; (406940 <xQueueGenericSend+0x13c>)
  40683e:	4798      	blx	r3
  406840:	bf00      	nop
  406842:	e7fd      	b.n	406840 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  406844:	4b3f      	ldr	r3, [pc, #252]	; (406944 <xQueueGenericSend+0x140>)
  406846:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  406848:	68fb      	ldr	r3, [r7, #12]
  40684a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40684c:	68fb      	ldr	r3, [r7, #12]
  40684e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406850:	429a      	cmp	r2, r3
  406852:	d216      	bcs.n	406882 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  406854:	68f8      	ldr	r0, [r7, #12]
  406856:	68b9      	ldr	r1, [r7, #8]
  406858:	683a      	ldr	r2, [r7, #0]
  40685a:	4b3b      	ldr	r3, [pc, #236]	; (406948 <xQueueGenericSend+0x144>)
  40685c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40685e:	68fb      	ldr	r3, [r7, #12]
  406860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406862:	2b00      	cmp	r3, #0
  406864:	d009      	beq.n	40687a <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  406866:	68fb      	ldr	r3, [r7, #12]
  406868:	3324      	adds	r3, #36	; 0x24
  40686a:	4618      	mov	r0, r3
  40686c:	4b37      	ldr	r3, [pc, #220]	; (40694c <xQueueGenericSend+0x148>)
  40686e:	4798      	blx	r3
  406870:	4603      	mov	r3, r0
  406872:	2b01      	cmp	r3, #1
  406874:	d101      	bne.n	40687a <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  406876:	4b36      	ldr	r3, [pc, #216]	; (406950 <xQueueGenericSend+0x14c>)
  406878:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  40687a:	4b36      	ldr	r3, [pc, #216]	; (406954 <xQueueGenericSend+0x150>)
  40687c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40687e:	2301      	movs	r3, #1
  406880:	e059      	b.n	406936 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406882:	687b      	ldr	r3, [r7, #4]
  406884:	2b00      	cmp	r3, #0
  406886:	d103      	bne.n	406890 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  406888:	4b32      	ldr	r3, [pc, #200]	; (406954 <xQueueGenericSend+0x150>)
  40688a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  40688c:	2300      	movs	r3, #0
  40688e:	e052      	b.n	406936 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  406890:	69fb      	ldr	r3, [r7, #28]
  406892:	2b00      	cmp	r3, #0
  406894:	d106      	bne.n	4068a4 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406896:	f107 0314 	add.w	r3, r7, #20
  40689a:	4618      	mov	r0, r3
  40689c:	4b2e      	ldr	r3, [pc, #184]	; (406958 <xQueueGenericSend+0x154>)
  40689e:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4068a0:	2301      	movs	r3, #1
  4068a2:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4068a4:	4b2b      	ldr	r3, [pc, #172]	; (406954 <xQueueGenericSend+0x150>)
  4068a6:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4068a8:	4b2c      	ldr	r3, [pc, #176]	; (40695c <xQueueGenericSend+0x158>)
  4068aa:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4068ac:	4b25      	ldr	r3, [pc, #148]	; (406944 <xQueueGenericSend+0x140>)
  4068ae:	4798      	blx	r3
  4068b0:	68fb      	ldr	r3, [r7, #12]
  4068b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4068b4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4068b8:	d102      	bne.n	4068c0 <xQueueGenericSend+0xbc>
  4068ba:	68fb      	ldr	r3, [r7, #12]
  4068bc:	2200      	movs	r2, #0
  4068be:	645a      	str	r2, [r3, #68]	; 0x44
  4068c0:	68fb      	ldr	r3, [r7, #12]
  4068c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4068c4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4068c8:	d102      	bne.n	4068d0 <xQueueGenericSend+0xcc>
  4068ca:	68fb      	ldr	r3, [r7, #12]
  4068cc:	2200      	movs	r2, #0
  4068ce:	649a      	str	r2, [r3, #72]	; 0x48
  4068d0:	4b20      	ldr	r3, [pc, #128]	; (406954 <xQueueGenericSend+0x150>)
  4068d2:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4068d4:	f107 0214 	add.w	r2, r7, #20
  4068d8:	1d3b      	adds	r3, r7, #4
  4068da:	4610      	mov	r0, r2
  4068dc:	4619      	mov	r1, r3
  4068de:	4b20      	ldr	r3, [pc, #128]	; (406960 <xQueueGenericSend+0x15c>)
  4068e0:	4798      	blx	r3
  4068e2:	4603      	mov	r3, r0
  4068e4:	2b00      	cmp	r3, #0
  4068e6:	d11e      	bne.n	406926 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4068e8:	68f8      	ldr	r0, [r7, #12]
  4068ea:	4b1e      	ldr	r3, [pc, #120]	; (406964 <xQueueGenericSend+0x160>)
  4068ec:	4798      	blx	r3
  4068ee:	4603      	mov	r3, r0
  4068f0:	2b00      	cmp	r3, #0
  4068f2:	d012      	beq.n	40691a <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4068f4:	68fb      	ldr	r3, [r7, #12]
  4068f6:	f103 0210 	add.w	r2, r3, #16
  4068fa:	687b      	ldr	r3, [r7, #4]
  4068fc:	4610      	mov	r0, r2
  4068fe:	4619      	mov	r1, r3
  406900:	4b19      	ldr	r3, [pc, #100]	; (406968 <xQueueGenericSend+0x164>)
  406902:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  406904:	68f8      	ldr	r0, [r7, #12]
  406906:	4b19      	ldr	r3, [pc, #100]	; (40696c <xQueueGenericSend+0x168>)
  406908:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40690a:	4b19      	ldr	r3, [pc, #100]	; (406970 <xQueueGenericSend+0x16c>)
  40690c:	4798      	blx	r3
  40690e:	4603      	mov	r3, r0
  406910:	2b00      	cmp	r3, #0
  406912:	d10f      	bne.n	406934 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  406914:	4b0e      	ldr	r3, [pc, #56]	; (406950 <xQueueGenericSend+0x14c>)
  406916:	4798      	blx	r3
  406918:	e00c      	b.n	406934 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  40691a:	68f8      	ldr	r0, [r7, #12]
  40691c:	4b13      	ldr	r3, [pc, #76]	; (40696c <xQueueGenericSend+0x168>)
  40691e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  406920:	4b13      	ldr	r3, [pc, #76]	; (406970 <xQueueGenericSend+0x16c>)
  406922:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  406924:	e78e      	b.n	406844 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  406926:	68f8      	ldr	r0, [r7, #12]
  406928:	4b10      	ldr	r3, [pc, #64]	; (40696c <xQueueGenericSend+0x168>)
  40692a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40692c:	4b10      	ldr	r3, [pc, #64]	; (406970 <xQueueGenericSend+0x16c>)
  40692e:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  406930:	2300      	movs	r3, #0
  406932:	e000      	b.n	406936 <xQueueGenericSend+0x132>
		}
	}
  406934:	e786      	b.n	406844 <xQueueGenericSend+0x40>
}
  406936:	4618      	mov	r0, r3
  406938:	3720      	adds	r7, #32
  40693a:	46bd      	mov	sp, r7
  40693c:	bd80      	pop	{r7, pc}
  40693e:	bf00      	nop
  406940:	00406255 	.word	0x00406255
  406944:	00406211 	.word	0x00406211
  406948:	00406c09 	.word	0x00406c09
  40694c:	00407919 	.word	0x00407919
  406950:	004061f9 	.word	0x004061f9
  406954:	0040622d 	.word	0x0040622d
  406958:	004079d5 	.word	0x004079d5
  40695c:	0040739d 	.word	0x0040739d
  406960:	00407a0d 	.word	0x00407a0d
  406964:	00406df5 	.word	0x00406df5
  406968:	00407839 	.word	0x00407839
  40696c:	00406d19 	.word	0x00406d19
  406970:	004073b9 	.word	0x004073b9

00406974 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  406974:	b580      	push	{r7, lr}
  406976:	b086      	sub	sp, #24
  406978:	af00      	add	r7, sp, #0
  40697a:	60f8      	str	r0, [r7, #12]
  40697c:	60b9      	str	r1, [r7, #8]
  40697e:	607a      	str	r2, [r7, #4]
  406980:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  406982:	68fb      	ldr	r3, [r7, #12]
  406984:	2b00      	cmp	r3, #0
  406986:	d103      	bne.n	406990 <xQueueGenericSendFromISR+0x1c>
  406988:	4b25      	ldr	r3, [pc, #148]	; (406a20 <xQueueGenericSendFromISR+0xac>)
  40698a:	4798      	blx	r3
  40698c:	bf00      	nop
  40698e:	e7fd      	b.n	40698c <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406990:	68bb      	ldr	r3, [r7, #8]
  406992:	2b00      	cmp	r3, #0
  406994:	d103      	bne.n	40699e <xQueueGenericSendFromISR+0x2a>
  406996:	68fb      	ldr	r3, [r7, #12]
  406998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40699a:	2b00      	cmp	r3, #0
  40699c:	d101      	bne.n	4069a2 <xQueueGenericSendFromISR+0x2e>
  40699e:	2301      	movs	r3, #1
  4069a0:	e000      	b.n	4069a4 <xQueueGenericSendFromISR+0x30>
  4069a2:	2300      	movs	r3, #0
  4069a4:	2b00      	cmp	r3, #0
  4069a6:	d103      	bne.n	4069b0 <xQueueGenericSendFromISR+0x3c>
  4069a8:	4b1d      	ldr	r3, [pc, #116]	; (406a20 <xQueueGenericSendFromISR+0xac>)
  4069aa:	4798      	blx	r3
  4069ac:	bf00      	nop
  4069ae:	e7fd      	b.n	4069ac <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  4069b0:	4b1b      	ldr	r3, [pc, #108]	; (406a20 <xQueueGenericSendFromISR+0xac>)
  4069b2:	4798      	blx	r3
  4069b4:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4069b6:	68fb      	ldr	r3, [r7, #12]
  4069b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4069ba:	68fb      	ldr	r3, [r7, #12]
  4069bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4069be:	429a      	cmp	r2, r3
  4069c0:	d224      	bcs.n	406a0c <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4069c2:	68f8      	ldr	r0, [r7, #12]
  4069c4:	68b9      	ldr	r1, [r7, #8]
  4069c6:	683a      	ldr	r2, [r7, #0]
  4069c8:	4b16      	ldr	r3, [pc, #88]	; (406a24 <xQueueGenericSendFromISR+0xb0>)
  4069ca:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  4069cc:	68fb      	ldr	r3, [r7, #12]
  4069ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4069d0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4069d4:	d112      	bne.n	4069fc <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4069d6:	68fb      	ldr	r3, [r7, #12]
  4069d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4069da:	2b00      	cmp	r3, #0
  4069dc:	d013      	beq.n	406a06 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4069de:	68fb      	ldr	r3, [r7, #12]
  4069e0:	3324      	adds	r3, #36	; 0x24
  4069e2:	4618      	mov	r0, r3
  4069e4:	4b10      	ldr	r3, [pc, #64]	; (406a28 <xQueueGenericSendFromISR+0xb4>)
  4069e6:	4798      	blx	r3
  4069e8:	4603      	mov	r3, r0
  4069ea:	2b00      	cmp	r3, #0
  4069ec:	d00b      	beq.n	406a06 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  4069ee:	687b      	ldr	r3, [r7, #4]
  4069f0:	2b00      	cmp	r3, #0
  4069f2:	d008      	beq.n	406a06 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  4069f4:	687b      	ldr	r3, [r7, #4]
  4069f6:	2201      	movs	r2, #1
  4069f8:	601a      	str	r2, [r3, #0]
  4069fa:	e004      	b.n	406a06 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  4069fc:	68fb      	ldr	r3, [r7, #12]
  4069fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406a00:	1c5a      	adds	r2, r3, #1
  406a02:	68fb      	ldr	r3, [r7, #12]
  406a04:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  406a06:	2301      	movs	r3, #1
  406a08:	617b      	str	r3, [r7, #20]
  406a0a:	e001      	b.n	406a10 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  406a0c:	2300      	movs	r3, #0
  406a0e:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  406a10:	6938      	ldr	r0, [r7, #16]
  406a12:	4b06      	ldr	r3, [pc, #24]	; (406a2c <xQueueGenericSendFromISR+0xb8>)
  406a14:	4798      	blx	r3

	return xReturn;
  406a16:	697b      	ldr	r3, [r7, #20]
}
  406a18:	4618      	mov	r0, r3
  406a1a:	3718      	adds	r7, #24
  406a1c:	46bd      	mov	sp, r7
  406a1e:	bd80      	pop	{r7, pc}
  406a20:	00406255 	.word	0x00406255
  406a24:	00406c09 	.word	0x00406c09
  406a28:	00407919 	.word	0x00407919
  406a2c:	00406269 	.word	0x00406269

00406a30 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  406a30:	b580      	push	{r7, lr}
  406a32:	b088      	sub	sp, #32
  406a34:	af00      	add	r7, sp, #0
  406a36:	60f8      	str	r0, [r7, #12]
  406a38:	60b9      	str	r1, [r7, #8]
  406a3a:	607a      	str	r2, [r7, #4]
  406a3c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  406a3e:	2300      	movs	r3, #0
  406a40:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  406a42:	68fb      	ldr	r3, [r7, #12]
  406a44:	2b00      	cmp	r3, #0
  406a46:	d103      	bne.n	406a50 <xQueueGenericReceive+0x20>
  406a48:	4b60      	ldr	r3, [pc, #384]	; (406bcc <xQueueGenericReceive+0x19c>)
  406a4a:	4798      	blx	r3
  406a4c:	bf00      	nop
  406a4e:	e7fd      	b.n	406a4c <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  406a50:	68bb      	ldr	r3, [r7, #8]
  406a52:	2b00      	cmp	r3, #0
  406a54:	d103      	bne.n	406a5e <xQueueGenericReceive+0x2e>
  406a56:	68fb      	ldr	r3, [r7, #12]
  406a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406a5a:	2b00      	cmp	r3, #0
  406a5c:	d101      	bne.n	406a62 <xQueueGenericReceive+0x32>
  406a5e:	2301      	movs	r3, #1
  406a60:	e000      	b.n	406a64 <xQueueGenericReceive+0x34>
  406a62:	2300      	movs	r3, #0
  406a64:	2b00      	cmp	r3, #0
  406a66:	d103      	bne.n	406a70 <xQueueGenericReceive+0x40>
  406a68:	4b58      	ldr	r3, [pc, #352]	; (406bcc <xQueueGenericReceive+0x19c>)
  406a6a:	4798      	blx	r3
  406a6c:	bf00      	nop
  406a6e:	e7fd      	b.n	406a6c <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  406a70:	4b57      	ldr	r3, [pc, #348]	; (406bd0 <xQueueGenericReceive+0x1a0>)
  406a72:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  406a74:	68fb      	ldr	r3, [r7, #12]
  406a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406a78:	2b00      	cmp	r3, #0
  406a7a:	d03b      	beq.n	406af4 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  406a7c:	68fb      	ldr	r3, [r7, #12]
  406a7e:	68db      	ldr	r3, [r3, #12]
  406a80:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  406a82:	68f8      	ldr	r0, [r7, #12]
  406a84:	68b9      	ldr	r1, [r7, #8]
  406a86:	4b53      	ldr	r3, [pc, #332]	; (406bd4 <xQueueGenericReceive+0x1a4>)
  406a88:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  406a8a:	683b      	ldr	r3, [r7, #0]
  406a8c:	2b00      	cmp	r3, #0
  406a8e:	d11c      	bne.n	406aca <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  406a90:	68fb      	ldr	r3, [r7, #12]
  406a92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406a94:	1e5a      	subs	r2, r3, #1
  406a96:	68fb      	ldr	r3, [r7, #12]
  406a98:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406a9a:	68fb      	ldr	r3, [r7, #12]
  406a9c:	681b      	ldr	r3, [r3, #0]
  406a9e:	2b00      	cmp	r3, #0
  406aa0:	d104      	bne.n	406aac <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  406aa2:	4b4d      	ldr	r3, [pc, #308]	; (406bd8 <xQueueGenericReceive+0x1a8>)
  406aa4:	4798      	blx	r3
  406aa6:	4602      	mov	r2, r0
  406aa8:	68fb      	ldr	r3, [r7, #12]
  406aaa:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406aac:	68fb      	ldr	r3, [r7, #12]
  406aae:	691b      	ldr	r3, [r3, #16]
  406ab0:	2b00      	cmp	r3, #0
  406ab2:	d01b      	beq.n	406aec <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  406ab4:	68fb      	ldr	r3, [r7, #12]
  406ab6:	3310      	adds	r3, #16
  406ab8:	4618      	mov	r0, r3
  406aba:	4b48      	ldr	r3, [pc, #288]	; (406bdc <xQueueGenericReceive+0x1ac>)
  406abc:	4798      	blx	r3
  406abe:	4603      	mov	r3, r0
  406ac0:	2b01      	cmp	r3, #1
  406ac2:	d113      	bne.n	406aec <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  406ac4:	4b46      	ldr	r3, [pc, #280]	; (406be0 <xQueueGenericReceive+0x1b0>)
  406ac6:	4798      	blx	r3
  406ac8:	e010      	b.n	406aec <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  406aca:	68fb      	ldr	r3, [r7, #12]
  406acc:	69ba      	ldr	r2, [r7, #24]
  406ace:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406ad0:	68fb      	ldr	r3, [r7, #12]
  406ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406ad4:	2b00      	cmp	r3, #0
  406ad6:	d009      	beq.n	406aec <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406ad8:	68fb      	ldr	r3, [r7, #12]
  406ada:	3324      	adds	r3, #36	; 0x24
  406adc:	4618      	mov	r0, r3
  406ade:	4b3f      	ldr	r3, [pc, #252]	; (406bdc <xQueueGenericReceive+0x1ac>)
  406ae0:	4798      	blx	r3
  406ae2:	4603      	mov	r3, r0
  406ae4:	2b00      	cmp	r3, #0
  406ae6:	d001      	beq.n	406aec <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  406ae8:	4b3d      	ldr	r3, [pc, #244]	; (406be0 <xQueueGenericReceive+0x1b0>)
  406aea:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  406aec:	4b3d      	ldr	r3, [pc, #244]	; (406be4 <xQueueGenericReceive+0x1b4>)
  406aee:	4798      	blx	r3
				return pdPASS;
  406af0:	2301      	movs	r3, #1
  406af2:	e066      	b.n	406bc2 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  406af4:	687b      	ldr	r3, [r7, #4]
  406af6:	2b00      	cmp	r3, #0
  406af8:	d103      	bne.n	406b02 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  406afa:	4b3a      	ldr	r3, [pc, #232]	; (406be4 <xQueueGenericReceive+0x1b4>)
  406afc:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  406afe:	2300      	movs	r3, #0
  406b00:	e05f      	b.n	406bc2 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  406b02:	69fb      	ldr	r3, [r7, #28]
  406b04:	2b00      	cmp	r3, #0
  406b06:	d106      	bne.n	406b16 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  406b08:	f107 0310 	add.w	r3, r7, #16
  406b0c:	4618      	mov	r0, r3
  406b0e:	4b36      	ldr	r3, [pc, #216]	; (406be8 <xQueueGenericReceive+0x1b8>)
  406b10:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  406b12:	2301      	movs	r3, #1
  406b14:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  406b16:	4b33      	ldr	r3, [pc, #204]	; (406be4 <xQueueGenericReceive+0x1b4>)
  406b18:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  406b1a:	4b34      	ldr	r3, [pc, #208]	; (406bec <xQueueGenericReceive+0x1bc>)
  406b1c:	4798      	blx	r3
		prvLockQueue( pxQueue );
  406b1e:	4b2c      	ldr	r3, [pc, #176]	; (406bd0 <xQueueGenericReceive+0x1a0>)
  406b20:	4798      	blx	r3
  406b22:	68fb      	ldr	r3, [r7, #12]
  406b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406b26:	f1b3 3fff 	cmp.w	r3, #4294967295
  406b2a:	d102      	bne.n	406b32 <xQueueGenericReceive+0x102>
  406b2c:	68fb      	ldr	r3, [r7, #12]
  406b2e:	2200      	movs	r2, #0
  406b30:	645a      	str	r2, [r3, #68]	; 0x44
  406b32:	68fb      	ldr	r3, [r7, #12]
  406b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406b36:	f1b3 3fff 	cmp.w	r3, #4294967295
  406b3a:	d102      	bne.n	406b42 <xQueueGenericReceive+0x112>
  406b3c:	68fb      	ldr	r3, [r7, #12]
  406b3e:	2200      	movs	r2, #0
  406b40:	649a      	str	r2, [r3, #72]	; 0x48
  406b42:	4b28      	ldr	r3, [pc, #160]	; (406be4 <xQueueGenericReceive+0x1b4>)
  406b44:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  406b46:	f107 0210 	add.w	r2, r7, #16
  406b4a:	1d3b      	adds	r3, r7, #4
  406b4c:	4610      	mov	r0, r2
  406b4e:	4619      	mov	r1, r3
  406b50:	4b27      	ldr	r3, [pc, #156]	; (406bf0 <xQueueGenericReceive+0x1c0>)
  406b52:	4798      	blx	r3
  406b54:	4603      	mov	r3, r0
  406b56:	2b00      	cmp	r3, #0
  406b58:	d12b      	bne.n	406bb2 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  406b5a:	68f8      	ldr	r0, [r7, #12]
  406b5c:	4b25      	ldr	r3, [pc, #148]	; (406bf4 <xQueueGenericReceive+0x1c4>)
  406b5e:	4798      	blx	r3
  406b60:	4603      	mov	r3, r0
  406b62:	2b00      	cmp	r3, #0
  406b64:	d01f      	beq.n	406ba6 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406b66:	68fb      	ldr	r3, [r7, #12]
  406b68:	681b      	ldr	r3, [r3, #0]
  406b6a:	2b00      	cmp	r3, #0
  406b6c:	d108      	bne.n	406b80 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  406b6e:	4b18      	ldr	r3, [pc, #96]	; (406bd0 <xQueueGenericReceive+0x1a0>)
  406b70:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  406b72:	68fb      	ldr	r3, [r7, #12]
  406b74:	685b      	ldr	r3, [r3, #4]
  406b76:	4618      	mov	r0, r3
  406b78:	4b1f      	ldr	r3, [pc, #124]	; (406bf8 <xQueueGenericReceive+0x1c8>)
  406b7a:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  406b7c:	4b19      	ldr	r3, [pc, #100]	; (406be4 <xQueueGenericReceive+0x1b4>)
  406b7e:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406b80:	68fb      	ldr	r3, [r7, #12]
  406b82:	f103 0224 	add.w	r2, r3, #36	; 0x24
  406b86:	687b      	ldr	r3, [r7, #4]
  406b88:	4610      	mov	r0, r2
  406b8a:	4619      	mov	r1, r3
  406b8c:	4b1b      	ldr	r3, [pc, #108]	; (406bfc <xQueueGenericReceive+0x1cc>)
  406b8e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  406b90:	68f8      	ldr	r0, [r7, #12]
  406b92:	4b1b      	ldr	r3, [pc, #108]	; (406c00 <xQueueGenericReceive+0x1d0>)
  406b94:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  406b96:	4b1b      	ldr	r3, [pc, #108]	; (406c04 <xQueueGenericReceive+0x1d4>)
  406b98:	4798      	blx	r3
  406b9a:	4603      	mov	r3, r0
  406b9c:	2b00      	cmp	r3, #0
  406b9e:	d10f      	bne.n	406bc0 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  406ba0:	4b0f      	ldr	r3, [pc, #60]	; (406be0 <xQueueGenericReceive+0x1b0>)
  406ba2:	4798      	blx	r3
  406ba4:	e00c      	b.n	406bc0 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  406ba6:	68f8      	ldr	r0, [r7, #12]
  406ba8:	4b15      	ldr	r3, [pc, #84]	; (406c00 <xQueueGenericReceive+0x1d0>)
  406baa:	4798      	blx	r3
				( void ) xTaskResumeAll();
  406bac:	4b15      	ldr	r3, [pc, #84]	; (406c04 <xQueueGenericReceive+0x1d4>)
  406bae:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  406bb0:	e75e      	b.n	406a70 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  406bb2:	68f8      	ldr	r0, [r7, #12]
  406bb4:	4b12      	ldr	r3, [pc, #72]	; (406c00 <xQueueGenericReceive+0x1d0>)
  406bb6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  406bb8:	4b12      	ldr	r3, [pc, #72]	; (406c04 <xQueueGenericReceive+0x1d4>)
  406bba:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  406bbc:	2300      	movs	r3, #0
  406bbe:	e000      	b.n	406bc2 <xQueueGenericReceive+0x192>
		}
	}
  406bc0:	e756      	b.n	406a70 <xQueueGenericReceive+0x40>
}
  406bc2:	4618      	mov	r0, r3
  406bc4:	3720      	adds	r7, #32
  406bc6:	46bd      	mov	sp, r7
  406bc8:	bd80      	pop	{r7, pc}
  406bca:	bf00      	nop
  406bcc:	00406255 	.word	0x00406255
  406bd0:	00406211 	.word	0x00406211
  406bd4:	00406cc9 	.word	0x00406cc9
  406bd8:	00407e7d 	.word	0x00407e7d
  406bdc:	00407919 	.word	0x00407919
  406be0:	004061f9 	.word	0x004061f9
  406be4:	0040622d 	.word	0x0040622d
  406be8:	004079d5 	.word	0x004079d5
  406bec:	0040739d 	.word	0x0040739d
  406bf0:	00407a0d 	.word	0x00407a0d
  406bf4:	00406dc1 	.word	0x00406dc1
  406bf8:	00407ed9 	.word	0x00407ed9
  406bfc:	00407839 	.word	0x00407839
  406c00:	00406d19 	.word	0x00406d19
  406c04:	004073b9 	.word	0x004073b9

00406c08 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  406c08:	b580      	push	{r7, lr}
  406c0a:	b084      	sub	sp, #16
  406c0c:	af00      	add	r7, sp, #0
  406c0e:	60f8      	str	r0, [r7, #12]
  406c10:	60b9      	str	r1, [r7, #8]
  406c12:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  406c14:	68fb      	ldr	r3, [r7, #12]
  406c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c18:	2b00      	cmp	r3, #0
  406c1a:	d10c      	bne.n	406c36 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  406c1c:	68fb      	ldr	r3, [r7, #12]
  406c1e:	681b      	ldr	r3, [r3, #0]
  406c20:	2b00      	cmp	r3, #0
  406c22:	d145      	bne.n	406cb0 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  406c24:	68fb      	ldr	r3, [r7, #12]
  406c26:	685b      	ldr	r3, [r3, #4]
  406c28:	4618      	mov	r0, r3
  406c2a:	4b25      	ldr	r3, [pc, #148]	; (406cc0 <prvCopyDataToQueue+0xb8>)
  406c2c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  406c2e:	68fb      	ldr	r3, [r7, #12]
  406c30:	2200      	movs	r2, #0
  406c32:	605a      	str	r2, [r3, #4]
  406c34:	e03c      	b.n	406cb0 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  406c36:	687b      	ldr	r3, [r7, #4]
  406c38:	2b00      	cmp	r3, #0
  406c3a:	d11a      	bne.n	406c72 <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  406c3c:	68fb      	ldr	r3, [r7, #12]
  406c3e:	689a      	ldr	r2, [r3, #8]
  406c40:	68fb      	ldr	r3, [r7, #12]
  406c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c44:	4610      	mov	r0, r2
  406c46:	68b9      	ldr	r1, [r7, #8]
  406c48:	461a      	mov	r2, r3
  406c4a:	4b1e      	ldr	r3, [pc, #120]	; (406cc4 <prvCopyDataToQueue+0xbc>)
  406c4c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  406c4e:	68fb      	ldr	r3, [r7, #12]
  406c50:	689a      	ldr	r2, [r3, #8]
  406c52:	68fb      	ldr	r3, [r7, #12]
  406c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c56:	441a      	add	r2, r3
  406c58:	68fb      	ldr	r3, [r7, #12]
  406c5a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  406c5c:	68fb      	ldr	r3, [r7, #12]
  406c5e:	689a      	ldr	r2, [r3, #8]
  406c60:	68fb      	ldr	r3, [r7, #12]
  406c62:	685b      	ldr	r3, [r3, #4]
  406c64:	429a      	cmp	r2, r3
  406c66:	d323      	bcc.n	406cb0 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  406c68:	68fb      	ldr	r3, [r7, #12]
  406c6a:	681a      	ldr	r2, [r3, #0]
  406c6c:	68fb      	ldr	r3, [r7, #12]
  406c6e:	609a      	str	r2, [r3, #8]
  406c70:	e01e      	b.n	406cb0 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  406c72:	68fb      	ldr	r3, [r7, #12]
  406c74:	68da      	ldr	r2, [r3, #12]
  406c76:	68fb      	ldr	r3, [r7, #12]
  406c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c7a:	4610      	mov	r0, r2
  406c7c:	68b9      	ldr	r1, [r7, #8]
  406c7e:	461a      	mov	r2, r3
  406c80:	4b10      	ldr	r3, [pc, #64]	; (406cc4 <prvCopyDataToQueue+0xbc>)
  406c82:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  406c84:	68fb      	ldr	r3, [r7, #12]
  406c86:	68da      	ldr	r2, [r3, #12]
  406c88:	68fb      	ldr	r3, [r7, #12]
  406c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406c8c:	425b      	negs	r3, r3
  406c8e:	441a      	add	r2, r3
  406c90:	68fb      	ldr	r3, [r7, #12]
  406c92:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  406c94:	68fb      	ldr	r3, [r7, #12]
  406c96:	68da      	ldr	r2, [r3, #12]
  406c98:	68fb      	ldr	r3, [r7, #12]
  406c9a:	681b      	ldr	r3, [r3, #0]
  406c9c:	429a      	cmp	r2, r3
  406c9e:	d207      	bcs.n	406cb0 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  406ca0:	68fb      	ldr	r3, [r7, #12]
  406ca2:	685a      	ldr	r2, [r3, #4]
  406ca4:	68fb      	ldr	r3, [r7, #12]
  406ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406ca8:	425b      	negs	r3, r3
  406caa:	441a      	add	r2, r3
  406cac:	68fb      	ldr	r3, [r7, #12]
  406cae:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  406cb0:	68fb      	ldr	r3, [r7, #12]
  406cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406cb4:	1c5a      	adds	r2, r3, #1
  406cb6:	68fb      	ldr	r3, [r7, #12]
  406cb8:	639a      	str	r2, [r3, #56]	; 0x38
}
  406cba:	3710      	adds	r7, #16
  406cbc:	46bd      	mov	sp, r7
  406cbe:	bd80      	pop	{r7, pc}
  406cc0:	00407f89 	.word	0x00407f89
  406cc4:	0040b8b1 	.word	0x0040b8b1

00406cc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  406cc8:	b580      	push	{r7, lr}
  406cca:	b082      	sub	sp, #8
  406ccc:	af00      	add	r7, sp, #0
  406cce:	6078      	str	r0, [r7, #4]
  406cd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  406cd2:	687b      	ldr	r3, [r7, #4]
  406cd4:	681b      	ldr	r3, [r3, #0]
  406cd6:	2b00      	cmp	r3, #0
  406cd8:	d019      	beq.n	406d0e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  406cda:	687b      	ldr	r3, [r7, #4]
  406cdc:	68da      	ldr	r2, [r3, #12]
  406cde:	687b      	ldr	r3, [r7, #4]
  406ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406ce2:	441a      	add	r2, r3
  406ce4:	687b      	ldr	r3, [r7, #4]
  406ce6:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  406ce8:	687b      	ldr	r3, [r7, #4]
  406cea:	68da      	ldr	r2, [r3, #12]
  406cec:	687b      	ldr	r3, [r7, #4]
  406cee:	685b      	ldr	r3, [r3, #4]
  406cf0:	429a      	cmp	r2, r3
  406cf2:	d303      	bcc.n	406cfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  406cf4:	687b      	ldr	r3, [r7, #4]
  406cf6:	681a      	ldr	r2, [r3, #0]
  406cf8:	687b      	ldr	r3, [r7, #4]
  406cfa:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  406cfc:	687b      	ldr	r3, [r7, #4]
  406cfe:	68da      	ldr	r2, [r3, #12]
  406d00:	687b      	ldr	r3, [r7, #4]
  406d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  406d04:	6838      	ldr	r0, [r7, #0]
  406d06:	4611      	mov	r1, r2
  406d08:	461a      	mov	r2, r3
  406d0a:	4b02      	ldr	r3, [pc, #8]	; (406d14 <prvCopyDataFromQueue+0x4c>)
  406d0c:	4798      	blx	r3
	}
}
  406d0e:	3708      	adds	r7, #8
  406d10:	46bd      	mov	sp, r7
  406d12:	bd80      	pop	{r7, pc}
  406d14:	0040b8b1 	.word	0x0040b8b1

00406d18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  406d18:	b580      	push	{r7, lr}
  406d1a:	b082      	sub	sp, #8
  406d1c:	af00      	add	r7, sp, #0
  406d1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  406d20:	4b23      	ldr	r3, [pc, #140]	; (406db0 <prvUnlockQueue+0x98>)
  406d22:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  406d24:	e014      	b.n	406d50 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  406d26:	687b      	ldr	r3, [r7, #4]
  406d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406d2a:	2b00      	cmp	r3, #0
  406d2c:	d00f      	beq.n	406d4e <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  406d2e:	687b      	ldr	r3, [r7, #4]
  406d30:	3324      	adds	r3, #36	; 0x24
  406d32:	4618      	mov	r0, r3
  406d34:	4b1f      	ldr	r3, [pc, #124]	; (406db4 <prvUnlockQueue+0x9c>)
  406d36:	4798      	blx	r3
  406d38:	4603      	mov	r3, r0
  406d3a:	2b00      	cmp	r3, #0
  406d3c:	d001      	beq.n	406d42 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  406d3e:	4b1e      	ldr	r3, [pc, #120]	; (406db8 <prvUnlockQueue+0xa0>)
  406d40:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  406d42:	687b      	ldr	r3, [r7, #4]
  406d44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406d46:	1e5a      	subs	r2, r3, #1
  406d48:	687b      	ldr	r3, [r7, #4]
  406d4a:	649a      	str	r2, [r3, #72]	; 0x48
  406d4c:	e000      	b.n	406d50 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  406d4e:	e003      	b.n	406d58 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  406d50:	687b      	ldr	r3, [r7, #4]
  406d52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406d54:	2b00      	cmp	r3, #0
  406d56:	dce6      	bgt.n	406d26 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  406d58:	687b      	ldr	r3, [r7, #4]
  406d5a:	f04f 32ff 	mov.w	r2, #4294967295
  406d5e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  406d60:	4b16      	ldr	r3, [pc, #88]	; (406dbc <prvUnlockQueue+0xa4>)
  406d62:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  406d64:	4b12      	ldr	r3, [pc, #72]	; (406db0 <prvUnlockQueue+0x98>)
  406d66:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  406d68:	e014      	b.n	406d94 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  406d6a:	687b      	ldr	r3, [r7, #4]
  406d6c:	691b      	ldr	r3, [r3, #16]
  406d6e:	2b00      	cmp	r3, #0
  406d70:	d00f      	beq.n	406d92 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  406d72:	687b      	ldr	r3, [r7, #4]
  406d74:	3310      	adds	r3, #16
  406d76:	4618      	mov	r0, r3
  406d78:	4b0e      	ldr	r3, [pc, #56]	; (406db4 <prvUnlockQueue+0x9c>)
  406d7a:	4798      	blx	r3
  406d7c:	4603      	mov	r3, r0
  406d7e:	2b00      	cmp	r3, #0
  406d80:	d001      	beq.n	406d86 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  406d82:	4b0d      	ldr	r3, [pc, #52]	; (406db8 <prvUnlockQueue+0xa0>)
  406d84:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  406d86:	687b      	ldr	r3, [r7, #4]
  406d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406d8a:	1e5a      	subs	r2, r3, #1
  406d8c:	687b      	ldr	r3, [r7, #4]
  406d8e:	645a      	str	r2, [r3, #68]	; 0x44
  406d90:	e000      	b.n	406d94 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  406d92:	e003      	b.n	406d9c <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  406d94:	687b      	ldr	r3, [r7, #4]
  406d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406d98:	2b00      	cmp	r3, #0
  406d9a:	dce6      	bgt.n	406d6a <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  406d9c:	687b      	ldr	r3, [r7, #4]
  406d9e:	f04f 32ff 	mov.w	r2, #4294967295
  406da2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  406da4:	4b05      	ldr	r3, [pc, #20]	; (406dbc <prvUnlockQueue+0xa4>)
  406da6:	4798      	blx	r3
}
  406da8:	3708      	adds	r7, #8
  406daa:	46bd      	mov	sp, r7
  406dac:	bd80      	pop	{r7, pc}
  406dae:	bf00      	nop
  406db0:	00406211 	.word	0x00406211
  406db4:	00407919 	.word	0x00407919
  406db8:	00407ac1 	.word	0x00407ac1
  406dbc:	0040622d 	.word	0x0040622d

00406dc0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  406dc0:	b580      	push	{r7, lr}
  406dc2:	b084      	sub	sp, #16
  406dc4:	af00      	add	r7, sp, #0
  406dc6:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  406dc8:	4b08      	ldr	r3, [pc, #32]	; (406dec <prvIsQueueEmpty+0x2c>)
  406dca:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  406dcc:	687b      	ldr	r3, [r7, #4]
  406dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406dd0:	2b00      	cmp	r3, #0
  406dd2:	bf14      	ite	ne
  406dd4:	2300      	movne	r3, #0
  406dd6:	2301      	moveq	r3, #1
  406dd8:	b2db      	uxtb	r3, r3
  406dda:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  406ddc:	4b04      	ldr	r3, [pc, #16]	; (406df0 <prvIsQueueEmpty+0x30>)
  406dde:	4798      	blx	r3

	return xReturn;
  406de0:	68fb      	ldr	r3, [r7, #12]
}
  406de2:	4618      	mov	r0, r3
  406de4:	3710      	adds	r7, #16
  406de6:	46bd      	mov	sp, r7
  406de8:	bd80      	pop	{r7, pc}
  406dea:	bf00      	nop
  406dec:	00406211 	.word	0x00406211
  406df0:	0040622d 	.word	0x0040622d

00406df4 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  406df4:	b580      	push	{r7, lr}
  406df6:	b084      	sub	sp, #16
  406df8:	af00      	add	r7, sp, #0
  406dfa:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  406dfc:	4b09      	ldr	r3, [pc, #36]	; (406e24 <prvIsQueueFull+0x30>)
  406dfe:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  406e00:	687b      	ldr	r3, [r7, #4]
  406e02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  406e04:	687b      	ldr	r3, [r7, #4]
  406e06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  406e08:	429a      	cmp	r2, r3
  406e0a:	bf14      	ite	ne
  406e0c:	2300      	movne	r3, #0
  406e0e:	2301      	moveq	r3, #1
  406e10:	b2db      	uxtb	r3, r3
  406e12:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  406e14:	4b04      	ldr	r3, [pc, #16]	; (406e28 <prvIsQueueFull+0x34>)
  406e16:	4798      	blx	r3

	return xReturn;
  406e18:	68fb      	ldr	r3, [r7, #12]
}
  406e1a:	4618      	mov	r0, r3
  406e1c:	3710      	adds	r7, #16
  406e1e:	46bd      	mov	sp, r7
  406e20:	bd80      	pop	{r7, pc}
  406e22:	bf00      	nop
  406e24:	00406211 	.word	0x00406211
  406e28:	0040622d 	.word	0x0040622d

00406e2c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  406e2c:	b580      	push	{r7, lr}
  406e2e:	b082      	sub	sp, #8
  406e30:	af00      	add	r7, sp, #0
  406e32:	6078      	str	r0, [r7, #4]
  406e34:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  406e36:	4b12      	ldr	r3, [pc, #72]	; (406e80 <vQueueWaitForMessageRestricted+0x54>)
  406e38:	4798      	blx	r3
  406e3a:	687b      	ldr	r3, [r7, #4]
  406e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  406e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e42:	d102      	bne.n	406e4a <vQueueWaitForMessageRestricted+0x1e>
  406e44:	687b      	ldr	r3, [r7, #4]
  406e46:	2200      	movs	r2, #0
  406e48:	645a      	str	r2, [r3, #68]	; 0x44
  406e4a:	687b      	ldr	r3, [r7, #4]
  406e4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
  406e52:	d102      	bne.n	406e5a <vQueueWaitForMessageRestricted+0x2e>
  406e54:	687b      	ldr	r3, [r7, #4]
  406e56:	2200      	movs	r2, #0
  406e58:	649a      	str	r2, [r3, #72]	; 0x48
  406e5a:	4b0a      	ldr	r3, [pc, #40]	; (406e84 <vQueueWaitForMessageRestricted+0x58>)
  406e5c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  406e5e:	687b      	ldr	r3, [r7, #4]
  406e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  406e62:	2b00      	cmp	r3, #0
  406e64:	d105      	bne.n	406e72 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  406e66:	687b      	ldr	r3, [r7, #4]
  406e68:	3324      	adds	r3, #36	; 0x24
  406e6a:	4618      	mov	r0, r3
  406e6c:	6839      	ldr	r1, [r7, #0]
  406e6e:	4b06      	ldr	r3, [pc, #24]	; (406e88 <vQueueWaitForMessageRestricted+0x5c>)
  406e70:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  406e72:	6878      	ldr	r0, [r7, #4]
  406e74:	4b05      	ldr	r3, [pc, #20]	; (406e8c <vQueueWaitForMessageRestricted+0x60>)
  406e76:	4798      	blx	r3
	}
  406e78:	3708      	adds	r7, #8
  406e7a:	46bd      	mov	sp, r7
  406e7c:	bd80      	pop	{r7, pc}
  406e7e:	bf00      	nop
  406e80:	00406211 	.word	0x00406211
  406e84:	0040622d 	.word	0x0040622d
  406e88:	004078b9 	.word	0x004078b9
  406e8c:	00406d19 	.word	0x00406d19

00406e90 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  406e90:	b590      	push	{r4, r7, lr}
  406e92:	b08b      	sub	sp, #44	; 0x2c
  406e94:	af02      	add	r7, sp, #8
  406e96:	60f8      	str	r0, [r7, #12]
  406e98:	60b9      	str	r1, [r7, #8]
  406e9a:	603b      	str	r3, [r7, #0]
  406e9c:	4613      	mov	r3, r2
  406e9e:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  406ea0:	68fb      	ldr	r3, [r7, #12]
  406ea2:	2b00      	cmp	r3, #0
  406ea4:	d103      	bne.n	406eae <xTaskGenericCreate+0x1e>
  406ea6:	4b5a      	ldr	r3, [pc, #360]	; (407010 <xTaskGenericCreate+0x180>)
  406ea8:	4798      	blx	r3
  406eaa:	bf00      	nop
  406eac:	e7fd      	b.n	406eaa <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  406eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406eb0:	2b05      	cmp	r3, #5
  406eb2:	d903      	bls.n	406ebc <xTaskGenericCreate+0x2c>
  406eb4:	4b56      	ldr	r3, [pc, #344]	; (407010 <xTaskGenericCreate+0x180>)
  406eb6:	4798      	blx	r3
  406eb8:	bf00      	nop
  406eba:	e7fd      	b.n	406eb8 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  406ebc:	88fb      	ldrh	r3, [r7, #6]
  406ebe:	4618      	mov	r0, r3
  406ec0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  406ec2:	4b54      	ldr	r3, [pc, #336]	; (407014 <xTaskGenericCreate+0x184>)
  406ec4:	4798      	blx	r3
  406ec6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  406ec8:	69bb      	ldr	r3, [r7, #24]
  406eca:	2b00      	cmp	r3, #0
  406ecc:	f000 8088 	beq.w	406fe0 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  406ed0:	69bb      	ldr	r3, [r7, #24]
  406ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406ed4:	88fb      	ldrh	r3, [r7, #6]
  406ed6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  406eda:	3b01      	subs	r3, #1
  406edc:	009b      	lsls	r3, r3, #2
  406ede:	4413      	add	r3, r2
  406ee0:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  406ee2:	697b      	ldr	r3, [r7, #20]
  406ee4:	f023 0307 	bic.w	r3, r3, #7
  406ee8:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406eea:	697b      	ldr	r3, [r7, #20]
  406eec:	f003 0307 	and.w	r3, r3, #7
  406ef0:	2b00      	cmp	r3, #0
  406ef2:	d003      	beq.n	406efc <xTaskGenericCreate+0x6c>
  406ef4:	4b46      	ldr	r3, [pc, #280]	; (407010 <xTaskGenericCreate+0x180>)
  406ef6:	4798      	blx	r3
  406ef8:	bf00      	nop
  406efa:	e7fd      	b.n	406ef8 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  406efc:	88fb      	ldrh	r3, [r7, #6]
  406efe:	9300      	str	r3, [sp, #0]
  406f00:	69b8      	ldr	r0, [r7, #24]
  406f02:	68b9      	ldr	r1, [r7, #8]
  406f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406f06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  406f08:	4c43      	ldr	r4, [pc, #268]	; (407018 <xTaskGenericCreate+0x188>)
  406f0a:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  406f0c:	6978      	ldr	r0, [r7, #20]
  406f0e:	68f9      	ldr	r1, [r7, #12]
  406f10:	683a      	ldr	r2, [r7, #0]
  406f12:	4b42      	ldr	r3, [pc, #264]	; (40701c <xTaskGenericCreate+0x18c>)
  406f14:	4798      	blx	r3
  406f16:	4602      	mov	r2, r0
  406f18:	69bb      	ldr	r3, [r7, #24]
  406f1a:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  406f1c:	69bb      	ldr	r3, [r7, #24]
  406f1e:	681b      	ldr	r3, [r3, #0]
  406f20:	f003 0307 	and.w	r3, r3, #7
  406f24:	2b00      	cmp	r3, #0
  406f26:	d003      	beq.n	406f30 <xTaskGenericCreate+0xa0>
  406f28:	4b39      	ldr	r3, [pc, #228]	; (407010 <xTaskGenericCreate+0x180>)
  406f2a:	4798      	blx	r3
  406f2c:	bf00      	nop
  406f2e:	e7fd      	b.n	406f2c <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  406f30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406f32:	2b00      	cmp	r3, #0
  406f34:	d002      	beq.n	406f3c <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  406f36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406f38:	69ba      	ldr	r2, [r7, #24]
  406f3a:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  406f3c:	4b38      	ldr	r3, [pc, #224]	; (407020 <xTaskGenericCreate+0x190>)
  406f3e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406f40:	4b38      	ldr	r3, [pc, #224]	; (407024 <xTaskGenericCreate+0x194>)
  406f42:	681b      	ldr	r3, [r3, #0]
  406f44:	1c5a      	adds	r2, r3, #1
  406f46:	4b37      	ldr	r3, [pc, #220]	; (407024 <xTaskGenericCreate+0x194>)
  406f48:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  406f4a:	4b37      	ldr	r3, [pc, #220]	; (407028 <xTaskGenericCreate+0x198>)
  406f4c:	681b      	ldr	r3, [r3, #0]
  406f4e:	2b00      	cmp	r3, #0
  406f50:	d109      	bne.n	406f66 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  406f52:	4b35      	ldr	r3, [pc, #212]	; (407028 <xTaskGenericCreate+0x198>)
  406f54:	69ba      	ldr	r2, [r7, #24]
  406f56:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  406f58:	4b32      	ldr	r3, [pc, #200]	; (407024 <xTaskGenericCreate+0x194>)
  406f5a:	681b      	ldr	r3, [r3, #0]
  406f5c:	2b01      	cmp	r3, #1
  406f5e:	d10f      	bne.n	406f80 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  406f60:	4b32      	ldr	r3, [pc, #200]	; (40702c <xTaskGenericCreate+0x19c>)
  406f62:	4798      	blx	r3
  406f64:	e00c      	b.n	406f80 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  406f66:	4b32      	ldr	r3, [pc, #200]	; (407030 <xTaskGenericCreate+0x1a0>)
  406f68:	681b      	ldr	r3, [r3, #0]
  406f6a:	2b00      	cmp	r3, #0
  406f6c:	d108      	bne.n	406f80 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  406f6e:	4b2e      	ldr	r3, [pc, #184]	; (407028 <xTaskGenericCreate+0x198>)
  406f70:	681b      	ldr	r3, [r3, #0]
  406f72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406f74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406f76:	429a      	cmp	r2, r3
  406f78:	d802      	bhi.n	406f80 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  406f7a:	4b2b      	ldr	r3, [pc, #172]	; (407028 <xTaskGenericCreate+0x198>)
  406f7c:	69ba      	ldr	r2, [r7, #24]
  406f7e:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  406f80:	69bb      	ldr	r3, [r7, #24]
  406f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406f84:	4b2b      	ldr	r3, [pc, #172]	; (407034 <xTaskGenericCreate+0x1a4>)
  406f86:	681b      	ldr	r3, [r3, #0]
  406f88:	429a      	cmp	r2, r3
  406f8a:	d903      	bls.n	406f94 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  406f8c:	69bb      	ldr	r3, [r7, #24]
  406f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406f90:	4b28      	ldr	r3, [pc, #160]	; (407034 <xTaskGenericCreate+0x1a4>)
  406f92:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  406f94:	4b28      	ldr	r3, [pc, #160]	; (407038 <xTaskGenericCreate+0x1a8>)
  406f96:	681a      	ldr	r2, [r3, #0]
  406f98:	69bb      	ldr	r3, [r7, #24]
  406f9a:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  406f9c:	4b26      	ldr	r3, [pc, #152]	; (407038 <xTaskGenericCreate+0x1a8>)
  406f9e:	681b      	ldr	r3, [r3, #0]
  406fa0:	1c5a      	adds	r2, r3, #1
  406fa2:	4b25      	ldr	r3, [pc, #148]	; (407038 <xTaskGenericCreate+0x1a8>)
  406fa4:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  406fa6:	69bb      	ldr	r3, [r7, #24]
  406fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406faa:	4b24      	ldr	r3, [pc, #144]	; (40703c <xTaskGenericCreate+0x1ac>)
  406fac:	681b      	ldr	r3, [r3, #0]
  406fae:	429a      	cmp	r2, r3
  406fb0:	d903      	bls.n	406fba <xTaskGenericCreate+0x12a>
  406fb2:	69bb      	ldr	r3, [r7, #24]
  406fb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406fb6:	4b21      	ldr	r3, [pc, #132]	; (40703c <xTaskGenericCreate+0x1ac>)
  406fb8:	601a      	str	r2, [r3, #0]
  406fba:	69bb      	ldr	r3, [r7, #24]
  406fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406fbe:	4613      	mov	r3, r2
  406fc0:	009b      	lsls	r3, r3, #2
  406fc2:	4413      	add	r3, r2
  406fc4:	009b      	lsls	r3, r3, #2
  406fc6:	4a1e      	ldr	r2, [pc, #120]	; (407040 <xTaskGenericCreate+0x1b0>)
  406fc8:	441a      	add	r2, r3
  406fca:	69bb      	ldr	r3, [r7, #24]
  406fcc:	3304      	adds	r3, #4
  406fce:	4610      	mov	r0, r2
  406fd0:	4619      	mov	r1, r3
  406fd2:	4b1c      	ldr	r3, [pc, #112]	; (407044 <xTaskGenericCreate+0x1b4>)
  406fd4:	4798      	blx	r3

			xReturn = pdPASS;
  406fd6:	2301      	movs	r3, #1
  406fd8:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  406fda:	4b1b      	ldr	r3, [pc, #108]	; (407048 <xTaskGenericCreate+0x1b8>)
  406fdc:	4798      	blx	r3
  406fde:	e002      	b.n	406fe6 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  406fe0:	f04f 33ff 	mov.w	r3, #4294967295
  406fe4:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  406fe6:	69fb      	ldr	r3, [r7, #28]
  406fe8:	2b01      	cmp	r3, #1
  406fea:	d10b      	bne.n	407004 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  406fec:	4b10      	ldr	r3, [pc, #64]	; (407030 <xTaskGenericCreate+0x1a0>)
  406fee:	681b      	ldr	r3, [r3, #0]
  406ff0:	2b00      	cmp	r3, #0
  406ff2:	d007      	beq.n	407004 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  406ff4:	4b0c      	ldr	r3, [pc, #48]	; (407028 <xTaskGenericCreate+0x198>)
  406ff6:	681b      	ldr	r3, [r3, #0]
  406ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406ffc:	429a      	cmp	r2, r3
  406ffe:	d201      	bcs.n	407004 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  407000:	4b12      	ldr	r3, [pc, #72]	; (40704c <xTaskGenericCreate+0x1bc>)
  407002:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  407004:	69fb      	ldr	r3, [r7, #28]
}
  407006:	4618      	mov	r0, r3
  407008:	3724      	adds	r7, #36	; 0x24
  40700a:	46bd      	mov	sp, r7
  40700c:	bd90      	pop	{r4, r7, pc}
  40700e:	bf00      	nop
  407010:	00406255 	.word	0x00406255
  407014:	00407cf9 	.word	0x00407cf9
  407018:	00407b09 	.word	0x00407b09
  40701c:	00406131 	.word	0x00406131
  407020:	00406211 	.word	0x00406211
  407024:	20004380 	.word	0x20004380
  407028:	20004294 	.word	0x20004294
  40702c:	00407b7d 	.word	0x00407b7d
  407030:	20004390 	.word	0x20004390
  407034:	20004388 	.word	0x20004388
  407038:	200043a4 	.word	0x200043a4
  40703c:	2000438c 	.word	0x2000438c
  407040:	20004298 	.word	0x20004298
  407044:	00405f7d 	.word	0x00405f7d
  407048:	0040622d 	.word	0x0040622d
  40704c:	004061f9 	.word	0x004061f9

00407050 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  407050:	b580      	push	{r7, lr}
  407052:	b084      	sub	sp, #16
  407054:	af00      	add	r7, sp, #0
  407056:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  407058:	4b1e      	ldr	r3, [pc, #120]	; (4070d4 <vTaskDelete+0x84>)
  40705a:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  40705c:	4b1e      	ldr	r3, [pc, #120]	; (4070d8 <vTaskDelete+0x88>)
  40705e:	681b      	ldr	r3, [r3, #0]
  407060:	687a      	ldr	r2, [r7, #4]
  407062:	429a      	cmp	r2, r3
  407064:	d101      	bne.n	40706a <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  407066:	2300      	movs	r3, #0
  407068:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  40706a:	687b      	ldr	r3, [r7, #4]
  40706c:	2b00      	cmp	r3, #0
  40706e:	d102      	bne.n	407076 <vTaskDelete+0x26>
  407070:	4b19      	ldr	r3, [pc, #100]	; (4070d8 <vTaskDelete+0x88>)
  407072:	681b      	ldr	r3, [r3, #0]
  407074:	e000      	b.n	407078 <vTaskDelete+0x28>
  407076:	687b      	ldr	r3, [r7, #4]
  407078:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40707a:	68fb      	ldr	r3, [r7, #12]
  40707c:	3304      	adds	r3, #4
  40707e:	4618      	mov	r0, r3
  407080:	4b16      	ldr	r3, [pc, #88]	; (4070dc <vTaskDelete+0x8c>)
  407082:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  407084:	68fb      	ldr	r3, [r7, #12]
  407086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407088:	2b00      	cmp	r3, #0
  40708a:	d004      	beq.n	407096 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  40708c:	68fb      	ldr	r3, [r7, #12]
  40708e:	3318      	adds	r3, #24
  407090:	4618      	mov	r0, r3
  407092:	4b12      	ldr	r3, [pc, #72]	; (4070dc <vTaskDelete+0x8c>)
  407094:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  407096:	68fb      	ldr	r3, [r7, #12]
  407098:	3304      	adds	r3, #4
  40709a:	4811      	ldr	r0, [pc, #68]	; (4070e0 <vTaskDelete+0x90>)
  40709c:	4619      	mov	r1, r3
  40709e:	4b11      	ldr	r3, [pc, #68]	; (4070e4 <vTaskDelete+0x94>)
  4070a0:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  4070a2:	4b11      	ldr	r3, [pc, #68]	; (4070e8 <vTaskDelete+0x98>)
  4070a4:	681b      	ldr	r3, [r3, #0]
  4070a6:	1c5a      	adds	r2, r3, #1
  4070a8:	4b0f      	ldr	r3, [pc, #60]	; (4070e8 <vTaskDelete+0x98>)
  4070aa:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  4070ac:	4b0f      	ldr	r3, [pc, #60]	; (4070ec <vTaskDelete+0x9c>)
  4070ae:	681b      	ldr	r3, [r3, #0]
  4070b0:	1c5a      	adds	r2, r3, #1
  4070b2:	4b0e      	ldr	r3, [pc, #56]	; (4070ec <vTaskDelete+0x9c>)
  4070b4:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  4070b6:	4b0e      	ldr	r3, [pc, #56]	; (4070f0 <vTaskDelete+0xa0>)
  4070b8:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  4070ba:	4b0e      	ldr	r3, [pc, #56]	; (4070f4 <vTaskDelete+0xa4>)
  4070bc:	681b      	ldr	r3, [r3, #0]
  4070be:	2b00      	cmp	r3, #0
  4070c0:	d004      	beq.n	4070cc <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  4070c2:	687b      	ldr	r3, [r7, #4]
  4070c4:	2b00      	cmp	r3, #0
  4070c6:	d101      	bne.n	4070cc <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  4070c8:	4b0b      	ldr	r3, [pc, #44]	; (4070f8 <vTaskDelete+0xa8>)
  4070ca:	4798      	blx	r3
			}
		}
	}
  4070cc:	3710      	adds	r7, #16
  4070ce:	46bd      	mov	sp, r7
  4070d0:	bd80      	pop	{r7, pc}
  4070d2:	bf00      	nop
  4070d4:	00406211 	.word	0x00406211
  4070d8:	20004294 	.word	0x20004294
  4070dc:	0040603d 	.word	0x0040603d
  4070e0:	20004354 	.word	0x20004354
  4070e4:	00405f7d 	.word	0x00405f7d
  4070e8:	20004368 	.word	0x20004368
  4070ec:	200043a4 	.word	0x200043a4
  4070f0:	0040622d 	.word	0x0040622d
  4070f4:	20004390 	.word	0x20004390
  4070f8:	004061f9 	.word	0x004061f9

004070fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4070fc:	b580      	push	{r7, lr}
  4070fe:	b084      	sub	sp, #16
  407100:	af00      	add	r7, sp, #0
  407102:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  407104:	2300      	movs	r3, #0
  407106:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  407108:	687b      	ldr	r3, [r7, #4]
  40710a:	2b00      	cmp	r3, #0
  40710c:	d012      	beq.n	407134 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  40710e:	4b0d      	ldr	r3, [pc, #52]	; (407144 <vTaskDelay+0x48>)
  407110:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  407112:	4b0d      	ldr	r3, [pc, #52]	; (407148 <vTaskDelay+0x4c>)
  407114:	681a      	ldr	r2, [r3, #0]
  407116:	687b      	ldr	r3, [r7, #4]
  407118:	4413      	add	r3, r2
  40711a:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40711c:	4b0b      	ldr	r3, [pc, #44]	; (40714c <vTaskDelay+0x50>)
  40711e:	681b      	ldr	r3, [r3, #0]
  407120:	3304      	adds	r3, #4
  407122:	4618      	mov	r0, r3
  407124:	4b0a      	ldr	r3, [pc, #40]	; (407150 <vTaskDelay+0x54>)
  407126:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  407128:	68b8      	ldr	r0, [r7, #8]
  40712a:	4b0a      	ldr	r3, [pc, #40]	; (407154 <vTaskDelay+0x58>)
  40712c:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  40712e:	4b0a      	ldr	r3, [pc, #40]	; (407158 <vTaskDelay+0x5c>)
  407130:	4798      	blx	r3
  407132:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  407134:	68fb      	ldr	r3, [r7, #12]
  407136:	2b00      	cmp	r3, #0
  407138:	d101      	bne.n	40713e <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  40713a:	4b08      	ldr	r3, [pc, #32]	; (40715c <vTaskDelay+0x60>)
  40713c:	4798      	blx	r3
		}
	}
  40713e:	3710      	adds	r7, #16
  407140:	46bd      	mov	sp, r7
  407142:	bd80      	pop	{r7, pc}
  407144:	0040739d 	.word	0x0040739d
  407148:	20004384 	.word	0x20004384
  40714c:	20004294 	.word	0x20004294
  407150:	0040603d 	.word	0x0040603d
  407154:	00407c89 	.word	0x00407c89
  407158:	004073b9 	.word	0x004073b9
  40715c:	004061f9 	.word	0x004061f9

00407160 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  407160:	b580      	push	{r7, lr}
  407162:	b084      	sub	sp, #16
  407164:	af00      	add	r7, sp, #0
  407166:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  407168:	4b1f      	ldr	r3, [pc, #124]	; (4071e8 <vTaskSuspend+0x88>)
  40716a:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  40716c:	4b1f      	ldr	r3, [pc, #124]	; (4071ec <vTaskSuspend+0x8c>)
  40716e:	681b      	ldr	r3, [r3, #0]
  407170:	687a      	ldr	r2, [r7, #4]
  407172:	429a      	cmp	r2, r3
  407174:	d101      	bne.n	40717a <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  407176:	2300      	movs	r3, #0
  407178:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  40717a:	687b      	ldr	r3, [r7, #4]
  40717c:	2b00      	cmp	r3, #0
  40717e:	d102      	bne.n	407186 <vTaskSuspend+0x26>
  407180:	4b1a      	ldr	r3, [pc, #104]	; (4071ec <vTaskSuspend+0x8c>)
  407182:	681b      	ldr	r3, [r3, #0]
  407184:	e000      	b.n	407188 <vTaskSuspend+0x28>
  407186:	687b      	ldr	r3, [r7, #4]
  407188:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40718a:	68fb      	ldr	r3, [r7, #12]
  40718c:	3304      	adds	r3, #4
  40718e:	4618      	mov	r0, r3
  407190:	4b17      	ldr	r3, [pc, #92]	; (4071f0 <vTaskSuspend+0x90>)
  407192:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  407194:	68fb      	ldr	r3, [r7, #12]
  407196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407198:	2b00      	cmp	r3, #0
  40719a:	d004      	beq.n	4071a6 <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  40719c:	68fb      	ldr	r3, [r7, #12]
  40719e:	3318      	adds	r3, #24
  4071a0:	4618      	mov	r0, r3
  4071a2:	4b13      	ldr	r3, [pc, #76]	; (4071f0 <vTaskSuspend+0x90>)
  4071a4:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  4071a6:	68fb      	ldr	r3, [r7, #12]
  4071a8:	3304      	adds	r3, #4
  4071aa:	4812      	ldr	r0, [pc, #72]	; (4071f4 <vTaskSuspend+0x94>)
  4071ac:	4619      	mov	r1, r3
  4071ae:	4b12      	ldr	r3, [pc, #72]	; (4071f8 <vTaskSuspend+0x98>)
  4071b0:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  4071b2:	4b12      	ldr	r3, [pc, #72]	; (4071fc <vTaskSuspend+0x9c>)
  4071b4:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  4071b6:	687b      	ldr	r3, [r7, #4]
  4071b8:	2b00      	cmp	r3, #0
  4071ba:	d112      	bne.n	4071e2 <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  4071bc:	4b10      	ldr	r3, [pc, #64]	; (407200 <vTaskSuspend+0xa0>)
  4071be:	681b      	ldr	r3, [r3, #0]
  4071c0:	2b00      	cmp	r3, #0
  4071c2:	d002      	beq.n	4071ca <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  4071c4:	4b0f      	ldr	r3, [pc, #60]	; (407204 <vTaskSuspend+0xa4>)
  4071c6:	4798      	blx	r3
  4071c8:	e00b      	b.n	4071e2 <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  4071ca:	4b0a      	ldr	r3, [pc, #40]	; (4071f4 <vTaskSuspend+0x94>)
  4071cc:	681a      	ldr	r2, [r3, #0]
  4071ce:	4b0e      	ldr	r3, [pc, #56]	; (407208 <vTaskSuspend+0xa8>)
  4071d0:	681b      	ldr	r3, [r3, #0]
  4071d2:	429a      	cmp	r2, r3
  4071d4:	d103      	bne.n	4071de <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  4071d6:	4b05      	ldr	r3, [pc, #20]	; (4071ec <vTaskSuspend+0x8c>)
  4071d8:	2200      	movs	r2, #0
  4071da:	601a      	str	r2, [r3, #0]
  4071dc:	e001      	b.n	4071e2 <vTaskSuspend+0x82>
				}
				else
				{
					vTaskSwitchContext();
  4071de:	4b0b      	ldr	r3, [pc, #44]	; (40720c <vTaskSuspend+0xac>)
  4071e0:	4798      	blx	r3
				}
			}
		}
	}
  4071e2:	3710      	adds	r7, #16
  4071e4:	46bd      	mov	sp, r7
  4071e6:	bd80      	pop	{r7, pc}
  4071e8:	00406211 	.word	0x00406211
  4071ec:	20004294 	.word	0x20004294
  4071f0:	0040603d 	.word	0x0040603d
  4071f4:	2000436c 	.word	0x2000436c
  4071f8:	00405f7d 	.word	0x00405f7d
  4071fc:	0040622d 	.word	0x0040622d
  407200:	20004390 	.word	0x20004390
  407204:	004061f9 	.word	0x004061f9
  407208:	20004380 	.word	0x20004380
  40720c:	0040776d 	.word	0x0040776d

00407210 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  407210:	b580      	push	{r7, lr}
  407212:	b084      	sub	sp, #16
  407214:	af00      	add	r7, sp, #0
  407216:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  407218:	2300      	movs	r3, #0
  40721a:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  40721c:	687b      	ldr	r3, [r7, #4]
  40721e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  407220:	687b      	ldr	r3, [r7, #4]
  407222:	2b00      	cmp	r3, #0
  407224:	d103      	bne.n	40722e <xTaskIsTaskSuspended+0x1e>
  407226:	4b0c      	ldr	r3, [pc, #48]	; (407258 <xTaskIsTaskSuspended+0x48>)
  407228:	4798      	blx	r3
  40722a:	bf00      	nop
  40722c:	e7fd      	b.n	40722a <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40722e:	68bb      	ldr	r3, [r7, #8]
  407230:	695a      	ldr	r2, [r3, #20]
  407232:	4b0a      	ldr	r3, [pc, #40]	; (40725c <xTaskIsTaskSuspended+0x4c>)
  407234:	429a      	cmp	r2, r3
  407236:	d10a      	bne.n	40724e <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  407238:	68bb      	ldr	r3, [r7, #8]
  40723a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40723c:	4b08      	ldr	r3, [pc, #32]	; (407260 <xTaskIsTaskSuspended+0x50>)
  40723e:	429a      	cmp	r2, r3
  407240:	d005      	beq.n	40724e <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  407242:	68bb      	ldr	r3, [r7, #8]
  407244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  407246:	2b00      	cmp	r3, #0
  407248:	d101      	bne.n	40724e <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  40724a:	2301      	movs	r3, #1
  40724c:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  40724e:	68fb      	ldr	r3, [r7, #12]
	}
  407250:	4618      	mov	r0, r3
  407252:	3710      	adds	r7, #16
  407254:	46bd      	mov	sp, r7
  407256:	bd80      	pop	{r7, pc}
  407258:	00406255 	.word	0x00406255
  40725c:	2000436c 	.word	0x2000436c
  407260:	20004340 	.word	0x20004340

00407264 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  407264:	b580      	push	{r7, lr}
  407266:	b084      	sub	sp, #16
  407268:	af00      	add	r7, sp, #0
  40726a:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  40726c:	687b      	ldr	r3, [r7, #4]
  40726e:	2b00      	cmp	r3, #0
  407270:	d103      	bne.n	40727a <vTaskResume+0x16>
  407272:	4b20      	ldr	r3, [pc, #128]	; (4072f4 <vTaskResume+0x90>)
  407274:	4798      	blx	r3
  407276:	bf00      	nop
  407278:	e7fd      	b.n	407276 <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  40727a:	687b      	ldr	r3, [r7, #4]
  40727c:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  40727e:	68fb      	ldr	r3, [r7, #12]
  407280:	2b00      	cmp	r3, #0
  407282:	d034      	beq.n	4072ee <vTaskResume+0x8a>
  407284:	4b1c      	ldr	r3, [pc, #112]	; (4072f8 <vTaskResume+0x94>)
  407286:	681b      	ldr	r3, [r3, #0]
  407288:	68fa      	ldr	r2, [r7, #12]
  40728a:	429a      	cmp	r2, r3
  40728c:	d02f      	beq.n	4072ee <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  40728e:	4b1b      	ldr	r3, [pc, #108]	; (4072fc <vTaskResume+0x98>)
  407290:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  407292:	68f8      	ldr	r0, [r7, #12]
  407294:	4b1a      	ldr	r3, [pc, #104]	; (407300 <vTaskResume+0x9c>)
  407296:	4798      	blx	r3
  407298:	4603      	mov	r3, r0
  40729a:	2b01      	cmp	r3, #1
  40729c:	d125      	bne.n	4072ea <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  40729e:	68fb      	ldr	r3, [r7, #12]
  4072a0:	3304      	adds	r3, #4
  4072a2:	4618      	mov	r0, r3
  4072a4:	4b17      	ldr	r3, [pc, #92]	; (407304 <vTaskResume+0xa0>)
  4072a6:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4072a8:	68fb      	ldr	r3, [r7, #12]
  4072aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4072ac:	4b16      	ldr	r3, [pc, #88]	; (407308 <vTaskResume+0xa4>)
  4072ae:	681b      	ldr	r3, [r3, #0]
  4072b0:	429a      	cmp	r2, r3
  4072b2:	d903      	bls.n	4072bc <vTaskResume+0x58>
  4072b4:	68fb      	ldr	r3, [r7, #12]
  4072b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4072b8:	4b13      	ldr	r3, [pc, #76]	; (407308 <vTaskResume+0xa4>)
  4072ba:	601a      	str	r2, [r3, #0]
  4072bc:	68fb      	ldr	r3, [r7, #12]
  4072be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4072c0:	4613      	mov	r3, r2
  4072c2:	009b      	lsls	r3, r3, #2
  4072c4:	4413      	add	r3, r2
  4072c6:	009b      	lsls	r3, r3, #2
  4072c8:	4a10      	ldr	r2, [pc, #64]	; (40730c <vTaskResume+0xa8>)
  4072ca:	441a      	add	r2, r3
  4072cc:	68fb      	ldr	r3, [r7, #12]
  4072ce:	3304      	adds	r3, #4
  4072d0:	4610      	mov	r0, r2
  4072d2:	4619      	mov	r1, r3
  4072d4:	4b0e      	ldr	r3, [pc, #56]	; (407310 <vTaskResume+0xac>)
  4072d6:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4072d8:	68fb      	ldr	r3, [r7, #12]
  4072da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4072dc:	4b06      	ldr	r3, [pc, #24]	; (4072f8 <vTaskResume+0x94>)
  4072de:	681b      	ldr	r3, [r3, #0]
  4072e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4072e2:	429a      	cmp	r2, r3
  4072e4:	d301      	bcc.n	4072ea <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  4072e6:	4b0b      	ldr	r3, [pc, #44]	; (407314 <vTaskResume+0xb0>)
  4072e8:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  4072ea:	4b0b      	ldr	r3, [pc, #44]	; (407318 <vTaskResume+0xb4>)
  4072ec:	4798      	blx	r3
		}
	}
  4072ee:	3710      	adds	r7, #16
  4072f0:	46bd      	mov	sp, r7
  4072f2:	bd80      	pop	{r7, pc}
  4072f4:	00406255 	.word	0x00406255
  4072f8:	20004294 	.word	0x20004294
  4072fc:	00406211 	.word	0x00406211
  407300:	00407211 	.word	0x00407211
  407304:	0040603d 	.word	0x0040603d
  407308:	2000438c 	.word	0x2000438c
  40730c:	20004298 	.word	0x20004298
  407310:	00405f7d 	.word	0x00405f7d
  407314:	004061f9 	.word	0x004061f9
  407318:	0040622d 	.word	0x0040622d

0040731c <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  40731c:	b590      	push	{r4, r7, lr}
  40731e:	b087      	sub	sp, #28
  407320:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  407322:	2300      	movs	r3, #0
  407324:	9300      	str	r3, [sp, #0]
  407326:	2300      	movs	r3, #0
  407328:	9301      	str	r3, [sp, #4]
  40732a:	2300      	movs	r3, #0
  40732c:	9302      	str	r3, [sp, #8]
  40732e:	2300      	movs	r3, #0
  407330:	9303      	str	r3, [sp, #12]
  407332:	4812      	ldr	r0, [pc, #72]	; (40737c <vTaskStartScheduler+0x60>)
  407334:	4912      	ldr	r1, [pc, #72]	; (407380 <vTaskStartScheduler+0x64>)
  407336:	2246      	movs	r2, #70	; 0x46
  407338:	2300      	movs	r3, #0
  40733a:	4c12      	ldr	r4, [pc, #72]	; (407384 <vTaskStartScheduler+0x68>)
  40733c:	47a0      	blx	r4
  40733e:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  407340:	687b      	ldr	r3, [r7, #4]
  407342:	2b01      	cmp	r3, #1
  407344:	d102      	bne.n	40734c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  407346:	4b10      	ldr	r3, [pc, #64]	; (407388 <vTaskStartScheduler+0x6c>)
  407348:	4798      	blx	r3
  40734a:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  40734c:	687b      	ldr	r3, [r7, #4]
  40734e:	2b01      	cmp	r3, #1
  407350:	d109      	bne.n	407366 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  407352:	4b0e      	ldr	r3, [pc, #56]	; (40738c <vTaskStartScheduler+0x70>)
  407354:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  407356:	4b0e      	ldr	r3, [pc, #56]	; (407390 <vTaskStartScheduler+0x74>)
  407358:	2201      	movs	r2, #1
  40735a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  40735c:	4b0d      	ldr	r3, [pc, #52]	; (407394 <vTaskStartScheduler+0x78>)
  40735e:	2200      	movs	r2, #0
  407360:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  407362:	4b0d      	ldr	r3, [pc, #52]	; (407398 <vTaskStartScheduler+0x7c>)
  407364:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  407366:	687b      	ldr	r3, [r7, #4]
  407368:	2b00      	cmp	r3, #0
  40736a:	d103      	bne.n	407374 <vTaskStartScheduler+0x58>
  40736c:	4b07      	ldr	r3, [pc, #28]	; (40738c <vTaskStartScheduler+0x70>)
  40736e:	4798      	blx	r3
  407370:	bf00      	nop
  407372:	e7fd      	b.n	407370 <vTaskStartScheduler+0x54>
}
  407374:	370c      	adds	r7, #12
  407376:	46bd      	mov	sp, r7
  407378:	bd90      	pop	{r4, r7, pc}
  40737a:	bf00      	nop
  40737c:	00407ad9 	.word	0x00407ad9
  407380:	00414568 	.word	0x00414568
  407384:	00406e91 	.word	0x00406e91
  407388:	0040800d 	.word	0x0040800d
  40738c:	00406255 	.word	0x00406255
  407390:	20004390 	.word	0x20004390
  407394:	20004384 	.word	0x20004384
  407398:	004061b9 	.word	0x004061b9

0040739c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  40739c:	b480      	push	{r7}
  40739e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  4073a0:	4b04      	ldr	r3, [pc, #16]	; (4073b4 <vTaskSuspendAll+0x18>)
  4073a2:	681b      	ldr	r3, [r3, #0]
  4073a4:	1c5a      	adds	r2, r3, #1
  4073a6:	4b03      	ldr	r3, [pc, #12]	; (4073b4 <vTaskSuspendAll+0x18>)
  4073a8:	601a      	str	r2, [r3, #0]
}
  4073aa:	46bd      	mov	sp, r7
  4073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4073b0:	4770      	bx	lr
  4073b2:	bf00      	nop
  4073b4:	20004394 	.word	0x20004394

004073b8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  4073b8:	b590      	push	{r4, r7, lr}
  4073ba:	b083      	sub	sp, #12
  4073bc:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4073be:	2300      	movs	r3, #0
  4073c0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4073c2:	4b36      	ldr	r3, [pc, #216]	; (40749c <xTaskResumeAll+0xe4>)
  4073c4:	681b      	ldr	r3, [r3, #0]
  4073c6:	2b00      	cmp	r3, #0
  4073c8:	d103      	bne.n	4073d2 <xTaskResumeAll+0x1a>
  4073ca:	4b35      	ldr	r3, [pc, #212]	; (4074a0 <xTaskResumeAll+0xe8>)
  4073cc:	4798      	blx	r3
  4073ce:	bf00      	nop
  4073d0:	e7fd      	b.n	4073ce <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4073d2:	4b34      	ldr	r3, [pc, #208]	; (4074a4 <xTaskResumeAll+0xec>)
  4073d4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4073d6:	4b31      	ldr	r3, [pc, #196]	; (40749c <xTaskResumeAll+0xe4>)
  4073d8:	681b      	ldr	r3, [r3, #0]
  4073da:	1e5a      	subs	r2, r3, #1
  4073dc:	4b2f      	ldr	r3, [pc, #188]	; (40749c <xTaskResumeAll+0xe4>)
  4073de:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4073e0:	4b2e      	ldr	r3, [pc, #184]	; (40749c <xTaskResumeAll+0xe4>)
  4073e2:	681b      	ldr	r3, [r3, #0]
  4073e4:	2b00      	cmp	r3, #0
  4073e6:	d152      	bne.n	40748e <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4073e8:	4b2f      	ldr	r3, [pc, #188]	; (4074a8 <xTaskResumeAll+0xf0>)
  4073ea:	681b      	ldr	r3, [r3, #0]
  4073ec:	2b00      	cmp	r3, #0
  4073ee:	d04e      	beq.n	40748e <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  4073f0:	2300      	movs	r3, #0
  4073f2:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4073f4:	e027      	b.n	407446 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4073f6:	4b2d      	ldr	r3, [pc, #180]	; (4074ac <xTaskResumeAll+0xf4>)
  4073f8:	68db      	ldr	r3, [r3, #12]
  4073fa:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4073fc:	f104 0318 	add.w	r3, r4, #24
  407400:	4618      	mov	r0, r3
  407402:	4b2b      	ldr	r3, [pc, #172]	; (4074b0 <xTaskResumeAll+0xf8>)
  407404:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  407406:	1d23      	adds	r3, r4, #4
  407408:	4618      	mov	r0, r3
  40740a:	4b29      	ldr	r3, [pc, #164]	; (4074b0 <xTaskResumeAll+0xf8>)
  40740c:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  40740e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407410:	4b28      	ldr	r3, [pc, #160]	; (4074b4 <xTaskResumeAll+0xfc>)
  407412:	681b      	ldr	r3, [r3, #0]
  407414:	429a      	cmp	r2, r3
  407416:	d902      	bls.n	40741e <xTaskResumeAll+0x66>
  407418:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40741a:	4b26      	ldr	r3, [pc, #152]	; (4074b4 <xTaskResumeAll+0xfc>)
  40741c:	601a      	str	r2, [r3, #0]
  40741e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407420:	4613      	mov	r3, r2
  407422:	009b      	lsls	r3, r3, #2
  407424:	4413      	add	r3, r2
  407426:	009b      	lsls	r3, r3, #2
  407428:	4a23      	ldr	r2, [pc, #140]	; (4074b8 <xTaskResumeAll+0x100>)
  40742a:	441a      	add	r2, r3
  40742c:	1d23      	adds	r3, r4, #4
  40742e:	4610      	mov	r0, r2
  407430:	4619      	mov	r1, r3
  407432:	4b22      	ldr	r3, [pc, #136]	; (4074bc <xTaskResumeAll+0x104>)
  407434:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  407436:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  407438:	4b21      	ldr	r3, [pc, #132]	; (4074c0 <xTaskResumeAll+0x108>)
  40743a:	681b      	ldr	r3, [r3, #0]
  40743c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40743e:	429a      	cmp	r2, r3
  407440:	d301      	bcc.n	407446 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  407442:	2301      	movs	r3, #1
  407444:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  407446:	4b19      	ldr	r3, [pc, #100]	; (4074ac <xTaskResumeAll+0xf4>)
  407448:	681b      	ldr	r3, [r3, #0]
  40744a:	2b00      	cmp	r3, #0
  40744c:	d1d3      	bne.n	4073f6 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40744e:	4b1d      	ldr	r3, [pc, #116]	; (4074c4 <xTaskResumeAll+0x10c>)
  407450:	681b      	ldr	r3, [r3, #0]
  407452:	2b00      	cmp	r3, #0
  407454:	d00d      	beq.n	407472 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  407456:	e006      	b.n	407466 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  407458:	4b1b      	ldr	r3, [pc, #108]	; (4074c8 <xTaskResumeAll+0x110>)
  40745a:	4798      	blx	r3
						--uxMissedTicks;
  40745c:	4b19      	ldr	r3, [pc, #100]	; (4074c4 <xTaskResumeAll+0x10c>)
  40745e:	681b      	ldr	r3, [r3, #0]
  407460:	1e5a      	subs	r2, r3, #1
  407462:	4b18      	ldr	r3, [pc, #96]	; (4074c4 <xTaskResumeAll+0x10c>)
  407464:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  407466:	4b17      	ldr	r3, [pc, #92]	; (4074c4 <xTaskResumeAll+0x10c>)
  407468:	681b      	ldr	r3, [r3, #0]
  40746a:	2b00      	cmp	r3, #0
  40746c:	d1f4      	bne.n	407458 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  40746e:	2301      	movs	r3, #1
  407470:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  407472:	683b      	ldr	r3, [r7, #0]
  407474:	2b01      	cmp	r3, #1
  407476:	d003      	beq.n	407480 <xTaskResumeAll+0xc8>
  407478:	4b14      	ldr	r3, [pc, #80]	; (4074cc <xTaskResumeAll+0x114>)
  40747a:	681b      	ldr	r3, [r3, #0]
  40747c:	2b01      	cmp	r3, #1
  40747e:	d106      	bne.n	40748e <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  407480:	2301      	movs	r3, #1
  407482:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  407484:	4b11      	ldr	r3, [pc, #68]	; (4074cc <xTaskResumeAll+0x114>)
  407486:	2200      	movs	r2, #0
  407488:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40748a:	4b11      	ldr	r3, [pc, #68]	; (4074d0 <xTaskResumeAll+0x118>)
  40748c:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40748e:	4b11      	ldr	r3, [pc, #68]	; (4074d4 <xTaskResumeAll+0x11c>)
  407490:	4798      	blx	r3

	return xAlreadyYielded;
  407492:	687b      	ldr	r3, [r7, #4]
}
  407494:	4618      	mov	r0, r3
  407496:	370c      	adds	r7, #12
  407498:	46bd      	mov	sp, r7
  40749a:	bd90      	pop	{r4, r7, pc}
  40749c:	20004394 	.word	0x20004394
  4074a0:	00406255 	.word	0x00406255
  4074a4:	00406211 	.word	0x00406211
  4074a8:	20004380 	.word	0x20004380
  4074ac:	20004340 	.word	0x20004340
  4074b0:	0040603d 	.word	0x0040603d
  4074b4:	2000438c 	.word	0x2000438c
  4074b8:	20004298 	.word	0x20004298
  4074bc:	00405f7d 	.word	0x00405f7d
  4074c0:	20004294 	.word	0x20004294
  4074c4:	20004398 	.word	0x20004398
  4074c8:	00407611 	.word	0x00407611
  4074cc:	2000439c 	.word	0x2000439c
  4074d0:	004061f9 	.word	0x004061f9
  4074d4:	0040622d 	.word	0x0040622d

004074d8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4074d8:	b580      	push	{r7, lr}
  4074da:	b082      	sub	sp, #8
  4074dc:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4074de:	4b06      	ldr	r3, [pc, #24]	; (4074f8 <xTaskGetTickCount+0x20>)
  4074e0:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4074e2:	4b06      	ldr	r3, [pc, #24]	; (4074fc <xTaskGetTickCount+0x24>)
  4074e4:	681b      	ldr	r3, [r3, #0]
  4074e6:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4074e8:	4b05      	ldr	r3, [pc, #20]	; (407500 <xTaskGetTickCount+0x28>)
  4074ea:	4798      	blx	r3

	return xTicks;
  4074ec:	687b      	ldr	r3, [r7, #4]
}
  4074ee:	4618      	mov	r0, r3
  4074f0:	3708      	adds	r7, #8
  4074f2:	46bd      	mov	sp, r7
  4074f4:	bd80      	pop	{r7, pc}
  4074f6:	bf00      	nop
  4074f8:	00406211 	.word	0x00406211
  4074fc:	20004384 	.word	0x20004384
  407500:	0040622d 	.word	0x0040622d

00407504 <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
  407504:	b480      	push	{r7}
  407506:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
  407508:	4b03      	ldr	r3, [pc, #12]	; (407518 <uxTaskGetNumberOfTasks+0x14>)
  40750a:	681b      	ldr	r3, [r3, #0]
}
  40750c:	4618      	mov	r0, r3
  40750e:	46bd      	mov	sp, r7
  407510:	f85d 7b04 	ldr.w	r7, [sp], #4
  407514:	4770      	bx	lr
  407516:	bf00      	nop
  407518:	20004380 	.word	0x20004380

0040751c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
  40751c:	b590      	push	{r4, r7, lr}
  40751e:	b085      	sub	sp, #20
  407520:	af00      	add	r7, sp, #0
  407522:	6078      	str	r0, [r7, #4]
	unsigned portBASE_TYPE uxQueue;

		/* This is a VERY costly function that should be used for debug only.
		It leaves interrupts disabled for a LONG time. */

		vTaskSuspendAll();
  407524:	4b2f      	ldr	r3, [pc, #188]	; (4075e4 <vTaskList+0xc8>)
  407526:	4798      	blx	r3
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			*pcWriteBuffer = ( signed char ) 0x00;
  407528:	687b      	ldr	r3, [r7, #4]
  40752a:	2200      	movs	r2, #0
  40752c:	701a      	strb	r2, [r3, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  40752e:	687c      	ldr	r4, [r7, #4]
  407530:	4620      	mov	r0, r4
  407532:	4b2d      	ldr	r3, [pc, #180]	; (4075e8 <vTaskList+0xcc>)
  407534:	4798      	blx	r3
  407536:	4603      	mov	r3, r0
  407538:	4423      	add	r3, r4
  40753a:	4a2c      	ldr	r2, [pc, #176]	; (4075ec <vTaskList+0xd0>)
  40753c:	8811      	ldrh	r1, [r2, #0]
  40753e:	7892      	ldrb	r2, [r2, #2]
  407540:	8019      	strh	r1, [r3, #0]
  407542:	709a      	strb	r2, [r3, #2]

			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  407544:	4b2a      	ldr	r3, [pc, #168]	; (4075f0 <vTaskList+0xd4>)
  407546:	681b      	ldr	r3, [r3, #0]
  407548:	3301      	adds	r3, #1
  40754a:	60fb      	str	r3, [r7, #12]

			do
			{
				uxQueue--;
  40754c:	68fb      	ldr	r3, [r7, #12]
  40754e:	3b01      	subs	r3, #1
  407550:	60fb      	str	r3, [r7, #12]

				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  407552:	4928      	ldr	r1, [pc, #160]	; (4075f4 <vTaskList+0xd8>)
  407554:	68fa      	ldr	r2, [r7, #12]
  407556:	4613      	mov	r3, r2
  407558:	009b      	lsls	r3, r3, #2
  40755a:	4413      	add	r3, r2
  40755c:	009b      	lsls	r3, r3, #2
  40755e:	440b      	add	r3, r1
  407560:	681b      	ldr	r3, [r3, #0]
  407562:	2b00      	cmp	r3, #0
  407564:	d00b      	beq.n	40757e <vTaskList+0x62>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  407566:	68fa      	ldr	r2, [r7, #12]
  407568:	4613      	mov	r3, r2
  40756a:	009b      	lsls	r3, r3, #2
  40756c:	4413      	add	r3, r2
  40756e:	009b      	lsls	r3, r3, #2
  407570:	4a20      	ldr	r2, [pc, #128]	; (4075f4 <vTaskList+0xd8>)
  407572:	4413      	add	r3, r2
  407574:	6878      	ldr	r0, [r7, #4]
  407576:	4619      	mov	r1, r3
  407578:	2252      	movs	r2, #82	; 0x52
  40757a:	4b1f      	ldr	r3, [pc, #124]	; (4075f8 <vTaskList+0xdc>)
  40757c:	4798      	blx	r3
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  40757e:	68fb      	ldr	r3, [r7, #12]
  407580:	2b00      	cmp	r3, #0
  407582:	d1e3      	bne.n	40754c <vTaskList+0x30>

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  407584:	4b1d      	ldr	r3, [pc, #116]	; (4075fc <vTaskList+0xe0>)
  407586:	681b      	ldr	r3, [r3, #0]
  407588:	681b      	ldr	r3, [r3, #0]
  40758a:	2b00      	cmp	r3, #0
  40758c:	d006      	beq.n	40759c <vTaskList+0x80>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  40758e:	4b1b      	ldr	r3, [pc, #108]	; (4075fc <vTaskList+0xe0>)
  407590:	681b      	ldr	r3, [r3, #0]
  407592:	6878      	ldr	r0, [r7, #4]
  407594:	4619      	mov	r1, r3
  407596:	2242      	movs	r2, #66	; 0x42
  407598:	4b17      	ldr	r3, [pc, #92]	; (4075f8 <vTaskList+0xdc>)
  40759a:	4798      	blx	r3
			}

			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  40759c:	4b18      	ldr	r3, [pc, #96]	; (407600 <vTaskList+0xe4>)
  40759e:	681b      	ldr	r3, [r3, #0]
  4075a0:	681b      	ldr	r3, [r3, #0]
  4075a2:	2b00      	cmp	r3, #0
  4075a4:	d006      	beq.n	4075b4 <vTaskList+0x98>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  4075a6:	4b16      	ldr	r3, [pc, #88]	; (407600 <vTaskList+0xe4>)
  4075a8:	681b      	ldr	r3, [r3, #0]
  4075aa:	6878      	ldr	r0, [r7, #4]
  4075ac:	4619      	mov	r1, r3
  4075ae:	2242      	movs	r2, #66	; 0x42
  4075b0:	4b11      	ldr	r3, [pc, #68]	; (4075f8 <vTaskList+0xdc>)
  4075b2:	4798      	blx	r3
			}

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( listLIST_IS_EMPTY( &xTasksWaitingTermination ) == pdFALSE )
  4075b4:	4b13      	ldr	r3, [pc, #76]	; (407604 <vTaskList+0xe8>)
  4075b6:	681b      	ldr	r3, [r3, #0]
  4075b8:	2b00      	cmp	r3, #0
  4075ba:	d004      	beq.n	4075c6 <vTaskList+0xaa>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xTasksWaitingTermination, tskDELETED_CHAR );
  4075bc:	6878      	ldr	r0, [r7, #4]
  4075be:	4911      	ldr	r1, [pc, #68]	; (407604 <vTaskList+0xe8>)
  4075c0:	2244      	movs	r2, #68	; 0x44
  4075c2:	4b0d      	ldr	r3, [pc, #52]	; (4075f8 <vTaskList+0xdc>)
  4075c4:	4798      	blx	r3
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  4075c6:	4b10      	ldr	r3, [pc, #64]	; (407608 <vTaskList+0xec>)
  4075c8:	681b      	ldr	r3, [r3, #0]
  4075ca:	2b00      	cmp	r3, #0
  4075cc:	d004      	beq.n	4075d8 <vTaskList+0xbc>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xSuspendedTaskList, tskSUSPENDED_CHAR );
  4075ce:	6878      	ldr	r0, [r7, #4]
  4075d0:	490d      	ldr	r1, [pc, #52]	; (407608 <vTaskList+0xec>)
  4075d2:	2253      	movs	r2, #83	; 0x53
  4075d4:	4b08      	ldr	r3, [pc, #32]	; (4075f8 <vTaskList+0xdc>)
  4075d6:	4798      	blx	r3
				}
			}
			#endif
		}
		xTaskResumeAll();
  4075d8:	4b0c      	ldr	r3, [pc, #48]	; (40760c <vTaskList+0xf0>)
  4075da:	4798      	blx	r3
	}
  4075dc:	3714      	adds	r7, #20
  4075de:	46bd      	mov	sp, r7
  4075e0:	bd90      	pop	{r4, r7, pc}
  4075e2:	bf00      	nop
  4075e4:	0040739d 	.word	0x0040739d
  4075e8:	0040bfc5 	.word	0x0040bfc5
  4075ec:	00414570 	.word	0x00414570
  4075f0:	20004388 	.word	0x20004388
  4075f4:	20004298 	.word	0x20004298
  4075f8:	00407d69 	.word	0x00407d69
  4075fc:	20004338 	.word	0x20004338
  407600:	2000433c 	.word	0x2000433c
  407604:	20004354 	.word	0x20004354
  407608:	2000436c 	.word	0x2000436c
  40760c:	004073b9 	.word	0x004073b9

00407610 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  407610:	b580      	push	{r7, lr}
  407612:	b084      	sub	sp, #16
  407614:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407616:	4b48      	ldr	r3, [pc, #288]	; (407738 <vTaskIncrementTick+0x128>)
  407618:	681b      	ldr	r3, [r3, #0]
  40761a:	2b00      	cmp	r3, #0
  40761c:	d17c      	bne.n	407718 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  40761e:	4b47      	ldr	r3, [pc, #284]	; (40773c <vTaskIncrementTick+0x12c>)
  407620:	681b      	ldr	r3, [r3, #0]
  407622:	1c5a      	adds	r2, r3, #1
  407624:	4b45      	ldr	r3, [pc, #276]	; (40773c <vTaskIncrementTick+0x12c>)
  407626:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  407628:	4b44      	ldr	r3, [pc, #272]	; (40773c <vTaskIncrementTick+0x12c>)
  40762a:	681b      	ldr	r3, [r3, #0]
  40762c:	2b00      	cmp	r3, #0
  40762e:	d12a      	bne.n	407686 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  407630:	4b43      	ldr	r3, [pc, #268]	; (407740 <vTaskIncrementTick+0x130>)
  407632:	681b      	ldr	r3, [r3, #0]
  407634:	681b      	ldr	r3, [r3, #0]
  407636:	2b00      	cmp	r3, #0
  407638:	d003      	beq.n	407642 <vTaskIncrementTick+0x32>
  40763a:	4b42      	ldr	r3, [pc, #264]	; (407744 <vTaskIncrementTick+0x134>)
  40763c:	4798      	blx	r3
  40763e:	bf00      	nop
  407640:	e7fd      	b.n	40763e <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  407642:	4b3f      	ldr	r3, [pc, #252]	; (407740 <vTaskIncrementTick+0x130>)
  407644:	681b      	ldr	r3, [r3, #0]
  407646:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  407648:	4b3f      	ldr	r3, [pc, #252]	; (407748 <vTaskIncrementTick+0x138>)
  40764a:	681a      	ldr	r2, [r3, #0]
  40764c:	4b3c      	ldr	r3, [pc, #240]	; (407740 <vTaskIncrementTick+0x130>)
  40764e:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  407650:	4b3d      	ldr	r3, [pc, #244]	; (407748 <vTaskIncrementTick+0x138>)
  407652:	68fa      	ldr	r2, [r7, #12]
  407654:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  407656:	4b3d      	ldr	r3, [pc, #244]	; (40774c <vTaskIncrementTick+0x13c>)
  407658:	681b      	ldr	r3, [r3, #0]
  40765a:	1c5a      	adds	r2, r3, #1
  40765c:	4b3b      	ldr	r3, [pc, #236]	; (40774c <vTaskIncrementTick+0x13c>)
  40765e:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  407660:	4b37      	ldr	r3, [pc, #220]	; (407740 <vTaskIncrementTick+0x130>)
  407662:	681b      	ldr	r3, [r3, #0]
  407664:	681b      	ldr	r3, [r3, #0]
  407666:	2b00      	cmp	r3, #0
  407668:	d104      	bne.n	407674 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40766a:	4b39      	ldr	r3, [pc, #228]	; (407750 <vTaskIncrementTick+0x140>)
  40766c:	f04f 32ff 	mov.w	r2, #4294967295
  407670:	601a      	str	r2, [r3, #0]
  407672:	e008      	b.n	407686 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  407674:	4b32      	ldr	r3, [pc, #200]	; (407740 <vTaskIncrementTick+0x130>)
  407676:	681b      	ldr	r3, [r3, #0]
  407678:	68db      	ldr	r3, [r3, #12]
  40767a:	68db      	ldr	r3, [r3, #12]
  40767c:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40767e:	68bb      	ldr	r3, [r7, #8]
  407680:	685a      	ldr	r2, [r3, #4]
  407682:	4b33      	ldr	r3, [pc, #204]	; (407750 <vTaskIncrementTick+0x140>)
  407684:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  407686:	4b2d      	ldr	r3, [pc, #180]	; (40773c <vTaskIncrementTick+0x12c>)
  407688:	681a      	ldr	r2, [r3, #0]
  40768a:	4b31      	ldr	r3, [pc, #196]	; (407750 <vTaskIncrementTick+0x140>)
  40768c:	681b      	ldr	r3, [r3, #0]
  40768e:	429a      	cmp	r2, r3
  407690:	d341      	bcc.n	407716 <vTaskIncrementTick+0x106>
  407692:	4b2b      	ldr	r3, [pc, #172]	; (407740 <vTaskIncrementTick+0x130>)
  407694:	681b      	ldr	r3, [r3, #0]
  407696:	681b      	ldr	r3, [r3, #0]
  407698:	2b00      	cmp	r3, #0
  40769a:	d104      	bne.n	4076a6 <vTaskIncrementTick+0x96>
  40769c:	4b2c      	ldr	r3, [pc, #176]	; (407750 <vTaskIncrementTick+0x140>)
  40769e:	f04f 32ff 	mov.w	r2, #4294967295
  4076a2:	601a      	str	r2, [r3, #0]
  4076a4:	e037      	b.n	407716 <vTaskIncrementTick+0x106>
  4076a6:	4b26      	ldr	r3, [pc, #152]	; (407740 <vTaskIncrementTick+0x130>)
  4076a8:	681b      	ldr	r3, [r3, #0]
  4076aa:	68db      	ldr	r3, [r3, #12]
  4076ac:	68db      	ldr	r3, [r3, #12]
  4076ae:	60bb      	str	r3, [r7, #8]
  4076b0:	68bb      	ldr	r3, [r7, #8]
  4076b2:	685b      	ldr	r3, [r3, #4]
  4076b4:	607b      	str	r3, [r7, #4]
  4076b6:	4b21      	ldr	r3, [pc, #132]	; (40773c <vTaskIncrementTick+0x12c>)
  4076b8:	681a      	ldr	r2, [r3, #0]
  4076ba:	687b      	ldr	r3, [r7, #4]
  4076bc:	429a      	cmp	r2, r3
  4076be:	d203      	bcs.n	4076c8 <vTaskIncrementTick+0xb8>
  4076c0:	4b23      	ldr	r3, [pc, #140]	; (407750 <vTaskIncrementTick+0x140>)
  4076c2:	687a      	ldr	r2, [r7, #4]
  4076c4:	601a      	str	r2, [r3, #0]
  4076c6:	e026      	b.n	407716 <vTaskIncrementTick+0x106>
  4076c8:	68bb      	ldr	r3, [r7, #8]
  4076ca:	3304      	adds	r3, #4
  4076cc:	4618      	mov	r0, r3
  4076ce:	4b21      	ldr	r3, [pc, #132]	; (407754 <vTaskIncrementTick+0x144>)
  4076d0:	4798      	blx	r3
  4076d2:	68bb      	ldr	r3, [r7, #8]
  4076d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4076d6:	2b00      	cmp	r3, #0
  4076d8:	d004      	beq.n	4076e4 <vTaskIncrementTick+0xd4>
  4076da:	68bb      	ldr	r3, [r7, #8]
  4076dc:	3318      	adds	r3, #24
  4076de:	4618      	mov	r0, r3
  4076e0:	4b1c      	ldr	r3, [pc, #112]	; (407754 <vTaskIncrementTick+0x144>)
  4076e2:	4798      	blx	r3
  4076e4:	68bb      	ldr	r3, [r7, #8]
  4076e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076e8:	4b1b      	ldr	r3, [pc, #108]	; (407758 <vTaskIncrementTick+0x148>)
  4076ea:	681b      	ldr	r3, [r3, #0]
  4076ec:	429a      	cmp	r2, r3
  4076ee:	d903      	bls.n	4076f8 <vTaskIncrementTick+0xe8>
  4076f0:	68bb      	ldr	r3, [r7, #8]
  4076f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076f4:	4b18      	ldr	r3, [pc, #96]	; (407758 <vTaskIncrementTick+0x148>)
  4076f6:	601a      	str	r2, [r3, #0]
  4076f8:	68bb      	ldr	r3, [r7, #8]
  4076fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4076fc:	4613      	mov	r3, r2
  4076fe:	009b      	lsls	r3, r3, #2
  407700:	4413      	add	r3, r2
  407702:	009b      	lsls	r3, r3, #2
  407704:	4a15      	ldr	r2, [pc, #84]	; (40775c <vTaskIncrementTick+0x14c>)
  407706:	441a      	add	r2, r3
  407708:	68bb      	ldr	r3, [r7, #8]
  40770a:	3304      	adds	r3, #4
  40770c:	4610      	mov	r0, r2
  40770e:	4619      	mov	r1, r3
  407710:	4b13      	ldr	r3, [pc, #76]	; (407760 <vTaskIncrementTick+0x150>)
  407712:	4798      	blx	r3
  407714:	e7bd      	b.n	407692 <vTaskIncrementTick+0x82>
  407716:	e006      	b.n	407726 <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  407718:	4b12      	ldr	r3, [pc, #72]	; (407764 <vTaskIncrementTick+0x154>)
  40771a:	681b      	ldr	r3, [r3, #0]
  40771c:	1c5a      	adds	r2, r3, #1
  40771e:	4b11      	ldr	r3, [pc, #68]	; (407764 <vTaskIncrementTick+0x154>)
  407720:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  407722:	4b11      	ldr	r3, [pc, #68]	; (407768 <vTaskIncrementTick+0x158>)
  407724:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  407726:	4b0f      	ldr	r3, [pc, #60]	; (407764 <vTaskIncrementTick+0x154>)
  407728:	681b      	ldr	r3, [r3, #0]
  40772a:	2b00      	cmp	r3, #0
  40772c:	d101      	bne.n	407732 <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  40772e:	4b0e      	ldr	r3, [pc, #56]	; (407768 <vTaskIncrementTick+0x158>)
  407730:	4798      	blx	r3
		}
	}
	#endif
}
  407732:	3710      	adds	r7, #16
  407734:	46bd      	mov	sp, r7
  407736:	bd80      	pop	{r7, pc}
  407738:	20004394 	.word	0x20004394
  40773c:	20004384 	.word	0x20004384
  407740:	20004338 	.word	0x20004338
  407744:	00406255 	.word	0x00406255
  407748:	2000433c 	.word	0x2000433c
  40774c:	200043a0 	.word	0x200043a0
  407750:	2000015c 	.word	0x2000015c
  407754:	0040603d 	.word	0x0040603d
  407758:	2000438c 	.word	0x2000438c
  40775c:	20004298 	.word	0x20004298
  407760:	00405f7d 	.word	0x00405f7d
  407764:	20004398 	.word	0x20004398
  407768:	004091c1 	.word	0x004091c1

0040776c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40776c:	b580      	push	{r7, lr}
  40776e:	b082      	sub	sp, #8
  407770:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  407772:	4b2a      	ldr	r3, [pc, #168]	; (40781c <vTaskSwitchContext+0xb0>)
  407774:	681b      	ldr	r3, [r3, #0]
  407776:	2b00      	cmp	r3, #0
  407778:	d003      	beq.n	407782 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40777a:	4b29      	ldr	r3, [pc, #164]	; (407820 <vTaskSwitchContext+0xb4>)
  40777c:	2201      	movs	r2, #1
  40777e:	601a      	str	r2, [r3, #0]
  407780:	e048      	b.n	407814 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  407782:	4b28      	ldr	r3, [pc, #160]	; (407824 <vTaskSwitchContext+0xb8>)
  407784:	681b      	ldr	r3, [r3, #0]
  407786:	681a      	ldr	r2, [r3, #0]
  407788:	4b26      	ldr	r3, [pc, #152]	; (407824 <vTaskSwitchContext+0xb8>)
  40778a:	681b      	ldr	r3, [r3, #0]
  40778c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40778e:	429a      	cmp	r2, r3
  407790:	d809      	bhi.n	4077a6 <vTaskSwitchContext+0x3a>
  407792:	4b24      	ldr	r3, [pc, #144]	; (407824 <vTaskSwitchContext+0xb8>)
  407794:	681a      	ldr	r2, [r3, #0]
  407796:	4b23      	ldr	r3, [pc, #140]	; (407824 <vTaskSwitchContext+0xb8>)
  407798:	681b      	ldr	r3, [r3, #0]
  40779a:	3334      	adds	r3, #52	; 0x34
  40779c:	4610      	mov	r0, r2
  40779e:	4619      	mov	r1, r3
  4077a0:	4b21      	ldr	r3, [pc, #132]	; (407828 <vTaskSwitchContext+0xbc>)
  4077a2:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  4077a4:	e00d      	b.n	4077c2 <vTaskSwitchContext+0x56>
  4077a6:	e00c      	b.n	4077c2 <vTaskSwitchContext+0x56>
  4077a8:	4b20      	ldr	r3, [pc, #128]	; (40782c <vTaskSwitchContext+0xc0>)
  4077aa:	681b      	ldr	r3, [r3, #0]
  4077ac:	2b00      	cmp	r3, #0
  4077ae:	d103      	bne.n	4077b8 <vTaskSwitchContext+0x4c>
  4077b0:	4b1f      	ldr	r3, [pc, #124]	; (407830 <vTaskSwitchContext+0xc4>)
  4077b2:	4798      	blx	r3
  4077b4:	bf00      	nop
  4077b6:	e7fd      	b.n	4077b4 <vTaskSwitchContext+0x48>
  4077b8:	4b1c      	ldr	r3, [pc, #112]	; (40782c <vTaskSwitchContext+0xc0>)
  4077ba:	681b      	ldr	r3, [r3, #0]
  4077bc:	1e5a      	subs	r2, r3, #1
  4077be:	4b1b      	ldr	r3, [pc, #108]	; (40782c <vTaskSwitchContext+0xc0>)
  4077c0:	601a      	str	r2, [r3, #0]
  4077c2:	4b1a      	ldr	r3, [pc, #104]	; (40782c <vTaskSwitchContext+0xc0>)
  4077c4:	681a      	ldr	r2, [r3, #0]
  4077c6:	491b      	ldr	r1, [pc, #108]	; (407834 <vTaskSwitchContext+0xc8>)
  4077c8:	4613      	mov	r3, r2
  4077ca:	009b      	lsls	r3, r3, #2
  4077cc:	4413      	add	r3, r2
  4077ce:	009b      	lsls	r3, r3, #2
  4077d0:	440b      	add	r3, r1
  4077d2:	681b      	ldr	r3, [r3, #0]
  4077d4:	2b00      	cmp	r3, #0
  4077d6:	d0e7      	beq.n	4077a8 <vTaskSwitchContext+0x3c>
  4077d8:	4b14      	ldr	r3, [pc, #80]	; (40782c <vTaskSwitchContext+0xc0>)
  4077da:	681a      	ldr	r2, [r3, #0]
  4077dc:	4613      	mov	r3, r2
  4077de:	009b      	lsls	r3, r3, #2
  4077e0:	4413      	add	r3, r2
  4077e2:	009b      	lsls	r3, r3, #2
  4077e4:	4a13      	ldr	r2, [pc, #76]	; (407834 <vTaskSwitchContext+0xc8>)
  4077e6:	4413      	add	r3, r2
  4077e8:	607b      	str	r3, [r7, #4]
  4077ea:	687b      	ldr	r3, [r7, #4]
  4077ec:	685b      	ldr	r3, [r3, #4]
  4077ee:	685a      	ldr	r2, [r3, #4]
  4077f0:	687b      	ldr	r3, [r7, #4]
  4077f2:	605a      	str	r2, [r3, #4]
  4077f4:	687b      	ldr	r3, [r7, #4]
  4077f6:	685a      	ldr	r2, [r3, #4]
  4077f8:	687b      	ldr	r3, [r7, #4]
  4077fa:	3308      	adds	r3, #8
  4077fc:	429a      	cmp	r2, r3
  4077fe:	d104      	bne.n	40780a <vTaskSwitchContext+0x9e>
  407800:	687b      	ldr	r3, [r7, #4]
  407802:	685b      	ldr	r3, [r3, #4]
  407804:	685a      	ldr	r2, [r3, #4]
  407806:	687b      	ldr	r3, [r7, #4]
  407808:	605a      	str	r2, [r3, #4]
  40780a:	687b      	ldr	r3, [r7, #4]
  40780c:	685b      	ldr	r3, [r3, #4]
  40780e:	68da      	ldr	r2, [r3, #12]
  407810:	4b04      	ldr	r3, [pc, #16]	; (407824 <vTaskSwitchContext+0xb8>)
  407812:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  407814:	3708      	adds	r7, #8
  407816:	46bd      	mov	sp, r7
  407818:	bd80      	pop	{r7, pc}
  40781a:	bf00      	nop
  40781c:	20004394 	.word	0x20004394
  407820:	2000439c 	.word	0x2000439c
  407824:	20004294 	.word	0x20004294
  407828:	0040918d 	.word	0x0040918d
  40782c:	2000438c 	.word	0x2000438c
  407830:	00406255 	.word	0x00406255
  407834:	20004298 	.word	0x20004298

00407838 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  407838:	b580      	push	{r7, lr}
  40783a:	b084      	sub	sp, #16
  40783c:	af00      	add	r7, sp, #0
  40783e:	6078      	str	r0, [r7, #4]
  407840:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  407842:	687b      	ldr	r3, [r7, #4]
  407844:	2b00      	cmp	r3, #0
  407846:	d103      	bne.n	407850 <vTaskPlaceOnEventList+0x18>
  407848:	4b13      	ldr	r3, [pc, #76]	; (407898 <vTaskPlaceOnEventList+0x60>)
  40784a:	4798      	blx	r3
  40784c:	bf00      	nop
  40784e:	e7fd      	b.n	40784c <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  407850:	4b12      	ldr	r3, [pc, #72]	; (40789c <vTaskPlaceOnEventList+0x64>)
  407852:	681b      	ldr	r3, [r3, #0]
  407854:	3318      	adds	r3, #24
  407856:	6878      	ldr	r0, [r7, #4]
  407858:	4619      	mov	r1, r3
  40785a:	4b11      	ldr	r3, [pc, #68]	; (4078a0 <vTaskPlaceOnEventList+0x68>)
  40785c:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40785e:	4b0f      	ldr	r3, [pc, #60]	; (40789c <vTaskPlaceOnEventList+0x64>)
  407860:	681b      	ldr	r3, [r3, #0]
  407862:	3304      	adds	r3, #4
  407864:	4618      	mov	r0, r3
  407866:	4b0f      	ldr	r3, [pc, #60]	; (4078a4 <vTaskPlaceOnEventList+0x6c>)
  407868:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40786a:	683b      	ldr	r3, [r7, #0]
  40786c:	f1b3 3fff 	cmp.w	r3, #4294967295
  407870:	d107      	bne.n	407882 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407872:	4b0a      	ldr	r3, [pc, #40]	; (40789c <vTaskPlaceOnEventList+0x64>)
  407874:	681b      	ldr	r3, [r3, #0]
  407876:	3304      	adds	r3, #4
  407878:	480b      	ldr	r0, [pc, #44]	; (4078a8 <vTaskPlaceOnEventList+0x70>)
  40787a:	4619      	mov	r1, r3
  40787c:	4b0b      	ldr	r3, [pc, #44]	; (4078ac <vTaskPlaceOnEventList+0x74>)
  40787e:	4798      	blx	r3
  407880:	e007      	b.n	407892 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  407882:	4b0b      	ldr	r3, [pc, #44]	; (4078b0 <vTaskPlaceOnEventList+0x78>)
  407884:	681a      	ldr	r2, [r3, #0]
  407886:	683b      	ldr	r3, [r7, #0]
  407888:	4413      	add	r3, r2
  40788a:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40788c:	68f8      	ldr	r0, [r7, #12]
  40788e:	4b09      	ldr	r3, [pc, #36]	; (4078b4 <vTaskPlaceOnEventList+0x7c>)
  407890:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  407892:	3710      	adds	r7, #16
  407894:	46bd      	mov	sp, r7
  407896:	bd80      	pop	{r7, pc}
  407898:	00406255 	.word	0x00406255
  40789c:	20004294 	.word	0x20004294
  4078a0:	00405fcd 	.word	0x00405fcd
  4078a4:	0040603d 	.word	0x0040603d
  4078a8:	2000436c 	.word	0x2000436c
  4078ac:	00405f7d 	.word	0x00405f7d
  4078b0:	20004384 	.word	0x20004384
  4078b4:	00407c89 	.word	0x00407c89

004078b8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  4078b8:	b580      	push	{r7, lr}
  4078ba:	b084      	sub	sp, #16
  4078bc:	af00      	add	r7, sp, #0
  4078be:	6078      	str	r0, [r7, #4]
  4078c0:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  4078c2:	687b      	ldr	r3, [r7, #4]
  4078c4:	2b00      	cmp	r3, #0
  4078c6:	d103      	bne.n	4078d0 <vTaskPlaceOnEventListRestricted+0x18>
  4078c8:	4b0d      	ldr	r3, [pc, #52]	; (407900 <vTaskPlaceOnEventListRestricted+0x48>)
  4078ca:	4798      	blx	r3
  4078cc:	bf00      	nop
  4078ce:	e7fd      	b.n	4078cc <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4078d0:	4b0c      	ldr	r3, [pc, #48]	; (407904 <vTaskPlaceOnEventListRestricted+0x4c>)
  4078d2:	681b      	ldr	r3, [r3, #0]
  4078d4:	3318      	adds	r3, #24
  4078d6:	6878      	ldr	r0, [r7, #4]
  4078d8:	4619      	mov	r1, r3
  4078da:	4b0b      	ldr	r3, [pc, #44]	; (407908 <vTaskPlaceOnEventListRestricted+0x50>)
  4078dc:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4078de:	4b09      	ldr	r3, [pc, #36]	; (407904 <vTaskPlaceOnEventListRestricted+0x4c>)
  4078e0:	681b      	ldr	r3, [r3, #0]
  4078e2:	3304      	adds	r3, #4
  4078e4:	4618      	mov	r0, r3
  4078e6:	4b09      	ldr	r3, [pc, #36]	; (40790c <vTaskPlaceOnEventListRestricted+0x54>)
  4078e8:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4078ea:	4b09      	ldr	r3, [pc, #36]	; (407910 <vTaskPlaceOnEventListRestricted+0x58>)
  4078ec:	681a      	ldr	r2, [r3, #0]
  4078ee:	683b      	ldr	r3, [r7, #0]
  4078f0:	4413      	add	r3, r2
  4078f2:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4078f4:	68f8      	ldr	r0, [r7, #12]
  4078f6:	4b07      	ldr	r3, [pc, #28]	; (407914 <vTaskPlaceOnEventListRestricted+0x5c>)
  4078f8:	4798      	blx	r3
	}
  4078fa:	3710      	adds	r7, #16
  4078fc:	46bd      	mov	sp, r7
  4078fe:	bd80      	pop	{r7, pc}
  407900:	00406255 	.word	0x00406255
  407904:	20004294 	.word	0x20004294
  407908:	00405f7d 	.word	0x00405f7d
  40790c:	0040603d 	.word	0x0040603d
  407910:	20004384 	.word	0x20004384
  407914:	00407c89 	.word	0x00407c89

00407918 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  407918:	b580      	push	{r7, lr}
  40791a:	b084      	sub	sp, #16
  40791c:	af00      	add	r7, sp, #0
  40791e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  407920:	687b      	ldr	r3, [r7, #4]
  407922:	68db      	ldr	r3, [r3, #12]
  407924:	68db      	ldr	r3, [r3, #12]
  407926:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  407928:	68bb      	ldr	r3, [r7, #8]
  40792a:	2b00      	cmp	r3, #0
  40792c:	d103      	bne.n	407936 <xTaskRemoveFromEventList+0x1e>
  40792e:	4b21      	ldr	r3, [pc, #132]	; (4079b4 <xTaskRemoveFromEventList+0x9c>)
  407930:	4798      	blx	r3
  407932:	bf00      	nop
  407934:	e7fd      	b.n	407932 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  407936:	68bb      	ldr	r3, [r7, #8]
  407938:	3318      	adds	r3, #24
  40793a:	4618      	mov	r0, r3
  40793c:	4b1e      	ldr	r3, [pc, #120]	; (4079b8 <xTaskRemoveFromEventList+0xa0>)
  40793e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407940:	4b1e      	ldr	r3, [pc, #120]	; (4079bc <xTaskRemoveFromEventList+0xa4>)
  407942:	681b      	ldr	r3, [r3, #0]
  407944:	2b00      	cmp	r3, #0
  407946:	d11d      	bne.n	407984 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  407948:	68bb      	ldr	r3, [r7, #8]
  40794a:	3304      	adds	r3, #4
  40794c:	4618      	mov	r0, r3
  40794e:	4b1a      	ldr	r3, [pc, #104]	; (4079b8 <xTaskRemoveFromEventList+0xa0>)
  407950:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  407952:	68bb      	ldr	r3, [r7, #8]
  407954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407956:	4b1a      	ldr	r3, [pc, #104]	; (4079c0 <xTaskRemoveFromEventList+0xa8>)
  407958:	681b      	ldr	r3, [r3, #0]
  40795a:	429a      	cmp	r2, r3
  40795c:	d903      	bls.n	407966 <xTaskRemoveFromEventList+0x4e>
  40795e:	68bb      	ldr	r3, [r7, #8]
  407960:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407962:	4b17      	ldr	r3, [pc, #92]	; (4079c0 <xTaskRemoveFromEventList+0xa8>)
  407964:	601a      	str	r2, [r3, #0]
  407966:	68bb      	ldr	r3, [r7, #8]
  407968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40796a:	4613      	mov	r3, r2
  40796c:	009b      	lsls	r3, r3, #2
  40796e:	4413      	add	r3, r2
  407970:	009b      	lsls	r3, r3, #2
  407972:	4a14      	ldr	r2, [pc, #80]	; (4079c4 <xTaskRemoveFromEventList+0xac>)
  407974:	441a      	add	r2, r3
  407976:	68bb      	ldr	r3, [r7, #8]
  407978:	3304      	adds	r3, #4
  40797a:	4610      	mov	r0, r2
  40797c:	4619      	mov	r1, r3
  40797e:	4b12      	ldr	r3, [pc, #72]	; (4079c8 <xTaskRemoveFromEventList+0xb0>)
  407980:	4798      	blx	r3
  407982:	e005      	b.n	407990 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  407984:	68bb      	ldr	r3, [r7, #8]
  407986:	3318      	adds	r3, #24
  407988:	4810      	ldr	r0, [pc, #64]	; (4079cc <xTaskRemoveFromEventList+0xb4>)
  40798a:	4619      	mov	r1, r3
  40798c:	4b0e      	ldr	r3, [pc, #56]	; (4079c8 <xTaskRemoveFromEventList+0xb0>)
  40798e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  407990:	68bb      	ldr	r3, [r7, #8]
  407992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407994:	4b0e      	ldr	r3, [pc, #56]	; (4079d0 <xTaskRemoveFromEventList+0xb8>)
  407996:	681b      	ldr	r3, [r3, #0]
  407998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40799a:	429a      	cmp	r2, r3
  40799c:	d302      	bcc.n	4079a4 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  40799e:	2301      	movs	r3, #1
  4079a0:	60fb      	str	r3, [r7, #12]
  4079a2:	e001      	b.n	4079a8 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  4079a4:	2300      	movs	r3, #0
  4079a6:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  4079a8:	68fb      	ldr	r3, [r7, #12]
}
  4079aa:	4618      	mov	r0, r3
  4079ac:	3710      	adds	r7, #16
  4079ae:	46bd      	mov	sp, r7
  4079b0:	bd80      	pop	{r7, pc}
  4079b2:	bf00      	nop
  4079b4:	00406255 	.word	0x00406255
  4079b8:	0040603d 	.word	0x0040603d
  4079bc:	20004394 	.word	0x20004394
  4079c0:	2000438c 	.word	0x2000438c
  4079c4:	20004298 	.word	0x20004298
  4079c8:	00405f7d 	.word	0x00405f7d
  4079cc:	20004340 	.word	0x20004340
  4079d0:	20004294 	.word	0x20004294

004079d4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  4079d4:	b580      	push	{r7, lr}
  4079d6:	b082      	sub	sp, #8
  4079d8:	af00      	add	r7, sp, #0
  4079da:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4079dc:	687b      	ldr	r3, [r7, #4]
  4079de:	2b00      	cmp	r3, #0
  4079e0:	d103      	bne.n	4079ea <vTaskSetTimeOutState+0x16>
  4079e2:	4b07      	ldr	r3, [pc, #28]	; (407a00 <vTaskSetTimeOutState+0x2c>)
  4079e4:	4798      	blx	r3
  4079e6:	bf00      	nop
  4079e8:	e7fd      	b.n	4079e6 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4079ea:	4b06      	ldr	r3, [pc, #24]	; (407a04 <vTaskSetTimeOutState+0x30>)
  4079ec:	681a      	ldr	r2, [r3, #0]
  4079ee:	687b      	ldr	r3, [r7, #4]
  4079f0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4079f2:	4b05      	ldr	r3, [pc, #20]	; (407a08 <vTaskSetTimeOutState+0x34>)
  4079f4:	681a      	ldr	r2, [r3, #0]
  4079f6:	687b      	ldr	r3, [r7, #4]
  4079f8:	605a      	str	r2, [r3, #4]
}
  4079fa:	3708      	adds	r7, #8
  4079fc:	46bd      	mov	sp, r7
  4079fe:	bd80      	pop	{r7, pc}
  407a00:	00406255 	.word	0x00406255
  407a04:	200043a0 	.word	0x200043a0
  407a08:	20004384 	.word	0x20004384

00407a0c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  407a0c:	b580      	push	{r7, lr}
  407a0e:	b084      	sub	sp, #16
  407a10:	af00      	add	r7, sp, #0
  407a12:	6078      	str	r0, [r7, #4]
  407a14:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  407a16:	687b      	ldr	r3, [r7, #4]
  407a18:	2b00      	cmp	r3, #0
  407a1a:	d103      	bne.n	407a24 <xTaskCheckForTimeOut+0x18>
  407a1c:	4b22      	ldr	r3, [pc, #136]	; (407aa8 <xTaskCheckForTimeOut+0x9c>)
  407a1e:	4798      	blx	r3
  407a20:	bf00      	nop
  407a22:	e7fd      	b.n	407a20 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  407a24:	683b      	ldr	r3, [r7, #0]
  407a26:	2b00      	cmp	r3, #0
  407a28:	d103      	bne.n	407a32 <xTaskCheckForTimeOut+0x26>
  407a2a:	4b1f      	ldr	r3, [pc, #124]	; (407aa8 <xTaskCheckForTimeOut+0x9c>)
  407a2c:	4798      	blx	r3
  407a2e:	bf00      	nop
  407a30:	e7fd      	b.n	407a2e <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  407a32:	4b1e      	ldr	r3, [pc, #120]	; (407aac <xTaskCheckForTimeOut+0xa0>)
  407a34:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  407a36:	683b      	ldr	r3, [r7, #0]
  407a38:	681b      	ldr	r3, [r3, #0]
  407a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
  407a3e:	d102      	bne.n	407a46 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  407a40:	2300      	movs	r3, #0
  407a42:	60fb      	str	r3, [r7, #12]
  407a44:	e029      	b.n	407a9a <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  407a46:	687b      	ldr	r3, [r7, #4]
  407a48:	681a      	ldr	r2, [r3, #0]
  407a4a:	4b19      	ldr	r3, [pc, #100]	; (407ab0 <xTaskCheckForTimeOut+0xa4>)
  407a4c:	681b      	ldr	r3, [r3, #0]
  407a4e:	429a      	cmp	r2, r3
  407a50:	d008      	beq.n	407a64 <xTaskCheckForTimeOut+0x58>
  407a52:	687b      	ldr	r3, [r7, #4]
  407a54:	685a      	ldr	r2, [r3, #4]
  407a56:	4b17      	ldr	r3, [pc, #92]	; (407ab4 <xTaskCheckForTimeOut+0xa8>)
  407a58:	681b      	ldr	r3, [r3, #0]
  407a5a:	429a      	cmp	r2, r3
  407a5c:	d802      	bhi.n	407a64 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  407a5e:	2301      	movs	r3, #1
  407a60:	60fb      	str	r3, [r7, #12]
  407a62:	e01a      	b.n	407a9a <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  407a64:	4b13      	ldr	r3, [pc, #76]	; (407ab4 <xTaskCheckForTimeOut+0xa8>)
  407a66:	681a      	ldr	r2, [r3, #0]
  407a68:	687b      	ldr	r3, [r7, #4]
  407a6a:	685b      	ldr	r3, [r3, #4]
  407a6c:	1ad2      	subs	r2, r2, r3
  407a6e:	683b      	ldr	r3, [r7, #0]
  407a70:	681b      	ldr	r3, [r3, #0]
  407a72:	429a      	cmp	r2, r3
  407a74:	d20f      	bcs.n	407a96 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  407a76:	683b      	ldr	r3, [r7, #0]
  407a78:	681a      	ldr	r2, [r3, #0]
  407a7a:	687b      	ldr	r3, [r7, #4]
  407a7c:	6859      	ldr	r1, [r3, #4]
  407a7e:	4b0d      	ldr	r3, [pc, #52]	; (407ab4 <xTaskCheckForTimeOut+0xa8>)
  407a80:	681b      	ldr	r3, [r3, #0]
  407a82:	1acb      	subs	r3, r1, r3
  407a84:	441a      	add	r2, r3
  407a86:	683b      	ldr	r3, [r7, #0]
  407a88:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  407a8a:	6878      	ldr	r0, [r7, #4]
  407a8c:	4b0a      	ldr	r3, [pc, #40]	; (407ab8 <xTaskCheckForTimeOut+0xac>)
  407a8e:	4798      	blx	r3
			xReturn = pdFALSE;
  407a90:	2300      	movs	r3, #0
  407a92:	60fb      	str	r3, [r7, #12]
  407a94:	e001      	b.n	407a9a <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  407a96:	2301      	movs	r3, #1
  407a98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  407a9a:	4b08      	ldr	r3, [pc, #32]	; (407abc <xTaskCheckForTimeOut+0xb0>)
  407a9c:	4798      	blx	r3

	return xReturn;
  407a9e:	68fb      	ldr	r3, [r7, #12]
}
  407aa0:	4618      	mov	r0, r3
  407aa2:	3710      	adds	r7, #16
  407aa4:	46bd      	mov	sp, r7
  407aa6:	bd80      	pop	{r7, pc}
  407aa8:	00406255 	.word	0x00406255
  407aac:	00406211 	.word	0x00406211
  407ab0:	200043a0 	.word	0x200043a0
  407ab4:	20004384 	.word	0x20004384
  407ab8:	004079d5 	.word	0x004079d5
  407abc:	0040622d 	.word	0x0040622d

00407ac0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  407ac0:	b480      	push	{r7}
  407ac2:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  407ac4:	4b03      	ldr	r3, [pc, #12]	; (407ad4 <vTaskMissedYield+0x14>)
  407ac6:	2201      	movs	r2, #1
  407ac8:	601a      	str	r2, [r3, #0]
}
  407aca:	46bd      	mov	sp, r7
  407acc:	f85d 7b04 	ldr.w	r7, [sp], #4
  407ad0:	4770      	bx	lr
  407ad2:	bf00      	nop
  407ad4:	2000439c 	.word	0x2000439c

00407ad8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  407ad8:	b580      	push	{r7, lr}
  407ada:	b082      	sub	sp, #8
  407adc:	af00      	add	r7, sp, #0
  407ade:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  407ae0:	4b05      	ldr	r3, [pc, #20]	; (407af8 <prvIdleTask+0x20>)
  407ae2:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  407ae4:	4b05      	ldr	r3, [pc, #20]	; (407afc <prvIdleTask+0x24>)
  407ae6:	681b      	ldr	r3, [r3, #0]
  407ae8:	2b01      	cmp	r3, #1
  407aea:	d901      	bls.n	407af0 <prvIdleTask+0x18>
			{
				taskYIELD();
  407aec:	4b04      	ldr	r3, [pc, #16]	; (407b00 <prvIdleTask+0x28>)
  407aee:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  407af0:	4b04      	ldr	r3, [pc, #16]	; (407b04 <prvIdleTask+0x2c>)
  407af2:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  407af4:	e7f4      	b.n	407ae0 <prvIdleTask+0x8>
  407af6:	bf00      	nop
  407af8:	00407bfd 	.word	0x00407bfd
  407afc:	20004298 	.word	0x20004298
  407b00:	004061f9 	.word	0x004061f9
  407b04:	004091b5 	.word	0x004091b5

00407b08 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  407b08:	b580      	push	{r7, lr}
  407b0a:	b084      	sub	sp, #16
  407b0c:	af00      	add	r7, sp, #0
  407b0e:	60f8      	str	r0, [r7, #12]
  407b10:	60b9      	str	r1, [r7, #8]
  407b12:	607a      	str	r2, [r7, #4]
  407b14:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  407b16:	68fb      	ldr	r3, [r7, #12]
  407b18:	3334      	adds	r3, #52	; 0x34
  407b1a:	4618      	mov	r0, r3
  407b1c:	68b9      	ldr	r1, [r7, #8]
  407b1e:	220a      	movs	r2, #10
  407b20:	4b14      	ldr	r3, [pc, #80]	; (407b74 <prvInitialiseTCBVariables+0x6c>)
  407b22:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  407b24:	68fb      	ldr	r3, [r7, #12]
  407b26:	2200      	movs	r2, #0
  407b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  407b2c:	687b      	ldr	r3, [r7, #4]
  407b2e:	2b05      	cmp	r3, #5
  407b30:	d901      	bls.n	407b36 <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  407b32:	2305      	movs	r3, #5
  407b34:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  407b36:	68fb      	ldr	r3, [r7, #12]
  407b38:	687a      	ldr	r2, [r7, #4]
  407b3a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  407b3c:	68fb      	ldr	r3, [r7, #12]
  407b3e:	687a      	ldr	r2, [r7, #4]
  407b40:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  407b42:	68fb      	ldr	r3, [r7, #12]
  407b44:	3304      	adds	r3, #4
  407b46:	4618      	mov	r0, r3
  407b48:	4b0b      	ldr	r3, [pc, #44]	; (407b78 <prvInitialiseTCBVariables+0x70>)
  407b4a:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  407b4c:	68fb      	ldr	r3, [r7, #12]
  407b4e:	3318      	adds	r3, #24
  407b50:	4618      	mov	r0, r3
  407b52:	4b09      	ldr	r3, [pc, #36]	; (407b78 <prvInitialiseTCBVariables+0x70>)
  407b54:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  407b56:	68fb      	ldr	r3, [r7, #12]
  407b58:	68fa      	ldr	r2, [r7, #12]
  407b5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  407b5c:	687b      	ldr	r3, [r7, #4]
  407b5e:	f1c3 0206 	rsb	r2, r3, #6
  407b62:	68fb      	ldr	r3, [r7, #12]
  407b64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  407b66:	68fb      	ldr	r3, [r7, #12]
  407b68:	68fa      	ldr	r2, [r7, #12]
  407b6a:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  407b6c:	3710      	adds	r7, #16
  407b6e:	46bd      	mov	sp, r7
  407b70:	bd80      	pop	{r7, pc}
  407b72:	bf00      	nop
  407b74:	0040c0d9 	.word	0x0040c0d9
  407b78:	00405f65 	.word	0x00405f65

00407b7c <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  407b7c:	b580      	push	{r7, lr}
  407b7e:	b082      	sub	sp, #8
  407b80:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  407b82:	2300      	movs	r3, #0
  407b84:	607b      	str	r3, [r7, #4]
  407b86:	e00c      	b.n	407ba2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  407b88:	687a      	ldr	r2, [r7, #4]
  407b8a:	4613      	mov	r3, r2
  407b8c:	009b      	lsls	r3, r3, #2
  407b8e:	4413      	add	r3, r2
  407b90:	009b      	lsls	r3, r3, #2
  407b92:	4a11      	ldr	r2, [pc, #68]	; (407bd8 <prvInitialiseTaskLists+0x5c>)
  407b94:	4413      	add	r3, r2
  407b96:	4618      	mov	r0, r3
  407b98:	4b10      	ldr	r3, [pc, #64]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407b9a:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  407b9c:	687b      	ldr	r3, [r7, #4]
  407b9e:	3301      	adds	r3, #1
  407ba0:	607b      	str	r3, [r7, #4]
  407ba2:	687b      	ldr	r3, [r7, #4]
  407ba4:	2b05      	cmp	r3, #5
  407ba6:	d9ef      	bls.n	407b88 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  407ba8:	480d      	ldr	r0, [pc, #52]	; (407be0 <prvInitialiseTaskLists+0x64>)
  407baa:	4b0c      	ldr	r3, [pc, #48]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407bac:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  407bae:	480d      	ldr	r0, [pc, #52]	; (407be4 <prvInitialiseTaskLists+0x68>)
  407bb0:	4b0a      	ldr	r3, [pc, #40]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407bb2:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  407bb4:	480c      	ldr	r0, [pc, #48]	; (407be8 <prvInitialiseTaskLists+0x6c>)
  407bb6:	4b09      	ldr	r3, [pc, #36]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407bb8:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  407bba:	480c      	ldr	r0, [pc, #48]	; (407bec <prvInitialiseTaskLists+0x70>)
  407bbc:	4b07      	ldr	r3, [pc, #28]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407bbe:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  407bc0:	480b      	ldr	r0, [pc, #44]	; (407bf0 <prvInitialiseTaskLists+0x74>)
  407bc2:	4b06      	ldr	r3, [pc, #24]	; (407bdc <prvInitialiseTaskLists+0x60>)
  407bc4:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  407bc6:	4b0b      	ldr	r3, [pc, #44]	; (407bf4 <prvInitialiseTaskLists+0x78>)
  407bc8:	4a05      	ldr	r2, [pc, #20]	; (407be0 <prvInitialiseTaskLists+0x64>)
  407bca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  407bcc:	4b0a      	ldr	r3, [pc, #40]	; (407bf8 <prvInitialiseTaskLists+0x7c>)
  407bce:	4a05      	ldr	r2, [pc, #20]	; (407be4 <prvInitialiseTaskLists+0x68>)
  407bd0:	601a      	str	r2, [r3, #0]
}
  407bd2:	3708      	adds	r7, #8
  407bd4:	46bd      	mov	sp, r7
  407bd6:	bd80      	pop	{r7, pc}
  407bd8:	20004298 	.word	0x20004298
  407bdc:	00405f25 	.word	0x00405f25
  407be0:	20004310 	.word	0x20004310
  407be4:	20004324 	.word	0x20004324
  407be8:	20004340 	.word	0x20004340
  407bec:	20004354 	.word	0x20004354
  407bf0:	2000436c 	.word	0x2000436c
  407bf4:	20004338 	.word	0x20004338
  407bf8:	2000433c 	.word	0x2000433c

00407bfc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  407bfc:	b580      	push	{r7, lr}
  407bfe:	b082      	sub	sp, #8
  407c00:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  407c02:	e028      	b.n	407c56 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  407c04:	4b17      	ldr	r3, [pc, #92]	; (407c64 <prvCheckTasksWaitingTermination+0x68>)
  407c06:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  407c08:	4b17      	ldr	r3, [pc, #92]	; (407c68 <prvCheckTasksWaitingTermination+0x6c>)
  407c0a:	681b      	ldr	r3, [r3, #0]
  407c0c:	2b00      	cmp	r3, #0
  407c0e:	bf14      	ite	ne
  407c10:	2300      	movne	r3, #0
  407c12:	2301      	moveq	r3, #1
  407c14:	b2db      	uxtb	r3, r3
  407c16:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  407c18:	4b14      	ldr	r3, [pc, #80]	; (407c6c <prvCheckTasksWaitingTermination+0x70>)
  407c1a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  407c1c:	687b      	ldr	r3, [r7, #4]
  407c1e:	2b00      	cmp	r3, #0
  407c20:	d119      	bne.n	407c56 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  407c22:	4b13      	ldr	r3, [pc, #76]	; (407c70 <prvCheckTasksWaitingTermination+0x74>)
  407c24:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  407c26:	4b10      	ldr	r3, [pc, #64]	; (407c68 <prvCheckTasksWaitingTermination+0x6c>)
  407c28:	68db      	ldr	r3, [r3, #12]
  407c2a:	68db      	ldr	r3, [r3, #12]
  407c2c:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  407c2e:	683b      	ldr	r3, [r7, #0]
  407c30:	3304      	adds	r3, #4
  407c32:	4618      	mov	r0, r3
  407c34:	4b0f      	ldr	r3, [pc, #60]	; (407c74 <prvCheckTasksWaitingTermination+0x78>)
  407c36:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  407c38:	4b0f      	ldr	r3, [pc, #60]	; (407c78 <prvCheckTasksWaitingTermination+0x7c>)
  407c3a:	681b      	ldr	r3, [r3, #0]
  407c3c:	1e5a      	subs	r2, r3, #1
  407c3e:	4b0e      	ldr	r3, [pc, #56]	; (407c78 <prvCheckTasksWaitingTermination+0x7c>)
  407c40:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  407c42:	4b0e      	ldr	r3, [pc, #56]	; (407c7c <prvCheckTasksWaitingTermination+0x80>)
  407c44:	681b      	ldr	r3, [r3, #0]
  407c46:	1e5a      	subs	r2, r3, #1
  407c48:	4b0c      	ldr	r3, [pc, #48]	; (407c7c <prvCheckTasksWaitingTermination+0x80>)
  407c4a:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  407c4c:	4b0c      	ldr	r3, [pc, #48]	; (407c80 <prvCheckTasksWaitingTermination+0x84>)
  407c4e:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  407c50:	6838      	ldr	r0, [r7, #0]
  407c52:	4b0c      	ldr	r3, [pc, #48]	; (407c84 <prvCheckTasksWaitingTermination+0x88>)
  407c54:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  407c56:	4b09      	ldr	r3, [pc, #36]	; (407c7c <prvCheckTasksWaitingTermination+0x80>)
  407c58:	681b      	ldr	r3, [r3, #0]
  407c5a:	2b00      	cmp	r3, #0
  407c5c:	d1d2      	bne.n	407c04 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  407c5e:	3708      	adds	r7, #8
  407c60:	46bd      	mov	sp, r7
  407c62:	bd80      	pop	{r7, pc}
  407c64:	0040739d 	.word	0x0040739d
  407c68:	20004354 	.word	0x20004354
  407c6c:	004073b9 	.word	0x004073b9
  407c70:	00406211 	.word	0x00406211
  407c74:	0040603d 	.word	0x0040603d
  407c78:	20004380 	.word	0x20004380
  407c7c:	20004368 	.word	0x20004368
  407c80:	0040622d 	.word	0x0040622d
  407c84:	00407e59 	.word	0x00407e59

00407c88 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  407c88:	b580      	push	{r7, lr}
  407c8a:	b082      	sub	sp, #8
  407c8c:	af00      	add	r7, sp, #0
  407c8e:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  407c90:	4b13      	ldr	r3, [pc, #76]	; (407ce0 <prvAddCurrentTaskToDelayedList+0x58>)
  407c92:	681b      	ldr	r3, [r3, #0]
  407c94:	687a      	ldr	r2, [r7, #4]
  407c96:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  407c98:	4b12      	ldr	r3, [pc, #72]	; (407ce4 <prvAddCurrentTaskToDelayedList+0x5c>)
  407c9a:	681b      	ldr	r3, [r3, #0]
  407c9c:	687a      	ldr	r2, [r7, #4]
  407c9e:	429a      	cmp	r2, r3
  407ca0:	d209      	bcs.n	407cb6 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407ca2:	4b11      	ldr	r3, [pc, #68]	; (407ce8 <prvAddCurrentTaskToDelayedList+0x60>)
  407ca4:	681a      	ldr	r2, [r3, #0]
  407ca6:	4b0e      	ldr	r3, [pc, #56]	; (407ce0 <prvAddCurrentTaskToDelayedList+0x58>)
  407ca8:	681b      	ldr	r3, [r3, #0]
  407caa:	3304      	adds	r3, #4
  407cac:	4610      	mov	r0, r2
  407cae:	4619      	mov	r1, r3
  407cb0:	4b0e      	ldr	r3, [pc, #56]	; (407cec <prvAddCurrentTaskToDelayedList+0x64>)
  407cb2:	4798      	blx	r3
  407cb4:	e010      	b.n	407cd8 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  407cb6:	4b0e      	ldr	r3, [pc, #56]	; (407cf0 <prvAddCurrentTaskToDelayedList+0x68>)
  407cb8:	681a      	ldr	r2, [r3, #0]
  407cba:	4b09      	ldr	r3, [pc, #36]	; (407ce0 <prvAddCurrentTaskToDelayedList+0x58>)
  407cbc:	681b      	ldr	r3, [r3, #0]
  407cbe:	3304      	adds	r3, #4
  407cc0:	4610      	mov	r0, r2
  407cc2:	4619      	mov	r1, r3
  407cc4:	4b09      	ldr	r3, [pc, #36]	; (407cec <prvAddCurrentTaskToDelayedList+0x64>)
  407cc6:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  407cc8:	4b0a      	ldr	r3, [pc, #40]	; (407cf4 <prvAddCurrentTaskToDelayedList+0x6c>)
  407cca:	681b      	ldr	r3, [r3, #0]
  407ccc:	687a      	ldr	r2, [r7, #4]
  407cce:	429a      	cmp	r2, r3
  407cd0:	d202      	bcs.n	407cd8 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  407cd2:	4b08      	ldr	r3, [pc, #32]	; (407cf4 <prvAddCurrentTaskToDelayedList+0x6c>)
  407cd4:	687a      	ldr	r2, [r7, #4]
  407cd6:	601a      	str	r2, [r3, #0]
		}
	}
}
  407cd8:	3708      	adds	r7, #8
  407cda:	46bd      	mov	sp, r7
  407cdc:	bd80      	pop	{r7, pc}
  407cde:	bf00      	nop
  407ce0:	20004294 	.word	0x20004294
  407ce4:	20004384 	.word	0x20004384
  407ce8:	2000433c 	.word	0x2000433c
  407cec:	00405fcd 	.word	0x00405fcd
  407cf0:	20004338 	.word	0x20004338
  407cf4:	2000015c 	.word	0x2000015c

00407cf8 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  407cf8:	b580      	push	{r7, lr}
  407cfa:	b084      	sub	sp, #16
  407cfc:	af00      	add	r7, sp, #0
  407cfe:	4603      	mov	r3, r0
  407d00:	6039      	str	r1, [r7, #0]
  407d02:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  407d04:	204c      	movs	r0, #76	; 0x4c
  407d06:	4b15      	ldr	r3, [pc, #84]	; (407d5c <prvAllocateTCBAndStack+0x64>)
  407d08:	4798      	blx	r3
  407d0a:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  407d0c:	68fb      	ldr	r3, [r7, #12]
  407d0e:	2b00      	cmp	r3, #0
  407d10:	d01f      	beq.n	407d52 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  407d12:	683b      	ldr	r3, [r7, #0]
  407d14:	2b00      	cmp	r3, #0
  407d16:	d106      	bne.n	407d26 <prvAllocateTCBAndStack+0x2e>
  407d18:	88fb      	ldrh	r3, [r7, #6]
  407d1a:	009b      	lsls	r3, r3, #2
  407d1c:	4618      	mov	r0, r3
  407d1e:	4b0f      	ldr	r3, [pc, #60]	; (407d5c <prvAllocateTCBAndStack+0x64>)
  407d20:	4798      	blx	r3
  407d22:	4603      	mov	r3, r0
  407d24:	e000      	b.n	407d28 <prvAllocateTCBAndStack+0x30>
  407d26:	683b      	ldr	r3, [r7, #0]
  407d28:	68fa      	ldr	r2, [r7, #12]
  407d2a:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  407d2c:	68fb      	ldr	r3, [r7, #12]
  407d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407d30:	2b00      	cmp	r3, #0
  407d32:	d105      	bne.n	407d40 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  407d34:	68f8      	ldr	r0, [r7, #12]
  407d36:	4b0a      	ldr	r3, [pc, #40]	; (407d60 <prvAllocateTCBAndStack+0x68>)
  407d38:	4798      	blx	r3
			pxNewTCB = NULL;
  407d3a:	2300      	movs	r3, #0
  407d3c:	60fb      	str	r3, [r7, #12]
  407d3e:	e008      	b.n	407d52 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  407d40:	68fb      	ldr	r3, [r7, #12]
  407d42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  407d44:	88fb      	ldrh	r3, [r7, #6]
  407d46:	009b      	lsls	r3, r3, #2
  407d48:	4610      	mov	r0, r2
  407d4a:	21a5      	movs	r1, #165	; 0xa5
  407d4c:	461a      	mov	r2, r3
  407d4e:	4b05      	ldr	r3, [pc, #20]	; (407d64 <prvAllocateTCBAndStack+0x6c>)
  407d50:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  407d52:	68fb      	ldr	r3, [r7, #12]
}
  407d54:	4618      	mov	r0, r3
  407d56:	3710      	adds	r7, #16
  407d58:	46bd      	mov	sp, r7
  407d5a:	bd80      	pop	{r7, pc}
  407d5c:	00406309 	.word	0x00406309
  407d60:	00406411 	.word	0x00406411
  407d64:	0040b99d 	.word	0x0040b99d

00407d68 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  407d68:	b590      	push	{r4, r7, lr}
  407d6a:	b08f      	sub	sp, #60	; 0x3c
  407d6c:	af04      	add	r7, sp, #16
  407d6e:	60f8      	str	r0, [r7, #12]
  407d70:	60b9      	str	r1, [r7, #8]
  407d72:	4613      	mov	r3, r2
  407d74:	71fb      	strb	r3, [r7, #7]
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;
	PRIVILEGED_DATA static char pcStatusString[ configMAX_TASK_NAME_LEN + 30 ];

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  407d76:	68bb      	ldr	r3, [r7, #8]
  407d78:	627b      	str	r3, [r7, #36]	; 0x24
  407d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d7c:	685b      	ldr	r3, [r3, #4]
  407d7e:	685a      	ldr	r2, [r3, #4]
  407d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d82:	605a      	str	r2, [r3, #4]
  407d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d86:	685a      	ldr	r2, [r3, #4]
  407d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d8a:	3308      	adds	r3, #8
  407d8c:	429a      	cmp	r2, r3
  407d8e:	d104      	bne.n	407d9a <prvListTaskWithinSingleList+0x32>
  407d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d92:	685b      	ldr	r3, [r3, #4]
  407d94:	685a      	ldr	r2, [r3, #4]
  407d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d98:	605a      	str	r2, [r3, #4]
  407d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  407d9c:	685b      	ldr	r3, [r3, #4]
  407d9e:	68db      	ldr	r3, [r3, #12]
  407da0:	623b      	str	r3, [r7, #32]
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  407da2:	68bb      	ldr	r3, [r7, #8]
  407da4:	61fb      	str	r3, [r7, #28]
  407da6:	69fb      	ldr	r3, [r7, #28]
  407da8:	685b      	ldr	r3, [r3, #4]
  407daa:	685a      	ldr	r2, [r3, #4]
  407dac:	69fb      	ldr	r3, [r7, #28]
  407dae:	605a      	str	r2, [r3, #4]
  407db0:	69fb      	ldr	r3, [r7, #28]
  407db2:	685a      	ldr	r2, [r3, #4]
  407db4:	69fb      	ldr	r3, [r7, #28]
  407db6:	3308      	adds	r3, #8
  407db8:	429a      	cmp	r2, r3
  407dba:	d104      	bne.n	407dc6 <prvListTaskWithinSingleList+0x5e>
  407dbc:	69fb      	ldr	r3, [r7, #28]
  407dbe:	685b      	ldr	r3, [r3, #4]
  407dc0:	685a      	ldr	r2, [r3, #4]
  407dc2:	69fb      	ldr	r3, [r7, #28]
  407dc4:	605a      	str	r2, [r3, #4]
  407dc6:	69fb      	ldr	r3, [r7, #28]
  407dc8:	685b      	ldr	r3, [r3, #4]
  407dca:	68db      	ldr	r3, [r3, #12]
  407dcc:	61bb      	str	r3, [r7, #24]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  407dce:	69bb      	ldr	r3, [r7, #24]
  407dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407dd2:	4618      	mov	r0, r3
  407dd4:	4b0f      	ldr	r3, [pc, #60]	; (407e14 <prvListTaskWithinSingleList+0xac>)
  407dd6:	4798      	blx	r3
  407dd8:	4603      	mov	r3, r0
  407dda:	82fb      	strh	r3, [r7, #22]
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, ( unsigned int ) usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  407ddc:	69bb      	ldr	r3, [r7, #24]
  407dde:	f103 0234 	add.w	r2, r3, #52	; 0x34
  407de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407de6:	69b9      	ldr	r1, [r7, #24]
  407de8:	6acc      	ldr	r4, [r1, #44]	; 0x2c
  407dea:	8af8      	ldrh	r0, [r7, #22]
  407dec:	69b9      	ldr	r1, [r7, #24]
  407dee:	6c09      	ldr	r1, [r1, #64]	; 0x40
  407df0:	9400      	str	r4, [sp, #0]
  407df2:	9001      	str	r0, [sp, #4]
  407df4:	9102      	str	r1, [sp, #8]
  407df6:	4808      	ldr	r0, [pc, #32]	; (407e18 <prvListTaskWithinSingleList+0xb0>)
  407df8:	4908      	ldr	r1, [pc, #32]	; (407e1c <prvListTaskWithinSingleList+0xb4>)
  407dfa:	4c09      	ldr	r4, [pc, #36]	; (407e20 <prvListTaskWithinSingleList+0xb8>)
  407dfc:	47a0      	blx	r4
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  407dfe:	68f8      	ldr	r0, [r7, #12]
  407e00:	4905      	ldr	r1, [pc, #20]	; (407e18 <prvListTaskWithinSingleList+0xb0>)
  407e02:	4b08      	ldr	r3, [pc, #32]	; (407e24 <prvListTaskWithinSingleList+0xbc>)
  407e04:	4798      	blx	r3

		} while( pxNextTCB != pxFirstTCB );
  407e06:	69ba      	ldr	r2, [r7, #24]
  407e08:	6a3b      	ldr	r3, [r7, #32]
  407e0a:	429a      	cmp	r2, r3
  407e0c:	d1c9      	bne.n	407da2 <prvListTaskWithinSingleList+0x3a>
	}
  407e0e:	372c      	adds	r7, #44	; 0x2c
  407e10:	46bd      	mov	sp, r7
  407e12:	bd90      	pop	{r4, r7, pc}
  407e14:	00407e29 	.word	0x00407e29
  407e18:	200043a8 	.word	0x200043a8
  407e1c:	00414574 	.word	0x00414574
  407e20:	0040bb41 	.word	0x0040bb41
  407e24:	0040bb8d 	.word	0x0040bb8d

00407e28 <usTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
  407e28:	b490      	push	{r4, r7}
  407e2a:	b082      	sub	sp, #8
  407e2c:	af00      	add	r7, sp, #0
  407e2e:	6078      	str	r0, [r7, #4]
	register unsigned short usCount = 0U;
  407e30:	2400      	movs	r4, #0

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  407e32:	e005      	b.n	407e40 <usTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
  407e34:	687b      	ldr	r3, [r7, #4]
  407e36:	3301      	adds	r3, #1
  407e38:	607b      	str	r3, [r7, #4]
			usCount++;
  407e3a:	4623      	mov	r3, r4
  407e3c:	3301      	adds	r3, #1
  407e3e:	b29c      	uxth	r4, r3

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0U;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  407e40:	687b      	ldr	r3, [r7, #4]
  407e42:	781b      	ldrb	r3, [r3, #0]
  407e44:	2ba5      	cmp	r3, #165	; 0xa5
  407e46:	d0f5      	beq.n	407e34 <usTaskCheckFreeStackSpace+0xc>
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
		}

		usCount /= sizeof( portSTACK_TYPE );
  407e48:	08a3      	lsrs	r3, r4, #2
  407e4a:	b29c      	uxth	r4, r3

		return usCount;
  407e4c:	4623      	mov	r3, r4
	}
  407e4e:	4618      	mov	r0, r3
  407e50:	3708      	adds	r7, #8
  407e52:	46bd      	mov	sp, r7
  407e54:	bc90      	pop	{r4, r7}
  407e56:	4770      	bx	lr

00407e58 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  407e58:	b580      	push	{r7, lr}
  407e5a:	b082      	sub	sp, #8
  407e5c:	af00      	add	r7, sp, #0
  407e5e:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  407e60:	687b      	ldr	r3, [r7, #4]
  407e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  407e64:	4618      	mov	r0, r3
  407e66:	4b04      	ldr	r3, [pc, #16]	; (407e78 <prvDeleteTCB+0x20>)
  407e68:	4798      	blx	r3
		vPortFree( pxTCB );
  407e6a:	6878      	ldr	r0, [r7, #4]
  407e6c:	4b02      	ldr	r3, [pc, #8]	; (407e78 <prvDeleteTCB+0x20>)
  407e6e:	4798      	blx	r3
	}
  407e70:	3708      	adds	r7, #8
  407e72:	46bd      	mov	sp, r7
  407e74:	bd80      	pop	{r7, pc}
  407e76:	bf00      	nop
  407e78:	00406411 	.word	0x00406411

00407e7c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  407e7c:	b480      	push	{r7}
  407e7e:	b083      	sub	sp, #12
  407e80:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  407e82:	4b05      	ldr	r3, [pc, #20]	; (407e98 <xTaskGetCurrentTaskHandle+0x1c>)
  407e84:	681b      	ldr	r3, [r3, #0]
  407e86:	607b      	str	r3, [r7, #4]

		return xReturn;
  407e88:	687b      	ldr	r3, [r7, #4]
	}
  407e8a:	4618      	mov	r0, r3
  407e8c:	370c      	adds	r7, #12
  407e8e:	46bd      	mov	sp, r7
  407e90:	f85d 7b04 	ldr.w	r7, [sp], #4
  407e94:	4770      	bx	lr
  407e96:	bf00      	nop
  407e98:	20004294 	.word	0x20004294

00407e9c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  407e9c:	b480      	push	{r7}
  407e9e:	b083      	sub	sp, #12
  407ea0:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  407ea2:	4b0b      	ldr	r3, [pc, #44]	; (407ed0 <xTaskGetSchedulerState+0x34>)
  407ea4:	681b      	ldr	r3, [r3, #0]
  407ea6:	2b00      	cmp	r3, #0
  407ea8:	d102      	bne.n	407eb0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  407eaa:	2300      	movs	r3, #0
  407eac:	607b      	str	r3, [r7, #4]
  407eae:	e008      	b.n	407ec2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  407eb0:	4b08      	ldr	r3, [pc, #32]	; (407ed4 <xTaskGetSchedulerState+0x38>)
  407eb2:	681b      	ldr	r3, [r3, #0]
  407eb4:	2b00      	cmp	r3, #0
  407eb6:	d102      	bne.n	407ebe <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  407eb8:	2301      	movs	r3, #1
  407eba:	607b      	str	r3, [r7, #4]
  407ebc:	e001      	b.n	407ec2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  407ebe:	2302      	movs	r3, #2
  407ec0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  407ec2:	687b      	ldr	r3, [r7, #4]
	}
  407ec4:	4618      	mov	r0, r3
  407ec6:	370c      	adds	r7, #12
  407ec8:	46bd      	mov	sp, r7
  407eca:	f85d 7b04 	ldr.w	r7, [sp], #4
  407ece:	4770      	bx	lr
  407ed0:	20004390 	.word	0x20004390
  407ed4:	20004394 	.word	0x20004394

00407ed8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  407ed8:	b580      	push	{r7, lr}
  407eda:	b084      	sub	sp, #16
  407edc:	af00      	add	r7, sp, #0
  407ede:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  407ee0:	687b      	ldr	r3, [r7, #4]
  407ee2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  407ee4:	687b      	ldr	r3, [r7, #4]
  407ee6:	2b00      	cmp	r3, #0
  407ee8:	d041      	beq.n	407f6e <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  407eea:	68fb      	ldr	r3, [r7, #12]
  407eec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407eee:	4b21      	ldr	r3, [pc, #132]	; (407f74 <vTaskPriorityInherit+0x9c>)
  407ef0:	681b      	ldr	r3, [r3, #0]
  407ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407ef4:	429a      	cmp	r2, r3
  407ef6:	d23a      	bcs.n	407f6e <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  407ef8:	4b1e      	ldr	r3, [pc, #120]	; (407f74 <vTaskPriorityInherit+0x9c>)
  407efa:	681b      	ldr	r3, [r3, #0]
  407efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407efe:	f1c3 0206 	rsb	r2, r3, #6
  407f02:	68fb      	ldr	r3, [r7, #12]
  407f04:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  407f06:	68fb      	ldr	r3, [r7, #12]
  407f08:	6959      	ldr	r1, [r3, #20]
  407f0a:	68fb      	ldr	r3, [r7, #12]
  407f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f0e:	4613      	mov	r3, r2
  407f10:	009b      	lsls	r3, r3, #2
  407f12:	4413      	add	r3, r2
  407f14:	009b      	lsls	r3, r3, #2
  407f16:	4a18      	ldr	r2, [pc, #96]	; (407f78 <vTaskPriorityInherit+0xa0>)
  407f18:	4413      	add	r3, r2
  407f1a:	4299      	cmp	r1, r3
  407f1c:	d122      	bne.n	407f64 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407f1e:	68fb      	ldr	r3, [r7, #12]
  407f20:	3304      	adds	r3, #4
  407f22:	4618      	mov	r0, r3
  407f24:	4b15      	ldr	r3, [pc, #84]	; (407f7c <vTaskPriorityInherit+0xa4>)
  407f26:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  407f28:	4b12      	ldr	r3, [pc, #72]	; (407f74 <vTaskPriorityInherit+0x9c>)
  407f2a:	681b      	ldr	r3, [r3, #0]
  407f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f2e:	68fb      	ldr	r3, [r7, #12]
  407f30:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  407f32:	68fb      	ldr	r3, [r7, #12]
  407f34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f36:	4b12      	ldr	r3, [pc, #72]	; (407f80 <vTaskPriorityInherit+0xa8>)
  407f38:	681b      	ldr	r3, [r3, #0]
  407f3a:	429a      	cmp	r2, r3
  407f3c:	d903      	bls.n	407f46 <vTaskPriorityInherit+0x6e>
  407f3e:	68fb      	ldr	r3, [r7, #12]
  407f40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f42:	4b0f      	ldr	r3, [pc, #60]	; (407f80 <vTaskPriorityInherit+0xa8>)
  407f44:	601a      	str	r2, [r3, #0]
  407f46:	68fb      	ldr	r3, [r7, #12]
  407f48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f4a:	4613      	mov	r3, r2
  407f4c:	009b      	lsls	r3, r3, #2
  407f4e:	4413      	add	r3, r2
  407f50:	009b      	lsls	r3, r3, #2
  407f52:	4a09      	ldr	r2, [pc, #36]	; (407f78 <vTaskPriorityInherit+0xa0>)
  407f54:	441a      	add	r2, r3
  407f56:	68fb      	ldr	r3, [r7, #12]
  407f58:	3304      	adds	r3, #4
  407f5a:	4610      	mov	r0, r2
  407f5c:	4619      	mov	r1, r3
  407f5e:	4b09      	ldr	r3, [pc, #36]	; (407f84 <vTaskPriorityInherit+0xac>)
  407f60:	4798      	blx	r3
  407f62:	e004      	b.n	407f6e <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  407f64:	4b03      	ldr	r3, [pc, #12]	; (407f74 <vTaskPriorityInherit+0x9c>)
  407f66:	681b      	ldr	r3, [r3, #0]
  407f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f6a:	68fb      	ldr	r3, [r7, #12]
  407f6c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  407f6e:	3710      	adds	r7, #16
  407f70:	46bd      	mov	sp, r7
  407f72:	bd80      	pop	{r7, pc}
  407f74:	20004294 	.word	0x20004294
  407f78:	20004298 	.word	0x20004298
  407f7c:	0040603d 	.word	0x0040603d
  407f80:	2000438c 	.word	0x2000438c
  407f84:	00405f7d 	.word	0x00405f7d

00407f88 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  407f88:	b580      	push	{r7, lr}
  407f8a:	b084      	sub	sp, #16
  407f8c:	af00      	add	r7, sp, #0
  407f8e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  407f90:	687b      	ldr	r3, [r7, #4]
  407f92:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  407f94:	687b      	ldr	r3, [r7, #4]
  407f96:	2b00      	cmp	r3, #0
  407f98:	d02c      	beq.n	407ff4 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  407f9a:	68fb      	ldr	r3, [r7, #12]
  407f9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407f9e:	68fb      	ldr	r3, [r7, #12]
  407fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  407fa2:	429a      	cmp	r2, r3
  407fa4:	d026      	beq.n	407ff4 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  407fa6:	68fb      	ldr	r3, [r7, #12]
  407fa8:	3304      	adds	r3, #4
  407faa:	4618      	mov	r0, r3
  407fac:	4b13      	ldr	r3, [pc, #76]	; (407ffc <vTaskPriorityDisinherit+0x74>)
  407fae:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  407fb0:	68fb      	ldr	r3, [r7, #12]
  407fb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  407fb4:	68fb      	ldr	r3, [r7, #12]
  407fb6:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  407fb8:	68fb      	ldr	r3, [r7, #12]
  407fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  407fbc:	f1c3 0206 	rsb	r2, r3, #6
  407fc0:	68fb      	ldr	r3, [r7, #12]
  407fc2:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  407fc4:	68fb      	ldr	r3, [r7, #12]
  407fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407fc8:	4b0d      	ldr	r3, [pc, #52]	; (408000 <vTaskPriorityDisinherit+0x78>)
  407fca:	681b      	ldr	r3, [r3, #0]
  407fcc:	429a      	cmp	r2, r3
  407fce:	d903      	bls.n	407fd8 <vTaskPriorityDisinherit+0x50>
  407fd0:	68fb      	ldr	r3, [r7, #12]
  407fd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407fd4:	4b0a      	ldr	r3, [pc, #40]	; (408000 <vTaskPriorityDisinherit+0x78>)
  407fd6:	601a      	str	r2, [r3, #0]
  407fd8:	68fb      	ldr	r3, [r7, #12]
  407fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  407fdc:	4613      	mov	r3, r2
  407fde:	009b      	lsls	r3, r3, #2
  407fe0:	4413      	add	r3, r2
  407fe2:	009b      	lsls	r3, r3, #2
  407fe4:	4a07      	ldr	r2, [pc, #28]	; (408004 <vTaskPriorityDisinherit+0x7c>)
  407fe6:	441a      	add	r2, r3
  407fe8:	68fb      	ldr	r3, [r7, #12]
  407fea:	3304      	adds	r3, #4
  407fec:	4610      	mov	r0, r2
  407fee:	4619      	mov	r1, r3
  407ff0:	4b05      	ldr	r3, [pc, #20]	; (408008 <vTaskPriorityDisinherit+0x80>)
  407ff2:	4798      	blx	r3
			}
		}
	}
  407ff4:	3710      	adds	r7, #16
  407ff6:	46bd      	mov	sp, r7
  407ff8:	bd80      	pop	{r7, pc}
  407ffa:	bf00      	nop
  407ffc:	0040603d 	.word	0x0040603d
  408000:	2000438c 	.word	0x2000438c
  408004:	20004298 	.word	0x20004298
  408008:	00405f7d 	.word	0x00405f7d

0040800c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  40800c:	b590      	push	{r4, r7, lr}
  40800e:	b087      	sub	sp, #28
  408010:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  408012:	2300      	movs	r3, #0
  408014:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  408016:	4b10      	ldr	r3, [pc, #64]	; (408058 <xTimerCreateTimerTask+0x4c>)
  408018:	4798      	blx	r3

	if( xTimerQueue != NULL )
  40801a:	4b10      	ldr	r3, [pc, #64]	; (40805c <xTimerCreateTimerTask+0x50>)
  40801c:	681b      	ldr	r3, [r3, #0]
  40801e:	2b00      	cmp	r3, #0
  408020:	d00e      	beq.n	408040 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  408022:	2305      	movs	r3, #5
  408024:	9300      	str	r3, [sp, #0]
  408026:	2300      	movs	r3, #0
  408028:	9301      	str	r3, [sp, #4]
  40802a:	2300      	movs	r3, #0
  40802c:	9302      	str	r3, [sp, #8]
  40802e:	2300      	movs	r3, #0
  408030:	9303      	str	r3, [sp, #12]
  408032:	480b      	ldr	r0, [pc, #44]	; (408060 <xTimerCreateTimerTask+0x54>)
  408034:	490b      	ldr	r1, [pc, #44]	; (408064 <xTimerCreateTimerTask+0x58>)
  408036:	228c      	movs	r2, #140	; 0x8c
  408038:	2300      	movs	r3, #0
  40803a:	4c0b      	ldr	r4, [pc, #44]	; (408068 <xTimerCreateTimerTask+0x5c>)
  40803c:	47a0      	blx	r4
  40803e:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  408040:	687b      	ldr	r3, [r7, #4]
  408042:	2b00      	cmp	r3, #0
  408044:	d103      	bne.n	40804e <xTimerCreateTimerTask+0x42>
  408046:	4b09      	ldr	r3, [pc, #36]	; (40806c <xTimerCreateTimerTask+0x60>)
  408048:	4798      	blx	r3
  40804a:	bf00      	nop
  40804c:	e7fd      	b.n	40804a <xTimerCreateTimerTask+0x3e>
	return xReturn;
  40804e:	687b      	ldr	r3, [r7, #4]
}
  408050:	4618      	mov	r0, r3
  408052:	370c      	adds	r7, #12
  408054:	46bd      	mov	sp, r7
  408056:	bd90      	pop	{r4, r7, pc}
  408058:	004085b5 	.word	0x004085b5
  40805c:	20004400 	.word	0x20004400
  408060:	00408209 	.word	0x00408209
  408064:	00414588 	.word	0x00414588
  408068:	00406e91 	.word	0x00406e91
  40806c:	00406255 	.word	0x00406255

00408070 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  408070:	b580      	push	{r7, lr}
  408072:	b086      	sub	sp, #24
  408074:	af00      	add	r7, sp, #0
  408076:	60f8      	str	r0, [r7, #12]
  408078:	60b9      	str	r1, [r7, #8]
  40807a:	607a      	str	r2, [r7, #4]
  40807c:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  40807e:	68bb      	ldr	r3, [r7, #8]
  408080:	2b00      	cmp	r3, #0
  408082:	d108      	bne.n	408096 <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  408084:	2300      	movs	r3, #0
  408086:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  408088:	68bb      	ldr	r3, [r7, #8]
  40808a:	2b00      	cmp	r3, #0
  40808c:	d120      	bne.n	4080d0 <xTimerCreate+0x60>
  40808e:	4b13      	ldr	r3, [pc, #76]	; (4080dc <xTimerCreate+0x6c>)
  408090:	4798      	blx	r3
  408092:	bf00      	nop
  408094:	e7fd      	b.n	408092 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  408096:	2028      	movs	r0, #40	; 0x28
  408098:	4b11      	ldr	r3, [pc, #68]	; (4080e0 <xTimerCreate+0x70>)
  40809a:	4798      	blx	r3
  40809c:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  40809e:	697b      	ldr	r3, [r7, #20]
  4080a0:	2b00      	cmp	r3, #0
  4080a2:	d015      	beq.n	4080d0 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  4080a4:	4b0f      	ldr	r3, [pc, #60]	; (4080e4 <xTimerCreate+0x74>)
  4080a6:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  4080a8:	697b      	ldr	r3, [r7, #20]
  4080aa:	68fa      	ldr	r2, [r7, #12]
  4080ac:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  4080ae:	697b      	ldr	r3, [r7, #20]
  4080b0:	68ba      	ldr	r2, [r7, #8]
  4080b2:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  4080b4:	697b      	ldr	r3, [r7, #20]
  4080b6:	687a      	ldr	r2, [r7, #4]
  4080b8:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  4080ba:	697b      	ldr	r3, [r7, #20]
  4080bc:	683a      	ldr	r2, [r7, #0]
  4080be:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  4080c0:	697b      	ldr	r3, [r7, #20]
  4080c2:	6a3a      	ldr	r2, [r7, #32]
  4080c4:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  4080c6:	697b      	ldr	r3, [r7, #20]
  4080c8:	3304      	adds	r3, #4
  4080ca:	4618      	mov	r0, r3
  4080cc:	4b06      	ldr	r3, [pc, #24]	; (4080e8 <xTimerCreate+0x78>)
  4080ce:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  4080d0:	697b      	ldr	r3, [r7, #20]
}
  4080d2:	4618      	mov	r0, r3
  4080d4:	3718      	adds	r7, #24
  4080d6:	46bd      	mov	sp, r7
  4080d8:	bd80      	pop	{r7, pc}
  4080da:	bf00      	nop
  4080dc:	00406255 	.word	0x00406255
  4080e0:	00406309 	.word	0x00406309
  4080e4:	004085b5 	.word	0x004085b5
  4080e8:	00405f65 	.word	0x00405f65

004080ec <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  4080ec:	b590      	push	{r4, r7, lr}
  4080ee:	b089      	sub	sp, #36	; 0x24
  4080f0:	af00      	add	r7, sp, #0
  4080f2:	60f8      	str	r0, [r7, #12]
  4080f4:	60b9      	str	r1, [r7, #8]
  4080f6:	607a      	str	r2, [r7, #4]
  4080f8:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  4080fa:	2300      	movs	r3, #0
  4080fc:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4080fe:	4b1d      	ldr	r3, [pc, #116]	; (408174 <xTimerGenericCommand+0x88>)
  408100:	681b      	ldr	r3, [r3, #0]
  408102:	2b00      	cmp	r3, #0
  408104:	d030      	beq.n	408168 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  408106:	68bb      	ldr	r3, [r7, #8]
  408108:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  40810a:	687b      	ldr	r3, [r7, #4]
  40810c:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  40810e:	68fb      	ldr	r3, [r7, #12]
  408110:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  408112:	683b      	ldr	r3, [r7, #0]
  408114:	2b00      	cmp	r3, #0
  408116:	d11c      	bne.n	408152 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  408118:	4b17      	ldr	r3, [pc, #92]	; (408178 <xTimerGenericCommand+0x8c>)
  40811a:	4798      	blx	r3
  40811c:	4603      	mov	r3, r0
  40811e:	2b01      	cmp	r3, #1
  408120:	d10b      	bne.n	40813a <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  408122:	4b14      	ldr	r3, [pc, #80]	; (408174 <xTimerGenericCommand+0x88>)
  408124:	681a      	ldr	r2, [r3, #0]
  408126:	f107 0310 	add.w	r3, r7, #16
  40812a:	4610      	mov	r0, r2
  40812c:	4619      	mov	r1, r3
  40812e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  408130:	2300      	movs	r3, #0
  408132:	4c12      	ldr	r4, [pc, #72]	; (40817c <xTimerGenericCommand+0x90>)
  408134:	47a0      	blx	r4
  408136:	61f8      	str	r0, [r7, #28]
  408138:	e016      	b.n	408168 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40813a:	4b0e      	ldr	r3, [pc, #56]	; (408174 <xTimerGenericCommand+0x88>)
  40813c:	681a      	ldr	r2, [r3, #0]
  40813e:	f107 0310 	add.w	r3, r7, #16
  408142:	4610      	mov	r0, r2
  408144:	4619      	mov	r1, r3
  408146:	2200      	movs	r2, #0
  408148:	2300      	movs	r3, #0
  40814a:	4c0c      	ldr	r4, [pc, #48]	; (40817c <xTimerGenericCommand+0x90>)
  40814c:	47a0      	blx	r4
  40814e:	61f8      	str	r0, [r7, #28]
  408150:	e00a      	b.n	408168 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  408152:	4b08      	ldr	r3, [pc, #32]	; (408174 <xTimerGenericCommand+0x88>)
  408154:	681a      	ldr	r2, [r3, #0]
  408156:	f107 0310 	add.w	r3, r7, #16
  40815a:	4610      	mov	r0, r2
  40815c:	4619      	mov	r1, r3
  40815e:	683a      	ldr	r2, [r7, #0]
  408160:	2300      	movs	r3, #0
  408162:	4c07      	ldr	r4, [pc, #28]	; (408180 <xTimerGenericCommand+0x94>)
  408164:	47a0      	blx	r4
  408166:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  408168:	69fb      	ldr	r3, [r7, #28]
}
  40816a:	4618      	mov	r0, r3
  40816c:	3724      	adds	r7, #36	; 0x24
  40816e:	46bd      	mov	sp, r7
  408170:	bd90      	pop	{r4, r7, pc}
  408172:	bf00      	nop
  408174:	20004400 	.word	0x20004400
  408178:	00407e9d 	.word	0x00407e9d
  40817c:	00406805 	.word	0x00406805
  408180:	00406975 	.word	0x00406975

00408184 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  408184:	b590      	push	{r4, r7, lr}
  408186:	b087      	sub	sp, #28
  408188:	af02      	add	r7, sp, #8
  40818a:	6078      	str	r0, [r7, #4]
  40818c:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  40818e:	4b19      	ldr	r3, [pc, #100]	; (4081f4 <prvProcessExpiredTimer+0x70>)
  408190:	681b      	ldr	r3, [r3, #0]
  408192:	68db      	ldr	r3, [r3, #12]
  408194:	68db      	ldr	r3, [r3, #12]
  408196:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  408198:	68fb      	ldr	r3, [r7, #12]
  40819a:	3304      	adds	r3, #4
  40819c:	4618      	mov	r0, r3
  40819e:	4b16      	ldr	r3, [pc, #88]	; (4081f8 <prvProcessExpiredTimer+0x74>)
  4081a0:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4081a2:	68fb      	ldr	r3, [r7, #12]
  4081a4:	69db      	ldr	r3, [r3, #28]
  4081a6:	2b01      	cmp	r3, #1
  4081a8:	d11c      	bne.n	4081e4 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  4081aa:	68fb      	ldr	r3, [r7, #12]
  4081ac:	699a      	ldr	r2, [r3, #24]
  4081ae:	687b      	ldr	r3, [r7, #4]
  4081b0:	4413      	add	r3, r2
  4081b2:	68f8      	ldr	r0, [r7, #12]
  4081b4:	4619      	mov	r1, r3
  4081b6:	683a      	ldr	r2, [r7, #0]
  4081b8:	687b      	ldr	r3, [r7, #4]
  4081ba:	4c10      	ldr	r4, [pc, #64]	; (4081fc <prvProcessExpiredTimer+0x78>)
  4081bc:	47a0      	blx	r4
  4081be:	4603      	mov	r3, r0
  4081c0:	2b01      	cmp	r3, #1
  4081c2:	d10f      	bne.n	4081e4 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  4081c4:	2300      	movs	r3, #0
  4081c6:	9300      	str	r3, [sp, #0]
  4081c8:	68f8      	ldr	r0, [r7, #12]
  4081ca:	2100      	movs	r1, #0
  4081cc:	687a      	ldr	r2, [r7, #4]
  4081ce:	2300      	movs	r3, #0
  4081d0:	4c0b      	ldr	r4, [pc, #44]	; (408200 <prvProcessExpiredTimer+0x7c>)
  4081d2:	47a0      	blx	r4
  4081d4:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4081d6:	68bb      	ldr	r3, [r7, #8]
  4081d8:	2b00      	cmp	r3, #0
  4081da:	d103      	bne.n	4081e4 <prvProcessExpiredTimer+0x60>
  4081dc:	4b09      	ldr	r3, [pc, #36]	; (408204 <prvProcessExpiredTimer+0x80>)
  4081de:	4798      	blx	r3
  4081e0:	bf00      	nop
  4081e2:	e7fd      	b.n	4081e0 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4081e4:	68fb      	ldr	r3, [r7, #12]
  4081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4081e8:	68f8      	ldr	r0, [r7, #12]
  4081ea:	4798      	blx	r3
}
  4081ec:	3714      	adds	r7, #20
  4081ee:	46bd      	mov	sp, r7
  4081f0:	bd90      	pop	{r4, r7, pc}
  4081f2:	bf00      	nop
  4081f4:	200043f8 	.word	0x200043f8
  4081f8:	0040603d 	.word	0x0040603d
  4081fc:	00408351 	.word	0x00408351
  408200:	004080ed 	.word	0x004080ed
  408204:	00406255 	.word	0x00406255

00408208 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  408208:	b580      	push	{r7, lr}
  40820a:	b084      	sub	sp, #16
  40820c:	af00      	add	r7, sp, #0
  40820e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  408210:	f107 0308 	add.w	r3, r7, #8
  408214:	4618      	mov	r0, r3
  408216:	4b05      	ldr	r3, [pc, #20]	; (40822c <prvTimerTask+0x24>)
  408218:	4798      	blx	r3
  40821a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  40821c:	68bb      	ldr	r3, [r7, #8]
  40821e:	68f8      	ldr	r0, [r7, #12]
  408220:	4619      	mov	r1, r3
  408222:	4b03      	ldr	r3, [pc, #12]	; (408230 <prvTimerTask+0x28>)
  408224:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  408226:	4b03      	ldr	r3, [pc, #12]	; (408234 <prvTimerTask+0x2c>)
  408228:	4798      	blx	r3
	}
  40822a:	e7f1      	b.n	408210 <prvTimerTask+0x8>
  40822c:	004082bd 	.word	0x004082bd
  408230:	00408239 	.word	0x00408239
  408234:	004083d9 	.word	0x004083d9

00408238 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  408238:	b580      	push	{r7, lr}
  40823a:	b084      	sub	sp, #16
  40823c:	af00      	add	r7, sp, #0
  40823e:	6078      	str	r0, [r7, #4]
  408240:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  408242:	4b17      	ldr	r3, [pc, #92]	; (4082a0 <prvProcessTimerOrBlockTask+0x68>)
  408244:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  408246:	f107 0308 	add.w	r3, r7, #8
  40824a:	4618      	mov	r0, r3
  40824c:	4b15      	ldr	r3, [pc, #84]	; (4082a4 <prvProcessTimerOrBlockTask+0x6c>)
  40824e:	4798      	blx	r3
  408250:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  408252:	68bb      	ldr	r3, [r7, #8]
  408254:	2b00      	cmp	r3, #0
  408256:	d11e      	bne.n	408296 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  408258:	683b      	ldr	r3, [r7, #0]
  40825a:	2b00      	cmp	r3, #0
  40825c:	d10a      	bne.n	408274 <prvProcessTimerOrBlockTask+0x3c>
  40825e:	687a      	ldr	r2, [r7, #4]
  408260:	68fb      	ldr	r3, [r7, #12]
  408262:	429a      	cmp	r2, r3
  408264:	d806      	bhi.n	408274 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  408266:	4b10      	ldr	r3, [pc, #64]	; (4082a8 <prvProcessTimerOrBlockTask+0x70>)
  408268:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40826a:	6878      	ldr	r0, [r7, #4]
  40826c:	68f9      	ldr	r1, [r7, #12]
  40826e:	4b0f      	ldr	r3, [pc, #60]	; (4082ac <prvProcessTimerOrBlockTask+0x74>)
  408270:	4798      	blx	r3
  408272:	e012      	b.n	40829a <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  408274:	4b0e      	ldr	r3, [pc, #56]	; (4082b0 <prvProcessTimerOrBlockTask+0x78>)
  408276:	681a      	ldr	r2, [r3, #0]
  408278:	6879      	ldr	r1, [r7, #4]
  40827a:	68fb      	ldr	r3, [r7, #12]
  40827c:	1acb      	subs	r3, r1, r3
  40827e:	4610      	mov	r0, r2
  408280:	4619      	mov	r1, r3
  408282:	4b0c      	ldr	r3, [pc, #48]	; (4082b4 <prvProcessTimerOrBlockTask+0x7c>)
  408284:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  408286:	4b08      	ldr	r3, [pc, #32]	; (4082a8 <prvProcessTimerOrBlockTask+0x70>)
  408288:	4798      	blx	r3
  40828a:	4603      	mov	r3, r0
  40828c:	2b00      	cmp	r3, #0
  40828e:	d104      	bne.n	40829a <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  408290:	4b09      	ldr	r3, [pc, #36]	; (4082b8 <prvProcessTimerOrBlockTask+0x80>)
  408292:	4798      	blx	r3
  408294:	e001      	b.n	40829a <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  408296:	4b04      	ldr	r3, [pc, #16]	; (4082a8 <prvProcessTimerOrBlockTask+0x70>)
  408298:	4798      	blx	r3
		}
	}
}
  40829a:	3710      	adds	r7, #16
  40829c:	46bd      	mov	sp, r7
  40829e:	bd80      	pop	{r7, pc}
  4082a0:	0040739d 	.word	0x0040739d
  4082a4:	00408305 	.word	0x00408305
  4082a8:	004073b9 	.word	0x004073b9
  4082ac:	00408185 	.word	0x00408185
  4082b0:	20004400 	.word	0x20004400
  4082b4:	00406e2d 	.word	0x00406e2d
  4082b8:	004061f9 	.word	0x004061f9

004082bc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  4082bc:	b480      	push	{r7}
  4082be:	b085      	sub	sp, #20
  4082c0:	af00      	add	r7, sp, #0
  4082c2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4082c4:	4b0e      	ldr	r3, [pc, #56]	; (408300 <prvGetNextExpireTime+0x44>)
  4082c6:	681b      	ldr	r3, [r3, #0]
  4082c8:	681b      	ldr	r3, [r3, #0]
  4082ca:	2b00      	cmp	r3, #0
  4082cc:	bf14      	ite	ne
  4082ce:	2300      	movne	r3, #0
  4082d0:	2301      	moveq	r3, #1
  4082d2:	b2db      	uxtb	r3, r3
  4082d4:	461a      	mov	r2, r3
  4082d6:	687b      	ldr	r3, [r7, #4]
  4082d8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4082da:	687b      	ldr	r3, [r7, #4]
  4082dc:	681b      	ldr	r3, [r3, #0]
  4082de:	2b00      	cmp	r3, #0
  4082e0:	d105      	bne.n	4082ee <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4082e2:	4b07      	ldr	r3, [pc, #28]	; (408300 <prvGetNextExpireTime+0x44>)
  4082e4:	681b      	ldr	r3, [r3, #0]
  4082e6:	68db      	ldr	r3, [r3, #12]
  4082e8:	681b      	ldr	r3, [r3, #0]
  4082ea:	60fb      	str	r3, [r7, #12]
  4082ec:	e001      	b.n	4082f2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4082ee:	2300      	movs	r3, #0
  4082f0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4082f2:	68fb      	ldr	r3, [r7, #12]
}
  4082f4:	4618      	mov	r0, r3
  4082f6:	3714      	adds	r7, #20
  4082f8:	46bd      	mov	sp, r7
  4082fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4082fe:	4770      	bx	lr
  408300:	200043f8 	.word	0x200043f8

00408304 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  408304:	b580      	push	{r7, lr}
  408306:	b084      	sub	sp, #16
  408308:	af00      	add	r7, sp, #0
  40830a:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  40830c:	4b0d      	ldr	r3, [pc, #52]	; (408344 <prvSampleTimeNow+0x40>)
  40830e:	4798      	blx	r3
  408310:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  408312:	4b0d      	ldr	r3, [pc, #52]	; (408348 <prvSampleTimeNow+0x44>)
  408314:	681b      	ldr	r3, [r3, #0]
  408316:	68fa      	ldr	r2, [r7, #12]
  408318:	429a      	cmp	r2, r3
  40831a:	d208      	bcs.n	40832e <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  40831c:	4b0a      	ldr	r3, [pc, #40]	; (408348 <prvSampleTimeNow+0x44>)
  40831e:	681b      	ldr	r3, [r3, #0]
  408320:	4618      	mov	r0, r3
  408322:	4b0a      	ldr	r3, [pc, #40]	; (40834c <prvSampleTimeNow+0x48>)
  408324:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  408326:	687b      	ldr	r3, [r7, #4]
  408328:	2201      	movs	r2, #1
  40832a:	601a      	str	r2, [r3, #0]
  40832c:	e002      	b.n	408334 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40832e:	687b      	ldr	r3, [r7, #4]
  408330:	2200      	movs	r2, #0
  408332:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  408334:	4b04      	ldr	r3, [pc, #16]	; (408348 <prvSampleTimeNow+0x44>)
  408336:	68fa      	ldr	r2, [r7, #12]
  408338:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  40833a:	68fb      	ldr	r3, [r7, #12]
}
  40833c:	4618      	mov	r0, r3
  40833e:	3710      	adds	r7, #16
  408340:	46bd      	mov	sp, r7
  408342:	bd80      	pop	{r7, pc}
  408344:	004074d9 	.word	0x004074d9
  408348:	20004404 	.word	0x20004404
  40834c:	004084f1 	.word	0x004084f1

00408350 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  408350:	b580      	push	{r7, lr}
  408352:	b086      	sub	sp, #24
  408354:	af00      	add	r7, sp, #0
  408356:	60f8      	str	r0, [r7, #12]
  408358:	60b9      	str	r1, [r7, #8]
  40835a:	607a      	str	r2, [r7, #4]
  40835c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40835e:	2300      	movs	r3, #0
  408360:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  408362:	68fb      	ldr	r3, [r7, #12]
  408364:	68ba      	ldr	r2, [r7, #8]
  408366:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  408368:	68fb      	ldr	r3, [r7, #12]
  40836a:	68fa      	ldr	r2, [r7, #12]
  40836c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40836e:	68ba      	ldr	r2, [r7, #8]
  408370:	687b      	ldr	r3, [r7, #4]
  408372:	429a      	cmp	r2, r3
  408374:	d812      	bhi.n	40839c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  408376:	687a      	ldr	r2, [r7, #4]
  408378:	683b      	ldr	r3, [r7, #0]
  40837a:	1ad2      	subs	r2, r2, r3
  40837c:	68fb      	ldr	r3, [r7, #12]
  40837e:	699b      	ldr	r3, [r3, #24]
  408380:	429a      	cmp	r2, r3
  408382:	d302      	bcc.n	40838a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  408384:	2301      	movs	r3, #1
  408386:	617b      	str	r3, [r7, #20]
  408388:	e01b      	b.n	4083c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40838a:	4b10      	ldr	r3, [pc, #64]	; (4083cc <prvInsertTimerInActiveList+0x7c>)
  40838c:	681a      	ldr	r2, [r3, #0]
  40838e:	68fb      	ldr	r3, [r7, #12]
  408390:	3304      	adds	r3, #4
  408392:	4610      	mov	r0, r2
  408394:	4619      	mov	r1, r3
  408396:	4b0e      	ldr	r3, [pc, #56]	; (4083d0 <prvInsertTimerInActiveList+0x80>)
  408398:	4798      	blx	r3
  40839a:	e012      	b.n	4083c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40839c:	687a      	ldr	r2, [r7, #4]
  40839e:	683b      	ldr	r3, [r7, #0]
  4083a0:	429a      	cmp	r2, r3
  4083a2:	d206      	bcs.n	4083b2 <prvInsertTimerInActiveList+0x62>
  4083a4:	68ba      	ldr	r2, [r7, #8]
  4083a6:	683b      	ldr	r3, [r7, #0]
  4083a8:	429a      	cmp	r2, r3
  4083aa:	d302      	bcc.n	4083b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4083ac:	2301      	movs	r3, #1
  4083ae:	617b      	str	r3, [r7, #20]
  4083b0:	e007      	b.n	4083c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4083b2:	4b08      	ldr	r3, [pc, #32]	; (4083d4 <prvInsertTimerInActiveList+0x84>)
  4083b4:	681a      	ldr	r2, [r3, #0]
  4083b6:	68fb      	ldr	r3, [r7, #12]
  4083b8:	3304      	adds	r3, #4
  4083ba:	4610      	mov	r0, r2
  4083bc:	4619      	mov	r1, r3
  4083be:	4b04      	ldr	r3, [pc, #16]	; (4083d0 <prvInsertTimerInActiveList+0x80>)
  4083c0:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  4083c2:	697b      	ldr	r3, [r7, #20]
}
  4083c4:	4618      	mov	r0, r3
  4083c6:	3718      	adds	r7, #24
  4083c8:	46bd      	mov	sp, r7
  4083ca:	bd80      	pop	{r7, pc}
  4083cc:	200043fc 	.word	0x200043fc
  4083d0:	00405fcd 	.word	0x00405fcd
  4083d4:	200043f8 	.word	0x200043f8

004083d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4083d8:	b590      	push	{r4, r7, lr}
  4083da:	b08b      	sub	sp, #44	; 0x2c
  4083dc:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4083de:	1d3b      	adds	r3, r7, #4
  4083e0:	4618      	mov	r0, r3
  4083e2:	4b3b      	ldr	r3, [pc, #236]	; (4084d0 <prvProcessReceivedCommands+0xf8>)
  4083e4:	4798      	blx	r3
  4083e6:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4083e8:	e061      	b.n	4084ae <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  4083ea:	693b      	ldr	r3, [r7, #16]
  4083ec:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4083ee:	69bb      	ldr	r3, [r7, #24]
  4083f0:	2b00      	cmp	r3, #0
  4083f2:	d008      	beq.n	408406 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4083f4:	69bb      	ldr	r3, [r7, #24]
  4083f6:	695b      	ldr	r3, [r3, #20]
  4083f8:	2b00      	cmp	r3, #0
  4083fa:	d004      	beq.n	408406 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4083fc:	69bb      	ldr	r3, [r7, #24]
  4083fe:	3304      	adds	r3, #4
  408400:	4618      	mov	r0, r3
  408402:	4b34      	ldr	r3, [pc, #208]	; (4084d4 <prvProcessReceivedCommands+0xfc>)
  408404:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  408406:	68bb      	ldr	r3, [r7, #8]
  408408:	2b03      	cmp	r3, #3
  40840a:	d84f      	bhi.n	4084ac <prvProcessReceivedCommands+0xd4>
  40840c:	a201      	add	r2, pc, #4	; (adr r2, 408414 <prvProcessReceivedCommands+0x3c>)
  40840e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  408412:	bf00      	nop
  408414:	00408425 	.word	0x00408425
  408418:	004084ad 	.word	0x004084ad
  40841c:	00408479 	.word	0x00408479
  408420:	004084a5 	.word	0x004084a5
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  408424:	68fa      	ldr	r2, [r7, #12]
  408426:	69bb      	ldr	r3, [r7, #24]
  408428:	699b      	ldr	r3, [r3, #24]
  40842a:	441a      	add	r2, r3
  40842c:	68fb      	ldr	r3, [r7, #12]
  40842e:	69b8      	ldr	r0, [r7, #24]
  408430:	4611      	mov	r1, r2
  408432:	69fa      	ldr	r2, [r7, #28]
  408434:	4c28      	ldr	r4, [pc, #160]	; (4084d8 <prvProcessReceivedCommands+0x100>)
  408436:	47a0      	blx	r4
  408438:	4603      	mov	r3, r0
  40843a:	2b01      	cmp	r3, #1
  40843c:	d11b      	bne.n	408476 <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40843e:	69bb      	ldr	r3, [r7, #24]
  408440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  408442:	69b8      	ldr	r0, [r7, #24]
  408444:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408446:	69bb      	ldr	r3, [r7, #24]
  408448:	69db      	ldr	r3, [r3, #28]
  40844a:	2b01      	cmp	r3, #1
  40844c:	d113      	bne.n	408476 <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40844e:	68fa      	ldr	r2, [r7, #12]
  408450:	69bb      	ldr	r3, [r7, #24]
  408452:	699b      	ldr	r3, [r3, #24]
  408454:	4413      	add	r3, r2
  408456:	2200      	movs	r2, #0
  408458:	9200      	str	r2, [sp, #0]
  40845a:	69b8      	ldr	r0, [r7, #24]
  40845c:	2100      	movs	r1, #0
  40845e:	461a      	mov	r2, r3
  408460:	2300      	movs	r3, #0
  408462:	4c1e      	ldr	r4, [pc, #120]	; (4084dc <prvProcessReceivedCommands+0x104>)
  408464:	47a0      	blx	r4
  408466:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  408468:	697b      	ldr	r3, [r7, #20]
  40846a:	2b00      	cmp	r3, #0
  40846c:	d103      	bne.n	408476 <prvProcessReceivedCommands+0x9e>
  40846e:	4b1c      	ldr	r3, [pc, #112]	; (4084e0 <prvProcessReceivedCommands+0x108>)
  408470:	4798      	blx	r3
  408472:	bf00      	nop
  408474:	e7fd      	b.n	408472 <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  408476:	e01a      	b.n	4084ae <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  408478:	68fa      	ldr	r2, [r7, #12]
  40847a:	69bb      	ldr	r3, [r7, #24]
  40847c:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40847e:	69bb      	ldr	r3, [r7, #24]
  408480:	699b      	ldr	r3, [r3, #24]
  408482:	2b00      	cmp	r3, #0
  408484:	d103      	bne.n	40848e <prvProcessReceivedCommands+0xb6>
  408486:	4b16      	ldr	r3, [pc, #88]	; (4084e0 <prvProcessReceivedCommands+0x108>)
  408488:	4798      	blx	r3
  40848a:	bf00      	nop
  40848c:	e7fd      	b.n	40848a <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40848e:	69bb      	ldr	r3, [r7, #24]
  408490:	699a      	ldr	r2, [r3, #24]
  408492:	69fb      	ldr	r3, [r7, #28]
  408494:	4413      	add	r3, r2
  408496:	69b8      	ldr	r0, [r7, #24]
  408498:	4619      	mov	r1, r3
  40849a:	69fa      	ldr	r2, [r7, #28]
  40849c:	69fb      	ldr	r3, [r7, #28]
  40849e:	4c0e      	ldr	r4, [pc, #56]	; (4084d8 <prvProcessReceivedCommands+0x100>)
  4084a0:	47a0      	blx	r4
				break;
  4084a2:	e004      	b.n	4084ae <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  4084a4:	69b8      	ldr	r0, [r7, #24]
  4084a6:	4b0f      	ldr	r3, [pc, #60]	; (4084e4 <prvProcessReceivedCommands+0x10c>)
  4084a8:	4798      	blx	r3
				break;
  4084aa:	e000      	b.n	4084ae <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  4084ac:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4084ae:	4b0e      	ldr	r3, [pc, #56]	; (4084e8 <prvProcessReceivedCommands+0x110>)
  4084b0:	681a      	ldr	r2, [r3, #0]
  4084b2:	f107 0308 	add.w	r3, r7, #8
  4084b6:	4610      	mov	r0, r2
  4084b8:	4619      	mov	r1, r3
  4084ba:	2200      	movs	r2, #0
  4084bc:	2300      	movs	r3, #0
  4084be:	4c0b      	ldr	r4, [pc, #44]	; (4084ec <prvProcessReceivedCommands+0x114>)
  4084c0:	47a0      	blx	r4
  4084c2:	4603      	mov	r3, r0
  4084c4:	2b00      	cmp	r3, #0
  4084c6:	d190      	bne.n	4083ea <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  4084c8:	3724      	adds	r7, #36	; 0x24
  4084ca:	46bd      	mov	sp, r7
  4084cc:	bd90      	pop	{r4, r7, pc}
  4084ce:	bf00      	nop
  4084d0:	00408305 	.word	0x00408305
  4084d4:	0040603d 	.word	0x0040603d
  4084d8:	00408351 	.word	0x00408351
  4084dc:	004080ed 	.word	0x004080ed
  4084e0:	00406255 	.word	0x00406255
  4084e4:	00406411 	.word	0x00406411
  4084e8:	20004400 	.word	0x20004400
  4084ec:	00406a31 	.word	0x00406a31

004084f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4084f0:	b590      	push	{r4, r7, lr}
  4084f2:	b08b      	sub	sp, #44	; 0x2c
  4084f4:	af02      	add	r7, sp, #8
  4084f6:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4084f8:	e03e      	b.n	408578 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4084fa:	4b28      	ldr	r3, [pc, #160]	; (40859c <prvSwitchTimerLists+0xac>)
  4084fc:	681b      	ldr	r3, [r3, #0]
  4084fe:	68db      	ldr	r3, [r3, #12]
  408500:	681b      	ldr	r3, [r3, #0]
  408502:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  408504:	4b25      	ldr	r3, [pc, #148]	; (40859c <prvSwitchTimerLists+0xac>)
  408506:	681b      	ldr	r3, [r3, #0]
  408508:	68db      	ldr	r3, [r3, #12]
  40850a:	68db      	ldr	r3, [r3, #12]
  40850c:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  40850e:	69bb      	ldr	r3, [r7, #24]
  408510:	3304      	adds	r3, #4
  408512:	4618      	mov	r0, r3
  408514:	4b22      	ldr	r3, [pc, #136]	; (4085a0 <prvSwitchTimerLists+0xb0>)
  408516:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  408518:	69bb      	ldr	r3, [r7, #24]
  40851a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40851c:	69b8      	ldr	r0, [r7, #24]
  40851e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  408520:	69bb      	ldr	r3, [r7, #24]
  408522:	69db      	ldr	r3, [r3, #28]
  408524:	2b01      	cmp	r3, #1
  408526:	d127      	bne.n	408578 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  408528:	69bb      	ldr	r3, [r7, #24]
  40852a:	699a      	ldr	r2, [r3, #24]
  40852c:	69fb      	ldr	r3, [r7, #28]
  40852e:	4413      	add	r3, r2
  408530:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  408532:	697a      	ldr	r2, [r7, #20]
  408534:	69fb      	ldr	r3, [r7, #28]
  408536:	429a      	cmp	r2, r3
  408538:	d90e      	bls.n	408558 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40853a:	69bb      	ldr	r3, [r7, #24]
  40853c:	697a      	ldr	r2, [r7, #20]
  40853e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  408540:	69bb      	ldr	r3, [r7, #24]
  408542:	69ba      	ldr	r2, [r7, #24]
  408544:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  408546:	4b15      	ldr	r3, [pc, #84]	; (40859c <prvSwitchTimerLists+0xac>)
  408548:	681a      	ldr	r2, [r3, #0]
  40854a:	69bb      	ldr	r3, [r7, #24]
  40854c:	3304      	adds	r3, #4
  40854e:	4610      	mov	r0, r2
  408550:	4619      	mov	r1, r3
  408552:	4b14      	ldr	r3, [pc, #80]	; (4085a4 <prvSwitchTimerLists+0xb4>)
  408554:	4798      	blx	r3
  408556:	e00f      	b.n	408578 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  408558:	2300      	movs	r3, #0
  40855a:	9300      	str	r3, [sp, #0]
  40855c:	69b8      	ldr	r0, [r7, #24]
  40855e:	2100      	movs	r1, #0
  408560:	69fa      	ldr	r2, [r7, #28]
  408562:	2300      	movs	r3, #0
  408564:	4c10      	ldr	r4, [pc, #64]	; (4085a8 <prvSwitchTimerLists+0xb8>)
  408566:	47a0      	blx	r4
  408568:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40856a:	693b      	ldr	r3, [r7, #16]
  40856c:	2b00      	cmp	r3, #0
  40856e:	d103      	bne.n	408578 <prvSwitchTimerLists+0x88>
  408570:	4b0e      	ldr	r3, [pc, #56]	; (4085ac <prvSwitchTimerLists+0xbc>)
  408572:	4798      	blx	r3
  408574:	bf00      	nop
  408576:	e7fd      	b.n	408574 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  408578:	4b08      	ldr	r3, [pc, #32]	; (40859c <prvSwitchTimerLists+0xac>)
  40857a:	681b      	ldr	r3, [r3, #0]
  40857c:	681b      	ldr	r3, [r3, #0]
  40857e:	2b00      	cmp	r3, #0
  408580:	d1bb      	bne.n	4084fa <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  408582:	4b06      	ldr	r3, [pc, #24]	; (40859c <prvSwitchTimerLists+0xac>)
  408584:	681b      	ldr	r3, [r3, #0]
  408586:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  408588:	4b09      	ldr	r3, [pc, #36]	; (4085b0 <prvSwitchTimerLists+0xc0>)
  40858a:	681a      	ldr	r2, [r3, #0]
  40858c:	4b03      	ldr	r3, [pc, #12]	; (40859c <prvSwitchTimerLists+0xac>)
  40858e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  408590:	4b07      	ldr	r3, [pc, #28]	; (4085b0 <prvSwitchTimerLists+0xc0>)
  408592:	68fa      	ldr	r2, [r7, #12]
  408594:	601a      	str	r2, [r3, #0]
}
  408596:	3724      	adds	r7, #36	; 0x24
  408598:	46bd      	mov	sp, r7
  40859a:	bd90      	pop	{r4, r7, pc}
  40859c:	200043f8 	.word	0x200043f8
  4085a0:	0040603d 	.word	0x0040603d
  4085a4:	00405fcd 	.word	0x00405fcd
  4085a8:	004080ed 	.word	0x004080ed
  4085ac:	00406255 	.word	0x00406255
  4085b0:	200043fc 	.word	0x200043fc

004085b4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4085b4:	b580      	push	{r7, lr}
  4085b6:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4085b8:	4b0e      	ldr	r3, [pc, #56]	; (4085f4 <prvCheckForValidListAndQueue+0x40>)
  4085ba:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4085bc:	4b0e      	ldr	r3, [pc, #56]	; (4085f8 <prvCheckForValidListAndQueue+0x44>)
  4085be:	681b      	ldr	r3, [r3, #0]
  4085c0:	2b00      	cmp	r3, #0
  4085c2:	d113      	bne.n	4085ec <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  4085c4:	480d      	ldr	r0, [pc, #52]	; (4085fc <prvCheckForValidListAndQueue+0x48>)
  4085c6:	4b0e      	ldr	r3, [pc, #56]	; (408600 <prvCheckForValidListAndQueue+0x4c>)
  4085c8:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4085ca:	480e      	ldr	r0, [pc, #56]	; (408604 <prvCheckForValidListAndQueue+0x50>)
  4085cc:	4b0c      	ldr	r3, [pc, #48]	; (408600 <prvCheckForValidListAndQueue+0x4c>)
  4085ce:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4085d0:	4b0d      	ldr	r3, [pc, #52]	; (408608 <prvCheckForValidListAndQueue+0x54>)
  4085d2:	4a0a      	ldr	r2, [pc, #40]	; (4085fc <prvCheckForValidListAndQueue+0x48>)
  4085d4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4085d6:	4b0d      	ldr	r3, [pc, #52]	; (40860c <prvCheckForValidListAndQueue+0x58>)
  4085d8:	4a0a      	ldr	r2, [pc, #40]	; (408604 <prvCheckForValidListAndQueue+0x50>)
  4085da:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4085dc:	2005      	movs	r0, #5
  4085de:	210c      	movs	r1, #12
  4085e0:	2200      	movs	r2, #0
  4085e2:	4b0b      	ldr	r3, [pc, #44]	; (408610 <prvCheckForValidListAndQueue+0x5c>)
  4085e4:	4798      	blx	r3
  4085e6:	4602      	mov	r2, r0
  4085e8:	4b03      	ldr	r3, [pc, #12]	; (4085f8 <prvCheckForValidListAndQueue+0x44>)
  4085ea:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4085ec:	4b09      	ldr	r3, [pc, #36]	; (408614 <prvCheckForValidListAndQueue+0x60>)
  4085ee:	4798      	blx	r3
}
  4085f0:	bd80      	pop	{r7, pc}
  4085f2:	bf00      	nop
  4085f4:	00406211 	.word	0x00406211
  4085f8:	20004400 	.word	0x20004400
  4085fc:	200043d0 	.word	0x200043d0
  408600:	00405f25 	.word	0x00405f25
  408604:	200043e4 	.word	0x200043e4
  408608:	200043f8 	.word	0x200043f8
  40860c:	200043fc 	.word	0x200043fc
  408610:	00406685 	.word	0x00406685
  408614:	0040622d 	.word	0x0040622d

00408618 <initIMUQueue>:
double gyro[3] = { 0 };
double anglePure = 0;
double angleComplFilter = 0;
double angleKalman = 0;

void initIMUQueue(){
  408618:	b590      	push	{r4, r7, lr}
  40861a:	b083      	sub	sp, #12
  40861c:	af00      	add	r7, sp, #0
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  40861e:	2300      	movs	r3, #0
  408620:	71fb      	strb	r3, [r7, #7]
  408622:	e03e      	b.n	4086a2 <initIMUQueue+0x8a>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  408624:	79fc      	ldrb	r4, [r7, #7]
  408626:	2001      	movs	r0, #1
  408628:	2108      	movs	r1, #8
  40862a:	2200      	movs	r2, #0
  40862c:	4b20      	ldr	r3, [pc, #128]	; (4086b0 <initIMUQueue+0x98>)
  40862e:	4798      	blx	r3
  408630:	4602      	mov	r2, r0
  408632:	4b20      	ldr	r3, [pc, #128]	; (4086b4 <initIMUQueue+0x9c>)
  408634:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  408638:	79fa      	ldrb	r2, [r7, #7]
  40863a:	4b1e      	ldr	r3, [pc, #120]	; (4086b4 <initIMUQueue+0x9c>)
  40863c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408640:	2b00      	cmp	r3, #0
  408642:	d103      	bne.n	40864c <initIMUQueue+0x34>
			LED_On(LED2_GPIO);
  408644:	2019      	movs	r0, #25
  408646:	4b1c      	ldr	r3, [pc, #112]	; (4086b8 <initIMUQueue+0xa0>)
  408648:	4798      	blx	r3
			while(1);
  40864a:	e7fe      	b.n	40864a <initIMUQueue+0x32>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  40864c:	79fc      	ldrb	r4, [r7, #7]
  40864e:	2001      	movs	r0, #1
  408650:	2108      	movs	r1, #8
  408652:	2200      	movs	r2, #0
  408654:	4b16      	ldr	r3, [pc, #88]	; (4086b0 <initIMUQueue+0x98>)
  408656:	4798      	blx	r3
  408658:	4602      	mov	r2, r0
  40865a:	4b18      	ldr	r3, [pc, #96]	; (4086bc <initIMUQueue+0xa4>)
  40865c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  408660:	79fa      	ldrb	r2, [r7, #7]
  408662:	4b16      	ldr	r3, [pc, #88]	; (4086bc <initIMUQueue+0xa4>)
  408664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408668:	2b00      	cmp	r3, #0
  40866a:	d103      	bne.n	408674 <initIMUQueue+0x5c>
			LED_On(LED2_GPIO);
  40866c:	2019      	movs	r0, #25
  40866e:	4b12      	ldr	r3, [pc, #72]	; (4086b8 <initIMUQueue+0xa0>)
  408670:	4798      	blx	r3
			while(1);
  408672:	e7fe      	b.n	408672 <initIMUQueue+0x5a>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  408674:	79fc      	ldrb	r4, [r7, #7]
  408676:	2001      	movs	r0, #1
  408678:	2108      	movs	r1, #8
  40867a:	2200      	movs	r2, #0
  40867c:	4b0c      	ldr	r3, [pc, #48]	; (4086b0 <initIMUQueue+0x98>)
  40867e:	4798      	blx	r3
  408680:	4602      	mov	r2, r0
  408682:	4b0f      	ldr	r3, [pc, #60]	; (4086c0 <initIMUQueue+0xa8>)
  408684:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  408688:	79fa      	ldrb	r2, [r7, #7]
  40868a:	4b0d      	ldr	r3, [pc, #52]	; (4086c0 <initIMUQueue+0xa8>)
  40868c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408690:	2b00      	cmp	r3, #0
  408692:	d103      	bne.n	40869c <initIMUQueue+0x84>
			LED_On(LED2_GPIO);
  408694:	2019      	movs	r0, #25
  408696:	4b08      	ldr	r3, [pc, #32]	; (4086b8 <initIMUQueue+0xa0>)
  408698:	4798      	blx	r3
			while(1);
  40869a:	e7fe      	b.n	40869a <initIMUQueue+0x82>
double angleKalman = 0;

void initIMUQueue(){
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  40869c:	79fb      	ldrb	r3, [r7, #7]
  40869e:	3301      	adds	r3, #1
  4086a0:	71fb      	strb	r3, [r7, #7]
  4086a2:	79fb      	ldrb	r3, [r7, #7]
  4086a4:	2b02      	cmp	r3, #2
  4086a6:	d9bd      	bls.n	408624 <initIMUQueue+0xc>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  4086a8:	370c      	adds	r7, #12
  4086aa:	46bd      	mov	sp, r7
  4086ac:	bd90      	pop	{r4, r7, pc}
  4086ae:	bf00      	nop
  4086b0:	00406685 	.word	0x00406685
  4086b4:	2000463c 	.word	0x2000463c
  4086b8:	00403e95 	.word	0x00403e95
  4086bc:	200045f0 	.word	0x200045f0
  4086c0:	200045fc 	.word	0x200045fc

004086c4 <vTimerIMU>:

static void vTimerIMU(void *pvParameters){
  4086c4:	b590      	push	{r4, r7, lr}
  4086c6:	b083      	sub	sp, #12
  4086c8:	af00      	add	r7, sp, #0
  4086ca:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  4086cc:	4b05      	ldr	r3, [pc, #20]	; (4086e4 <vTimerIMU+0x20>)
  4086ce:	681b      	ldr	r3, [r3, #0]
  4086d0:	4618      	mov	r0, r3
  4086d2:	2100      	movs	r1, #0
  4086d4:	2200      	movs	r2, #0
  4086d6:	2300      	movs	r3, #0
  4086d8:	4c03      	ldr	r4, [pc, #12]	; (4086e8 <vTimerIMU+0x24>)
  4086da:	47a0      	blx	r4
}
  4086dc:	370c      	adds	r7, #12
  4086de:	46bd      	mov	sp, r7
  4086e0:	bd90      	pop	{r4, r7, pc}
  4086e2:	bf00      	nop
  4086e4:	200045ec 	.word	0x200045ec
  4086e8:	00406805 	.word	0x00406805

004086ec <cTaskSample>:
void intpin_handler(uint32_t id, uint32_t mask){
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void cTaskSample(commVar val){
  4086ec:	b590      	push	{r4, r7, lr}
  4086ee:	b089      	sub	sp, #36	; 0x24
  4086f0:	af02      	add	r7, sp, #8
  4086f2:	1d3b      	adds	r3, r7, #4
  4086f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float value = val.value;
  4086f8:	68fb      	ldr	r3, [r7, #12]
  4086fa:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  4086fc:	7a3b      	ldrb	r3, [r7, #8]
  4086fe:	2b00      	cmp	r3, #0
  408700:	d03e      	beq.n	408780 <cTaskSample+0x94>
  408702:	2b01      	cmp	r3, #1
  408704:	d143      	bne.n	40878e <cTaskSample+0xa2>
	{
		case cSet:
			if (value > 0){
  408706:	4b23      	ldr	r3, [pc, #140]	; (408794 <cTaskSample+0xa8>)
  408708:	6978      	ldr	r0, [r7, #20]
  40870a:	f04f 0100 	mov.w	r1, #0
  40870e:	4798      	blx	r3
  408710:	4603      	mov	r3, r0
  408712:	2b00      	cmp	r3, #0
  408714:	d02b      	beq.n	40876e <cTaskSample+0x82>
				timerIMU = (uint32_t)value;
  408716:	4b20      	ldr	r3, [pc, #128]	; (408798 <cTaskSample+0xac>)
  408718:	6978      	ldr	r0, [r7, #20]
  40871a:	4798      	blx	r3
  40871c:	4602      	mov	r2, r0
  40871e:	4b1f      	ldr	r3, [pc, #124]	; (40879c <cTaskSample+0xb0>)
  408720:	601a      	str	r2, [r3, #0]
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
  408722:	4b1e      	ldr	r3, [pc, #120]	; (40879c <cTaskSample+0xb0>)
  408724:	681a      	ldr	r2, [r3, #0]
  408726:	4b1e      	ldr	r3, [pc, #120]	; (4087a0 <cTaskSample+0xb4>)
  408728:	4610      	mov	r0, r2
  40872a:	4798      	blx	r3
  40872c:	4602      	mov	r2, r0
  40872e:	460b      	mov	r3, r1
  408730:	4c1c      	ldr	r4, [pc, #112]	; (4087a4 <cTaskSample+0xb8>)
  408732:	4610      	mov	r0, r2
  408734:	4619      	mov	r1, r3
  408736:	f04f 0200 	mov.w	r2, #0
  40873a:	4b1b      	ldr	r3, [pc, #108]	; (4087a8 <cTaskSample+0xbc>)
  40873c:	47a0      	blx	r4
  40873e:	4602      	mov	r2, r0
  408740:	460b      	mov	r3, r1
  408742:	491a      	ldr	r1, [pc, #104]	; (4087ac <cTaskSample+0xc0>)
  408744:	e9c1 2300 	strd	r2, r3, [r1]
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
  408748:	4b19      	ldr	r3, [pc, #100]	; (4087b0 <cTaskSample+0xc4>)
  40874a:	681a      	ldr	r2, [r3, #0]
  40874c:	4b13      	ldr	r3, [pc, #76]	; (40879c <cTaskSample+0xb0>)
  40874e:	681b      	ldr	r3, [r3, #0]
  408750:	2100      	movs	r1, #0
  408752:	9100      	str	r1, [sp, #0]
  408754:	4610      	mov	r0, r2
  408756:	2102      	movs	r1, #2
  408758:	461a      	mov	r2, r3
  40875a:	2300      	movs	r3, #0
  40875c:	4c15      	ldr	r4, [pc, #84]	; (4087b4 <cTaskSample+0xc8>)
  40875e:	47a0      	blx	r4
				printf_mux("IMUSample = %u ms\r\n", (timerIMU));
  408760:	4b0e      	ldr	r3, [pc, #56]	; (40879c <cTaskSample+0xb0>)
  408762:	681b      	ldr	r3, [r3, #0]
  408764:	4814      	ldr	r0, [pc, #80]	; (4087b8 <cTaskSample+0xcc>)
  408766:	4619      	mov	r1, r3
  408768:	4b14      	ldr	r3, [pc, #80]	; (4087bc <cTaskSample+0xd0>)
  40876a:	4798      	blx	r3
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
			}
		break;
  40876c:	e00f      	b.n	40878e <cTaskSample+0xa2>
				timerIMU = (uint32_t)value;
				dt = (((double)timerIMU)/ ((double)configTICK_RATE_HZ));
				xTimerChangePeriod(xTimerIMU, timerIMU, 0);
				printf_mux("IMUSample = %u ms\r\n", (timerIMU));
			} else {
				printf_mux("IMUSample Value Error [%f]\r\n", value);
  40876e:	4b14      	ldr	r3, [pc, #80]	; (4087c0 <cTaskSample+0xd4>)
  408770:	6978      	ldr	r0, [r7, #20]
  408772:	4798      	blx	r3
  408774:	4602      	mov	r2, r0
  408776:	460b      	mov	r3, r1
  408778:	4812      	ldr	r0, [pc, #72]	; (4087c4 <cTaskSample+0xd8>)
  40877a:	4910      	ldr	r1, [pc, #64]	; (4087bc <cTaskSample+0xd0>)
  40877c:	4788      	blx	r1
			}
		break;
  40877e:	e006      	b.n	40878e <cTaskSample+0xa2>
		case cGet:
			printf_mux("IMUSample = %u ms\r\n", (timerIMU));
  408780:	4b06      	ldr	r3, [pc, #24]	; (40879c <cTaskSample+0xb0>)
  408782:	681b      	ldr	r3, [r3, #0]
  408784:	480c      	ldr	r0, [pc, #48]	; (4087b8 <cTaskSample+0xcc>)
  408786:	4619      	mov	r1, r3
  408788:	4b0c      	ldr	r3, [pc, #48]	; (4087bc <cTaskSample+0xd0>)
  40878a:	4798      	blx	r3
		break;
  40878c:	bf00      	nop
	}
}
  40878e:	371c      	adds	r7, #28
  408790:	46bd      	mov	sp, r7
  408792:	bd90      	pop	{r4, r7, pc}
  408794:	0040b76d 	.word	0x0040b76d
  408798:	0040b781 	.word	0x0040b781
  40879c:	20000168 	.word	0x20000168
  4087a0:	0040aac9 	.word	0x0040aac9
  4087a4:	0040ae09 	.word	0x0040ae09
  4087a8:	408f4000 	.word	0x408f4000
  4087ac:	20000160 	.word	0x20000160
  4087b0:	20004648 	.word	0x20004648
  4087b4:	004080ed 	.word	0x004080ed
  4087b8:	00414590 	.word	0x00414590
  4087bc:	004016a5 	.word	0x004016a5
  4087c0:	0040ab0d 	.word	0x0040ab0d
  4087c4:	004145a4 	.word	0x004145a4

004087c8 <initializeIMUVariables>:

static void initializeIMUVariables(){
  4087c8:	b580      	push	{r7, lr}
  4087ca:	af00      	add	r7, sp, #0
	memset(acel, 0, sizeof(acel));
  4087cc:	4825      	ldr	r0, [pc, #148]	; (408864 <initializeIMUVariables+0x9c>)
  4087ce:	2100      	movs	r1, #0
  4087d0:	2218      	movs	r2, #24
  4087d2:	4b25      	ldr	r3, [pc, #148]	; (408868 <initializeIMUVariables+0xa0>)
  4087d4:	4798      	blx	r3
	memset(gyro, 0, sizeof(gyro));
  4087d6:	4825      	ldr	r0, [pc, #148]	; (40886c <initializeIMUVariables+0xa4>)
  4087d8:	2100      	movs	r1, #0
  4087da:	2218      	movs	r2, #24
  4087dc:	4b22      	ldr	r3, [pc, #136]	; (408868 <initializeIMUVariables+0xa0>)
  4087de:	4798      	blx	r3
	anglePure = 0;
  4087e0:	4923      	ldr	r1, [pc, #140]	; (408870 <initializeIMUVariables+0xa8>)
  4087e2:	f04f 0200 	mov.w	r2, #0
  4087e6:	f04f 0300 	mov.w	r3, #0
  4087ea:	e9c1 2300 	strd	r2, r3, [r1]
	angleComplFilter = initComplFilter(ADXL_Low);
  4087ee:	2053      	movs	r0, #83	; 0x53
  4087f0:	4b20      	ldr	r3, [pc, #128]	; (408874 <initializeIMUVariables+0xac>)
  4087f2:	4798      	blx	r3
  4087f4:	4602      	mov	r2, r0
  4087f6:	460b      	mov	r3, r1
  4087f8:	491f      	ldr	r1, [pc, #124]	; (408878 <initializeIMUVariables+0xb0>)
  4087fa:	e9c1 2300 	strd	r2, r3, [r1]
	angleKalman = angleComplFilter;
  4087fe:	4b1e      	ldr	r3, [pc, #120]	; (408878 <initializeIMUVariables+0xb0>)
  408800:	e9d3 2300 	ldrd	r2, r3, [r3]
  408804:	491d      	ldr	r1, [pc, #116]	; (40887c <initializeIMUVariables+0xb4>)
  408806:	e9c1 2300 	strd	r2, r3, [r1]
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  40880a:	4b1c      	ldr	r3, [pc, #112]	; (40887c <initializeIMUVariables+0xb4>)
  40880c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408810:	491b      	ldr	r1, [pc, #108]	; (408880 <initializeIMUVariables+0xb8>)
  408812:	e9c1 2306 	strd	r2, r3, [r1, #24]
	kalmanC.bias		=	0;
  408816:	491a      	ldr	r1, [pc, #104]	; (408880 <initializeIMUVariables+0xb8>)
  408818:	f04f 0200 	mov.w	r2, #0
  40881c:	f04f 0300 	mov.w	r3, #0
  408820:	e9c1 2308 	strd	r2, r3, [r1, #32]
	kalmanC.P[0][0]		=	0;
  408824:	4916      	ldr	r1, [pc, #88]	; (408880 <initializeIMUVariables+0xb8>)
  408826:	f04f 0200 	mov.w	r2, #0
  40882a:	f04f 0300 	mov.w	r3, #0
  40882e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  408832:	4913      	ldr	r1, [pc, #76]	; (408880 <initializeIMUVariables+0xb8>)
  408834:	f04f 0200 	mov.w	r2, #0
  408838:	f04f 0300 	mov.w	r3, #0
  40883c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  408840:	490f      	ldr	r1, [pc, #60]	; (408880 <initializeIMUVariables+0xb8>)
  408842:	f04f 0200 	mov.w	r2, #0
  408846:	f04f 0300 	mov.w	r3, #0
  40884a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  40884e:	490c      	ldr	r1, [pc, #48]	; (408880 <initializeIMUVariables+0xb8>)
  408850:	f04f 0200 	mov.w	r2, #0
  408854:	f04f 0300 	mov.w	r3, #0
  408858:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	
	initKalman(&kalmanC);
  40885c:	4808      	ldr	r0, [pc, #32]	; (408880 <initializeIMUVariables+0xb8>)
  40885e:	4b09      	ldr	r3, [pc, #36]	; (408884 <initializeIMUVariables+0xbc>)
  408860:	4798      	blx	r3
}
  408862:	bd80      	pop	{r7, pc}
  408864:	20004458 	.word	0x20004458
  408868:	0040b99d 	.word	0x0040b99d
  40886c:	20004470 	.word	0x20004470
  408870:	20004488 	.word	0x20004488
  408874:	004003b9 	.word	0x004003b9
  408878:	20004490 	.word	0x20004490
  40887c:	20004498 	.word	0x20004498
  408880:	20004410 	.word	0x20004410
  408884:	0040049d 	.word	0x0040049d

00408888 <cStartSampleReset>:

void cStartSampleReset(commVar val){
  408888:	b590      	push	{r4, r7, lr}
  40888a:	b089      	sub	sp, #36	; 0x24
  40888c:	af02      	add	r7, sp, #8
  40888e:	1d3b      	adds	r3, r7, #4
  408890:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint32_t value = val.value;
  408894:	68fa      	ldr	r2, [r7, #12]
  408896:	4b17      	ldr	r3, [pc, #92]	; (4088f4 <cStartSampleReset+0x6c>)
  408898:	4610      	mov	r0, r2
  40889a:	4798      	blx	r3
  40889c:	4603      	mov	r3, r0
  40889e:	617b      	str	r3, [r7, #20]
	
	//Stop timer Sample for IMU
	xTimerStop(xTimerIMU, portMAX_DELAY);
  4088a0:	4b15      	ldr	r3, [pc, #84]	; (4088f8 <cStartSampleReset+0x70>)
  4088a2:	681b      	ldr	r3, [r3, #0]
  4088a4:	f04f 32ff 	mov.w	r2, #4294967295
  4088a8:	9200      	str	r2, [sp, #0]
  4088aa:	4618      	mov	r0, r3
  4088ac:	2101      	movs	r1, #1
  4088ae:	2200      	movs	r2, #0
  4088b0:	2300      	movs	r3, #0
  4088b2:	4c12      	ldr	r4, [pc, #72]	; (4088fc <cStartSampleReset+0x74>)
  4088b4:	47a0      	blx	r4
	
	//Restart all Variables:
	initializeIMUVariables();
  4088b6:	4b12      	ldr	r3, [pc, #72]	; (408900 <cStartSampleReset+0x78>)
  4088b8:	4798      	blx	r3
	
	//Reset Encoder:
	//resetCounterEncoder();
	
	//Set Initial Angle Encoder:
	setCounterEncoder(true, angleKalman);
  4088ba:	4b12      	ldr	r3, [pc, #72]	; (408904 <cStartSampleReset+0x7c>)
  4088bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088c0:	2001      	movs	r0, #1
  4088c2:	4911      	ldr	r1, [pc, #68]	; (408908 <cStartSampleReset+0x80>)
  4088c4:	4788      	blx	r1
	
	//Start Serial Task
	cStartSample(val);
  4088c6:	1d3b      	adds	r3, r7, #4
  4088c8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  4088cc:	4b0f      	ldr	r3, [pc, #60]	; (40890c <cStartSampleReset+0x84>)
  4088ce:	4798      	blx	r3
	
	//Start time Sample for IMU
	xTimerStart(xTimerIMU, portMAX_DELAY);
  4088d0:	4b09      	ldr	r3, [pc, #36]	; (4088f8 <cStartSampleReset+0x70>)
  4088d2:	681c      	ldr	r4, [r3, #0]
  4088d4:	4b0e      	ldr	r3, [pc, #56]	; (408910 <cStartSampleReset+0x88>)
  4088d6:	4798      	blx	r3
  4088d8:	4603      	mov	r3, r0
  4088da:	f04f 32ff 	mov.w	r2, #4294967295
  4088de:	9200      	str	r2, [sp, #0]
  4088e0:	4620      	mov	r0, r4
  4088e2:	2100      	movs	r1, #0
  4088e4:	461a      	mov	r2, r3
  4088e6:	2300      	movs	r3, #0
  4088e8:	4c04      	ldr	r4, [pc, #16]	; (4088fc <cStartSampleReset+0x74>)
  4088ea:	47a0      	blx	r4
}
  4088ec:	371c      	adds	r7, #28
  4088ee:	46bd      	mov	sp, r7
  4088f0:	bd90      	pop	{r4, r7, pc}
  4088f2:	bf00      	nop
  4088f4:	0040b781 	.word	0x0040b781
  4088f8:	20004648 	.word	0x20004648
  4088fc:	004080ed 	.word	0x004080ed
  408900:	004087c9 	.word	0x004087c9
  408904:	20004498 	.word	0x20004498
  408908:	00400889 	.word	0x00400889
  40890c:	00401b35 	.word	0x00401b35
  408910:	004074d9 	.word	0x004074d9
  408914:	00000000 	.word	0x00000000

00408918 <IMUTask>:

void IMUTask(void *pvParameters){
  408918:	b5f0      	push	{r4, r5, r6, r7, lr}
  40891a:	b087      	sub	sp, #28
  40891c:	af02      	add	r7, sp, #8
  40891e:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	//Starting Queues:
	initIMUQueue();
  408920:	4b6b      	ldr	r3, [pc, #428]	; (408ad0 <IMUTask+0x1b8>)
  408922:	4798      	blx	r3
	
	vSemaphoreCreateBinary(xseIMUValues);
  408924:	2001      	movs	r0, #1
  408926:	2100      	movs	r1, #0
  408928:	2203      	movs	r2, #3
  40892a:	4b6a      	ldr	r3, [pc, #424]	; (408ad4 <IMUTask+0x1bc>)
  40892c:	4798      	blx	r3
  40892e:	4602      	mov	r2, r0
  408930:	4b69      	ldr	r3, [pc, #420]	; (408ad8 <IMUTask+0x1c0>)
  408932:	601a      	str	r2, [r3, #0]
  408934:	4b68      	ldr	r3, [pc, #416]	; (408ad8 <IMUTask+0x1c0>)
  408936:	681b      	ldr	r3, [r3, #0]
  408938:	2b00      	cmp	r3, #0
  40893a:	d007      	beq.n	40894c <IMUTask+0x34>
  40893c:	4b66      	ldr	r3, [pc, #408]	; (408ad8 <IMUTask+0x1c0>)
  40893e:	681b      	ldr	r3, [r3, #0]
  408940:	4618      	mov	r0, r3
  408942:	2100      	movs	r1, #0
  408944:	2200      	movs	r2, #0
  408946:	2300      	movs	r3, #0
  408948:	4c64      	ldr	r4, [pc, #400]	; (408adc <IMUTask+0x1c4>)
  40894a:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  40894c:	4b62      	ldr	r3, [pc, #392]	; (408ad8 <IMUTask+0x1c0>)
  40894e:	681b      	ldr	r3, [r3, #0]
  408950:	2b00      	cmp	r3, #0
  408952:	d103      	bne.n	40895c <IMUTask+0x44>
  408954:	4b62      	ldr	r3, [pc, #392]	; (408ae0 <IMUTask+0x1c8>)
  408956:	4798      	blx	r3
  408958:	bf00      	nop
  40895a:	e7fd      	b.n	408958 <IMUTask+0x40>
	xSemaphoreTake(xseIMUValues, 0);
  40895c:	4b5e      	ldr	r3, [pc, #376]	; (408ad8 <IMUTask+0x1c0>)
  40895e:	681b      	ldr	r3, [r3, #0]
  408960:	4618      	mov	r0, r3
  408962:	2100      	movs	r1, #0
  408964:	2200      	movs	r2, #0
  408966:	2300      	movs	r3, #0
  408968:	4c5e      	ldr	r4, [pc, #376]	; (408ae4 <IMUTask+0x1cc>)
  40896a:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  40896c:	2001      	movs	r0, #1
  40896e:	2100      	movs	r1, #0
  408970:	2203      	movs	r2, #3
  408972:	4b58      	ldr	r3, [pc, #352]	; (408ad4 <IMUTask+0x1bc>)
  408974:	4798      	blx	r3
  408976:	4602      	mov	r2, r0
  408978:	4b5b      	ldr	r3, [pc, #364]	; (408ae8 <IMUTask+0x1d0>)
  40897a:	601a      	str	r2, [r3, #0]
  40897c:	4b5a      	ldr	r3, [pc, #360]	; (408ae8 <IMUTask+0x1d0>)
  40897e:	681b      	ldr	r3, [r3, #0]
  408980:	2b00      	cmp	r3, #0
  408982:	d007      	beq.n	408994 <IMUTask+0x7c>
  408984:	4b58      	ldr	r3, [pc, #352]	; (408ae8 <IMUTask+0x1d0>)
  408986:	681b      	ldr	r3, [r3, #0]
  408988:	4618      	mov	r0, r3
  40898a:	2100      	movs	r1, #0
  40898c:	2200      	movs	r2, #0
  40898e:	2300      	movs	r3, #0
  408990:	4c52      	ldr	r4, [pc, #328]	; (408adc <IMUTask+0x1c4>)
  408992:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  408994:	4b54      	ldr	r3, [pc, #336]	; (408ae8 <IMUTask+0x1d0>)
  408996:	681b      	ldr	r3, [r3, #0]
  408998:	2b00      	cmp	r3, #0
  40899a:	d103      	bne.n	4089a4 <IMUTask+0x8c>
  40899c:	4b50      	ldr	r3, [pc, #320]	; (408ae0 <IMUTask+0x1c8>)
  40899e:	4798      	blx	r3
  4089a0:	bf00      	nop
  4089a2:	e7fd      	b.n	4089a0 <IMUTask+0x88>
	xSemaphoreTake(xSemIMUInt, 0);
  4089a4:	4b50      	ldr	r3, [pc, #320]	; (408ae8 <IMUTask+0x1d0>)
  4089a6:	681b      	ldr	r3, [r3, #0]
  4089a8:	4618      	mov	r0, r3
  4089aa:	2100      	movs	r1, #0
  4089ac:	2200      	movs	r2, #0
  4089ae:	2300      	movs	r3, #0
  4089b0:	4c4c      	ldr	r4, [pc, #304]	; (408ae4 <IMUTask+0x1cc>)
  4089b2:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  4089b4:	4b4d      	ldr	r3, [pc, #308]	; (408aec <IMUTask+0x1d4>)
  4089b6:	9300      	str	r3, [sp, #0]
  4089b8:	484d      	ldr	r0, [pc, #308]	; (408af0 <IMUTask+0x1d8>)
  4089ba:	2114      	movs	r1, #20
  4089bc:	2201      	movs	r2, #1
  4089be:	2300      	movs	r3, #0
  4089c0:	4c4c      	ldr	r4, [pc, #304]	; (408af4 <IMUTask+0x1dc>)
  4089c2:	47a0      	blx	r4
  4089c4:	4602      	mov	r2, r0
  4089c6:	4b4c      	ldr	r3, [pc, #304]	; (408af8 <IMUTask+0x1e0>)
  4089c8:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  4089ca:	4b4b      	ldr	r3, [pc, #300]	; (408af8 <IMUTask+0x1e0>)
  4089cc:	681c      	ldr	r4, [r3, #0]
  4089ce:	4b4b      	ldr	r3, [pc, #300]	; (408afc <IMUTask+0x1e4>)
  4089d0:	4798      	blx	r3
  4089d2:	4603      	mov	r3, r0
  4089d4:	2200      	movs	r2, #0
  4089d6:	9200      	str	r2, [sp, #0]
  4089d8:	4620      	mov	r0, r4
  4089da:	2100      	movs	r1, #0
  4089dc:	461a      	mov	r2, r3
  4089de:	2300      	movs	r3, #0
  4089e0:	4c47      	ldr	r4, [pc, #284]	; (408b00 <IMUTask+0x1e8>)
  4089e2:	47a0      	blx	r4
#endif
	
	status = configIMU();
  4089e4:	4b47      	ldr	r3, [pc, #284]	; (408b04 <IMUTask+0x1ec>)
  4089e6:	4798      	blx	r3
  4089e8:	4603      	mov	r3, r0
  4089ea:	73bb      	strb	r3, [r7, #14]
	lastTickCounter = g_tickCounter;
  4089ec:	4b46      	ldr	r3, [pc, #280]	; (408b08 <IMUTask+0x1f0>)
  4089ee:	681a      	ldr	r2, [r3, #0]
  4089f0:	4b46      	ldr	r3, [pc, #280]	; (408b0c <IMUTask+0x1f4>)
  4089f2:	601a      	str	r2, [r3, #0]
	if (status != STATUS_OK){
  4089f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
  4089f8:	2b00      	cmp	r3, #0
  4089fa:	d008      	beq.n	408a0e <IMUTask+0xf6>
		printf_mux("Error IMU!");
  4089fc:	4844      	ldr	r0, [pc, #272]	; (408b10 <IMUTask+0x1f8>)
  4089fe:	4b45      	ldr	r3, [pc, #276]	; (408b14 <IMUTask+0x1fc>)
  408a00:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408a02:	2019      	movs	r0, #25
  408a04:	4b44      	ldr	r3, [pc, #272]	; (408b18 <IMUTask+0x200>)
  408a06:	4798      	blx	r3
		vTaskDelete(NULL);
  408a08:	2000      	movs	r0, #0
  408a0a:	4b44      	ldr	r3, [pc, #272]	; (408b1c <IMUTask+0x204>)
  408a0c:	4798      	blx	r3
	}
	
	uint8_t i = 0;
  408a0e:	2300      	movs	r3, #0
  408a10:	73fb      	strb	r3, [r7, #15]
	
	//Start Kalman Constants with standard values:
	kalmanC.Qangle		=	0.001;
  408a12:	4943      	ldr	r1, [pc, #268]	; (408b20 <IMUTask+0x208>)
  408a14:	a328      	add	r3, pc, #160	; (adr r3, 408ab8 <IMUTask+0x1a0>)
  408a16:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a1a:	e9c1 2300 	strd	r2, r3, [r1]
	kalmanC.Qbias		=	0.003;
  408a1e:	4940      	ldr	r1, [pc, #256]	; (408b20 <IMUTask+0x208>)
  408a20:	a327      	add	r3, pc, #156	; (adr r3, 408ac0 <IMUTask+0x1a8>)
  408a22:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a26:	e9c1 2302 	strd	r2, r3, [r1, #8]
	kalmanC.Rmeasure	=	0.03;
  408a2a:	493d      	ldr	r1, [pc, #244]	; (408b20 <IMUTask+0x208>)
  408a2c:	a326      	add	r3, pc, #152	; (adr r3, 408ac8 <IMUTask+0x1b0>)
  408a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a32:	e9c1 2304 	strd	r2, r3, [r1, #16]
	initializeIMUVariables();
  408a36:	4b3b      	ldr	r3, [pc, #236]	; (408b24 <IMUTask+0x20c>)
  408a38:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  408a3a:	4b2b      	ldr	r3, [pc, #172]	; (408ae8 <IMUTask+0x1d0>)
  408a3c:	681b      	ldr	r3, [r3, #0]
  408a3e:	4618      	mov	r0, r3
  408a40:	2100      	movs	r1, #0
  408a42:	f04f 32ff 	mov.w	r2, #4294967295
  408a46:	2300      	movs	r3, #0
  408a48:	4c26      	ldr	r4, [pc, #152]	; (408ae4 <IMUTask+0x1cc>)
  408a4a:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  408a4c:	4836      	ldr	r0, [pc, #216]	; (408b28 <IMUTask+0x210>)
  408a4e:	2100      	movs	r1, #0
  408a50:	2218      	movs	r2, #24
  408a52:	4b36      	ldr	r3, [pc, #216]	; (408b2c <IMUTask+0x214>)
  408a54:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  408a56:	2053      	movs	r0, #83	; 0x53
  408a58:	4933      	ldr	r1, [pc, #204]	; (408b28 <IMUTask+0x210>)
  408a5a:	4b35      	ldr	r3, [pc, #212]	; (408b30 <IMUTask+0x218>)
  408a5c:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  408a5e:	2300      	movs	r3, #0
  408a60:	73fb      	strb	r3, [r7, #15]
  408a62:	e018      	b.n	408a96 <IMUTask+0x17e>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  408a64:	7bfa      	ldrb	r2, [r7, #15]
  408a66:	4b33      	ldr	r3, [pc, #204]	; (408b34 <IMUTask+0x21c>)
  408a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408a6c:	4618      	mov	r0, r3
  408a6e:	2100      	movs	r1, #0
  408a70:	4b31      	ldr	r3, [pc, #196]	; (408b38 <IMUTask+0x220>)
  408a72:	4798      	blx	r3
  408a74:	7bfa      	ldrb	r2, [r7, #15]
  408a76:	4b2f      	ldr	r3, [pc, #188]	; (408b34 <IMUTask+0x21c>)
  408a78:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  408a7c:	7bfb      	ldrb	r3, [r7, #15]
  408a7e:	00d9      	lsls	r1, r3, #3
  408a80:	4b29      	ldr	r3, [pc, #164]	; (408b28 <IMUTask+0x210>)
  408a82:	440b      	add	r3, r1
  408a84:	4610      	mov	r0, r2
  408a86:	4619      	mov	r1, r3
  408a88:	2200      	movs	r2, #0
  408a8a:	2301      	movs	r3, #1
  408a8c:	4c13      	ldr	r4, [pc, #76]	; (408adc <IMUTask+0x1c4>)
  408a8e:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  408a90:	7bfb      	ldrb	r3, [r7, #15]
  408a92:	3301      	adds	r3, #1
  408a94:	73fb      	strb	r3, [r7, #15]
  408a96:	7bfb      	ldrb	r3, [r7, #15]
  408a98:	2b02      	cmp	r3, #2
  408a9a:	d9e3      	bls.n	408a64 <IMUTask+0x14c>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
  408a9c:	4827      	ldr	r0, [pc, #156]	; (408b3c <IMUTask+0x224>)
  408a9e:	2100      	movs	r1, #0
  408aa0:	2218      	movs	r2, #24
  408aa2:	4b22      	ldr	r3, [pc, #136]	; (408b2c <IMUTask+0x214>)
  408aa4:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  408aa6:	2068      	movs	r0, #104	; 0x68
  408aa8:	4924      	ldr	r1, [pc, #144]	; (408b3c <IMUTask+0x224>)
  408aaa:	4b25      	ldr	r3, [pc, #148]	; (408b40 <IMUTask+0x228>)
  408aac:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  408aae:	2300      	movs	r3, #0
  408ab0:	73fb      	strb	r3, [r7, #15]
  408ab2:	e060      	b.n	408b76 <IMUTask+0x25e>
  408ab4:	f3af 8000 	nop.w
  408ab8:	d2f1a9fc 	.word	0xd2f1a9fc
  408abc:	3f50624d 	.word	0x3f50624d
  408ac0:	bc6a7efa 	.word	0xbc6a7efa
  408ac4:	3f689374 	.word	0x3f689374
  408ac8:	eb851eb8 	.word	0xeb851eb8
  408acc:	3f9eb851 	.word	0x3f9eb851
  408ad0:	00408619 	.word	0x00408619
  408ad4:	00406685 	.word	0x00406685
  408ad8:	2000456c 	.word	0x2000456c
  408adc:	00406805 	.word	0x00406805
  408ae0:	00406255 	.word	0x00406255
  408ae4:	00406a31 	.word	0x00406a31
  408ae8:	200045ec 	.word	0x200045ec
  408aec:	004086c5 	.word	0x004086c5
  408af0:	004145c4 	.word	0x004145c4
  408af4:	00408071 	.word	0x00408071
  408af8:	20004648 	.word	0x20004648
  408afc:	004074d9 	.word	0x004074d9
  408b00:	004080ed 	.word	0x004080ed
  408b04:	00401029 	.word	0x00401029
  408b08:	2000457c 	.word	0x2000457c
  408b0c:	20004408 	.word	0x20004408
  408b10:	004145d0 	.word	0x004145d0
  408b14:	004016a5 	.word	0x004016a5
  408b18:	00403e95 	.word	0x00403e95
  408b1c:	00407051 	.word	0x00407051
  408b20:	20004410 	.word	0x20004410
  408b24:	004087c9 	.word	0x004087c9
  408b28:	20004458 	.word	0x20004458
  408b2c:	0040b99d 	.word	0x0040b99d
  408b30:	00400d51 	.word	0x00400d51
  408b34:	2000463c 	.word	0x2000463c
  408b38:	004065bd 	.word	0x004065bd
  408b3c:	20004470 	.word	0x20004470
  408b40:	00400ec1 	.word	0x00400ec1
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  408b44:	7bfa      	ldrb	r2, [r7, #15]
  408b46:	4b43      	ldr	r3, [pc, #268]	; (408c54 <IMUTask+0x33c>)
  408b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  408b4c:	4618      	mov	r0, r3
  408b4e:	2100      	movs	r1, #0
  408b50:	4b41      	ldr	r3, [pc, #260]	; (408c58 <IMUTask+0x340>)
  408b52:	4798      	blx	r3
  408b54:	7bfa      	ldrb	r2, [r7, #15]
  408b56:	4b3f      	ldr	r3, [pc, #252]	; (408c54 <IMUTask+0x33c>)
  408b58:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  408b5c:	7bfb      	ldrb	r3, [r7, #15]
  408b5e:	00d9      	lsls	r1, r3, #3
  408b60:	4b3e      	ldr	r3, [pc, #248]	; (408c5c <IMUTask+0x344>)
  408b62:	440b      	add	r3, r1
  408b64:	4610      	mov	r0, r2
  408b66:	4619      	mov	r1, r3
  408b68:	2200      	movs	r2, #0
  408b6a:	2301      	movs	r3, #1
  408b6c:	4c3c      	ldr	r4, [pc, #240]	; (408c60 <IMUTask+0x348>)
  408b6e:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  408b70:	7bfb      	ldrb	r3, [r7, #15]
  408b72:	3301      	adds	r3, #1
  408b74:	73fb      	strb	r3, [r7, #15]
  408b76:	7bfb      	ldrb	r3, [r7, #15]
  408b78:	2b02      	cmp	r3, #2
  408b7a:	d9e3      	bls.n	408b44 <IMUTask+0x22c>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		anglePure = getPureAngle(acel);
  408b7c:	4839      	ldr	r0, [pc, #228]	; (408c64 <IMUTask+0x34c>)
  408b7e:	4b3a      	ldr	r3, [pc, #232]	; (408c68 <IMUTask+0x350>)
  408b80:	4798      	blx	r3
  408b82:	4602      	mov	r2, r0
  408b84:	460b      	mov	r3, r1
  408b86:	4939      	ldr	r1, [pc, #228]	; (408c6c <IMUTask+0x354>)
  408b88:	e9c1 2300 	strd	r2, r3, [r1]
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  408b8c:	4b38      	ldr	r3, [pc, #224]	; (408c70 <IMUTask+0x358>)
  408b8e:	681b      	ldr	r3, [r3, #0]
  408b90:	4618      	mov	r0, r3
  408b92:	2100      	movs	r1, #0
  408b94:	4b30      	ldr	r3, [pc, #192]	; (408c58 <IMUTask+0x340>)
  408b96:	4798      	blx	r3
  408b98:	4b35      	ldr	r3, [pc, #212]	; (408c70 <IMUTask+0x358>)
  408b9a:	681b      	ldr	r3, [r3, #0]
  408b9c:	4618      	mov	r0, r3
  408b9e:	4933      	ldr	r1, [pc, #204]	; (408c6c <IMUTask+0x354>)
  408ba0:	2200      	movs	r2, #0
  408ba2:	2301      	movs	r3, #1
  408ba4:	4c2e      	ldr	r4, [pc, #184]	; (408c60 <IMUTask+0x348>)
  408ba6:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, acel, gyro, dt);
  408ba8:	4b32      	ldr	r3, [pc, #200]	; (408c74 <IMUTask+0x35c>)
  408baa:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bae:	e9cd 2300 	strd	r2, r3, [sp]
  408bb2:	4831      	ldr	r0, [pc, #196]	; (408c78 <IMUTask+0x360>)
  408bb4:	492b      	ldr	r1, [pc, #172]	; (408c64 <IMUTask+0x34c>)
  408bb6:	4a29      	ldr	r2, [pc, #164]	; (408c5c <IMUTask+0x344>)
  408bb8:	4b30      	ldr	r3, [pc, #192]	; (408c7c <IMUTask+0x364>)
  408bba:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  408bbc:	4b2c      	ldr	r3, [pc, #176]	; (408c70 <IMUTask+0x358>)
  408bbe:	685b      	ldr	r3, [r3, #4]
  408bc0:	4618      	mov	r0, r3
  408bc2:	2100      	movs	r1, #0
  408bc4:	4b24      	ldr	r3, [pc, #144]	; (408c58 <IMUTask+0x340>)
  408bc6:	4798      	blx	r3
  408bc8:	4b29      	ldr	r3, [pc, #164]	; (408c70 <IMUTask+0x358>)
  408bca:	685b      	ldr	r3, [r3, #4]
  408bcc:	4618      	mov	r0, r3
  408bce:	492a      	ldr	r1, [pc, #168]	; (408c78 <IMUTask+0x360>)
  408bd0:	2200      	movs	r2, #0
  408bd2:	2301      	movs	r3, #1
  408bd4:	4c22      	ldr	r4, [pc, #136]	; (408c60 <IMUTask+0x348>)
  408bd6:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gyro[Axis_Z], dt);
  408bd8:	4b24      	ldr	r3, [pc, #144]	; (408c6c <IMUTask+0x354>)
  408bda:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bde:	4c28      	ldr	r4, [pc, #160]	; (408c80 <IMUTask+0x368>)
  408be0:	4610      	mov	r0, r2
  408be2:	4619      	mov	r1, r3
  408be4:	47a0      	blx	r4
  408be6:	4605      	mov	r5, r0
  408be8:	4b1c      	ldr	r3, [pc, #112]	; (408c5c <IMUTask+0x344>)
  408bea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  408bee:	4c24      	ldr	r4, [pc, #144]	; (408c80 <IMUTask+0x368>)
  408bf0:	4610      	mov	r0, r2
  408bf2:	4619      	mov	r1, r3
  408bf4:	47a0      	blx	r4
  408bf6:	4604      	mov	r4, r0
  408bf8:	4b1e      	ldr	r3, [pc, #120]	; (408c74 <IMUTask+0x35c>)
  408bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bfe:	4e20      	ldr	r6, [pc, #128]	; (408c80 <IMUTask+0x368>)
  408c00:	4610      	mov	r0, r2
  408c02:	4619      	mov	r1, r3
  408c04:	47b0      	blx	r6
  408c06:	4603      	mov	r3, r0
  408c08:	4628      	mov	r0, r5
  408c0a:	4621      	mov	r1, r4
  408c0c:	461a      	mov	r2, r3
  408c0e:	4b1d      	ldr	r3, [pc, #116]	; (408c84 <IMUTask+0x36c>)
  408c10:	4798      	blx	r3
  408c12:	4602      	mov	r2, r0
  408c14:	460b      	mov	r3, r1
  408c16:	491c      	ldr	r1, [pc, #112]	; (408c88 <IMUTask+0x370>)
  408c18:	e9c1 2300 	strd	r2, r3, [r1]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  408c1c:	4b14      	ldr	r3, [pc, #80]	; (408c70 <IMUTask+0x358>)
  408c1e:	689b      	ldr	r3, [r3, #8]
  408c20:	4618      	mov	r0, r3
  408c22:	2100      	movs	r1, #0
  408c24:	4b0c      	ldr	r3, [pc, #48]	; (408c58 <IMUTask+0x340>)
  408c26:	4798      	blx	r3
  408c28:	4b11      	ldr	r3, [pc, #68]	; (408c70 <IMUTask+0x358>)
  408c2a:	689b      	ldr	r3, [r3, #8]
  408c2c:	4618      	mov	r0, r3
  408c2e:	4916      	ldr	r1, [pc, #88]	; (408c88 <IMUTask+0x370>)
  408c30:	2200      	movs	r2, #0
  408c32:	2301      	movs	r3, #1
  408c34:	4c0a      	ldr	r4, [pc, #40]	; (408c60 <IMUTask+0x348>)
  408c36:	47a0      	blx	r4
		
		//Check if TX is actived:
		if (enableTX) {
  408c38:	4b14      	ldr	r3, [pc, #80]	; (408c8c <IMUTask+0x374>)
  408c3a:	781b      	ldrb	r3, [r3, #0]
  408c3c:	2b00      	cmp	r3, #0
  408c3e:	d008      	beq.n	408c52 <IMUTask+0x33a>
			//Give Semaphore to UART Transfer:
			xSemaphoreGive(xseIMUValues);
  408c40:	4b13      	ldr	r3, [pc, #76]	; (408c90 <IMUTask+0x378>)
  408c42:	681b      	ldr	r3, [r3, #0]
  408c44:	4618      	mov	r0, r3
  408c46:	2100      	movs	r1, #0
  408c48:	2200      	movs	r2, #0
  408c4a:	2300      	movs	r3, #0
  408c4c:	4c04      	ldr	r4, [pc, #16]	; (408c60 <IMUTask+0x348>)
  408c4e:	47a0      	blx	r4
		}
		
	}
  408c50:	e6f3      	b.n	408a3a <IMUTask+0x122>
  408c52:	e6f2      	b.n	408a3a <IMUTask+0x122>
  408c54:	200045fc 	.word	0x200045fc
  408c58:	004065bd 	.word	0x004065bd
  408c5c:	20004470 	.word	0x20004470
  408c60:	00406805 	.word	0x00406805
  408c64:	20004458 	.word	0x20004458
  408c68:	00400cd1 	.word	0x00400cd1
  408c6c:	20004488 	.word	0x20004488
  408c70:	200045f0 	.word	0x200045f0
  408c74:	20000160 	.word	0x20000160
  408c78:	20004490 	.word	0x20004490
  408c7c:	004003f1 	.word	0x004003f1
  408c80:	0040b139 	.word	0x0040b139
  408c84:	00400535 	.word	0x00400535
  408c88:	20004498 	.word	0x20004498
  408c8c:	20000a78 	.word	0x20000a78
  408c90:	2000456c 	.word	0x2000456c
  408c94:	f3af 8000 	nop.w

00408c98 <cAlphaComplFilter>:
}

void cAlphaComplFilter(commVar val){
  408c98:	b590      	push	{r4, r7, lr}
  408c9a:	b087      	sub	sp, #28
  408c9c:	af00      	add	r7, sp, #0
  408c9e:	1d3b      	adds	r3, r7, #4
  408ca0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const char *str = "Alpha Compl. Filter";	
  408ca4:	4b1a      	ldr	r3, [pc, #104]	; (408d10 <cAlphaComplFilter+0x78>)
  408ca6:	617b      	str	r3, [r7, #20]
	
	switch (val.type){
  408ca8:	7a3b      	ldrb	r3, [r7, #8]
  408caa:	2b00      	cmp	r3, #0
  408cac:	d024      	beq.n	408cf8 <cAlphaComplFilter+0x60>
  408cae:	2b01      	cmp	r3, #1
  408cb0:	d12b      	bne.n	408d0a <cAlphaComplFilter+0x72>
		case cSet:
			if (setAlpha(val.value)) {
  408cb2:	68fa      	ldr	r2, [r7, #12]
  408cb4:	4b17      	ldr	r3, [pc, #92]	; (408d14 <cAlphaComplFilter+0x7c>)
  408cb6:	4610      	mov	r0, r2
  408cb8:	4798      	blx	r3
  408cba:	4602      	mov	r2, r0
  408cbc:	460b      	mov	r3, r1
  408cbe:	4610      	mov	r0, r2
  408cc0:	4619      	mov	r1, r3
  408cc2:	4b15      	ldr	r3, [pc, #84]	; (408d18 <cAlphaComplFilter+0x80>)
  408cc4:	4798      	blx	r3
  408cc6:	4603      	mov	r3, r0
  408cc8:	2b00      	cmp	r3, #0
  408cca:	d00a      	beq.n	408ce2 <cAlphaComplFilter+0x4a>
				printf_mux("%s = %0.5f\r\n", str, val.value);
  408ccc:	68fa      	ldr	r2, [r7, #12]
  408cce:	4b11      	ldr	r3, [pc, #68]	; (408d14 <cAlphaComplFilter+0x7c>)
  408cd0:	4610      	mov	r0, r2
  408cd2:	4798      	blx	r3
  408cd4:	4602      	mov	r2, r0
  408cd6:	460b      	mov	r3, r1
  408cd8:	4810      	ldr	r0, [pc, #64]	; (408d1c <cAlphaComplFilter+0x84>)
  408cda:	6979      	ldr	r1, [r7, #20]
  408cdc:	4c10      	ldr	r4, [pc, #64]	; (408d20 <cAlphaComplFilter+0x88>)
  408cde:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
			}
		break;
  408ce0:	e013      	b.n	408d0a <cAlphaComplFilter+0x72>
	switch (val.type){
		case cSet:
			if (setAlpha(val.value)) {
				printf_mux("%s = %0.5f\r\n", str, val.value);
			} else {
				printf_mux("%s Value Error [%f]\r\n", str, val.value);
  408ce2:	68fa      	ldr	r2, [r7, #12]
  408ce4:	4b0b      	ldr	r3, [pc, #44]	; (408d14 <cAlphaComplFilter+0x7c>)
  408ce6:	4610      	mov	r0, r2
  408ce8:	4798      	blx	r3
  408cea:	4602      	mov	r2, r0
  408cec:	460b      	mov	r3, r1
  408cee:	480d      	ldr	r0, [pc, #52]	; (408d24 <cAlphaComplFilter+0x8c>)
  408cf0:	6979      	ldr	r1, [r7, #20]
  408cf2:	4c0b      	ldr	r4, [pc, #44]	; (408d20 <cAlphaComplFilter+0x88>)
  408cf4:	47a0      	blx	r4
			}
		break;
  408cf6:	e008      	b.n	408d0a <cAlphaComplFilter+0x72>
		case cGet:
			printf_mux("%s = %0.5f\r\n", str, getAlpha());
  408cf8:	4b0b      	ldr	r3, [pc, #44]	; (408d28 <cAlphaComplFilter+0x90>)
  408cfa:	4798      	blx	r3
  408cfc:	4602      	mov	r2, r0
  408cfe:	460b      	mov	r3, r1
  408d00:	4806      	ldr	r0, [pc, #24]	; (408d1c <cAlphaComplFilter+0x84>)
  408d02:	6979      	ldr	r1, [r7, #20]
  408d04:	4c06      	ldr	r4, [pc, #24]	; (408d20 <cAlphaComplFilter+0x88>)
  408d06:	47a0      	blx	r4
		break;
  408d08:	bf00      	nop
	}
}
  408d0a:	371c      	adds	r7, #28
  408d0c:	46bd      	mov	sp, r7
  408d0e:	bd90      	pop	{r4, r7, pc}
  408d10:	004145dc 	.word	0x004145dc
  408d14:	0040ab0d 	.word	0x0040ab0d
  408d18:	0040033d 	.word	0x0040033d
  408d1c:	004145f0 	.word	0x004145f0
  408d20:	004016a5 	.word	0x004016a5
  408d24:	00414600 	.word	0x00414600
  408d28:	0040039d 	.word	0x0040039d

00408d2c <cOffsetAccelX>:

void cOffsetAccelX(commVar val){
  408d2c:	b590      	push	{r4, r7, lr}
  408d2e:	b087      	sub	sp, #28
  408d30:	af02      	add	r7, sp, #8
  408d32:	1d3b      	adds	r3, r7, #4
  408d34:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_X, "AccelOffsetX");
  408d38:	4b05      	ldr	r3, [pc, #20]	; (408d50 <cOffsetAccelX+0x24>)
  408d3a:	9300      	str	r3, [sp, #0]
  408d3c:	1d3b      	adds	r3, r7, #4
  408d3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408d42:	2300      	movs	r3, #0
  408d44:	4c03      	ldr	r4, [pc, #12]	; (408d54 <cOffsetAccelX+0x28>)
  408d46:	47a0      	blx	r4
}
  408d48:	3714      	adds	r7, #20
  408d4a:	46bd      	mov	sp, r7
  408d4c:	bd90      	pop	{r4, r7, pc}
  408d4e:	bf00      	nop
  408d50:	00414618 	.word	0x00414618
  408d54:	00408e35 	.word	0x00408e35

00408d58 <cOffsetAccelY>:

void cOffsetAccelY(commVar val){
  408d58:	b590      	push	{r4, r7, lr}
  408d5a:	b087      	sub	sp, #28
  408d5c:	af02      	add	r7, sp, #8
  408d5e:	1d3b      	adds	r3, r7, #4
  408d60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_Y, "AccelOffsetY");
  408d64:	4b05      	ldr	r3, [pc, #20]	; (408d7c <cOffsetAccelY+0x24>)
  408d66:	9300      	str	r3, [sp, #0]
  408d68:	1d3b      	adds	r3, r7, #4
  408d6a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408d6e:	2301      	movs	r3, #1
  408d70:	4c03      	ldr	r4, [pc, #12]	; (408d80 <cOffsetAccelY+0x28>)
  408d72:	47a0      	blx	r4
}
  408d74:	3714      	adds	r7, #20
  408d76:	46bd      	mov	sp, r7
  408d78:	bd90      	pop	{r4, r7, pc}
  408d7a:	bf00      	nop
  408d7c:	00414628 	.word	0x00414628
  408d80:	00408e35 	.word	0x00408e35

00408d84 <cOffsetAccelZ>:

void cOffsetAccelZ(commVar val){
  408d84:	b590      	push	{r4, r7, lr}
  408d86:	b087      	sub	sp, #28
  408d88:	af02      	add	r7, sp, #8
  408d8a:	1d3b      	adds	r3, r7, #4
  408d8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_Z, "AccelOffsetZ");
  408d90:	4b05      	ldr	r3, [pc, #20]	; (408da8 <cOffsetAccelZ+0x24>)
  408d92:	9300      	str	r3, [sp, #0]
  408d94:	1d3b      	adds	r3, r7, #4
  408d96:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408d9a:	2302      	movs	r3, #2
  408d9c:	4c03      	ldr	r4, [pc, #12]	; (408dac <cOffsetAccelZ+0x28>)
  408d9e:	47a0      	blx	r4
}
  408da0:	3714      	adds	r7, #20
  408da2:	46bd      	mov	sp, r7
  408da4:	bd90      	pop	{r4, r7, pc}
  408da6:	bf00      	nop
  408da8:	00414638 	.word	0x00414638
  408dac:	00408e35 	.word	0x00408e35

00408db0 <cOffsetGyroX>:

void cOffsetGyroX(commVar val){
  408db0:	b590      	push	{r4, r7, lr}
  408db2:	b087      	sub	sp, #28
  408db4:	af02      	add	r7, sp, #8
  408db6:	1d3b      	adds	r3, r7, #4
  408db8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_X, "GyroOffsetX");
  408dbc:	4b05      	ldr	r3, [pc, #20]	; (408dd4 <cOffsetGyroX+0x24>)
  408dbe:	9300      	str	r3, [sp, #0]
  408dc0:	1d3b      	adds	r3, r7, #4
  408dc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408dc6:	2300      	movs	r3, #0
  408dc8:	4c03      	ldr	r4, [pc, #12]	; (408dd8 <cOffsetGyroX+0x28>)
  408dca:	47a0      	blx	r4
}
  408dcc:	3714      	adds	r7, #20
  408dce:	46bd      	mov	sp, r7
  408dd0:	bd90      	pop	{r4, r7, pc}
  408dd2:	bf00      	nop
  408dd4:	00414648 	.word	0x00414648
  408dd8:	00408e35 	.word	0x00408e35

00408ddc <cOffsetGyroY>:

void cOffsetGyroY(commVar val){
  408ddc:	b590      	push	{r4, r7, lr}
  408dde:	b087      	sub	sp, #28
  408de0:	af02      	add	r7, sp, #8
  408de2:	1d3b      	adds	r3, r7, #4
  408de4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_Y, "GyroOffsetY");
  408de8:	4b05      	ldr	r3, [pc, #20]	; (408e00 <cOffsetGyroY+0x24>)
  408dea:	9300      	str	r3, [sp, #0]
  408dec:	1d3b      	adds	r3, r7, #4
  408dee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408df2:	2301      	movs	r3, #1
  408df4:	4c03      	ldr	r4, [pc, #12]	; (408e04 <cOffsetGyroY+0x28>)
  408df6:	47a0      	blx	r4
}
  408df8:	3714      	adds	r7, #20
  408dfa:	46bd      	mov	sp, r7
  408dfc:	bd90      	pop	{r4, r7, pc}
  408dfe:	bf00      	nop
  408e00:	00414654 	.word	0x00414654
  408e04:	00408e35 	.word	0x00408e35

00408e08 <cOffsetGyroZ>:

void cOffsetGyroZ(commVar val){
  408e08:	b590      	push	{r4, r7, lr}
  408e0a:	b087      	sub	sp, #28
  408e0c:	af02      	add	r7, sp, #8
  408e0e:	1d3b      	adds	r3, r7, #4
  408e10:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerOffset(val, Axis_Z, "GyroOffsetZ");
  408e14:	4b05      	ldr	r3, [pc, #20]	; (408e2c <cOffsetGyroZ+0x24>)
  408e16:	9300      	str	r3, [sp, #0]
  408e18:	1d3b      	adds	r3, r7, #4
  408e1a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408e1e:	2302      	movs	r3, #2
  408e20:	4c03      	ldr	r4, [pc, #12]	; (408e30 <cOffsetGyroZ+0x28>)
  408e22:	47a0      	blx	r4
}
  408e24:	3714      	adds	r7, #20
  408e26:	46bd      	mov	sp, r7
  408e28:	bd90      	pop	{r4, r7, pc}
  408e2a:	bf00      	nop
  408e2c:	00414660 	.word	0x00414660
  408e30:	00408e35 	.word	0x00408e35

00408e34 <cmdHandlerOffset>:

/* Threat all commands about Offset Gyro and Accel (both set and get) */
static void cmdHandlerOffset(commVar val, Axis_Op ax, const char *axName){
  408e34:	b590      	push	{r4, r7, lr}
  408e36:	b089      	sub	sp, #36	; 0x24
  408e38:	af00      	add	r7, sp, #0
  408e3a:	1d3c      	adds	r4, r7, #4
  408e3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  408e40:	70fb      	strb	r3, [r7, #3]
	Bool ret;
	float offset = val.value;
  408e42:	68fb      	ldr	r3, [r7, #12]
  408e44:	61bb      	str	r3, [r7, #24]
	Bool offsetType = true;
  408e46:	2301      	movs	r3, #1
  408e48:	75fb      	strb	r3, [r7, #23]
	
	if (strstr(axName,"Accel")) {
  408e4a:	6b38      	ldr	r0, [r7, #48]	; 0x30
  408e4c:	492f      	ldr	r1, [pc, #188]	; (408f0c <cmdHandlerOffset+0xd8>)
  408e4e:	4b30      	ldr	r3, [pc, #192]	; (408f10 <cmdHandlerOffset+0xdc>)
  408e50:	4798      	blx	r3
  408e52:	4603      	mov	r3, r0
  408e54:	2b00      	cmp	r3, #0
  408e56:	d002      	beq.n	408e5e <cmdHandlerOffset+0x2a>
		offsetType = true;
  408e58:	2301      	movs	r3, #1
  408e5a:	75fb      	strb	r3, [r7, #23]
  408e5c:	e00d      	b.n	408e7a <cmdHandlerOffset+0x46>
	} else if (strstr(axName,"Gyro")) {
  408e5e:	6b38      	ldr	r0, [r7, #48]	; 0x30
  408e60:	492c      	ldr	r1, [pc, #176]	; (408f14 <cmdHandlerOffset+0xe0>)
  408e62:	4b2b      	ldr	r3, [pc, #172]	; (408f10 <cmdHandlerOffset+0xdc>)
  408e64:	4798      	blx	r3
  408e66:	4603      	mov	r3, r0
  408e68:	2b00      	cmp	r3, #0
  408e6a:	d002      	beq.n	408e72 <cmdHandlerOffset+0x3e>
		offsetType = false;
  408e6c:	2300      	movs	r3, #0
  408e6e:	75fb      	strb	r3, [r7, #23]
  408e70:	e003      	b.n	408e7a <cmdHandlerOffset+0x46>
	} else {
		printf_mux("Wrong use cmdHandlerOffset\r\n");
  408e72:	4829      	ldr	r0, [pc, #164]	; (408f18 <cmdHandlerOffset+0xe4>)
  408e74:	4b29      	ldr	r3, [pc, #164]	; (408f1c <cmdHandlerOffset+0xe8>)
  408e76:	4798      	blx	r3
		return;
  408e78:	e045      	b.n	408f06 <cmdHandlerOffset+0xd2>
	}
	
	switch (val.type)
  408e7a:	7a3b      	ldrb	r3, [r7, #8]
  408e7c:	2b00      	cmp	r3, #0
  408e7e:	d02a      	beq.n	408ed6 <cmdHandlerOffset+0xa2>
  408e80:	2b01      	cmp	r3, #1
  408e82:	d140      	bne.n	408f06 <cmdHandlerOffset+0xd2>
	{
		case cSet:
			if (offsetType) {
  408e84:	7dfb      	ldrb	r3, [r7, #23]
  408e86:	2b00      	cmp	r3, #0
  408e88:	d007      	beq.n	408e9a <cmdHandlerOffset+0x66>
				ret = setOffsetAccel(ax,offset);
  408e8a:	78fb      	ldrb	r3, [r7, #3]
  408e8c:	4618      	mov	r0, r3
  408e8e:	69b9      	ldr	r1, [r7, #24]
  408e90:	4b23      	ldr	r3, [pc, #140]	; (408f20 <cmdHandlerOffset+0xec>)
  408e92:	4798      	blx	r3
  408e94:	4603      	mov	r3, r0
  408e96:	77fb      	strb	r3, [r7, #31]
  408e98:	e006      	b.n	408ea8 <cmdHandlerOffset+0x74>
			} else {
				ret = setOffsetGyro(ax,offset);
  408e9a:	78fb      	ldrb	r3, [r7, #3]
  408e9c:	4618      	mov	r0, r3
  408e9e:	69b9      	ldr	r1, [r7, #24]
  408ea0:	4b20      	ldr	r3, [pc, #128]	; (408f24 <cmdHandlerOffset+0xf0>)
  408ea2:	4798      	blx	r3
  408ea4:	4603      	mov	r3, r0
  408ea6:	77fb      	strb	r3, [r7, #31]
			}
			if (ret){
  408ea8:	7ffb      	ldrb	r3, [r7, #31]
  408eaa:	2b00      	cmp	r3, #0
  408eac:	d009      	beq.n	408ec2 <cmdHandlerOffset+0x8e>
				printf_mux("%s = %0.5f\r\n",axName , offset);
  408eae:	4b1e      	ldr	r3, [pc, #120]	; (408f28 <cmdHandlerOffset+0xf4>)
  408eb0:	69b8      	ldr	r0, [r7, #24]
  408eb2:	4798      	blx	r3
  408eb4:	4602      	mov	r2, r0
  408eb6:	460b      	mov	r3, r1
  408eb8:	481c      	ldr	r0, [pc, #112]	; (408f2c <cmdHandlerOffset+0xf8>)
  408eba:	6b39      	ldr	r1, [r7, #48]	; 0x30
  408ebc:	4c17      	ldr	r4, [pc, #92]	; (408f1c <cmdHandlerOffset+0xe8>)
  408ebe:	47a0      	blx	r4
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
			}
			break;
  408ec0:	e021      	b.n	408f06 <cmdHandlerOffset+0xd2>
				ret = setOffsetGyro(ax,offset);
			}
			if (ret){
				printf_mux("%s = %0.5f\r\n",axName , offset);
			} else {
				printf_mux("%s Value Error [%f]\r\n", axName, offset);
  408ec2:	4b19      	ldr	r3, [pc, #100]	; (408f28 <cmdHandlerOffset+0xf4>)
  408ec4:	69b8      	ldr	r0, [r7, #24]
  408ec6:	4798      	blx	r3
  408ec8:	4602      	mov	r2, r0
  408eca:	460b      	mov	r3, r1
  408ecc:	4818      	ldr	r0, [pc, #96]	; (408f30 <cmdHandlerOffset+0xfc>)
  408ece:	6b39      	ldr	r1, [r7, #48]	; 0x30
  408ed0:	4c12      	ldr	r4, [pc, #72]	; (408f1c <cmdHandlerOffset+0xe8>)
  408ed2:	47a0      	blx	r4
			}
			break;
  408ed4:	e017      	b.n	408f06 <cmdHandlerOffset+0xd2>
		case cGet:
			if (offsetType) {
  408ed6:	7dfb      	ldrb	r3, [r7, #23]
  408ed8:	2b00      	cmp	r3, #0
  408eda:	d005      	beq.n	408ee8 <cmdHandlerOffset+0xb4>
				offset = getOffsetAccel(ax);
  408edc:	78fb      	ldrb	r3, [r7, #3]
  408ede:	4618      	mov	r0, r3
  408ee0:	4b14      	ldr	r3, [pc, #80]	; (408f34 <cmdHandlerOffset+0x100>)
  408ee2:	4798      	blx	r3
  408ee4:	61b8      	str	r0, [r7, #24]
  408ee6:	e004      	b.n	408ef2 <cmdHandlerOffset+0xbe>
			} else {
				offset = getOffsetGyro(ax);
  408ee8:	78fb      	ldrb	r3, [r7, #3]
  408eea:	4618      	mov	r0, r3
  408eec:	4b12      	ldr	r3, [pc, #72]	; (408f38 <cmdHandlerOffset+0x104>)
  408eee:	4798      	blx	r3
  408ef0:	61b8      	str	r0, [r7, #24]
			}
			printf_mux("%s = %0.5f\r\n", axName, offset);
  408ef2:	4b0d      	ldr	r3, [pc, #52]	; (408f28 <cmdHandlerOffset+0xf4>)
  408ef4:	69b8      	ldr	r0, [r7, #24]
  408ef6:	4798      	blx	r3
  408ef8:	4602      	mov	r2, r0
  408efa:	460b      	mov	r3, r1
  408efc:	480b      	ldr	r0, [pc, #44]	; (408f2c <cmdHandlerOffset+0xf8>)
  408efe:	6b39      	ldr	r1, [r7, #48]	; 0x30
  408f00:	4c06      	ldr	r4, [pc, #24]	; (408f1c <cmdHandlerOffset+0xe8>)
  408f02:	47a0      	blx	r4
			break;
  408f04:	bf00      	nop
	}	
}
  408f06:	3724      	adds	r7, #36	; 0x24
  408f08:	46bd      	mov	sp, r7
  408f0a:	bd90      	pop	{r4, r7, pc}
  408f0c:	0041466c 	.word	0x0041466c
  408f10:	0040c3e5 	.word	0x0040c3e5
  408f14:	00414674 	.word	0x00414674
  408f18:	0041467c 	.word	0x0041467c
  408f1c:	004016a5 	.word	0x004016a5
  408f20:	00400bd9 	.word	0x00400bd9
  408f24:	00400c55 	.word	0x00400c55
  408f28:	0040ab0d 	.word	0x0040ab0d
  408f2c:	004145f0 	.word	0x004145f0
  408f30:	00414600 	.word	0x00414600
  408f34:	00400c31 	.word	0x00400c31
  408f38:	00400cad 	.word	0x00400cad

00408f3c <cKalQAngle>:

void cKalQAngle(commVar val){	
  408f3c:	b590      	push	{r4, r7, lr}
  408f3e:	b087      	sub	sp, #28
  408f40:	af02      	add	r7, sp, #8
  408f42:	1d3b      	adds	r3, r7, #4
  408f44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerKalman(val, &kalmanC.Qangle, "QAngle");
  408f48:	4b05      	ldr	r3, [pc, #20]	; (408f60 <cKalQAngle+0x24>)
  408f4a:	9300      	str	r3, [sp, #0]
  408f4c:	1d3b      	adds	r3, r7, #4
  408f4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408f52:	4b04      	ldr	r3, [pc, #16]	; (408f64 <cKalQAngle+0x28>)
  408f54:	4c04      	ldr	r4, [pc, #16]	; (408f68 <cKalQAngle+0x2c>)
  408f56:	47a0      	blx	r4
}
  408f58:	3714      	adds	r7, #20
  408f5a:	46bd      	mov	sp, r7
  408f5c:	bd90      	pop	{r4, r7, pc}
  408f5e:	bf00      	nop
  408f60:	0041469c 	.word	0x0041469c
  408f64:	20004410 	.word	0x20004410
  408f68:	00408fcd 	.word	0x00408fcd

00408f6c <cKalQBias>:

void cKalQBias(commVar val){	
  408f6c:	b590      	push	{r4, r7, lr}
  408f6e:	b087      	sub	sp, #28
  408f70:	af02      	add	r7, sp, #8
  408f72:	1d3b      	adds	r3, r7, #4
  408f74:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerKalman(val, &kalmanC.Qbias, "QBias");
  408f78:	4b05      	ldr	r3, [pc, #20]	; (408f90 <cKalQBias+0x24>)
  408f7a:	9300      	str	r3, [sp, #0]
  408f7c:	1d3b      	adds	r3, r7, #4
  408f7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408f82:	4b04      	ldr	r3, [pc, #16]	; (408f94 <cKalQBias+0x28>)
  408f84:	4c04      	ldr	r4, [pc, #16]	; (408f98 <cKalQBias+0x2c>)
  408f86:	47a0      	blx	r4
}
  408f88:	3714      	adds	r7, #20
  408f8a:	46bd      	mov	sp, r7
  408f8c:	bd90      	pop	{r4, r7, pc}
  408f8e:	bf00      	nop
  408f90:	004146a4 	.word	0x004146a4
  408f94:	20004418 	.word	0x20004418
  408f98:	00408fcd 	.word	0x00408fcd

00408f9c <cKalRMeasure>:

void cKalRMeasure(commVar val){	
  408f9c:	b590      	push	{r4, r7, lr}
  408f9e:	b087      	sub	sp, #28
  408fa0:	af02      	add	r7, sp, #8
  408fa2:	1d3b      	adds	r3, r7, #4
  408fa4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	cmdHandlerKalman(val, &kalmanC.Rmeasure, "RMeasure");
  408fa8:	4b05      	ldr	r3, [pc, #20]	; (408fc0 <cKalRMeasure+0x24>)
  408faa:	9300      	str	r3, [sp, #0]
  408fac:	1d3b      	adds	r3, r7, #4
  408fae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  408fb2:	4b04      	ldr	r3, [pc, #16]	; (408fc4 <cKalRMeasure+0x28>)
  408fb4:	4c04      	ldr	r4, [pc, #16]	; (408fc8 <cKalRMeasure+0x2c>)
  408fb6:	47a0      	blx	r4
}
  408fb8:	3714      	adds	r7, #20
  408fba:	46bd      	mov	sp, r7
  408fbc:	bd90      	pop	{r4, r7, pc}
  408fbe:	bf00      	nop
  408fc0:	004146ac 	.word	0x004146ac
  408fc4:	20004420 	.word	0x20004420
  408fc8:	00408fcd 	.word	0x00408fcd

00408fcc <cmdHandlerKalman>:

static void cmdHandlerKalman(commVar val, double *Kvalue, const char *valName){
  408fcc:	b590      	push	{r4, r7, lr}
  408fce:	b087      	sub	sp, #28
  408fd0:	af00      	add	r7, sp, #0
  408fd2:	1d3c      	adds	r4, r7, #4
  408fd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  408fd8:	603b      	str	r3, [r7, #0]
	float value = val.value;
  408fda:	68fb      	ldr	r3, [r7, #12]
  408fdc:	617b      	str	r3, [r7, #20]
	
	switch (val.type)
  408fde:	7a3b      	ldrb	r3, [r7, #8]
  408fe0:	2b00      	cmp	r3, #0
  408fe2:	d023      	beq.n	40902c <cmdHandlerKalman+0x60>
  408fe4:	2b01      	cmp	r3, #1
  408fe6:	d129      	bne.n	40903c <cmdHandlerKalman+0x70>
	{
		case cSet:
		if (value > 0){
  408fe8:	4b16      	ldr	r3, [pc, #88]	; (409044 <cmdHandlerKalman+0x78>)
  408fea:	6978      	ldr	r0, [r7, #20]
  408fec:	f04f 0100 	mov.w	r1, #0
  408ff0:	4798      	blx	r3
  408ff2:	4603      	mov	r3, r0
  408ff4:	2b00      	cmp	r3, #0
  408ff6:	d00f      	beq.n	409018 <cmdHandlerKalman+0x4c>
			(*Kvalue) = value;
  408ff8:	4b13      	ldr	r3, [pc, #76]	; (409048 <cmdHandlerKalman+0x7c>)
  408ffa:	6978      	ldr	r0, [r7, #20]
  408ffc:	4798      	blx	r3
  408ffe:	4602      	mov	r2, r0
  409000:	460b      	mov	r3, r1
  409002:	6839      	ldr	r1, [r7, #0]
  409004:	e9c1 2300 	strd	r2, r3, [r1]
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
  409008:	683b      	ldr	r3, [r7, #0]
  40900a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40900e:	480f      	ldr	r0, [pc, #60]	; (40904c <cmdHandlerKalman+0x80>)
  409010:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  409012:	4c0f      	ldr	r4, [pc, #60]	; (409050 <cmdHandlerKalman+0x84>)
  409014:	47a0      	blx	r4
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
		}
		break;
  409016:	e011      	b.n	40903c <cmdHandlerKalman+0x70>
		case cSet:
		if (value > 0){
			(*Kvalue) = value;
			printf_mux("%s = %0.5f\r\n",valName ,(*Kvalue));
		} else {
			printf_mux("%s Value Error [%f]\r\n", valName, value);
  409018:	4b0b      	ldr	r3, [pc, #44]	; (409048 <cmdHandlerKalman+0x7c>)
  40901a:	6978      	ldr	r0, [r7, #20]
  40901c:	4798      	blx	r3
  40901e:	4602      	mov	r2, r0
  409020:	460b      	mov	r3, r1
  409022:	480c      	ldr	r0, [pc, #48]	; (409054 <cmdHandlerKalman+0x88>)
  409024:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  409026:	4c0a      	ldr	r4, [pc, #40]	; (409050 <cmdHandlerKalman+0x84>)
  409028:	47a0      	blx	r4
		}
		break;
  40902a:	e007      	b.n	40903c <cmdHandlerKalman+0x70>
		case cGet:
		printf_mux("%s = %0.5f\r\n", valName, (*Kvalue));
  40902c:	683b      	ldr	r3, [r7, #0]
  40902e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409032:	4806      	ldr	r0, [pc, #24]	; (40904c <cmdHandlerKalman+0x80>)
  409034:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  409036:	4c06      	ldr	r4, [pc, #24]	; (409050 <cmdHandlerKalman+0x84>)
  409038:	47a0      	blx	r4
		break;
  40903a:	bf00      	nop
	}
	
  40903c:	371c      	adds	r7, #28
  40903e:	46bd      	mov	sp, r7
  409040:	bd90      	pop	{r4, r7, pc}
  409042:	bf00      	nop
  409044:	0040b76d 	.word	0x0040b76d
  409048:	0040ab0d 	.word	0x0040ab0d
  40904c:	004145f0 	.word	0x004145f0
  409050:	004016a5 	.word	0x004016a5
  409054:	00414600 	.word	0x00414600

00409058 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  409058:	b480      	push	{r7}
  40905a:	b085      	sub	sp, #20
  40905c:	af00      	add	r7, sp, #0
  40905e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  409060:	687b      	ldr	r3, [r7, #4]
  409062:	f003 0307 	and.w	r3, r3, #7
  409066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  409068:	4b0c      	ldr	r3, [pc, #48]	; (40909c <NVIC_SetPriorityGrouping+0x44>)
  40906a:	68db      	ldr	r3, [r3, #12]
  40906c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  40906e:	68ba      	ldr	r2, [r7, #8]
  409070:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  409074:	4013      	ands	r3, r2
  409076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  409078:	68fb      	ldr	r3, [r7, #12]
  40907a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  40907c:	68bb      	ldr	r3, [r7, #8]
  40907e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  409080:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  409084:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  409088:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  40908a:	4b04      	ldr	r3, [pc, #16]	; (40909c <NVIC_SetPriorityGrouping+0x44>)
  40908c:	68ba      	ldr	r2, [r7, #8]
  40908e:	60da      	str	r2, [r3, #12]
}
  409090:	3714      	adds	r7, #20
  409092:	46bd      	mov	sp, r7
  409094:	f85d 7b04 	ldr.w	r7, [sp], #4
  409098:	4770      	bx	lr
  40909a:	bf00      	nop
  40909c:	e000ed00 	.word	0xe000ed00

004090a0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4090a0:	b480      	push	{r7}
  4090a2:	b083      	sub	sp, #12
  4090a4:	af00      	add	r7, sp, #0
  4090a6:	4603      	mov	r3, r0
  4090a8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4090aa:	4b08      	ldr	r3, [pc, #32]	; (4090cc <NVIC_EnableIRQ+0x2c>)
  4090ac:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4090b0:	0952      	lsrs	r2, r2, #5
  4090b2:	79f9      	ldrb	r1, [r7, #7]
  4090b4:	f001 011f 	and.w	r1, r1, #31
  4090b8:	2001      	movs	r0, #1
  4090ba:	fa00 f101 	lsl.w	r1, r0, r1
  4090be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4090c2:	370c      	adds	r7, #12
  4090c4:	46bd      	mov	sp, r7
  4090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4090ca:	4770      	bx	lr
  4090cc:	e000e100 	.word	0xe000e100

004090d0 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4090d0:	b480      	push	{r7}
  4090d2:	b083      	sub	sp, #12
  4090d4:	af00      	add	r7, sp, #0
  4090d6:	4603      	mov	r3, r0
  4090d8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4090da:	4b09      	ldr	r3, [pc, #36]	; (409100 <NVIC_DisableIRQ+0x30>)
  4090dc:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4090e0:	0952      	lsrs	r2, r2, #5
  4090e2:	79f9      	ldrb	r1, [r7, #7]
  4090e4:	f001 011f 	and.w	r1, r1, #31
  4090e8:	2001      	movs	r0, #1
  4090ea:	fa00 f101 	lsl.w	r1, r0, r1
  4090ee:	3220      	adds	r2, #32
  4090f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4090f4:	370c      	adds	r7, #12
  4090f6:	46bd      	mov	sp, r7
  4090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4090fc:	4770      	bx	lr
  4090fe:	bf00      	nop
  409100:	e000e100 	.word	0xe000e100

00409104 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  409104:	b480      	push	{r7}
  409106:	b083      	sub	sp, #12
  409108:	af00      	add	r7, sp, #0
  40910a:	4603      	mov	r3, r0
  40910c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40910e:	4b09      	ldr	r3, [pc, #36]	; (409134 <NVIC_ClearPendingIRQ+0x30>)
  409110:	f997 2007 	ldrsb.w	r2, [r7, #7]
  409114:	0952      	lsrs	r2, r2, #5
  409116:	79f9      	ldrb	r1, [r7, #7]
  409118:	f001 011f 	and.w	r1, r1, #31
  40911c:	2001      	movs	r0, #1
  40911e:	fa00 f101 	lsl.w	r1, r0, r1
  409122:	3260      	adds	r2, #96	; 0x60
  409124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  409128:	370c      	adds	r7, #12
  40912a:	46bd      	mov	sp, r7
  40912c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409130:	4770      	bx	lr
  409132:	bf00      	nop
  409134:	e000e100 	.word	0xe000e100

00409138 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  409138:	b480      	push	{r7}
  40913a:	b083      	sub	sp, #12
  40913c:	af00      	add	r7, sp, #0
  40913e:	4603      	mov	r3, r0
  409140:	6039      	str	r1, [r7, #0]
  409142:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  409144:	f997 3007 	ldrsb.w	r3, [r7, #7]
  409148:	2b00      	cmp	r3, #0
  40914a:	da0b      	bge.n	409164 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40914c:	490d      	ldr	r1, [pc, #52]	; (409184 <NVIC_SetPriority+0x4c>)
  40914e:	79fb      	ldrb	r3, [r7, #7]
  409150:	f003 030f 	and.w	r3, r3, #15
  409154:	3b04      	subs	r3, #4
  409156:	683a      	ldr	r2, [r7, #0]
  409158:	b2d2      	uxtb	r2, r2
  40915a:	0112      	lsls	r2, r2, #4
  40915c:	b2d2      	uxtb	r2, r2
  40915e:	440b      	add	r3, r1
  409160:	761a      	strb	r2, [r3, #24]
  409162:	e009      	b.n	409178 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  409164:	4908      	ldr	r1, [pc, #32]	; (409188 <NVIC_SetPriority+0x50>)
  409166:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40916a:	683a      	ldr	r2, [r7, #0]
  40916c:	b2d2      	uxtb	r2, r2
  40916e:	0112      	lsls	r2, r2, #4
  409170:	b2d2      	uxtb	r2, r2
  409172:	440b      	add	r3, r1
  409174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  409178:	370c      	adds	r7, #12
  40917a:	46bd      	mov	sp, r7
  40917c:	f85d 7b04 	ldr.w	r7, [sp], #4
  409180:	4770      	bx	lr
  409182:	bf00      	nop
  409184:	e000ed00 	.word	0xe000ed00
  409188:	e000e100 	.word	0xe000e100

0040918c <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  40918c:	b580      	push	{r7, lr}
  40918e:	b082      	sub	sp, #8
  409190:	af00      	add	r7, sp, #0
  409192:	6078      	str	r0, [r7, #4]
  409194:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  409196:	4804      	ldr	r0, [pc, #16]	; (4091a8 <vApplicationStackOverflowHook+0x1c>)
  409198:	6879      	ldr	r1, [r7, #4]
  40919a:	683a      	ldr	r2, [r7, #0]
  40919c:	4b03      	ldr	r3, [pc, #12]	; (4091ac <vApplicationStackOverflowHook+0x20>)
  40919e:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  4091a0:	2019      	movs	r0, #25
  4091a2:	4b03      	ldr	r3, [pc, #12]	; (4091b0 <vApplicationStackOverflowHook+0x24>)
  4091a4:	4798      	blx	r3
	}
  4091a6:	e7fb      	b.n	4091a0 <vApplicationStackOverflowHook+0x14>
  4091a8:	004146b8 	.word	0x004146b8
  4091ac:	0040b821 	.word	0x0040b821
  4091b0:	00403e95 	.word	0x00403e95

004091b4 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  4091b4:	b480      	push	{r7}
  4091b6:	af00      	add	r7, sp, #0
}
  4091b8:	46bd      	mov	sp, r7
  4091ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091be:	4770      	bx	lr

004091c0 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  4091c0:	b480      	push	{r7}
  4091c2:	af00      	add	r7, sp, #0
	g_tickCounter++;
  4091c4:	4b04      	ldr	r3, [pc, #16]	; (4091d8 <vApplicationTickHook+0x18>)
  4091c6:	681b      	ldr	r3, [r3, #0]
  4091c8:	1c5a      	adds	r2, r3, #1
  4091ca:	4b03      	ldr	r3, [pc, #12]	; (4091d8 <vApplicationTickHook+0x18>)
  4091cc:	601a      	str	r2, [r3, #0]
}
  4091ce:	46bd      	mov	sp, r7
  4091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4091d4:	4770      	bx	lr
  4091d6:	bf00      	nop
  4091d8:	2000457c 	.word	0x2000457c

004091dc <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  4091dc:	b580      	push	{r7, lr}
  4091de:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  4091e0:	4b02      	ldr	r3, [pc, #8]	; (4091ec <vApplicationMallocFailedHook+0x10>)
  4091e2:	4798      	blx	r3
	for (;;) {
		LED_On(LED2_GPIO);
  4091e4:	2019      	movs	r0, #25
  4091e6:	4b02      	ldr	r3, [pc, #8]	; (4091f0 <vApplicationMallocFailedHook+0x14>)
  4091e8:	4798      	blx	r3
	}
  4091ea:	e7fb      	b.n	4091e4 <vApplicationMallocFailedHook+0x8>
  4091ec:	00406255 	.word	0x00406255
  4091f0:	00403e95 	.word	0x00403e95

004091f4 <task_monitor>:
/**
 * \brief This task, when activated, send every ten seconds on debug UART
 * the whole report of free heap and total tasks status
 */
static void task_monitor(void *pvParameters)
{
  4091f4:	b590      	push	{r4, r7, lr}
  4091f6:	b083      	sub	sp, #12
  4091f8:	af00      	add	r7, sp, #0
  4091fa:	6078      	str	r0, [r7, #4]
	static portCHAR szList[128];
	static uint32_t freeHeap;
	UNUSED(pvParameters);

	for (;;) {
		vTaskDelay(DELAY_1S);
  4091fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  409200:	4b13      	ldr	r3, [pc, #76]	; (409250 <task_monitor+0x5c>)
  409202:	4798      	blx	r3
		xSemaphoreTake(xseMonitor, portMAX_DELAY); //Button Semaphore
  409204:	4b13      	ldr	r3, [pc, #76]	; (409254 <task_monitor+0x60>)
  409206:	681b      	ldr	r3, [r3, #0]
  409208:	4618      	mov	r0, r3
  40920a:	2100      	movs	r1, #0
  40920c:	f04f 32ff 	mov.w	r2, #4294967295
  409210:	2300      	movs	r3, #0
  409212:	4c11      	ldr	r4, [pc, #68]	; (409258 <task_monitor+0x64>)
  409214:	47a0      	blx	r4
		printf_mux("--- Number of Tasks: %u\n", (unsigned int)uxTaskGetNumberOfTasks());
  409216:	4b11      	ldr	r3, [pc, #68]	; (40925c <task_monitor+0x68>)
  409218:	4798      	blx	r3
  40921a:	4603      	mov	r3, r0
  40921c:	4810      	ldr	r0, [pc, #64]	; (409260 <task_monitor+0x6c>)
  40921e:	4619      	mov	r1, r3
  409220:	4b10      	ldr	r3, [pc, #64]	; (409264 <task_monitor+0x70>)
  409222:	4798      	blx	r3
		printf_mux("Name\t\tState\tPrior\tStack\tNum\n");
  409224:	4810      	ldr	r0, [pc, #64]	; (409268 <task_monitor+0x74>)
  409226:	4b0f      	ldr	r3, [pc, #60]	; (409264 <task_monitor+0x70>)
  409228:	4798      	blx	r3
		vTaskList((signed portCHAR *)szList);
  40922a:	4810      	ldr	r0, [pc, #64]	; (40926c <task_monitor+0x78>)
  40922c:	4b10      	ldr	r3, [pc, #64]	; (409270 <task_monitor+0x7c>)
  40922e:	4798      	blx	r3
		printf_mux(szList);
  409230:	480e      	ldr	r0, [pc, #56]	; (40926c <task_monitor+0x78>)
  409232:	4b0c      	ldr	r3, [pc, #48]	; (409264 <task_monitor+0x70>)
  409234:	4798      	blx	r3
		freeHeap = (uint32_t)xPortGetFreeHeapSize();
  409236:	4b0f      	ldr	r3, [pc, #60]	; (409274 <task_monitor+0x80>)
  409238:	4798      	blx	r3
  40923a:	4602      	mov	r2, r0
  40923c:	4b0e      	ldr	r3, [pc, #56]	; (409278 <task_monitor+0x84>)
  40923e:	601a      	str	r2, [r3, #0]
		printf_mux("Free Heap: %u\n", freeHeap);
  409240:	4b0d      	ldr	r3, [pc, #52]	; (409278 <task_monitor+0x84>)
  409242:	681b      	ldr	r3, [r3, #0]
  409244:	480d      	ldr	r0, [pc, #52]	; (40927c <task_monitor+0x88>)
  409246:	4619      	mov	r1, r3
  409248:	4b06      	ldr	r3, [pc, #24]	; (409264 <task_monitor+0x70>)
  40924a:	4798      	blx	r3
	}
  40924c:	e7d6      	b.n	4091fc <task_monitor+0x8>
  40924e:	bf00      	nop
  409250:	004070fd 	.word	0x004070fd
  409254:	2000464c 	.word	0x2000464c
  409258:	00406a31 	.word	0x00406a31
  40925c:	00407505 	.word	0x00407505
  409260:	004146d0 	.word	0x004146d0
  409264:	004016a5 	.word	0x004016a5
  409268:	004146ec 	.word	0x004146ec
  40926c:	200044a0 	.word	0x200044a0
  409270:	0040751d 	.word	0x0040751d
  409274:	00406465 	.word	0x00406465
  409278:	20004520 	.word	0x20004520
  40927c:	0041470c 	.word	0x0041470c

00409280 <task_led0>:
}

static void task_led0(void *pvParameters)
{
  409280:	b580      	push	{r7, lr}
  409282:	b082      	sub	sp, #8
  409284:	af00      	add	r7, sp, #0
  409286:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  409288:	2017      	movs	r0, #23
  40928a:	4b03      	ldr	r3, [pc, #12]	; (409298 <task_led0+0x18>)
  40928c:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  40928e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  409292:	4b02      	ldr	r3, [pc, #8]	; (40929c <task_led0+0x1c>)
  409294:	4798      	blx	r3
	}
  409296:	e7f7      	b.n	409288 <task_led0+0x8>
  409298:	00404e39 	.word	0x00404e39
  40929c:	004070fd 	.word	0x004070fd

004092a0 <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  4092a0:	b590      	push	{r4, r7, lr}
  4092a2:	b083      	sub	sp, #12
  4092a4:	af00      	add	r7, sp, #0
  4092a6:	6078      	str	r0, [r7, #4]
  4092a8:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  4092aa:	4b05      	ldr	r3, [pc, #20]	; (4092c0 <button_handler+0x20>)
  4092ac:	681b      	ldr	r3, [r3, #0]
  4092ae:	4618      	mov	r0, r3
  4092b0:	2100      	movs	r1, #0
  4092b2:	2200      	movs	r2, #0
  4092b4:	2300      	movs	r3, #0
  4092b6:	4c03      	ldr	r4, [pc, #12]	; (4092c4 <button_handler+0x24>)
  4092b8:	47a0      	blx	r4
}
  4092ba:	370c      	adds	r7, #12
  4092bc:	46bd      	mov	sp, r7
  4092be:	bd90      	pop	{r4, r7, pc}
  4092c0:	2000464c 	.word	0x2000464c
  4092c4:	00406975 	.word	0x00406975

004092c8 <config_interrupt>:

void config_interrupt(){
  4092c8:	b590      	push	{r4, r7, lr}
  4092ca:	b083      	sub	sp, #12
  4092cc:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  4092ce:	4b22      	ldr	r3, [pc, #136]	; (409358 <config_interrupt+0x90>)
  4092d0:	9300      	str	r3, [sp, #0]
  4092d2:	4822      	ldr	r0, [pc, #136]	; (40935c <config_interrupt+0x94>)
  4092d4:	210b      	movs	r1, #11
  4092d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4092da:	2350      	movs	r3, #80	; 0x50
  4092dc:	4c20      	ldr	r4, [pc, #128]	; (409360 <config_interrupt+0x98>)
  4092de:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  4092e0:	481e      	ldr	r0, [pc, #120]	; (40935c <config_interrupt+0x94>)
  4092e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4092e6:	4b1f      	ldr	r3, [pc, #124]	; (409364 <config_interrupt+0x9c>)
  4092e8:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	configEncoderPin();
  4092ea:	4b1f      	ldr	r3, [pc, #124]	; (409368 <config_interrupt+0xa0>)
  4092ec:	4798      	blx	r3
	
	NVIC_DisableIRQ(PIOA_IRQn);
  4092ee:	200b      	movs	r0, #11
  4092f0:	4b1e      	ldr	r3, [pc, #120]	; (40936c <config_interrupt+0xa4>)
  4092f2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  4092f4:	200b      	movs	r0, #11
  4092f6:	4b1e      	ldr	r3, [pc, #120]	; (409370 <config_interrupt+0xa8>)
  4092f8:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  4092fa:	200b      	movs	r0, #11
  4092fc:	2100      	movs	r1, #0
  4092fe:	4b1d      	ldr	r3, [pc, #116]	; (409374 <config_interrupt+0xac>)
  409300:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  409302:	200b      	movs	r0, #11
  409304:	4b1c      	ldr	r3, [pc, #112]	; (409378 <config_interrupt+0xb0>)
  409306:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  409308:	2001      	movs	r0, #1
  40930a:	2100      	movs	r1, #0
  40930c:	2203      	movs	r2, #3
  40930e:	4b1b      	ldr	r3, [pc, #108]	; (40937c <config_interrupt+0xb4>)
  409310:	4798      	blx	r3
  409312:	4602      	mov	r2, r0
  409314:	4b1a      	ldr	r3, [pc, #104]	; (409380 <config_interrupt+0xb8>)
  409316:	601a      	str	r2, [r3, #0]
  409318:	4b19      	ldr	r3, [pc, #100]	; (409380 <config_interrupt+0xb8>)
  40931a:	681b      	ldr	r3, [r3, #0]
  40931c:	2b00      	cmp	r3, #0
  40931e:	d007      	beq.n	409330 <config_interrupt+0x68>
  409320:	4b17      	ldr	r3, [pc, #92]	; (409380 <config_interrupt+0xb8>)
  409322:	681b      	ldr	r3, [r3, #0]
  409324:	4618      	mov	r0, r3
  409326:	2100      	movs	r1, #0
  409328:	2200      	movs	r2, #0
  40932a:	2300      	movs	r3, #0
  40932c:	4c15      	ldr	r4, [pc, #84]	; (409384 <config_interrupt+0xbc>)
  40932e:	47a0      	blx	r4
	configASSERT(xseMonitor);
  409330:	4b13      	ldr	r3, [pc, #76]	; (409380 <config_interrupt+0xb8>)
  409332:	681b      	ldr	r3, [r3, #0]
  409334:	2b00      	cmp	r3, #0
  409336:	d103      	bne.n	409340 <config_interrupt+0x78>
  409338:	4b13      	ldr	r3, [pc, #76]	; (409388 <config_interrupt+0xc0>)
  40933a:	4798      	blx	r3
  40933c:	bf00      	nop
  40933e:	e7fd      	b.n	40933c <config_interrupt+0x74>
	xSemaphoreTake(xseMonitor, 0);
  409340:	4b0f      	ldr	r3, [pc, #60]	; (409380 <config_interrupt+0xb8>)
  409342:	681b      	ldr	r3, [r3, #0]
  409344:	4618      	mov	r0, r3
  409346:	2100      	movs	r1, #0
  409348:	2200      	movs	r2, #0
  40934a:	2300      	movs	r3, #0
  40934c:	4c0f      	ldr	r4, [pc, #60]	; (40938c <config_interrupt+0xc4>)
  40934e:	47a0      	blx	r4
}
  409350:	3704      	adds	r7, #4
  409352:	46bd      	mov	sp, r7
  409354:	bd90      	pop	{r4, r7, pc}
  409356:	bf00      	nop
  409358:	004092a1 	.word	0x004092a1
  40935c:	400e0e00 	.word	0x400e0e00
  409360:	00405241 	.word	0x00405241
  409364:	00404d75 	.word	0x00404d75
  409368:	00400a71 	.word	0x00400a71
  40936c:	004090d1 	.word	0x004090d1
  409370:	00409105 	.word	0x00409105
  409374:	00409139 	.word	0x00409139
  409378:	004090a1 	.word	0x004090a1
  40937c:	00406685 	.word	0x00406685
  409380:	2000464c 	.word	0x2000464c
  409384:	00406805 	.word	0x00406805
  409388:	00406255 	.word	0x00406255
  40938c:	00406a31 	.word	0x00406a31

00409390 <main>:

int main (void)
{
  409390:	b590      	push	{r4, r7, lr}
  409392:	b085      	sub	sp, #20
  409394:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  409396:	4b63      	ldr	r3, [pc, #396]	; (409524 <main+0x194>)
  409398:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  40939a:	2000      	movs	r0, #0
  40939c:	4b62      	ldr	r3, [pc, #392]	; (409528 <main+0x198>)
  40939e:	4798      	blx	r3
	board_init();
  4093a0:	4b62      	ldr	r3, [pc, #392]	; (40952c <main+0x19c>)
  4093a2:	4798      	blx	r3
	g_tickCounter = 0;
  4093a4:	4b62      	ldr	r3, [pc, #392]	; (409530 <main+0x1a0>)
  4093a6:	2200      	movs	r2, #0
  4093a8:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  4093aa:	4b62      	ldr	r3, [pc, #392]	; (409534 <main+0x1a4>)
  4093ac:	4798      	blx	r3
	printf("Console OK!\n");
  4093ae:	4862      	ldr	r0, [pc, #392]	; (409538 <main+0x1a8>)
  4093b0:	4b62      	ldr	r3, [pc, #392]	; (40953c <main+0x1ac>)
  4093b2:	4798      	blx	r3
	
	config_interrupt();
  4093b4:	4b62      	ldr	r3, [pc, #392]	; (409540 <main+0x1b0>)
  4093b6:	4798      	blx	r3
	
#ifdef TASK_MONITOR
	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  4093b8:	2300      	movs	r3, #0
  4093ba:	9300      	str	r3, [sp, #0]
  4093bc:	2300      	movs	r3, #0
  4093be:	9301      	str	r3, [sp, #4]
  4093c0:	2300      	movs	r3, #0
  4093c2:	9302      	str	r3, [sp, #8]
  4093c4:	2300      	movs	r3, #0
  4093c6:	9303      	str	r3, [sp, #12]
  4093c8:	485e      	ldr	r0, [pc, #376]	; (409544 <main+0x1b4>)
  4093ca:	495f      	ldr	r1, [pc, #380]	; (409548 <main+0x1b8>)
  4093cc:	f44f 7280 	mov.w	r2, #256	; 0x100
  4093d0:	2300      	movs	r3, #0
  4093d2:	4c5e      	ldr	r4, [pc, #376]	; (40954c <main+0x1bc>)
  4093d4:	47a0      	blx	r4
  4093d6:	4603      	mov	r3, r0
  4093d8:	2b01      	cmp	r3, #1
  4093da:	d006      	beq.n	4093ea <main+0x5a>
	TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Monitor task\r\n");
  4093dc:	485c      	ldr	r0, [pc, #368]	; (409550 <main+0x1c0>)
  4093de:	4b57      	ldr	r3, [pc, #348]	; (40953c <main+0x1ac>)
  4093e0:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4093e2:	2019      	movs	r0, #25
  4093e4:	4b5b      	ldr	r3, [pc, #364]	; (409554 <main+0x1c4>)
  4093e6:	4798      	blx	r3
  4093e8:	e002      	b.n	4093f0 <main+0x60>
	} else {
		printf("Task Monitor Created!\n");
  4093ea:	485b      	ldr	r0, [pc, #364]	; (409558 <main+0x1c8>)
  4093ec:	4b53      	ldr	r3, [pc, #332]	; (40953c <main+0x1ac>)
  4093ee:	4798      	blx	r3
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  4093f0:	2301      	movs	r3, #1
  4093f2:	9300      	str	r3, [sp, #0]
  4093f4:	2300      	movs	r3, #0
  4093f6:	9301      	str	r3, [sp, #4]
  4093f8:	2300      	movs	r3, #0
  4093fa:	9302      	str	r3, [sp, #8]
  4093fc:	2300      	movs	r3, #0
  4093fe:	9303      	str	r3, [sp, #12]
  409400:	4856      	ldr	r0, [pc, #344]	; (40955c <main+0x1cc>)
  409402:	4957      	ldr	r1, [pc, #348]	; (409560 <main+0x1d0>)
  409404:	2246      	movs	r2, #70	; 0x46
  409406:	2300      	movs	r3, #0
  409408:	4c50      	ldr	r4, [pc, #320]	; (40954c <main+0x1bc>)
  40940a:	47a0      	blx	r4
  40940c:	4603      	mov	r3, r0
  40940e:	2b01      	cmp	r3, #1
  409410:	d006      	beq.n	409420 <main+0x90>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  409412:	4854      	ldr	r0, [pc, #336]	; (409564 <main+0x1d4>)
  409414:	4b49      	ldr	r3, [pc, #292]	; (40953c <main+0x1ac>)
  409416:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409418:	2019      	movs	r0, #25
  40941a:	4b4e      	ldr	r3, [pc, #312]	; (409554 <main+0x1c4>)
  40941c:	4798      	blx	r3
  40941e:	e002      	b.n	409426 <main+0x96>
	} else {
		printf("Task Led0 Created!\n");
  409420:	4851      	ldr	r0, [pc, #324]	; (409568 <main+0x1d8>)
  409422:	4b46      	ldr	r3, [pc, #280]	; (40953c <main+0x1ac>)
  409424:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  409426:	2304      	movs	r3, #4
  409428:	9300      	str	r3, [sp, #0]
  40942a:	2300      	movs	r3, #0
  40942c:	9301      	str	r3, [sp, #4]
  40942e:	2300      	movs	r3, #0
  409430:	9302      	str	r3, [sp, #8]
  409432:	2300      	movs	r3, #0
  409434:	9303      	str	r3, [sp, #12]
  409436:	484d      	ldr	r0, [pc, #308]	; (40956c <main+0x1dc>)
  409438:	494d      	ldr	r1, [pc, #308]	; (409570 <main+0x1e0>)
  40943a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40943e:	2300      	movs	r3, #0
  409440:	4c42      	ldr	r4, [pc, #264]	; (40954c <main+0x1bc>)
  409442:	47a0      	blx	r4
  409444:	4603      	mov	r3, r0
  409446:	2b01      	cmp	r3, #1
  409448:	d006      	beq.n	409458 <main+0xc8>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  40944a:	484a      	ldr	r0, [pc, #296]	; (409574 <main+0x1e4>)
  40944c:	4b3b      	ldr	r3, [pc, #236]	; (40953c <main+0x1ac>)
  40944e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409450:	2019      	movs	r0, #25
  409452:	4b40      	ldr	r3, [pc, #256]	; (409554 <main+0x1c4>)
  409454:	4798      	blx	r3
  409456:	e002      	b.n	40945e <main+0xce>
	} else {
		printf("Task IMU_T Created!\n");
  409458:	4847      	ldr	r0, [pc, #284]	; (409578 <main+0x1e8>)
  40945a:	4b38      	ldr	r3, [pc, #224]	; (40953c <main+0x1ac>)
  40945c:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  40945e:	2302      	movs	r3, #2
  409460:	9300      	str	r3, [sp, #0]
  409462:	4b46      	ldr	r3, [pc, #280]	; (40957c <main+0x1ec>)
  409464:	9301      	str	r3, [sp, #4]
  409466:	2300      	movs	r3, #0
  409468:	9302      	str	r3, [sp, #8]
  40946a:	2300      	movs	r3, #0
  40946c:	9303      	str	r3, [sp, #12]
  40946e:	4844      	ldr	r0, [pc, #272]	; (409580 <main+0x1f0>)
  409470:	4944      	ldr	r1, [pc, #272]	; (409584 <main+0x1f4>)
  409472:	f44f 7280 	mov.w	r2, #256	; 0x100
  409476:	2300      	movs	r3, #0
  409478:	4c34      	ldr	r4, [pc, #208]	; (40954c <main+0x1bc>)
  40947a:	47a0      	blx	r4
  40947c:	4603      	mov	r3, r0
  40947e:	2b01      	cmp	r3, #1
  409480:	d006      	beq.n	409490 <main+0x100>
	TASK_LCD_STACK_PRIORITY, &xLCDHandler) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  409482:	4841      	ldr	r0, [pc, #260]	; (409588 <main+0x1f8>)
  409484:	4b2d      	ldr	r3, [pc, #180]	; (40953c <main+0x1ac>)
  409486:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409488:	2019      	movs	r0, #25
  40948a:	4b32      	ldr	r3, [pc, #200]	; (409554 <main+0x1c4>)
  40948c:	4798      	blx	r3
  40948e:	e002      	b.n	409496 <main+0x106>
	} else {
		printf("Task LCD_T Created!\n");
  409490:	483e      	ldr	r0, [pc, #248]	; (40958c <main+0x1fc>)
  409492:	4b2a      	ldr	r3, [pc, #168]	; (40953c <main+0x1ac>)
  409494:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_T", TASK_UART_STACK_SIZE, NULL,
  409496:	2303      	movs	r3, #3
  409498:	9300      	str	r3, [sp, #0]
  40949a:	4b3d      	ldr	r3, [pc, #244]	; (409590 <main+0x200>)
  40949c:	9301      	str	r3, [sp, #4]
  40949e:	2300      	movs	r3, #0
  4094a0:	9302      	str	r3, [sp, #8]
  4094a2:	2300      	movs	r3, #0
  4094a4:	9303      	str	r3, [sp, #12]
  4094a6:	483b      	ldr	r0, [pc, #236]	; (409594 <main+0x204>)
  4094a8:	493b      	ldr	r1, [pc, #236]	; (409598 <main+0x208>)
  4094aa:	f44f 7200 	mov.w	r2, #512	; 0x200
  4094ae:	2300      	movs	r3, #0
  4094b0:	4c26      	ldr	r4, [pc, #152]	; (40954c <main+0x1bc>)
  4094b2:	47a0      	blx	r4
  4094b4:	4603      	mov	r3, r0
  4094b6:	2b01      	cmp	r3, #1
  4094b8:	d006      	beq.n	4094c8 <main+0x138>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  4094ba:	4838      	ldr	r0, [pc, #224]	; (40959c <main+0x20c>)
  4094bc:	4b1f      	ldr	r3, [pc, #124]	; (40953c <main+0x1ac>)
  4094be:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4094c0:	2019      	movs	r0, #25
  4094c2:	4b24      	ldr	r3, [pc, #144]	; (409554 <main+0x1c4>)
  4094c4:	4798      	blx	r3
  4094c6:	e007      	b.n	4094d8 <main+0x148>
	} else {
		//Starts Suspend (Commands by UART will control the resume):
		vTaskSuspend(xTXHandler);
  4094c8:	4b31      	ldr	r3, [pc, #196]	; (409590 <main+0x200>)
  4094ca:	681b      	ldr	r3, [r3, #0]
  4094cc:	4618      	mov	r0, r3
  4094ce:	4b34      	ldr	r3, [pc, #208]	; (4095a0 <main+0x210>)
  4094d0:	4798      	blx	r3
		printf("Task TX_T Created!\n");
  4094d2:	4834      	ldr	r0, [pc, #208]	; (4095a4 <main+0x214>)
  4094d4:	4b19      	ldr	r3, [pc, #100]	; (40953c <main+0x1ac>)
  4094d6:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, "RX_T", TASK_UART_STACK_SIZE, NULL,
  4094d8:	2303      	movs	r3, #3
  4094da:	9300      	str	r3, [sp, #0]
  4094dc:	2300      	movs	r3, #0
  4094de:	9301      	str	r3, [sp, #4]
  4094e0:	2300      	movs	r3, #0
  4094e2:	9302      	str	r3, [sp, #8]
  4094e4:	2300      	movs	r3, #0
  4094e6:	9303      	str	r3, [sp, #12]
  4094e8:	482f      	ldr	r0, [pc, #188]	; (4095a8 <main+0x218>)
  4094ea:	4930      	ldr	r1, [pc, #192]	; (4095ac <main+0x21c>)
  4094ec:	f44f 7200 	mov.w	r2, #512	; 0x200
  4094f0:	2300      	movs	r3, #0
  4094f2:	4c16      	ldr	r4, [pc, #88]	; (40954c <main+0x1bc>)
  4094f4:	47a0      	blx	r4
  4094f6:	4603      	mov	r3, r0
  4094f8:	2b01      	cmp	r3, #1
  4094fa:	d006      	beq.n	40950a <main+0x17a>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  4094fc:	482c      	ldr	r0, [pc, #176]	; (4095b0 <main+0x220>)
  4094fe:	4b0f      	ldr	r3, [pc, #60]	; (40953c <main+0x1ac>)
  409500:	4798      	blx	r3
		LED_On(LED2_GPIO);
  409502:	2019      	movs	r0, #25
  409504:	4b13      	ldr	r3, [pc, #76]	; (409554 <main+0x1c4>)
  409506:	4798      	blx	r3
  409508:	e002      	b.n	409510 <main+0x180>
	} else {
		printf("Task RX_T Created!\n");
  40950a:	482a      	ldr	r0, [pc, #168]	; (4095b4 <main+0x224>)
  40950c:	4b0b      	ldr	r3, [pc, #44]	; (40953c <main+0x1ac>)
  40950e:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  409510:	4b29      	ldr	r3, [pc, #164]	; (4095b8 <main+0x228>)
  409512:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  409514:	2019      	movs	r0, #25
  409516:	4b0f      	ldr	r3, [pc, #60]	; (409554 <main+0x1c4>)
  409518:	4798      	blx	r3
	return 0;
  40951a:	2300      	movs	r3, #0
}
  40951c:	4618      	mov	r0, r3
  40951e:	3704      	adds	r7, #4
  409520:	46bd      	mov	sp, r7
  409522:	bd90      	pop	{r4, r7, pc}
  409524:	00402195 	.word	0x00402195
  409528:	00409059 	.word	0x00409059
  40952c:	00403d31 	.word	0x00403d31
  409530:	2000457c 	.word	0x2000457c
  409534:	00401701 	.word	0x00401701
  409538:	0041471c 	.word	0x0041471c
  40953c:	0040b821 	.word	0x0040b821
  409540:	004092c9 	.word	0x004092c9
  409544:	004091f5 	.word	0x004091f5
  409548:	0041472c 	.word	0x0041472c
  40954c:	00406e91 	.word	0x00406e91
  409550:	00414734 	.word	0x00414734
  409554:	00403e95 	.word	0x00403e95
  409558:	00414754 	.word	0x00414754
  40955c:	00409281 	.word	0x00409281
  409560:	0041476c 	.word	0x0041476c
  409564:	00414774 	.word	0x00414774
  409568:	00414798 	.word	0x00414798
  40956c:	00408919 	.word	0x00408919
  409570:	004147ac 	.word	0x004147ac
  409574:	004147b4 	.word	0x004147b4
  409578:	004147d4 	.word	0x004147d4
  40957c:	200045c8 	.word	0x200045c8
  409580:	00401829 	.word	0x00401829
  409584:	004147ec 	.word	0x004147ec
  409588:	004147f4 	.word	0x004147f4
  40958c:	00414814 	.word	0x00414814
  409590:	20004558 	.word	0x20004558
  409594:	00401b9d 	.word	0x00401b9d
  409598:	0041482c 	.word	0x0041482c
  40959c:	00414834 	.word	0x00414834
  4095a0:	00407161 	.word	0x00407161
  4095a4:	00414854 	.word	0x00414854
  4095a8:	00401de1 	.word	0x00401de1
  4095ac:	00414868 	.word	0x00414868
  4095b0:	00414870 	.word	0x00414870
  4095b4:	00414890 	.word	0x00414890
  4095b8:	0040731d 	.word	0x0040731d

004095bc <sin>:
  4095bc:	b570      	push	{r4, r5, r6, lr}
  4095be:	4e22      	ldr	r6, [pc, #136]	; (409648 <sin+0x8c>)
  4095c0:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  4095c4:	42b4      	cmp	r4, r6
  4095c6:	b086      	sub	sp, #24
  4095c8:	4602      	mov	r2, r0
  4095ca:	460b      	mov	r3, r1
  4095cc:	dd1a      	ble.n	409604 <sin+0x48>
  4095ce:	4d1f      	ldr	r5, [pc, #124]	; (40964c <sin+0x90>)
  4095d0:	42ac      	cmp	r4, r5
  4095d2:	dd03      	ble.n	4095dc <sin+0x20>
  4095d4:	f001 f93a 	bl	40a84c <__aeabi_dsub>
  4095d8:	b006      	add	sp, #24
  4095da:	bd70      	pop	{r4, r5, r6, pc}
  4095dc:	aa02      	add	r2, sp, #8
  4095de:	f000 f837 	bl	409650 <__ieee754_rem_pio2>
  4095e2:	f000 0003 	and.w	r0, r0, #3
  4095e6:	2801      	cmp	r0, #1
  4095e8:	d01d      	beq.n	409626 <sin+0x6a>
  4095ea:	2802      	cmp	r0, #2
  4095ec:	d012      	beq.n	409614 <sin+0x58>
  4095ee:	b308      	cbz	r0, 409634 <sin+0x78>
  4095f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4095f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4095f8:	f000 fa4a 	bl	409a90 <__kernel_cos>
  4095fc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  409600:	b006      	add	sp, #24
  409602:	bd70      	pop	{r4, r5, r6, pc}
  409604:	2300      	movs	r3, #0
  409606:	9300      	str	r3, [sp, #0]
  409608:	2200      	movs	r2, #0
  40960a:	2300      	movs	r3, #0
  40960c:	f000 ff44 	bl	40a498 <__kernel_sin>
  409610:	b006      	add	sp, #24
  409612:	bd70      	pop	{r4, r5, r6, pc}
  409614:	2301      	movs	r3, #1
  409616:	9300      	str	r3, [sp, #0]
  409618:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40961c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409620:	f000 ff3a 	bl	40a498 <__kernel_sin>
  409624:	e7ea      	b.n	4095fc <sin+0x40>
  409626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40962a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40962e:	f000 fa2f 	bl	409a90 <__kernel_cos>
  409632:	e7d1      	b.n	4095d8 <sin+0x1c>
  409634:	2301      	movs	r3, #1
  409636:	9300      	str	r3, [sp, #0]
  409638:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40963c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409640:	f000 ff2a 	bl	40a498 <__kernel_sin>
  409644:	e7c8      	b.n	4095d8 <sin+0x1c>
  409646:	bf00      	nop
  409648:	3fe921fb 	.word	0x3fe921fb
  40964c:	7fefffff 	.word	0x7fefffff

00409650 <__ieee754_rem_pio2>:
  409650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409654:	4b96      	ldr	r3, [pc, #600]	; (4098b0 <__ieee754_rem_pio2+0x260>)
  409656:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40965a:	429e      	cmp	r6, r3
  40965c:	b091      	sub	sp, #68	; 0x44
  40965e:	4604      	mov	r4, r0
  409660:	460d      	mov	r5, r1
  409662:	468b      	mov	fp, r1
  409664:	4690      	mov	r8, r2
  409666:	f340 8081 	ble.w	40976c <__ieee754_rem_pio2+0x11c>
  40966a:	4b92      	ldr	r3, [pc, #584]	; (4098b4 <__ieee754_rem_pio2+0x264>)
  40966c:	429e      	cmp	r6, r3
  40966e:	dc26      	bgt.n	4096be <__ieee754_rem_pio2+0x6e>
  409670:	a385      	add	r3, pc, #532	; (adr r3, 409888 <__ieee754_rem_pio2+0x238>)
  409672:	e9d3 2300 	ldrd	r2, r3, [r3]
  409676:	2900      	cmp	r1, #0
  409678:	f340 81a0 	ble.w	4099bc <__ieee754_rem_pio2+0x36c>
  40967c:	f001 f8e6 	bl	40a84c <__aeabi_dsub>
  409680:	4b8d      	ldr	r3, [pc, #564]	; (4098b8 <__ieee754_rem_pio2+0x268>)
  409682:	4604      	mov	r4, r0
  409684:	429e      	cmp	r6, r3
  409686:	460d      	mov	r5, r1
  409688:	f000 8085 	beq.w	409796 <__ieee754_rem_pio2+0x146>
  40968c:	a380      	add	r3, pc, #512	; (adr r3, 409890 <__ieee754_rem_pio2+0x240>)
  40968e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409692:	f001 f8db 	bl	40a84c <__aeabi_dsub>
  409696:	4602      	mov	r2, r0
  409698:	460b      	mov	r3, r1
  40969a:	e9c8 2300 	strd	r2, r3, [r8]
  40969e:	4620      	mov	r0, r4
  4096a0:	4629      	mov	r1, r5
  4096a2:	f001 f8d3 	bl	40a84c <__aeabi_dsub>
  4096a6:	a37a      	add	r3, pc, #488	; (adr r3, 409890 <__ieee754_rem_pio2+0x240>)
  4096a8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4096ac:	f001 f8ce 	bl	40a84c <__aeabi_dsub>
  4096b0:	2701      	movs	r7, #1
  4096b2:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4096b6:	4638      	mov	r0, r7
  4096b8:	b011      	add	sp, #68	; 0x44
  4096ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4096be:	4b7f      	ldr	r3, [pc, #508]	; (4098bc <__ieee754_rem_pio2+0x26c>)
  4096c0:	429e      	cmp	r6, r3
  4096c2:	f340 8085 	ble.w	4097d0 <__ieee754_rem_pio2+0x180>
  4096c6:	4b7e      	ldr	r3, [pc, #504]	; (4098c0 <__ieee754_rem_pio2+0x270>)
  4096c8:	429e      	cmp	r6, r3
  4096ca:	dc5a      	bgt.n	409782 <__ieee754_rem_pio2+0x132>
  4096cc:	ea4f 5926 	mov.w	r9, r6, asr #20
  4096d0:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
  4096d4:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
  4096d8:	4629      	mov	r1, r5
  4096da:	4604      	mov	r4, r0
  4096dc:	f001 fd04 	bl	40b0e8 <__aeabi_d2iz>
  4096e0:	f001 fa02 	bl	40aae8 <__aeabi_i2d>
  4096e4:	4606      	mov	r6, r0
  4096e6:	460f      	mov	r7, r1
  4096e8:	4602      	mov	r2, r0
  4096ea:	460b      	mov	r3, r1
  4096ec:	4620      	mov	r0, r4
  4096ee:	4629      	mov	r1, r5
  4096f0:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  4096f4:	f001 f8aa 	bl	40a84c <__aeabi_dsub>
  4096f8:	2200      	movs	r2, #0
  4096fa:	4b72      	ldr	r3, [pc, #456]	; (4098c4 <__ieee754_rem_pio2+0x274>)
  4096fc:	f001 fa5a 	bl	40abb4 <__aeabi_dmul>
  409700:	460f      	mov	r7, r1
  409702:	4606      	mov	r6, r0
  409704:	f001 fcf0 	bl	40b0e8 <__aeabi_d2iz>
  409708:	f001 f9ee 	bl	40aae8 <__aeabi_i2d>
  40970c:	4602      	mov	r2, r0
  40970e:	460b      	mov	r3, r1
  409710:	4604      	mov	r4, r0
  409712:	460d      	mov	r5, r1
  409714:	4630      	mov	r0, r6
  409716:	4639      	mov	r1, r7
  409718:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  40971c:	f001 f896 	bl	40a84c <__aeabi_dsub>
  409720:	2200      	movs	r2, #0
  409722:	4b68      	ldr	r3, [pc, #416]	; (4098c4 <__ieee754_rem_pio2+0x274>)
  409724:	f001 fa46 	bl	40abb4 <__aeabi_dmul>
  409728:	2200      	movs	r2, #0
  40972a:	2300      	movs	r3, #0
  40972c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  409730:	f001 fca8 	bl	40b084 <__aeabi_dcmpeq>
  409734:	2800      	cmp	r0, #0
  409736:	f000 816d 	beq.w	409a14 <__ieee754_rem_pio2+0x3c4>
  40973a:	2300      	movs	r3, #0
  40973c:	4620      	mov	r0, r4
  40973e:	4629      	mov	r1, r5
  409740:	2200      	movs	r2, #0
  409742:	f001 fc9f 	bl	40b084 <__aeabi_dcmpeq>
  409746:	2800      	cmp	r0, #0
  409748:	bf14      	ite	ne
  40974a:	2301      	movne	r3, #1
  40974c:	2302      	moveq	r3, #2
  40974e:	485e      	ldr	r0, [pc, #376]	; (4098c8 <__ieee754_rem_pio2+0x278>)
  409750:	2102      	movs	r1, #2
  409752:	9001      	str	r0, [sp, #4]
  409754:	9100      	str	r1, [sp, #0]
  409756:	464a      	mov	r2, r9
  409758:	a80a      	add	r0, sp, #40	; 0x28
  40975a:	4641      	mov	r1, r8
  40975c:	f000 fabc 	bl	409cd8 <__kernel_rem_pio2>
  409760:	f1bb 0f00 	cmp.w	fp, #0
  409764:	f2c0 8148 	blt.w	4099f8 <__ieee754_rem_pio2+0x3a8>
  409768:	4607      	mov	r7, r0
  40976a:	e006      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  40976c:	2200      	movs	r2, #0
  40976e:	2300      	movs	r3, #0
  409770:	e9c8 4500 	strd	r4, r5, [r8]
  409774:	e9c8 2302 	strd	r2, r3, [r8, #8]
  409778:	2700      	movs	r7, #0
  40977a:	4638      	mov	r0, r7
  40977c:	b011      	add	sp, #68	; 0x44
  40977e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409782:	4602      	mov	r2, r0
  409784:	460b      	mov	r3, r1
  409786:	f001 f861 	bl	40a84c <__aeabi_dsub>
  40978a:	2700      	movs	r7, #0
  40978c:	e9c8 0102 	strd	r0, r1, [r8, #8]
  409790:	e9c8 0100 	strd	r0, r1, [r8]
  409794:	e7f1      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  409796:	a340      	add	r3, pc, #256	; (adr r3, 409898 <__ieee754_rem_pio2+0x248>)
  409798:	e9d3 2300 	ldrd	r2, r3, [r3]
  40979c:	f001 f856 	bl	40a84c <__aeabi_dsub>
  4097a0:	a33f      	add	r3, pc, #252	; (adr r3, 4098a0 <__ieee754_rem_pio2+0x250>)
  4097a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4097a6:	4604      	mov	r4, r0
  4097a8:	460d      	mov	r5, r1
  4097aa:	f001 f84f 	bl	40a84c <__aeabi_dsub>
  4097ae:	4602      	mov	r2, r0
  4097b0:	460b      	mov	r3, r1
  4097b2:	e9c8 2300 	strd	r2, r3, [r8]
  4097b6:	4620      	mov	r0, r4
  4097b8:	4629      	mov	r1, r5
  4097ba:	f001 f847 	bl	40a84c <__aeabi_dsub>
  4097be:	a338      	add	r3, pc, #224	; (adr r3, 4098a0 <__ieee754_rem_pio2+0x250>)
  4097c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4097c4:	f001 f842 	bl	40a84c <__aeabi_dsub>
  4097c8:	2701      	movs	r7, #1
  4097ca:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4097ce:	e7d4      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  4097d0:	f000 ff1a 	bl	40a608 <fabs>
  4097d4:	a334      	add	r3, pc, #208	; (adr r3, 4098a8 <__ieee754_rem_pio2+0x258>)
  4097d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4097da:	4604      	mov	r4, r0
  4097dc:	460d      	mov	r5, r1
  4097de:	f001 f9e9 	bl	40abb4 <__aeabi_dmul>
  4097e2:	2200      	movs	r2, #0
  4097e4:	4b39      	ldr	r3, [pc, #228]	; (4098cc <__ieee754_rem_pio2+0x27c>)
  4097e6:	f001 f833 	bl	40a850 <__adddf3>
  4097ea:	f001 fc7d 	bl	40b0e8 <__aeabi_d2iz>
  4097ee:	4607      	mov	r7, r0
  4097f0:	f001 f97a 	bl	40aae8 <__aeabi_i2d>
  4097f4:	a324      	add	r3, pc, #144	; (adr r3, 409888 <__ieee754_rem_pio2+0x238>)
  4097f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4097fa:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4097fe:	f001 f9d9 	bl	40abb4 <__aeabi_dmul>
  409802:	4602      	mov	r2, r0
  409804:	460b      	mov	r3, r1
  409806:	4620      	mov	r0, r4
  409808:	4629      	mov	r1, r5
  40980a:	f001 f81f 	bl	40a84c <__aeabi_dsub>
  40980e:	a320      	add	r3, pc, #128	; (adr r3, 409890 <__ieee754_rem_pio2+0x240>)
  409810:	e9d3 2300 	ldrd	r2, r3, [r3]
  409814:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409818:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40981c:	f001 f9ca 	bl	40abb4 <__aeabi_dmul>
  409820:	2f1f      	cmp	r7, #31
  409822:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409826:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40982a:	dc53      	bgt.n	4098d4 <__ieee754_rem_pio2+0x284>
  40982c:	4b28      	ldr	r3, [pc, #160]	; (4098d0 <__ieee754_rem_pio2+0x280>)
  40982e:	1e7a      	subs	r2, r7, #1
  409830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  409834:	42b3      	cmp	r3, r6
  409836:	d04d      	beq.n	4098d4 <__ieee754_rem_pio2+0x284>
  409838:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40983c:	f001 f806 	bl	40a84c <__aeabi_dsub>
  409840:	4604      	mov	r4, r0
  409842:	460d      	mov	r5, r1
  409844:	e9c8 4500 	strd	r4, r5, [r8]
  409848:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40984c:	4622      	mov	r2, r4
  40984e:	462b      	mov	r3, r5
  409850:	f000 fffc 	bl	40a84c <__aeabi_dsub>
  409854:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409858:	f000 fff8 	bl	40a84c <__aeabi_dsub>
  40985c:	f1bb 0f00 	cmp.w	fp, #0
  409860:	e9c8 0102 	strd	r0, r1, [r8, #8]
  409864:	da89      	bge.n	40977a <__ieee754_rem_pio2+0x12a>
  409866:	4626      	mov	r6, r4
  409868:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40986c:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
  409870:	427f      	negs	r7, r7
  409872:	f8c8 6000 	str.w	r6, [r8]
  409876:	f8c8 4004 	str.w	r4, [r8, #4]
  40987a:	f8c8 0008 	str.w	r0, [r8, #8]
  40987e:	f8c8 300c 	str.w	r3, [r8, #12]
  409882:	e77a      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  409884:	f3af 8000 	nop.w
  409888:	54400000 	.word	0x54400000
  40988c:	3ff921fb 	.word	0x3ff921fb
  409890:	1a626331 	.word	0x1a626331
  409894:	3dd0b461 	.word	0x3dd0b461
  409898:	1a600000 	.word	0x1a600000
  40989c:	3dd0b461 	.word	0x3dd0b461
  4098a0:	2e037073 	.word	0x2e037073
  4098a4:	3ba3198a 	.word	0x3ba3198a
  4098a8:	6dc9c883 	.word	0x6dc9c883
  4098ac:	3fe45f30 	.word	0x3fe45f30
  4098b0:	3fe921fb 	.word	0x3fe921fb
  4098b4:	4002d97b 	.word	0x4002d97b
  4098b8:	3ff921fb 	.word	0x3ff921fb
  4098bc:	413921fb 	.word	0x413921fb
  4098c0:	7fefffff 	.word	0x7fefffff
  4098c4:	41700000 	.word	0x41700000
  4098c8:	00414924 	.word	0x00414924
  4098cc:	3fe00000 	.word	0x3fe00000
  4098d0:	004148a4 	.word	0x004148a4
  4098d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4098d8:	f000 ffb8 	bl	40a84c <__aeabi_dsub>
  4098dc:	1536      	asrs	r6, r6, #20
  4098de:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4098e2:	1af3      	subs	r3, r6, r3
  4098e4:	4604      	mov	r4, r0
  4098e6:	460d      	mov	r5, r1
  4098e8:	2b10      	cmp	r3, #16
  4098ea:	e9c8 4500 	strd	r4, r5, [r8]
  4098ee:	ddab      	ble.n	409848 <__ieee754_rem_pio2+0x1f8>
  4098f0:	a35b      	add	r3, pc, #364	; (adr r3, 409a60 <__ieee754_rem_pio2+0x410>)
  4098f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4098f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4098fa:	f001 f95b 	bl	40abb4 <__aeabi_dmul>
  4098fe:	4604      	mov	r4, r0
  409900:	460d      	mov	r5, r1
  409902:	4622      	mov	r2, r4
  409904:	462b      	mov	r3, r5
  409906:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40990a:	f000 ff9f 	bl	40a84c <__aeabi_dsub>
  40990e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  409912:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  409916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40991a:	f000 ff97 	bl	40a84c <__aeabi_dsub>
  40991e:	4622      	mov	r2, r4
  409920:	462b      	mov	r3, r5
  409922:	f000 ff93 	bl	40a84c <__aeabi_dsub>
  409926:	a350      	add	r3, pc, #320	; (adr r3, 409a68 <__ieee754_rem_pio2+0x418>)
  409928:	e9d3 2300 	ldrd	r2, r3, [r3]
  40992c:	4604      	mov	r4, r0
  40992e:	460d      	mov	r5, r1
  409930:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  409934:	f001 f93e 	bl	40abb4 <__aeabi_dmul>
  409938:	4622      	mov	r2, r4
  40993a:	462b      	mov	r3, r5
  40993c:	f000 ff86 	bl	40a84c <__aeabi_dsub>
  409940:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409948:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40994c:	f000 ff7e 	bl	40a84c <__aeabi_dsub>
  409950:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409954:	1af6      	subs	r6, r6, r3
  409956:	4604      	mov	r4, r0
  409958:	460d      	mov	r5, r1
  40995a:	2e31      	cmp	r6, #49	; 0x31
  40995c:	e9c8 4500 	strd	r4, r5, [r8]
  409960:	dd78      	ble.n	409a54 <__ieee754_rem_pio2+0x404>
  409962:	a343      	add	r3, pc, #268	; (adr r3, 409a70 <__ieee754_rem_pio2+0x420>)
  409964:	e9d3 2300 	ldrd	r2, r3, [r3]
  409968:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40996c:	f001 f922 	bl	40abb4 <__aeabi_dmul>
  409970:	4604      	mov	r4, r0
  409972:	460d      	mov	r5, r1
  409974:	4622      	mov	r2, r4
  409976:	462b      	mov	r3, r5
  409978:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40997c:	f000 ff66 	bl	40a84c <__aeabi_dsub>
  409980:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409988:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40998c:	f000 ff5e 	bl	40a84c <__aeabi_dsub>
  409990:	4622      	mov	r2, r4
  409992:	462b      	mov	r3, r5
  409994:	f000 ff5a 	bl	40a84c <__aeabi_dsub>
  409998:	a337      	add	r3, pc, #220	; (adr r3, 409a78 <__ieee754_rem_pio2+0x428>)
  40999a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40999e:	4604      	mov	r4, r0
  4099a0:	460d      	mov	r5, r1
  4099a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4099a6:	f001 f905 	bl	40abb4 <__aeabi_dmul>
  4099aa:	4622      	mov	r2, r4
  4099ac:	462b      	mov	r3, r5
  4099ae:	f000 ff4d 	bl	40a84c <__aeabi_dsub>
  4099b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4099b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4099ba:	e73d      	b.n	409838 <__ieee754_rem_pio2+0x1e8>
  4099bc:	f000 ff48 	bl	40a850 <__adddf3>
  4099c0:	4b31      	ldr	r3, [pc, #196]	; (409a88 <__ieee754_rem_pio2+0x438>)
  4099c2:	4604      	mov	r4, r0
  4099c4:	429e      	cmp	r6, r3
  4099c6:	460d      	mov	r5, r1
  4099c8:	d026      	beq.n	409a18 <__ieee754_rem_pio2+0x3c8>
  4099ca:	a32d      	add	r3, pc, #180	; (adr r3, 409a80 <__ieee754_rem_pio2+0x430>)
  4099cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099d0:	f000 ff3e 	bl	40a850 <__adddf3>
  4099d4:	4602      	mov	r2, r0
  4099d6:	460b      	mov	r3, r1
  4099d8:	e9c8 2300 	strd	r2, r3, [r8]
  4099dc:	4620      	mov	r0, r4
  4099de:	4629      	mov	r1, r5
  4099e0:	f000 ff34 	bl	40a84c <__aeabi_dsub>
  4099e4:	a326      	add	r3, pc, #152	; (adr r3, 409a80 <__ieee754_rem_pio2+0x430>)
  4099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4099ea:	f000 ff31 	bl	40a850 <__adddf3>
  4099ee:	f04f 37ff 	mov.w	r7, #4294967295
  4099f2:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4099f6:	e6c0      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  4099f8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  4099fc:	f8d8 300c 	ldr.w	r3, [r8, #12]
  409a00:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  409a04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  409a08:	4247      	negs	r7, r0
  409a0a:	f8c8 2004 	str.w	r2, [r8, #4]
  409a0e:	f8c8 300c 	str.w	r3, [r8, #12]
  409a12:	e6b2      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  409a14:	2303      	movs	r3, #3
  409a16:	e69a      	b.n	40974e <__ieee754_rem_pio2+0xfe>
  409a18:	a311      	add	r3, pc, #68	; (adr r3, 409a60 <__ieee754_rem_pio2+0x410>)
  409a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409a1e:	f000 ff17 	bl	40a850 <__adddf3>
  409a22:	a311      	add	r3, pc, #68	; (adr r3, 409a68 <__ieee754_rem_pio2+0x418>)
  409a24:	e9d3 2300 	ldrd	r2, r3, [r3]
  409a28:	4604      	mov	r4, r0
  409a2a:	460d      	mov	r5, r1
  409a2c:	f000 ff10 	bl	40a850 <__adddf3>
  409a30:	4602      	mov	r2, r0
  409a32:	460b      	mov	r3, r1
  409a34:	e9c8 2300 	strd	r2, r3, [r8]
  409a38:	4620      	mov	r0, r4
  409a3a:	4629      	mov	r1, r5
  409a3c:	f000 ff06 	bl	40a84c <__aeabi_dsub>
  409a40:	a309      	add	r3, pc, #36	; (adr r3, 409a68 <__ieee754_rem_pio2+0x418>)
  409a42:	e9d3 2300 	ldrd	r2, r3, [r3]
  409a46:	f000 ff03 	bl	40a850 <__adddf3>
  409a4a:	f04f 37ff 	mov.w	r7, #4294967295
  409a4e:	e9c8 0102 	strd	r0, r1, [r8, #8]
  409a52:	e692      	b.n	40977a <__ieee754_rem_pio2+0x12a>
  409a54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  409a58:	e9cd 2302 	strd	r2, r3, [sp, #8]
  409a5c:	e6f4      	b.n	409848 <__ieee754_rem_pio2+0x1f8>
  409a5e:	bf00      	nop
  409a60:	1a600000 	.word	0x1a600000
  409a64:	3dd0b461 	.word	0x3dd0b461
  409a68:	2e037073 	.word	0x2e037073
  409a6c:	3ba3198a 	.word	0x3ba3198a
  409a70:	2e000000 	.word	0x2e000000
  409a74:	3ba3198a 	.word	0x3ba3198a
  409a78:	252049c1 	.word	0x252049c1
  409a7c:	397b839a 	.word	0x397b839a
  409a80:	1a626331 	.word	0x1a626331
  409a84:	3dd0b461 	.word	0x3dd0b461
  409a88:	3ff921fb 	.word	0x3ff921fb
  409a8c:	f3af 8000 	nop.w

00409a90 <__kernel_cos>:
  409a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409a94:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  409a98:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
  409a9c:	b085      	sub	sp, #20
  409a9e:	4606      	mov	r6, r0
  409aa0:	460f      	mov	r7, r1
  409aa2:	4692      	mov	sl, r2
  409aa4:	469b      	mov	fp, r3
  409aa6:	da6b      	bge.n	409b80 <__kernel_cos+0xf0>
  409aa8:	f001 fb1e 	bl	40b0e8 <__aeabi_d2iz>
  409aac:	2800      	cmp	r0, #0
  409aae:	f000 80ea 	beq.w	409c86 <__kernel_cos+0x1f6>
  409ab2:	4632      	mov	r2, r6
  409ab4:	463b      	mov	r3, r7
  409ab6:	4630      	mov	r0, r6
  409ab8:	4639      	mov	r1, r7
  409aba:	f001 f87b 	bl	40abb4 <__aeabi_dmul>
  409abe:	a374      	add	r3, pc, #464	; (adr r3, 409c90 <__kernel_cos+0x200>)
  409ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ac4:	4604      	mov	r4, r0
  409ac6:	460d      	mov	r5, r1
  409ac8:	f001 f874 	bl	40abb4 <__aeabi_dmul>
  409acc:	a372      	add	r3, pc, #456	; (adr r3, 409c98 <__kernel_cos+0x208>)
  409ace:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ad2:	f000 febd 	bl	40a850 <__adddf3>
  409ad6:	4622      	mov	r2, r4
  409ad8:	462b      	mov	r3, r5
  409ada:	f001 f86b 	bl	40abb4 <__aeabi_dmul>
  409ade:	a370      	add	r3, pc, #448	; (adr r3, 409ca0 <__kernel_cos+0x210>)
  409ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409ae4:	f000 feb2 	bl	40a84c <__aeabi_dsub>
  409ae8:	4622      	mov	r2, r4
  409aea:	462b      	mov	r3, r5
  409aec:	f001 f862 	bl	40abb4 <__aeabi_dmul>
  409af0:	a36d      	add	r3, pc, #436	; (adr r3, 409ca8 <__kernel_cos+0x218>)
  409af2:	e9d3 2300 	ldrd	r2, r3, [r3]
  409af6:	f000 feab 	bl	40a850 <__adddf3>
  409afa:	4622      	mov	r2, r4
  409afc:	462b      	mov	r3, r5
  409afe:	f001 f859 	bl	40abb4 <__aeabi_dmul>
  409b02:	a36b      	add	r3, pc, #428	; (adr r3, 409cb0 <__kernel_cos+0x220>)
  409b04:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b08:	f000 fea0 	bl	40a84c <__aeabi_dsub>
  409b0c:	4622      	mov	r2, r4
  409b0e:	462b      	mov	r3, r5
  409b10:	f001 f850 	bl	40abb4 <__aeabi_dmul>
  409b14:	a368      	add	r3, pc, #416	; (adr r3, 409cb8 <__kernel_cos+0x228>)
  409b16:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b1a:	f000 fe99 	bl	40a850 <__adddf3>
  409b1e:	4622      	mov	r2, r4
  409b20:	462b      	mov	r3, r5
  409b22:	f001 f847 	bl	40abb4 <__aeabi_dmul>
  409b26:	e9cd 0100 	strd	r0, r1, [sp]
  409b2a:	4620      	mov	r0, r4
  409b2c:	4629      	mov	r1, r5
  409b2e:	2200      	movs	r2, #0
  409b30:	4b63      	ldr	r3, [pc, #396]	; (409cc0 <__kernel_cos+0x230>)
  409b32:	f001 f83f 	bl	40abb4 <__aeabi_dmul>
  409b36:	e9dd 2300 	ldrd	r2, r3, [sp]
  409b3a:	4680      	mov	r8, r0
  409b3c:	4689      	mov	r9, r1
  409b3e:	4620      	mov	r0, r4
  409b40:	4629      	mov	r1, r5
  409b42:	f001 f837 	bl	40abb4 <__aeabi_dmul>
  409b46:	4652      	mov	r2, sl
  409b48:	4604      	mov	r4, r0
  409b4a:	460d      	mov	r5, r1
  409b4c:	465b      	mov	r3, fp
  409b4e:	4630      	mov	r0, r6
  409b50:	4639      	mov	r1, r7
  409b52:	f001 f82f 	bl	40abb4 <__aeabi_dmul>
  409b56:	4602      	mov	r2, r0
  409b58:	460b      	mov	r3, r1
  409b5a:	4620      	mov	r0, r4
  409b5c:	4629      	mov	r1, r5
  409b5e:	f000 fe75 	bl	40a84c <__aeabi_dsub>
  409b62:	4602      	mov	r2, r0
  409b64:	460b      	mov	r3, r1
  409b66:	4640      	mov	r0, r8
  409b68:	4649      	mov	r1, r9
  409b6a:	f000 fe6f 	bl	40a84c <__aeabi_dsub>
  409b6e:	4602      	mov	r2, r0
  409b70:	460b      	mov	r3, r1
  409b72:	2000      	movs	r0, #0
  409b74:	4953      	ldr	r1, [pc, #332]	; (409cc4 <__kernel_cos+0x234>)
  409b76:	f000 fe69 	bl	40a84c <__aeabi_dsub>
  409b7a:	b005      	add	sp, #20
  409b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409b80:	4602      	mov	r2, r0
  409b82:	460b      	mov	r3, r1
  409b84:	f001 f816 	bl	40abb4 <__aeabi_dmul>
  409b88:	a341      	add	r3, pc, #260	; (adr r3, 409c90 <__kernel_cos+0x200>)
  409b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b8e:	4604      	mov	r4, r0
  409b90:	460d      	mov	r5, r1
  409b92:	f001 f80f 	bl	40abb4 <__aeabi_dmul>
  409b96:	a340      	add	r3, pc, #256	; (adr r3, 409c98 <__kernel_cos+0x208>)
  409b98:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b9c:	f000 fe58 	bl	40a850 <__adddf3>
  409ba0:	4622      	mov	r2, r4
  409ba2:	462b      	mov	r3, r5
  409ba4:	f001 f806 	bl	40abb4 <__aeabi_dmul>
  409ba8:	a33d      	add	r3, pc, #244	; (adr r3, 409ca0 <__kernel_cos+0x210>)
  409baa:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bae:	f000 fe4d 	bl	40a84c <__aeabi_dsub>
  409bb2:	4622      	mov	r2, r4
  409bb4:	462b      	mov	r3, r5
  409bb6:	f000 fffd 	bl	40abb4 <__aeabi_dmul>
  409bba:	a33b      	add	r3, pc, #236	; (adr r3, 409ca8 <__kernel_cos+0x218>)
  409bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bc0:	f000 fe46 	bl	40a850 <__adddf3>
  409bc4:	4622      	mov	r2, r4
  409bc6:	462b      	mov	r3, r5
  409bc8:	f000 fff4 	bl	40abb4 <__aeabi_dmul>
  409bcc:	a338      	add	r3, pc, #224	; (adr r3, 409cb0 <__kernel_cos+0x220>)
  409bce:	e9d3 2300 	ldrd	r2, r3, [r3]
  409bd2:	f000 fe3b 	bl	40a84c <__aeabi_dsub>
  409bd6:	4622      	mov	r2, r4
  409bd8:	462b      	mov	r3, r5
  409bda:	f000 ffeb 	bl	40abb4 <__aeabi_dmul>
  409bde:	a336      	add	r3, pc, #216	; (adr r3, 409cb8 <__kernel_cos+0x228>)
  409be0:	e9d3 2300 	ldrd	r2, r3, [r3]
  409be4:	f000 fe34 	bl	40a850 <__adddf3>
  409be8:	462b      	mov	r3, r5
  409bea:	4622      	mov	r2, r4
  409bec:	f000 ffe2 	bl	40abb4 <__aeabi_dmul>
  409bf0:	4b35      	ldr	r3, [pc, #212]	; (409cc8 <__kernel_cos+0x238>)
  409bf2:	e9cd 0100 	strd	r0, r1, [sp]
  409bf6:	4599      	cmp	r9, r3
  409bf8:	dd97      	ble.n	409b2a <__kernel_cos+0x9a>
  409bfa:	4b34      	ldr	r3, [pc, #208]	; (409ccc <__kernel_cos+0x23c>)
  409bfc:	2200      	movs	r2, #0
  409bfe:	4599      	cmp	r9, r3
  409c00:	dc39      	bgt.n	409c76 <__kernel_cos+0x1e6>
  409c02:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
  409c06:	2200      	movs	r2, #0
  409c08:	2000      	movs	r0, #0
  409c0a:	492e      	ldr	r1, [pc, #184]	; (409cc4 <__kernel_cos+0x234>)
  409c0c:	4690      	mov	r8, r2
  409c0e:	4699      	mov	r9, r3
  409c10:	f000 fe1c 	bl	40a84c <__aeabi_dsub>
  409c14:	e9cd 0102 	strd	r0, r1, [sp, #8]
  409c18:	4620      	mov	r0, r4
  409c1a:	4629      	mov	r1, r5
  409c1c:	2200      	movs	r2, #0
  409c1e:	4b28      	ldr	r3, [pc, #160]	; (409cc0 <__kernel_cos+0x230>)
  409c20:	f000 ffc8 	bl	40abb4 <__aeabi_dmul>
  409c24:	4642      	mov	r2, r8
  409c26:	464b      	mov	r3, r9
  409c28:	f000 fe10 	bl	40a84c <__aeabi_dsub>
  409c2c:	e9dd 2300 	ldrd	r2, r3, [sp]
  409c30:	4680      	mov	r8, r0
  409c32:	4689      	mov	r9, r1
  409c34:	4620      	mov	r0, r4
  409c36:	4629      	mov	r1, r5
  409c38:	f000 ffbc 	bl	40abb4 <__aeabi_dmul>
  409c3c:	4652      	mov	r2, sl
  409c3e:	4604      	mov	r4, r0
  409c40:	460d      	mov	r5, r1
  409c42:	465b      	mov	r3, fp
  409c44:	4630      	mov	r0, r6
  409c46:	4639      	mov	r1, r7
  409c48:	f000 ffb4 	bl	40abb4 <__aeabi_dmul>
  409c4c:	4602      	mov	r2, r0
  409c4e:	460b      	mov	r3, r1
  409c50:	4620      	mov	r0, r4
  409c52:	4629      	mov	r1, r5
  409c54:	f000 fdfa 	bl	40a84c <__aeabi_dsub>
  409c58:	4602      	mov	r2, r0
  409c5a:	460b      	mov	r3, r1
  409c5c:	4640      	mov	r0, r8
  409c5e:	4649      	mov	r1, r9
  409c60:	f000 fdf4 	bl	40a84c <__aeabi_dsub>
  409c64:	4602      	mov	r2, r0
  409c66:	460b      	mov	r3, r1
  409c68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409c6c:	f000 fdee 	bl	40a84c <__aeabi_dsub>
  409c70:	b005      	add	sp, #20
  409c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c76:	4b16      	ldr	r3, [pc, #88]	; (409cd0 <__kernel_cos+0x240>)
  409c78:	f04f 0800 	mov.w	r8, #0
  409c7c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  409c80:	f8df 9050 	ldr.w	r9, [pc, #80]	; 409cd4 <__kernel_cos+0x244>
  409c84:	e7c8      	b.n	409c18 <__kernel_cos+0x188>
  409c86:	490f      	ldr	r1, [pc, #60]	; (409cc4 <__kernel_cos+0x234>)
  409c88:	2000      	movs	r0, #0
  409c8a:	b005      	add	sp, #20
  409c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c90:	be8838d4 	.word	0xbe8838d4
  409c94:	bda8fae9 	.word	0xbda8fae9
  409c98:	bdb4b1c4 	.word	0xbdb4b1c4
  409c9c:	3e21ee9e 	.word	0x3e21ee9e
  409ca0:	809c52ad 	.word	0x809c52ad
  409ca4:	3e927e4f 	.word	0x3e927e4f
  409ca8:	19cb1590 	.word	0x19cb1590
  409cac:	3efa01a0 	.word	0x3efa01a0
  409cb0:	16c15177 	.word	0x16c15177
  409cb4:	3f56c16c 	.word	0x3f56c16c
  409cb8:	5555554c 	.word	0x5555554c
  409cbc:	3fa55555 	.word	0x3fa55555
  409cc0:	3fe00000 	.word	0x3fe00000
  409cc4:	3ff00000 	.word	0x3ff00000
  409cc8:	3fd33332 	.word	0x3fd33332
  409ccc:	3fe90000 	.word	0x3fe90000
  409cd0:	3fe70000 	.word	0x3fe70000
  409cd4:	3fd20000 	.word	0x3fd20000

00409cd8 <__kernel_rem_pio2>:
  409cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409cdc:	4d7b      	ldr	r5, [pc, #492]	; (409ecc <__kernel_rem_pio2+0x1f4>)
  409cde:	1ed4      	subs	r4, r2, #3
  409ce0:	fb85 6504 	smull	r6, r5, r5, r4
  409ce4:	17e4      	asrs	r4, r4, #31
  409ce6:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
  409cea:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  409cee:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  409cf2:	950e      	str	r5, [sp, #56]	; 0x38
  409cf4:	4699      	mov	r9, r3
  409cf6:	4c76      	ldr	r4, [pc, #472]	; (409ed0 <__kernel_rem_pio2+0x1f8>)
  409cf8:	43eb      	mvns	r3, r5
  409cfa:	9da6      	ldr	r5, [sp, #664]	; 0x298
  409cfc:	f109 36ff 	add.w	r6, r9, #4294967295
  409d00:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  409d04:	9604      	str	r6, [sp, #16]
  409d06:	940c      	str	r4, [sp, #48]	; 0x30
  409d08:	9007      	str	r0, [sp, #28]
  409d0a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  409d0c:	9d04      	ldr	r5, [sp, #16]
  409d0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  409d10:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  409d14:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  409d18:	1ba6      	subs	r6, r4, r6
  409d1a:	182c      	adds	r4, r5, r0
  409d1c:	910b      	str	r1, [sp, #44]	; 0x2c
  409d1e:	930a      	str	r3, [sp, #40]	; 0x28
  409d20:	d417      	bmi.n	409d52 <__kernel_rem_pio2+0x7a>
  409d22:	98a7      	ldr	r0, [sp, #668]	; 0x29c
  409d24:	4434      	add	r4, r6
  409d26:	3401      	adds	r4, #1
  409d28:	f10d 0888 	add.w	r8, sp, #136	; 0x88
  409d2c:	eb00 0586 	add.w	r5, r0, r6, lsl #2
  409d30:	2700      	movs	r7, #0
  409d32:	e009      	b.n	409d48 <__kernel_rem_pio2+0x70>
  409d34:	59e8      	ldr	r0, [r5, r7]
  409d36:	f000 fed7 	bl	40aae8 <__aeabi_i2d>
  409d3a:	3601      	adds	r6, #1
  409d3c:	42a6      	cmp	r6, r4
  409d3e:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  409d42:	f107 0704 	add.w	r7, r7, #4
  409d46:	d004      	beq.n	409d52 <__kernel_rem_pio2+0x7a>
  409d48:	2e00      	cmp	r6, #0
  409d4a:	daf3      	bge.n	409d34 <__kernel_rem_pio2+0x5c>
  409d4c:	2000      	movs	r0, #0
  409d4e:	2100      	movs	r1, #0
  409d50:	e7f3      	b.n	409d3a <__kernel_rem_pio2+0x62>
  409d52:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409d54:	2c00      	cmp	r4, #0
  409d56:	db2d      	blt.n	409db4 <__kernel_rem_pio2+0xdc>
  409d58:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  409d5a:	ae74      	add	r6, sp, #464	; 0x1d0
  409d5c:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
  409d60:	a824      	add	r0, sp, #144	; 0x90
  409d62:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
  409d66:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
  409d6a:	f8cd b00c 	str.w	fp, [sp, #12]
  409d6e:	9c04      	ldr	r4, [sp, #16]
  409d70:	2c00      	cmp	r4, #0
  409d72:	f2c0 8195 	blt.w	40a0a0 <__kernel_rem_pio2+0x3c8>
  409d76:	9d07      	ldr	r5, [sp, #28]
  409d78:	4657      	mov	r7, sl
  409d7a:	f1a5 0b08 	sub.w	fp, r5, #8
  409d7e:	2400      	movs	r4, #0
  409d80:	2500      	movs	r5, #0
  409d82:	2600      	movs	r6, #0
  409d84:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  409d88:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
  409d8c:	f000 ff12 	bl	40abb4 <__aeabi_dmul>
  409d90:	4602      	mov	r2, r0
  409d92:	460b      	mov	r3, r1
  409d94:	4620      	mov	r0, r4
  409d96:	4629      	mov	r1, r5
  409d98:	f000 fd5a 	bl	40a850 <__adddf3>
  409d9c:	3601      	adds	r6, #1
  409d9e:	454e      	cmp	r6, r9
  409da0:	4604      	mov	r4, r0
  409da2:	460d      	mov	r5, r1
  409da4:	d1ee      	bne.n	409d84 <__kernel_rem_pio2+0xac>
  409da6:	e9e8 4502 	strd	r4, r5, [r8, #8]!
  409daa:	9c03      	ldr	r4, [sp, #12]
  409dac:	f10a 0a08 	add.w	sl, sl, #8
  409db0:	45a0      	cmp	r8, r4
  409db2:	d1dc      	bne.n	409d6e <__kernel_rem_pio2+0x96>
  409db4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  409db6:	ac10      	add	r4, sp, #64	; 0x40
  409db8:	eb04 0685 	add.w	r6, r4, r5, lsl #2
  409dbc:	9402      	str	r4, [sp, #8]
  409dbe:	960f      	str	r6, [sp, #60]	; 0x3c
  409dc0:	9503      	str	r5, [sp, #12]
  409dc2:	9e03      	ldr	r6, [sp, #12]
  409dc4:	ab9c      	add	r3, sp, #624	; 0x270
  409dc6:	00f6      	lsls	r6, r6, #3
  409dc8:	4433      	add	r3, r6
  409dca:	9606      	str	r6, [sp, #24]
  409dcc:	9e03      	ldr	r6, [sp, #12]
  409dce:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  409dd2:	2e00      	cmp	r6, #0
  409dd4:	dd2e      	ble.n	409e34 <__kernel_rem_pio2+0x15c>
  409dd6:	9e06      	ldr	r6, [sp, #24]
  409dd8:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  409ddc:	44b2      	add	sl, r6
  409dde:	9e03      	ldr	r6, [sp, #12]
  409de0:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
  409de4:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
  409de8:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
  409dec:	2200      	movs	r2, #0
  409dee:	4b39      	ldr	r3, [pc, #228]	; (409ed4 <__kernel_rem_pio2+0x1fc>)
  409df0:	4620      	mov	r0, r4
  409df2:	4629      	mov	r1, r5
  409df4:	f000 fede 	bl	40abb4 <__aeabi_dmul>
  409df8:	f001 f976 	bl	40b0e8 <__aeabi_d2iz>
  409dfc:	f000 fe74 	bl	40aae8 <__aeabi_i2d>
  409e00:	2200      	movs	r2, #0
  409e02:	4b35      	ldr	r3, [pc, #212]	; (409ed8 <__kernel_rem_pio2+0x200>)
  409e04:	4606      	mov	r6, r0
  409e06:	460f      	mov	r7, r1
  409e08:	f000 fed4 	bl	40abb4 <__aeabi_dmul>
  409e0c:	4602      	mov	r2, r0
  409e0e:	460b      	mov	r3, r1
  409e10:	4620      	mov	r0, r4
  409e12:	4629      	mov	r1, r5
  409e14:	f000 fd1a 	bl	40a84c <__aeabi_dsub>
  409e18:	f001 f966 	bl	40b0e8 <__aeabi_d2iz>
  409e1c:	4632      	mov	r2, r6
  409e1e:	f848 0f04 	str.w	r0, [r8, #4]!
  409e22:	463b      	mov	r3, r7
  409e24:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  409e28:	f000 fd12 	bl	40a850 <__adddf3>
  409e2c:	45d8      	cmp	r8, fp
  409e2e:	4604      	mov	r4, r0
  409e30:	460d      	mov	r5, r1
  409e32:	d1db      	bne.n	409dec <__kernel_rem_pio2+0x114>
  409e34:	4620      	mov	r0, r4
  409e36:	4629      	mov	r1, r5
  409e38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409e3a:	f000 fc79 	bl	40a730 <scalbn>
  409e3e:	2200      	movs	r2, #0
  409e40:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  409e44:	4604      	mov	r4, r0
  409e46:	460d      	mov	r5, r1
  409e48:	f000 feb4 	bl	40abb4 <__aeabi_dmul>
  409e4c:	f000 fbe0 	bl	40a610 <floor>
  409e50:	2200      	movs	r2, #0
  409e52:	4b22      	ldr	r3, [pc, #136]	; (409edc <__kernel_rem_pio2+0x204>)
  409e54:	f000 feae 	bl	40abb4 <__aeabi_dmul>
  409e58:	4602      	mov	r2, r0
  409e5a:	460b      	mov	r3, r1
  409e5c:	4620      	mov	r0, r4
  409e5e:	4629      	mov	r1, r5
  409e60:	f000 fcf4 	bl	40a84c <__aeabi_dsub>
  409e64:	4604      	mov	r4, r0
  409e66:	460d      	mov	r5, r1
  409e68:	f001 f93e 	bl	40b0e8 <__aeabi_d2iz>
  409e6c:	4682      	mov	sl, r0
  409e6e:	f000 fe3b 	bl	40aae8 <__aeabi_i2d>
  409e72:	4602      	mov	r2, r0
  409e74:	460b      	mov	r3, r1
  409e76:	4620      	mov	r0, r4
  409e78:	4629      	mov	r1, r5
  409e7a:	f000 fce7 	bl	40a84c <__aeabi_dsub>
  409e7e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409e80:	4606      	mov	r6, r0
  409e82:	2c00      	cmp	r4, #0
  409e84:	460f      	mov	r7, r1
  409e86:	f340 80f2 	ble.w	40a06e <__kernel_rem_pio2+0x396>
  409e8a:	9d03      	ldr	r5, [sp, #12]
  409e8c:	a810      	add	r0, sp, #64	; 0x40
  409e8e:	1e69      	subs	r1, r5, #1
  409e90:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
  409e94:	f1c4 0018 	rsb	r0, r4, #24
  409e98:	fa43 f200 	asr.w	r2, r3, r0
  409e9c:	fa02 f000 	lsl.w	r0, r2, r0
  409ea0:	f1c4 0517 	rsb	r5, r4, #23
  409ea4:	1a1b      	subs	r3, r3, r0
  409ea6:	fa43 f505 	asr.w	r5, r3, r5
  409eaa:	ac10      	add	r4, sp, #64	; 0x40
  409eac:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  409eb0:	4492      	add	sl, r2
  409eb2:	2d00      	cmp	r5, #0
  409eb4:	dd3e      	ble.n	409f34 <__kernel_rem_pio2+0x25c>
  409eb6:	9c03      	ldr	r4, [sp, #12]
  409eb8:	f10a 0a01 	add.w	sl, sl, #1
  409ebc:	2c00      	cmp	r4, #0
  409ebe:	f340 80f9 	ble.w	40a0b4 <__kernel_rem_pio2+0x3dc>
  409ec2:	ab10      	add	r3, sp, #64	; 0x40
  409ec4:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  409ec8:	2400      	movs	r4, #0
  409eca:	e011      	b.n	409ef0 <__kernel_rem_pio2+0x218>
  409ecc:	2aaaaaab 	.word	0x2aaaaaab
  409ed0:	00414a2c 	.word	0x00414a2c
  409ed4:	3e700000 	.word	0x3e700000
  409ed8:	41700000 	.word	0x41700000
  409edc:	40200000 	.word	0x40200000
  409ee0:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
  409ee4:	b112      	cbz	r2, 409eec <__kernel_rem_pio2+0x214>
  409ee6:	f843 0c04 	str.w	r0, [r3, #-4]
  409eea:	2401      	movs	r4, #1
  409eec:	428b      	cmp	r3, r1
  409eee:	d00d      	beq.n	409f0c <__kernel_rem_pio2+0x234>
  409ef0:	f853 2b04 	ldr.w	r2, [r3], #4
  409ef4:	2c00      	cmp	r4, #0
  409ef6:	d0f3      	beq.n	409ee0 <__kernel_rem_pio2+0x208>
  409ef8:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
  409efc:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
  409f00:	428b      	cmp	r3, r1
  409f02:	f843 2c04 	str.w	r2, [r3, #-4]
  409f06:	f04f 0401 	mov.w	r4, #1
  409f0a:	d1f1      	bne.n	409ef0 <__kernel_rem_pio2+0x218>
  409f0c:	980a      	ldr	r0, [sp, #40]	; 0x28
  409f0e:	2800      	cmp	r0, #0
  409f10:	dd0d      	ble.n	409f2e <__kernel_rem_pio2+0x256>
  409f12:	2801      	cmp	r0, #1
  409f14:	f000 80b3 	beq.w	40a07e <__kernel_rem_pio2+0x3a6>
  409f18:	2802      	cmp	r0, #2
  409f1a:	d108      	bne.n	409f2e <__kernel_rem_pio2+0x256>
  409f1c:	9903      	ldr	r1, [sp, #12]
  409f1e:	a810      	add	r0, sp, #64	; 0x40
  409f20:	1e4b      	subs	r3, r1, #1
  409f22:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  409f26:	f3c2 0215 	ubfx	r2, r2, #0, #22
  409f2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  409f2e:	2d02      	cmp	r5, #2
  409f30:	f000 8084 	beq.w	40a03c <__kernel_rem_pio2+0x364>
  409f34:	4630      	mov	r0, r6
  409f36:	4639      	mov	r1, r7
  409f38:	2200      	movs	r2, #0
  409f3a:	2300      	movs	r3, #0
  409f3c:	f001 f8a2 	bl	40b084 <__aeabi_dcmpeq>
  409f40:	2800      	cmp	r0, #0
  409f42:	f000 80b9 	beq.w	40a0b8 <__kernel_rem_pio2+0x3e0>
  409f46:	9c03      	ldr	r4, [sp, #12]
  409f48:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  409f4a:	f104 38ff 	add.w	r8, r4, #4294967295
  409f4e:	4546      	cmp	r6, r8
  409f50:	dc0d      	bgt.n	409f6e <__kernel_rem_pio2+0x296>
  409f52:	a810      	add	r0, sp, #64	; 0x40
  409f54:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  409f58:	980f      	ldr	r0, [sp, #60]	; 0x3c
  409f5a:	2200      	movs	r2, #0
  409f5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  409f60:	4283      	cmp	r3, r0
  409f62:	ea42 0201 	orr.w	r2, r2, r1
  409f66:	d1f9      	bne.n	409f5c <__kernel_rem_pio2+0x284>
  409f68:	2a00      	cmp	r2, #0
  409f6a:	f040 8244 	bne.w	40a3f6 <__kernel_rem_pio2+0x71e>
  409f6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409f70:	ad10      	add	r5, sp, #64	; 0x40
  409f72:	1e62      	subs	r2, r4, #1
  409f74:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  409f78:	2b00      	cmp	r3, #0
  409f7a:	f040 8254 	bne.w	40a426 <__kernel_rem_pio2+0x74e>
  409f7e:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  409f82:	2301      	movs	r3, #1
  409f84:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  409f88:	3301      	adds	r3, #1
  409f8a:	2900      	cmp	r1, #0
  409f8c:	d0fa      	beq.n	409f84 <__kernel_rem_pio2+0x2ac>
  409f8e:	9e03      	ldr	r6, [sp, #12]
  409f90:	9c03      	ldr	r4, [sp, #12]
  409f92:	441e      	add	r6, r3
  409f94:	1c63      	adds	r3, r4, #1
  409f96:	42b3      	cmp	r3, r6
  409f98:	960d      	str	r6, [sp, #52]	; 0x34
  409f9a:	dc49      	bgt.n	40a030 <__kernel_rem_pio2+0x358>
  409f9c:	9d04      	ldr	r5, [sp, #16]
  409f9e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  409fa0:	442b      	add	r3, r5
  409fa2:	4621      	mov	r1, r4
  409fa4:	4622      	mov	r2, r4
  409fa6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409fa8:	4432      	add	r2, r6
  409faa:	4449      	add	r1, r9
  409fac:	ae24      	add	r6, sp, #144	; 0x90
  409fae:	f103 3bff 	add.w	fp, r3, #4294967295
  409fb2:	1b2b      	subs	r3, r5, r4
  409fb4:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
  409fb8:	9409      	str	r4, [sp, #36]	; 0x24
  409fba:	9da7      	ldr	r5, [sp, #668]	; 0x29c
  409fbc:	9c06      	ldr	r4, [sp, #24]
  409fbe:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
  409fc2:	ae74      	add	r6, sp, #464	; 0x1d0
  409fc4:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  409fc8:	00db      	lsls	r3, r3, #3
  409fca:	4426      	add	r6, r4
  409fcc:	9203      	str	r2, [sp, #12]
  409fce:	9308      	str	r3, [sp, #32]
  409fd0:	9606      	str	r6, [sp, #24]
  409fd2:	f04f 0800 	mov.w	r8, #0
  409fd6:	9d03      	ldr	r5, [sp, #12]
  409fd8:	f108 0808 	add.w	r8, r8, #8
  409fdc:	f855 0f04 	ldr.w	r0, [r5, #4]!
  409fe0:	9503      	str	r5, [sp, #12]
  409fe2:	f000 fd81 	bl	40aae8 <__aeabi_i2d>
  409fe6:	9e04      	ldr	r6, [sp, #16]
  409fe8:	e9eb 0102 	strd	r0, r1, [fp, #8]!
  409fec:	2e00      	cmp	r6, #0
  409fee:	db22      	blt.n	40a036 <__kernel_rem_pio2+0x35e>
  409ff0:	9c07      	ldr	r4, [sp, #28]
  409ff2:	9f09      	ldr	r7, [sp, #36]	; 0x24
  409ff4:	f1a4 0a08 	sub.w	sl, r4, #8
  409ff8:	4447      	add	r7, r8
  409ffa:	2400      	movs	r4, #0
  409ffc:	2500      	movs	r5, #0
  409ffe:	2600      	movs	r6, #0
  40a000:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  40a004:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  40a008:	f000 fdd4 	bl	40abb4 <__aeabi_dmul>
  40a00c:	4602      	mov	r2, r0
  40a00e:	460b      	mov	r3, r1
  40a010:	4620      	mov	r0, r4
  40a012:	4629      	mov	r1, r5
  40a014:	f000 fc1c 	bl	40a850 <__adddf3>
  40a018:	3601      	adds	r6, #1
  40a01a:	454e      	cmp	r6, r9
  40a01c:	4604      	mov	r4, r0
  40a01e:	460d      	mov	r5, r1
  40a020:	d1ee      	bne.n	40a000 <__kernel_rem_pio2+0x328>
  40a022:	9e06      	ldr	r6, [sp, #24]
  40a024:	e9e6 4502 	strd	r4, r5, [r6, #8]!
  40a028:	9c08      	ldr	r4, [sp, #32]
  40a02a:	9606      	str	r6, [sp, #24]
  40a02c:	45a0      	cmp	r8, r4
  40a02e:	d1d2      	bne.n	409fd6 <__kernel_rem_pio2+0x2fe>
  40a030:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40a032:	9503      	str	r5, [sp, #12]
  40a034:	e6c5      	b.n	409dc2 <__kernel_rem_pio2+0xea>
  40a036:	2400      	movs	r4, #0
  40a038:	2500      	movs	r5, #0
  40a03a:	e7f2      	b.n	40a022 <__kernel_rem_pio2+0x34a>
  40a03c:	4632      	mov	r2, r6
  40a03e:	463b      	mov	r3, r7
  40a040:	2000      	movs	r0, #0
  40a042:	4992      	ldr	r1, [pc, #584]	; (40a28c <__kernel_rem_pio2+0x5b4>)
  40a044:	f000 fc02 	bl	40a84c <__aeabi_dsub>
  40a048:	4606      	mov	r6, r0
  40a04a:	460f      	mov	r7, r1
  40a04c:	2c00      	cmp	r4, #0
  40a04e:	f43f af71 	beq.w	409f34 <__kernel_rem_pio2+0x25c>
  40a052:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a054:	2000      	movs	r0, #0
  40a056:	498d      	ldr	r1, [pc, #564]	; (40a28c <__kernel_rem_pio2+0x5b4>)
  40a058:	f000 fb6a 	bl	40a730 <scalbn>
  40a05c:	4602      	mov	r2, r0
  40a05e:	460b      	mov	r3, r1
  40a060:	4630      	mov	r0, r6
  40a062:	4639      	mov	r1, r7
  40a064:	f000 fbf2 	bl	40a84c <__aeabi_dsub>
  40a068:	4606      	mov	r6, r0
  40a06a:	460f      	mov	r7, r1
  40a06c:	e762      	b.n	409f34 <__kernel_rem_pio2+0x25c>
  40a06e:	d110      	bne.n	40a092 <__kernel_rem_pio2+0x3ba>
  40a070:	9d03      	ldr	r5, [sp, #12]
  40a072:	a810      	add	r0, sp, #64	; 0x40
  40a074:	1e6b      	subs	r3, r5, #1
  40a076:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  40a07a:	15ed      	asrs	r5, r5, #23
  40a07c:	e719      	b.n	409eb2 <__kernel_rem_pio2+0x1da>
  40a07e:	9903      	ldr	r1, [sp, #12]
  40a080:	a810      	add	r0, sp, #64	; 0x40
  40a082:	1e4b      	subs	r3, r1, #1
  40a084:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  40a088:	f3c2 0216 	ubfx	r2, r2, #0, #23
  40a08c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  40a090:	e74d      	b.n	409f2e <__kernel_rem_pio2+0x256>
  40a092:	2200      	movs	r2, #0
  40a094:	4b7e      	ldr	r3, [pc, #504]	; (40a290 <__kernel_rem_pio2+0x5b8>)
  40a096:	f001 f813 	bl	40b0c0 <__aeabi_dcmpge>
  40a09a:	b920      	cbnz	r0, 40a0a6 <__kernel_rem_pio2+0x3ce>
  40a09c:	4605      	mov	r5, r0
  40a09e:	e749      	b.n	409f34 <__kernel_rem_pio2+0x25c>
  40a0a0:	2400      	movs	r4, #0
  40a0a2:	2500      	movs	r5, #0
  40a0a4:	e67f      	b.n	409da6 <__kernel_rem_pio2+0xce>
  40a0a6:	9c03      	ldr	r4, [sp, #12]
  40a0a8:	2502      	movs	r5, #2
  40a0aa:	2c00      	cmp	r4, #0
  40a0ac:	f10a 0a01 	add.w	sl, sl, #1
  40a0b0:	f73f af07 	bgt.w	409ec2 <__kernel_rem_pio2+0x1ea>
  40a0b4:	2400      	movs	r4, #0
  40a0b6:	e729      	b.n	409f0c <__kernel_rem_pio2+0x234>
  40a0b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40a0ba:	4630      	mov	r0, r6
  40a0bc:	4262      	negs	r2, r4
  40a0be:	4639      	mov	r1, r7
  40a0c0:	9506      	str	r5, [sp, #24]
  40a0c2:	f8cd a01c 	str.w	sl, [sp, #28]
  40a0c6:	f000 fb33 	bl	40a730 <scalbn>
  40a0ca:	2200      	movs	r2, #0
  40a0cc:	4b71      	ldr	r3, [pc, #452]	; (40a294 <__kernel_rem_pio2+0x5bc>)
  40a0ce:	4604      	mov	r4, r0
  40a0d0:	460d      	mov	r5, r1
  40a0d2:	f000 fff5 	bl	40b0c0 <__aeabi_dcmpge>
  40a0d6:	2800      	cmp	r0, #0
  40a0d8:	f000 81bb 	beq.w	40a452 <__kernel_rem_pio2+0x77a>
  40a0dc:	2200      	movs	r2, #0
  40a0de:	4b6e      	ldr	r3, [pc, #440]	; (40a298 <__kernel_rem_pio2+0x5c0>)
  40a0e0:	4620      	mov	r0, r4
  40a0e2:	4629      	mov	r1, r5
  40a0e4:	f000 fd66 	bl	40abb4 <__aeabi_dmul>
  40a0e8:	f000 fffe 	bl	40b0e8 <__aeabi_d2iz>
  40a0ec:	4606      	mov	r6, r0
  40a0ee:	f000 fcfb 	bl	40aae8 <__aeabi_i2d>
  40a0f2:	2200      	movs	r2, #0
  40a0f4:	4b67      	ldr	r3, [pc, #412]	; (40a294 <__kernel_rem_pio2+0x5bc>)
  40a0f6:	f000 fd5d 	bl	40abb4 <__aeabi_dmul>
  40a0fa:	4602      	mov	r2, r0
  40a0fc:	460b      	mov	r3, r1
  40a0fe:	4620      	mov	r0, r4
  40a100:	4629      	mov	r1, r5
  40a102:	f000 fba3 	bl	40a84c <__aeabi_dsub>
  40a106:	f000 ffef 	bl	40b0e8 <__aeabi_d2iz>
  40a10a:	9c03      	ldr	r4, [sp, #12]
  40a10c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40a10e:	a910      	add	r1, sp, #64	; 0x40
  40a110:	f104 0801 	add.w	r8, r4, #1
  40a114:	3518      	adds	r5, #24
  40a116:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  40a11a:	950a      	str	r5, [sp, #40]	; 0x28
  40a11c:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
  40a120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a122:	2000      	movs	r0, #0
  40a124:	4959      	ldr	r1, [pc, #356]	; (40a28c <__kernel_rem_pio2+0x5b4>)
  40a126:	f000 fb03 	bl	40a730 <scalbn>
  40a12a:	f1b8 0f00 	cmp.w	r8, #0
  40a12e:	4604      	mov	r4, r0
  40a130:	460d      	mov	r5, r1
  40a132:	db5a      	blt.n	40a1ea <__kernel_rem_pio2+0x512>
  40a134:	f108 0601 	add.w	r6, r8, #1
  40a138:	a810      	add	r0, sp, #64	; 0x40
  40a13a:	a974      	add	r1, sp, #464	; 0x1d0
  40a13c:	9603      	str	r6, [sp, #12]
  40a13e:	eb00 0786 	add.w	r7, r0, r6, lsl #2
  40a142:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
  40a146:	f857 0d04 	ldr.w	r0, [r7, #-4]!
  40a14a:	f000 fccd 	bl	40aae8 <__aeabi_i2d>
  40a14e:	4622      	mov	r2, r4
  40a150:	462b      	mov	r3, r5
  40a152:	f000 fd2f 	bl	40abb4 <__aeabi_dmul>
  40a156:	2200      	movs	r2, #0
  40a158:	e966 0102 	strd	r0, r1, [r6, #-8]!
  40a15c:	4b4e      	ldr	r3, [pc, #312]	; (40a298 <__kernel_rem_pio2+0x5c0>)
  40a15e:	4620      	mov	r0, r4
  40a160:	4629      	mov	r1, r5
  40a162:	f000 fd27 	bl	40abb4 <__aeabi_dmul>
  40a166:	9a02      	ldr	r2, [sp, #8]
  40a168:	4604      	mov	r4, r0
  40a16a:	4297      	cmp	r7, r2
  40a16c:	460d      	mov	r5, r1
  40a16e:	d1ea      	bne.n	40a146 <__kernel_rem_pio2+0x46e>
  40a170:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
  40a174:	f10b 3bff 	add.w	fp, fp, #4294967295
  40a178:	ab74      	add	r3, sp, #464	; 0x1d0
  40a17a:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40a17e:	f8cd 8020 	str.w	r8, [sp, #32]
  40a182:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40a186:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
  40a18a:	f04f 0900 	mov.w	r9, #0
  40a18e:	f8cd a010 	str.w	sl, [sp, #16]
  40a192:	f1b8 0f00 	cmp.w	r8, #0
  40a196:	f2c0 8128 	blt.w	40a3ea <__kernel_rem_pio2+0x712>
  40a19a:	f8df a100 	ldr.w	sl, [pc, #256]	; 40a29c <__kernel_rem_pio2+0x5c4>
  40a19e:	465f      	mov	r7, fp
  40a1a0:	2400      	movs	r4, #0
  40a1a2:	2500      	movs	r5, #0
  40a1a4:	2600      	movs	r6, #0
  40a1a6:	e001      	b.n	40a1ac <__kernel_rem_pio2+0x4d4>
  40a1a8:	454e      	cmp	r6, r9
  40a1aa:	dc10      	bgt.n	40a1ce <__kernel_rem_pio2+0x4f6>
  40a1ac:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
  40a1b0:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  40a1b4:	f000 fcfe 	bl	40abb4 <__aeabi_dmul>
  40a1b8:	4602      	mov	r2, r0
  40a1ba:	460b      	mov	r3, r1
  40a1bc:	4620      	mov	r0, r4
  40a1be:	4629      	mov	r1, r5
  40a1c0:	f000 fb46 	bl	40a850 <__adddf3>
  40a1c4:	3601      	adds	r6, #1
  40a1c6:	45b0      	cmp	r8, r6
  40a1c8:	4604      	mov	r4, r0
  40a1ca:	460d      	mov	r5, r1
  40a1cc:	daec      	bge.n	40a1a8 <__kernel_rem_pio2+0x4d0>
  40a1ce:	9e04      	ldr	r6, [sp, #16]
  40a1d0:	f1ab 0b08 	sub.w	fp, fp, #8
  40a1d4:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
  40a1d8:	e9c3 4500 	strd	r4, r5, [r3]
  40a1dc:	9c03      	ldr	r4, [sp, #12]
  40a1de:	f109 0901 	add.w	r9, r9, #1
  40a1e2:	45a1      	cmp	r9, r4
  40a1e4:	d1d5      	bne.n	40a192 <__kernel_rem_pio2+0x4ba>
  40a1e6:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40a1ea:	9da6      	ldr	r5, [sp, #664]	; 0x298
  40a1ec:	2d03      	cmp	r5, #3
  40a1ee:	f200 8097 	bhi.w	40a320 <__kernel_rem_pio2+0x648>
  40a1f2:	e8df f015 	tbh	[pc, r5, lsl #1]
  40a1f6:	00da      	.short	0x00da
  40a1f8:	009c009c 	.word	0x009c009c
  40a1fc:	0004      	.short	0x0004
  40a1fe:	f1b8 0f00 	cmp.w	r8, #0
  40a202:	f340 8112 	ble.w	40a42a <__kernel_rem_pio2+0x752>
  40a206:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40a20a:	f108 0301 	add.w	r3, r8, #1
  40a20e:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
  40a212:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
  40a216:	9303      	str	r3, [sp, #12]
  40a218:	4699      	mov	r9, r3
  40a21a:	eb0a 030b 	add.w	r3, sl, fp
  40a21e:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
  40a222:	e9d3 6700 	ldrd	r6, r7, [r3]
  40a226:	e001      	b.n	40a22c <__kernel_rem_pio2+0x554>
  40a228:	4626      	mov	r6, r4
  40a22a:	462f      	mov	r7, r5
  40a22c:	e959 4504 	ldrd	r4, r5, [r9, #-16]
  40a230:	4632      	mov	r2, r6
  40a232:	463b      	mov	r3, r7
  40a234:	4620      	mov	r0, r4
  40a236:	4629      	mov	r1, r5
  40a238:	f8cd c004 	str.w	ip, [sp, #4]
  40a23c:	e9cd 4504 	strd	r4, r5, [sp, #16]
  40a240:	f000 fb06 	bl	40a850 <__adddf3>
  40a244:	4604      	mov	r4, r0
  40a246:	460d      	mov	r5, r1
  40a248:	4622      	mov	r2, r4
  40a24a:	462b      	mov	r3, r5
  40a24c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a250:	f000 fafc 	bl	40a84c <__aeabi_dsub>
  40a254:	4632      	mov	r2, r6
  40a256:	463b      	mov	r3, r7
  40a258:	f000 fafa 	bl	40a850 <__adddf3>
  40a25c:	e969 0102 	strd	r0, r1, [r9, #-8]!
  40a260:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a264:	e949 4502 	strd	r4, r5, [r9, #-8]
  40a268:	45e1      	cmp	r9, ip
  40a26a:	d1dd      	bne.n	40a228 <__kernel_rem_pio2+0x550>
  40a26c:	f1b8 0f01 	cmp.w	r8, #1
  40a270:	f340 810d 	ble.w	40a48e <__kernel_rem_pio2+0x7b6>
  40a274:	f8dd c00c 	ldr.w	ip, [sp, #12]
  40a278:	eb0a 030b 	add.w	r3, sl, fp
  40a27c:	f8cd a010 	str.w	sl, [sp, #16]
  40a280:	f10a 0b10 	add.w	fp, sl, #16
  40a284:	e9d3 4500 	ldrd	r4, r5, [r3]
  40a288:	46e2      	mov	sl, ip
  40a28a:	e00b      	b.n	40a2a4 <__kernel_rem_pio2+0x5cc>
  40a28c:	3ff00000 	.word	0x3ff00000
  40a290:	3fe00000 	.word	0x3fe00000
  40a294:	41700000 	.word	0x41700000
  40a298:	3e700000 	.word	0x3e700000
  40a29c:	00414a38 	.word	0x00414a38
  40a2a0:	4634      	mov	r4, r6
  40a2a2:	463d      	mov	r5, r7
  40a2a4:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
  40a2a8:	4622      	mov	r2, r4
  40a2aa:	462b      	mov	r3, r5
  40a2ac:	4640      	mov	r0, r8
  40a2ae:	4649      	mov	r1, r9
  40a2b0:	f000 face 	bl	40a850 <__adddf3>
  40a2b4:	4606      	mov	r6, r0
  40a2b6:	460f      	mov	r7, r1
  40a2b8:	4632      	mov	r2, r6
  40a2ba:	463b      	mov	r3, r7
  40a2bc:	4640      	mov	r0, r8
  40a2be:	4649      	mov	r1, r9
  40a2c0:	f000 fac4 	bl	40a84c <__aeabi_dsub>
  40a2c4:	4622      	mov	r2, r4
  40a2c6:	462b      	mov	r3, r5
  40a2c8:	f000 fac2 	bl	40a850 <__adddf3>
  40a2cc:	e96a 0102 	strd	r0, r1, [sl, #-8]!
  40a2d0:	45da      	cmp	sl, fp
  40a2d2:	e94a 6702 	strd	r6, r7, [sl, #-8]
  40a2d6:	d1e3      	bne.n	40a2a0 <__kernel_rem_pio2+0x5c8>
  40a2d8:	f8dd a010 	ldr.w	sl, [sp, #16]
  40a2dc:	9c03      	ldr	r4, [sp, #12]
  40a2de:	2000      	movs	r0, #0
  40a2e0:	2100      	movs	r1, #0
  40a2e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40a2e6:	f000 fab3 	bl	40a850 <__adddf3>
  40a2ea:	45a3      	cmp	fp, r4
  40a2ec:	d1f9      	bne.n	40a2e2 <__kernel_rem_pio2+0x60a>
  40a2ee:	9d06      	ldr	r5, [sp, #24]
  40a2f0:	2d00      	cmp	r5, #0
  40a2f2:	f000 80a2 	beq.w	40a43a <__kernel_rem_pio2+0x762>
  40a2f6:	f8da 5004 	ldr.w	r5, [sl, #4]
  40a2fa:	f8da 400c 	ldr.w	r4, [sl, #12]
  40a2fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a300:	f8da 2000 	ldr.w	r2, [sl]
  40a304:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a308:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  40a30c:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  40a310:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40a314:	6075      	str	r5, [r6, #4]
  40a316:	60f4      	str	r4, [r6, #12]
  40a318:	6032      	str	r2, [r6, #0]
  40a31a:	60b3      	str	r3, [r6, #8]
  40a31c:	6130      	str	r0, [r6, #16]
  40a31e:	6171      	str	r1, [r6, #20]
  40a320:	9c07      	ldr	r4, [sp, #28]
  40a322:	f004 0007 	and.w	r0, r4, #7
  40a326:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40a32a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a32e:	f1b8 0f00 	cmp.w	r8, #0
  40a332:	f2c0 80a7 	blt.w	40a484 <__kernel_rem_pio2+0x7ac>
  40a336:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40a33a:	f108 0401 	add.w	r4, r8, #1
  40a33e:	2200      	movs	r2, #0
  40a340:	2300      	movs	r3, #0
  40a342:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
  40a346:	4610      	mov	r0, r2
  40a348:	4619      	mov	r1, r3
  40a34a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40a34e:	f000 fa7f 	bl	40a850 <__adddf3>
  40a352:	4554      	cmp	r4, sl
  40a354:	d1f9      	bne.n	40a34a <__kernel_rem_pio2+0x672>
  40a356:	4602      	mov	r2, r0
  40a358:	460b      	mov	r3, r1
  40a35a:	9e06      	ldr	r6, [sp, #24]
  40a35c:	2e00      	cmp	r6, #0
  40a35e:	d047      	beq.n	40a3f0 <__kernel_rem_pio2+0x718>
  40a360:	4610      	mov	r0, r2
  40a362:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  40a366:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40a368:	e9c4 0100 	strd	r0, r1, [r4]
  40a36c:	e9da 0100 	ldrd	r0, r1, [sl]
  40a370:	f000 fa6c 	bl	40a84c <__aeabi_dsub>
  40a374:	f1b8 0f00 	cmp.w	r8, #0
  40a378:	dd07      	ble.n	40a38a <__kernel_rem_pio2+0x6b2>
  40a37a:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  40a37e:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  40a382:	f000 fa65 	bl	40a850 <__adddf3>
  40a386:	45c2      	cmp	sl, r8
  40a388:	d1f9      	bne.n	40a37e <__kernel_rem_pio2+0x6a6>
  40a38a:	9d06      	ldr	r5, [sp, #24]
  40a38c:	2d00      	cmp	r5, #0
  40a38e:	d06a      	beq.n	40a466 <__kernel_rem_pio2+0x78e>
  40a390:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a392:	4602      	mov	r2, r0
  40a394:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40a398:	e9c6 2302 	strd	r2, r3, [r6, #8]
  40a39c:	9c07      	ldr	r4, [sp, #28]
  40a39e:	f004 0007 	and.w	r0, r4, #7
  40a3a2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40a3a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3aa:	f1b8 0f00 	cmp.w	r8, #0
  40a3ae:	db66      	blt.n	40a47e <__kernel_rem_pio2+0x7a6>
  40a3b0:	f108 0401 	add.w	r4, r8, #1
  40a3b4:	ad4c      	add	r5, sp, #304	; 0x130
  40a3b6:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
  40a3ba:	2000      	movs	r0, #0
  40a3bc:	2100      	movs	r1, #0
  40a3be:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40a3c2:	f000 fa45 	bl	40a850 <__adddf3>
  40a3c6:	42ac      	cmp	r4, r5
  40a3c8:	d1f9      	bne.n	40a3be <__kernel_rem_pio2+0x6e6>
  40a3ca:	9c06      	ldr	r4, [sp, #24]
  40a3cc:	2c00      	cmp	r4, #0
  40a3ce:	d050      	beq.n	40a472 <__kernel_rem_pio2+0x79a>
  40a3d0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a3d2:	4602      	mov	r2, r0
  40a3d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  40a3d8:	e9c5 2300 	strd	r2, r3, [r5]
  40a3dc:	9c07      	ldr	r4, [sp, #28]
  40a3de:	f004 0007 	and.w	r0, r4, #7
  40a3e2:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40a3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3ea:	2400      	movs	r4, #0
  40a3ec:	2500      	movs	r5, #0
  40a3ee:	e6ee      	b.n	40a1ce <__kernel_rem_pio2+0x4f6>
  40a3f0:	4610      	mov	r0, r2
  40a3f2:	4619      	mov	r1, r3
  40a3f4:	e7b7      	b.n	40a366 <__kernel_rem_pio2+0x68e>
  40a3f6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40a3f8:	9506      	str	r5, [sp, #24]
  40a3fa:	ad10      	add	r5, sp, #64	; 0x40
  40a3fc:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
  40a400:	3e18      	subs	r6, #24
  40a402:	f8cd a01c 	str.w	sl, [sp, #28]
  40a406:	960a      	str	r6, [sp, #40]	; 0x28
  40a408:	2b00      	cmp	r3, #0
  40a40a:	f47f ae89 	bne.w	40a120 <__kernel_rem_pio2+0x448>
  40a40e:	eb05 0388 	add.w	r3, r5, r8, lsl #2
  40a412:	4632      	mov	r2, r6
  40a414:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  40a418:	f108 38ff 	add.w	r8, r8, #4294967295
  40a41c:	3a18      	subs	r2, #24
  40a41e:	2900      	cmp	r1, #0
  40a420:	d0f8      	beq.n	40a414 <__kernel_rem_pio2+0x73c>
  40a422:	920a      	str	r2, [sp, #40]	; 0x28
  40a424:	e67c      	b.n	40a120 <__kernel_rem_pio2+0x448>
  40a426:	2301      	movs	r3, #1
  40a428:	e5b1      	b.n	409f8e <__kernel_rem_pio2+0x2b6>
  40a42a:	9d06      	ldr	r5, [sp, #24]
  40a42c:	2000      	movs	r0, #0
  40a42e:	2100      	movs	r1, #0
  40a430:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40a434:	2d00      	cmp	r5, #0
  40a436:	f47f af5e 	bne.w	40a2f6 <__kernel_rem_pio2+0x61e>
  40a43a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a43c:	e9da 2300 	ldrd	r2, r3, [sl]
  40a440:	e9c6 0104 	strd	r0, r1, [r6, #16]
  40a444:	e9da 0102 	ldrd	r0, r1, [sl, #8]
  40a448:	e9c6 2300 	strd	r2, r3, [r6]
  40a44c:	e9c6 0102 	strd	r0, r1, [r6, #8]
  40a450:	e766      	b.n	40a320 <__kernel_rem_pio2+0x648>
  40a452:	4620      	mov	r0, r4
  40a454:	4629      	mov	r1, r5
  40a456:	f000 fe47 	bl	40b0e8 <__aeabi_d2iz>
  40a45a:	f8dd 800c 	ldr.w	r8, [sp, #12]
  40a45e:	aa10      	add	r2, sp, #64	; 0x40
  40a460:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
  40a464:	e65c      	b.n	40a120 <__kernel_rem_pio2+0x448>
  40a466:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a468:	4602      	mov	r2, r0
  40a46a:	460b      	mov	r3, r1
  40a46c:	e9c6 2302 	strd	r2, r3, [r6, #8]
  40a470:	e794      	b.n	40a39c <__kernel_rem_pio2+0x6c4>
  40a472:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a474:	4602      	mov	r2, r0
  40a476:	460b      	mov	r3, r1
  40a478:	e9c5 2300 	strd	r2, r3, [r5]
  40a47c:	e7ae      	b.n	40a3dc <__kernel_rem_pio2+0x704>
  40a47e:	2000      	movs	r0, #0
  40a480:	2100      	movs	r1, #0
  40a482:	e7a2      	b.n	40a3ca <__kernel_rem_pio2+0x6f2>
  40a484:	2200      	movs	r2, #0
  40a486:	2300      	movs	r3, #0
  40a488:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  40a48c:	e765      	b.n	40a35a <__kernel_rem_pio2+0x682>
  40a48e:	2000      	movs	r0, #0
  40a490:	2100      	movs	r1, #0
  40a492:	e72c      	b.n	40a2ee <__kernel_rem_pio2+0x616>
  40a494:	0000      	movs	r0, r0
	...

0040a498 <__kernel_sin>:
  40a498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a49c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40a4a0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40a4a4:	b085      	sub	sp, #20
  40a4a6:	4604      	mov	r4, r0
  40a4a8:	460d      	mov	r5, r1
  40a4aa:	4690      	mov	r8, r2
  40a4ac:	4699      	mov	r9, r3
  40a4ae:	da04      	bge.n	40a4ba <__kernel_sin+0x22>
  40a4b0:	f000 fe1a 	bl	40b0e8 <__aeabi_d2iz>
  40a4b4:	2800      	cmp	r0, #0
  40a4b6:	f000 8084 	beq.w	40a5c2 <__kernel_sin+0x12a>
  40a4ba:	4622      	mov	r2, r4
  40a4bc:	462b      	mov	r3, r5
  40a4be:	4620      	mov	r0, r4
  40a4c0:	4629      	mov	r1, r5
  40a4c2:	f000 fb77 	bl	40abb4 <__aeabi_dmul>
  40a4c6:	4622      	mov	r2, r4
  40a4c8:	462b      	mov	r3, r5
  40a4ca:	4606      	mov	r6, r0
  40a4cc:	460f      	mov	r7, r1
  40a4ce:	f000 fb71 	bl	40abb4 <__aeabi_dmul>
  40a4d2:	a33f      	add	r3, pc, #252	; (adr r3, 40a5d0 <__kernel_sin+0x138>)
  40a4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a4d8:	4682      	mov	sl, r0
  40a4da:	468b      	mov	fp, r1
  40a4dc:	4630      	mov	r0, r6
  40a4de:	4639      	mov	r1, r7
  40a4e0:	f000 fb68 	bl	40abb4 <__aeabi_dmul>
  40a4e4:	a33c      	add	r3, pc, #240	; (adr r3, 40a5d8 <__kernel_sin+0x140>)
  40a4e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a4ea:	f000 f9af 	bl	40a84c <__aeabi_dsub>
  40a4ee:	4632      	mov	r2, r6
  40a4f0:	463b      	mov	r3, r7
  40a4f2:	f000 fb5f 	bl	40abb4 <__aeabi_dmul>
  40a4f6:	a33a      	add	r3, pc, #232	; (adr r3, 40a5e0 <__kernel_sin+0x148>)
  40a4f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a4fc:	f000 f9a8 	bl	40a850 <__adddf3>
  40a500:	4632      	mov	r2, r6
  40a502:	463b      	mov	r3, r7
  40a504:	f000 fb56 	bl	40abb4 <__aeabi_dmul>
  40a508:	a337      	add	r3, pc, #220	; (adr r3, 40a5e8 <__kernel_sin+0x150>)
  40a50a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a50e:	f000 f99d 	bl	40a84c <__aeabi_dsub>
  40a512:	4632      	mov	r2, r6
  40a514:	463b      	mov	r3, r7
  40a516:	f000 fb4d 	bl	40abb4 <__aeabi_dmul>
  40a51a:	a335      	add	r3, pc, #212	; (adr r3, 40a5f0 <__kernel_sin+0x158>)
  40a51c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a520:	f000 f996 	bl	40a850 <__adddf3>
  40a524:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a526:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40a52a:	2b00      	cmp	r3, #0
  40a52c:	d033      	beq.n	40a596 <__kernel_sin+0xfe>
  40a52e:	4640      	mov	r0, r8
  40a530:	4649      	mov	r1, r9
  40a532:	2200      	movs	r2, #0
  40a534:	4b32      	ldr	r3, [pc, #200]	; (40a600 <__kernel_sin+0x168>)
  40a536:	f000 fb3d 	bl	40abb4 <__aeabi_dmul>
  40a53a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a53e:	e9cd 0100 	strd	r0, r1, [sp]
  40a542:	4650      	mov	r0, sl
  40a544:	4659      	mov	r1, fp
  40a546:	f000 fb35 	bl	40abb4 <__aeabi_dmul>
  40a54a:	4602      	mov	r2, r0
  40a54c:	460b      	mov	r3, r1
  40a54e:	e9dd 0100 	ldrd	r0, r1, [sp]
  40a552:	f000 f97b 	bl	40a84c <__aeabi_dsub>
  40a556:	4632      	mov	r2, r6
  40a558:	463b      	mov	r3, r7
  40a55a:	f000 fb2b 	bl	40abb4 <__aeabi_dmul>
  40a55e:	4642      	mov	r2, r8
  40a560:	464b      	mov	r3, r9
  40a562:	f000 f973 	bl	40a84c <__aeabi_dsub>
  40a566:	a324      	add	r3, pc, #144	; (adr r3, 40a5f8 <__kernel_sin+0x160>)
  40a568:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a56c:	4606      	mov	r6, r0
  40a56e:	460f      	mov	r7, r1
  40a570:	4650      	mov	r0, sl
  40a572:	4659      	mov	r1, fp
  40a574:	f000 fb1e 	bl	40abb4 <__aeabi_dmul>
  40a578:	4602      	mov	r2, r0
  40a57a:	460b      	mov	r3, r1
  40a57c:	4630      	mov	r0, r6
  40a57e:	4639      	mov	r1, r7
  40a580:	f000 f966 	bl	40a850 <__adddf3>
  40a584:	4602      	mov	r2, r0
  40a586:	460b      	mov	r3, r1
  40a588:	4620      	mov	r0, r4
  40a58a:	4629      	mov	r1, r5
  40a58c:	f000 f95e 	bl	40a84c <__aeabi_dsub>
  40a590:	b005      	add	sp, #20
  40a592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a596:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40a59a:	4630      	mov	r0, r6
  40a59c:	4639      	mov	r1, r7
  40a59e:	f000 fb09 	bl	40abb4 <__aeabi_dmul>
  40a5a2:	a315      	add	r3, pc, #84	; (adr r3, 40a5f8 <__kernel_sin+0x160>)
  40a5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a5a8:	f000 f950 	bl	40a84c <__aeabi_dsub>
  40a5ac:	4652      	mov	r2, sl
  40a5ae:	465b      	mov	r3, fp
  40a5b0:	f000 fb00 	bl	40abb4 <__aeabi_dmul>
  40a5b4:	4622      	mov	r2, r4
  40a5b6:	462b      	mov	r3, r5
  40a5b8:	f000 f94a 	bl	40a850 <__adddf3>
  40a5bc:	b005      	add	sp, #20
  40a5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a5c2:	4620      	mov	r0, r4
  40a5c4:	4629      	mov	r1, r5
  40a5c6:	b005      	add	sp, #20
  40a5c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a5cc:	f3af 8000 	nop.w
  40a5d0:	5acfd57c 	.word	0x5acfd57c
  40a5d4:	3de5d93a 	.word	0x3de5d93a
  40a5d8:	8a2b9ceb 	.word	0x8a2b9ceb
  40a5dc:	3e5ae5e6 	.word	0x3e5ae5e6
  40a5e0:	57b1fe7d 	.word	0x57b1fe7d
  40a5e4:	3ec71de3 	.word	0x3ec71de3
  40a5e8:	19c161d5 	.word	0x19c161d5
  40a5ec:	3f2a01a0 	.word	0x3f2a01a0
  40a5f0:	1110f8a6 	.word	0x1110f8a6
  40a5f4:	3f811111 	.word	0x3f811111
  40a5f8:	55555549 	.word	0x55555549
  40a5fc:	3fc55555 	.word	0x3fc55555
  40a600:	3fe00000 	.word	0x3fe00000
  40a604:	f3af 8000 	nop.w

0040a608 <fabs>:
  40a608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40a60c:	4770      	bx	lr
  40a60e:	bf00      	nop

0040a610 <floor>:
  40a610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a614:	f3c1 570a 	ubfx	r7, r1, #20, #11
  40a618:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
  40a61c:	2e13      	cmp	r6, #19
  40a61e:	4602      	mov	r2, r0
  40a620:	460b      	mov	r3, r1
  40a622:	4604      	mov	r4, r0
  40a624:	460d      	mov	r5, r1
  40a626:	4689      	mov	r9, r1
  40a628:	468a      	mov	sl, r1
  40a62a:	4680      	mov	r8, r0
  40a62c:	dc1c      	bgt.n	40a668 <floor+0x58>
  40a62e:	2e00      	cmp	r6, #0
  40a630:	db40      	blt.n	40a6b4 <floor+0xa4>
  40a632:	4f3d      	ldr	r7, [pc, #244]	; (40a728 <floor+0x118>)
  40a634:	4137      	asrs	r7, r6
  40a636:	ea07 0c01 	and.w	ip, r7, r1
  40a63a:	ea5c 0c00 	orrs.w	ip, ip, r0
  40a63e:	d018      	beq.n	40a672 <floor+0x62>
  40a640:	a337      	add	r3, pc, #220	; (adr r3, 40a720 <floor+0x110>)
  40a642:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a646:	f000 f903 	bl	40a850 <__adddf3>
  40a64a:	2200      	movs	r2, #0
  40a64c:	2300      	movs	r3, #0
  40a64e:	f000 fd41 	bl	40b0d4 <__aeabi_dcmpgt>
  40a652:	b128      	cbz	r0, 40a660 <floor+0x50>
  40a654:	2d00      	cmp	r5, #0
  40a656:	db42      	blt.n	40a6de <floor+0xce>
  40a658:	ea2a 0907 	bic.w	r9, sl, r7
  40a65c:	f04f 0800 	mov.w	r8, #0
  40a660:	4640      	mov	r0, r8
  40a662:	4649      	mov	r1, r9
  40a664:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a668:	2e33      	cmp	r6, #51	; 0x33
  40a66a:	dd06      	ble.n	40a67a <floor+0x6a>
  40a66c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  40a670:	d031      	beq.n	40a6d6 <floor+0xc6>
  40a672:	4610      	mov	r0, r2
  40a674:	4619      	mov	r1, r3
  40a676:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a67a:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
  40a67e:	f04f 3bff 	mov.w	fp, #4294967295
  40a682:	fa2b fb0c 	lsr.w	fp, fp, ip
  40a686:	ea1b 0f00 	tst.w	fp, r0
  40a68a:	d0f2      	beq.n	40a672 <floor+0x62>
  40a68c:	a324      	add	r3, pc, #144	; (adr r3, 40a720 <floor+0x110>)
  40a68e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a692:	f000 f8dd 	bl	40a850 <__adddf3>
  40a696:	2200      	movs	r2, #0
  40a698:	2300      	movs	r3, #0
  40a69a:	f000 fd1b 	bl	40b0d4 <__aeabi_dcmpgt>
  40a69e:	2800      	cmp	r0, #0
  40a6a0:	d0de      	beq.n	40a660 <floor+0x50>
  40a6a2:	2d00      	cmp	r5, #0
  40a6a4:	db22      	blt.n	40a6ec <floor+0xdc>
  40a6a6:	ea28 080b 	bic.w	r8, r8, fp
  40a6aa:	46d1      	mov	r9, sl
  40a6ac:	4640      	mov	r0, r8
  40a6ae:	4649      	mov	r1, r9
  40a6b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6b4:	a31a      	add	r3, pc, #104	; (adr r3, 40a720 <floor+0x110>)
  40a6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a6ba:	f000 f8c9 	bl	40a850 <__adddf3>
  40a6be:	2200      	movs	r2, #0
  40a6c0:	2300      	movs	r3, #0
  40a6c2:	f000 fd07 	bl	40b0d4 <__aeabi_dcmpgt>
  40a6c6:	2800      	cmp	r0, #0
  40a6c8:	d0ca      	beq.n	40a660 <floor+0x50>
  40a6ca:	2d00      	cmp	r5, #0
  40a6cc:	db1c      	blt.n	40a708 <floor+0xf8>
  40a6ce:	f04f 0800 	mov.w	r8, #0
  40a6d2:	46c1      	mov	r9, r8
  40a6d4:	e7c4      	b.n	40a660 <floor+0x50>
  40a6d6:	f000 f8bb 	bl	40a850 <__adddf3>
  40a6da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a6de:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
  40a6e2:	fa4a f606 	asr.w	r6, sl, r6
  40a6e6:	eb06 0a05 	add.w	sl, r6, r5
  40a6ea:	e7b5      	b.n	40a658 <floor+0x48>
  40a6ec:	2e14      	cmp	r6, #20
  40a6ee:	d014      	beq.n	40a71a <floor+0x10a>
  40a6f0:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
  40a6f4:	2301      	movs	r3, #1
  40a6f6:	3703      	adds	r7, #3
  40a6f8:	fa03 f707 	lsl.w	r7, r3, r7
  40a6fc:	eb17 0804 	adds.w	r8, r7, r4
  40a700:	bf28      	it	cs
  40a702:	eb05 0a03 	addcs.w	sl, r5, r3
  40a706:	e7ce      	b.n	40a6a6 <floor+0x96>
  40a708:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  40a70c:	4b07      	ldr	r3, [pc, #28]	; (40a72c <floor+0x11c>)
  40a70e:	4322      	orrs	r2, r4
  40a710:	bf18      	it	ne
  40a712:	4699      	movne	r9, r3
  40a714:	f04f 0800 	mov.w	r8, #0
  40a718:	e7a2      	b.n	40a660 <floor+0x50>
  40a71a:	f105 0a01 	add.w	sl, r5, #1
  40a71e:	e7c2      	b.n	40a6a6 <floor+0x96>
  40a720:	8800759c 	.word	0x8800759c
  40a724:	7e37e43c 	.word	0x7e37e43c
  40a728:	000fffff 	.word	0x000fffff
  40a72c:	bff00000 	.word	0xbff00000

0040a730 <scalbn>:
  40a730:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40a734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a738:	4690      	mov	r8, r2
  40a73a:	4606      	mov	r6, r0
  40a73c:	460f      	mov	r7, r1
  40a73e:	460a      	mov	r2, r1
  40a740:	bb1b      	cbnz	r3, 40a78a <scalbn+0x5a>
  40a742:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40a746:	4303      	orrs	r3, r0
  40a748:	d034      	beq.n	40a7b4 <scalbn+0x84>
  40a74a:	4b35      	ldr	r3, [pc, #212]	; (40a820 <scalbn+0xf0>)
  40a74c:	2200      	movs	r2, #0
  40a74e:	f000 fa31 	bl	40abb4 <__aeabi_dmul>
  40a752:	4b34      	ldr	r3, [pc, #208]	; (40a824 <scalbn+0xf4>)
  40a754:	4606      	mov	r6, r0
  40a756:	4598      	cmp	r8, r3
  40a758:	460f      	mov	r7, r1
  40a75a:	db3b      	blt.n	40a7d4 <scalbn+0xa4>
  40a75c:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40a760:	3b36      	subs	r3, #54	; 0x36
  40a762:	460a      	mov	r2, r1
  40a764:	4443      	add	r3, r8
  40a766:	f240 71fe 	movw	r1, #2046	; 0x7fe
  40a76a:	428b      	cmp	r3, r1
  40a76c:	dd16      	ble.n	40a79c <scalbn+0x6c>
  40a76e:	a128      	add	r1, pc, #160	; (adr r1, 40a810 <scalbn+0xe0>)
  40a770:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a774:	4632      	mov	r2, r6
  40a776:	463b      	mov	r3, r7
  40a778:	f000 f85a 	bl	40a830 <copysign>
  40a77c:	a324      	add	r3, pc, #144	; (adr r3, 40a810 <scalbn+0xe0>)
  40a77e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a782:	f000 fa17 	bl	40abb4 <__aeabi_dmul>
  40a786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a78a:	f240 74ff 	movw	r4, #2047	; 0x7ff
  40a78e:	42a3      	cmp	r3, r4
  40a790:	d027      	beq.n	40a7e2 <scalbn+0xb2>
  40a792:	4443      	add	r3, r8
  40a794:	f240 71fe 	movw	r1, #2046	; 0x7fe
  40a798:	428b      	cmp	r3, r1
  40a79a:	dce8      	bgt.n	40a76e <scalbn+0x3e>
  40a79c:	2b00      	cmp	r3, #0
  40a79e:	dd0b      	ble.n	40a7b8 <scalbn+0x88>
  40a7a0:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  40a7a4:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  40a7a8:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  40a7ac:	4630      	mov	r0, r6
  40a7ae:	4639      	mov	r1, r7
  40a7b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a7b8:	f113 0f35 	cmn.w	r3, #53	; 0x35
  40a7bc:	da17      	bge.n	40a7ee <scalbn+0xbe>
  40a7be:	f24c 3350 	movw	r3, #50000	; 0xc350
  40a7c2:	4598      	cmp	r8, r3
  40a7c4:	dcd3      	bgt.n	40a76e <scalbn+0x3e>
  40a7c6:	a114      	add	r1, pc, #80	; (adr r1, 40a818 <scalbn+0xe8>)
  40a7c8:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a7cc:	4632      	mov	r2, r6
  40a7ce:	463b      	mov	r3, r7
  40a7d0:	f000 f82e 	bl	40a830 <copysign>
  40a7d4:	a310      	add	r3, pc, #64	; (adr r3, 40a818 <scalbn+0xe8>)
  40a7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a7da:	f000 f9eb 	bl	40abb4 <__aeabi_dmul>
  40a7de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a7e2:	4602      	mov	r2, r0
  40a7e4:	460b      	mov	r3, r1
  40a7e6:	f000 f833 	bl	40a850 <__adddf3>
  40a7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a7ee:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  40a7f2:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  40a7f6:	3336      	adds	r3, #54	; 0x36
  40a7f8:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  40a7fc:	4630      	mov	r0, r6
  40a7fe:	4639      	mov	r1, r7
  40a800:	2200      	movs	r2, #0
  40a802:	4b09      	ldr	r3, [pc, #36]	; (40a828 <scalbn+0xf8>)
  40a804:	f000 f9d6 	bl	40abb4 <__aeabi_dmul>
  40a808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a80c:	f3af 8000 	nop.w
  40a810:	8800759c 	.word	0x8800759c
  40a814:	7e37e43c 	.word	0x7e37e43c
  40a818:	c2f8f359 	.word	0xc2f8f359
  40a81c:	01a56e1f 	.word	0x01a56e1f
  40a820:	43500000 	.word	0x43500000
  40a824:	ffff3cb0 	.word	0xffff3cb0
  40a828:	3c900000 	.word	0x3c900000
  40a82c:	f3af 8000 	nop.w

0040a830 <copysign>:
  40a830:	b430      	push	{r4, r5}
  40a832:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  40a836:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  40a83a:	ea43 0102 	orr.w	r1, r3, r2
  40a83e:	bc30      	pop	{r4, r5}
  40a840:	4770      	bx	lr
  40a842:	bf00      	nop

0040a844 <__aeabi_drsub>:
  40a844:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40a848:	e002      	b.n	40a850 <__adddf3>
  40a84a:	bf00      	nop

0040a84c <__aeabi_dsub>:
  40a84c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040a850 <__adddf3>:
  40a850:	b530      	push	{r4, r5, lr}
  40a852:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40a856:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40a85a:	ea94 0f05 	teq	r4, r5
  40a85e:	bf08      	it	eq
  40a860:	ea90 0f02 	teqeq	r0, r2
  40a864:	bf1f      	itttt	ne
  40a866:	ea54 0c00 	orrsne.w	ip, r4, r0
  40a86a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40a86e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40a872:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40a876:	f000 80e2 	beq.w	40aa3e <__adddf3+0x1ee>
  40a87a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40a87e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40a882:	bfb8      	it	lt
  40a884:	426d      	neglt	r5, r5
  40a886:	dd0c      	ble.n	40a8a2 <__adddf3+0x52>
  40a888:	442c      	add	r4, r5
  40a88a:	ea80 0202 	eor.w	r2, r0, r2
  40a88e:	ea81 0303 	eor.w	r3, r1, r3
  40a892:	ea82 0000 	eor.w	r0, r2, r0
  40a896:	ea83 0101 	eor.w	r1, r3, r1
  40a89a:	ea80 0202 	eor.w	r2, r0, r2
  40a89e:	ea81 0303 	eor.w	r3, r1, r3
  40a8a2:	2d36      	cmp	r5, #54	; 0x36
  40a8a4:	bf88      	it	hi
  40a8a6:	bd30      	pophi	{r4, r5, pc}
  40a8a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a8ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40a8b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40a8b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40a8b8:	d002      	beq.n	40a8c0 <__adddf3+0x70>
  40a8ba:	4240      	negs	r0, r0
  40a8bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a8c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40a8c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40a8c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40a8cc:	d002      	beq.n	40a8d4 <__adddf3+0x84>
  40a8ce:	4252      	negs	r2, r2
  40a8d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a8d4:	ea94 0f05 	teq	r4, r5
  40a8d8:	f000 80a7 	beq.w	40aa2a <__adddf3+0x1da>
  40a8dc:	f1a4 0401 	sub.w	r4, r4, #1
  40a8e0:	f1d5 0e20 	rsbs	lr, r5, #32
  40a8e4:	db0d      	blt.n	40a902 <__adddf3+0xb2>
  40a8e6:	fa02 fc0e 	lsl.w	ip, r2, lr
  40a8ea:	fa22 f205 	lsr.w	r2, r2, r5
  40a8ee:	1880      	adds	r0, r0, r2
  40a8f0:	f141 0100 	adc.w	r1, r1, #0
  40a8f4:	fa03 f20e 	lsl.w	r2, r3, lr
  40a8f8:	1880      	adds	r0, r0, r2
  40a8fa:	fa43 f305 	asr.w	r3, r3, r5
  40a8fe:	4159      	adcs	r1, r3
  40a900:	e00e      	b.n	40a920 <__adddf3+0xd0>
  40a902:	f1a5 0520 	sub.w	r5, r5, #32
  40a906:	f10e 0e20 	add.w	lr, lr, #32
  40a90a:	2a01      	cmp	r2, #1
  40a90c:	fa03 fc0e 	lsl.w	ip, r3, lr
  40a910:	bf28      	it	cs
  40a912:	f04c 0c02 	orrcs.w	ip, ip, #2
  40a916:	fa43 f305 	asr.w	r3, r3, r5
  40a91a:	18c0      	adds	r0, r0, r3
  40a91c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40a920:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40a924:	d507      	bpl.n	40a936 <__adddf3+0xe6>
  40a926:	f04f 0e00 	mov.w	lr, #0
  40a92a:	f1dc 0c00 	rsbs	ip, ip, #0
  40a92e:	eb7e 0000 	sbcs.w	r0, lr, r0
  40a932:	eb6e 0101 	sbc.w	r1, lr, r1
  40a936:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40a93a:	d31b      	bcc.n	40a974 <__adddf3+0x124>
  40a93c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40a940:	d30c      	bcc.n	40a95c <__adddf3+0x10c>
  40a942:	0849      	lsrs	r1, r1, #1
  40a944:	ea5f 0030 	movs.w	r0, r0, rrx
  40a948:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40a94c:	f104 0401 	add.w	r4, r4, #1
  40a950:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40a954:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40a958:	f080 809a 	bcs.w	40aa90 <__adddf3+0x240>
  40a95c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a960:	bf08      	it	eq
  40a962:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40a966:	f150 0000 	adcs.w	r0, r0, #0
  40a96a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40a96e:	ea41 0105 	orr.w	r1, r1, r5
  40a972:	bd30      	pop	{r4, r5, pc}
  40a974:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40a978:	4140      	adcs	r0, r0
  40a97a:	eb41 0101 	adc.w	r1, r1, r1
  40a97e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40a982:	f1a4 0401 	sub.w	r4, r4, #1
  40a986:	d1e9      	bne.n	40a95c <__adddf3+0x10c>
  40a988:	f091 0f00 	teq	r1, #0
  40a98c:	bf04      	itt	eq
  40a98e:	4601      	moveq	r1, r0
  40a990:	2000      	moveq	r0, #0
  40a992:	fab1 f381 	clz	r3, r1
  40a996:	bf08      	it	eq
  40a998:	3320      	addeq	r3, #32
  40a99a:	f1a3 030b 	sub.w	r3, r3, #11
  40a99e:	f1b3 0220 	subs.w	r2, r3, #32
  40a9a2:	da0c      	bge.n	40a9be <__adddf3+0x16e>
  40a9a4:	320c      	adds	r2, #12
  40a9a6:	dd08      	ble.n	40a9ba <__adddf3+0x16a>
  40a9a8:	f102 0c14 	add.w	ip, r2, #20
  40a9ac:	f1c2 020c 	rsb	r2, r2, #12
  40a9b0:	fa01 f00c 	lsl.w	r0, r1, ip
  40a9b4:	fa21 f102 	lsr.w	r1, r1, r2
  40a9b8:	e00c      	b.n	40a9d4 <__adddf3+0x184>
  40a9ba:	f102 0214 	add.w	r2, r2, #20
  40a9be:	bfd8      	it	le
  40a9c0:	f1c2 0c20 	rsble	ip, r2, #32
  40a9c4:	fa01 f102 	lsl.w	r1, r1, r2
  40a9c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  40a9cc:	bfdc      	itt	le
  40a9ce:	ea41 010c 	orrle.w	r1, r1, ip
  40a9d2:	4090      	lslle	r0, r2
  40a9d4:	1ae4      	subs	r4, r4, r3
  40a9d6:	bfa2      	ittt	ge
  40a9d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40a9dc:	4329      	orrge	r1, r5
  40a9de:	bd30      	popge	{r4, r5, pc}
  40a9e0:	ea6f 0404 	mvn.w	r4, r4
  40a9e4:	3c1f      	subs	r4, #31
  40a9e6:	da1c      	bge.n	40aa22 <__adddf3+0x1d2>
  40a9e8:	340c      	adds	r4, #12
  40a9ea:	dc0e      	bgt.n	40aa0a <__adddf3+0x1ba>
  40a9ec:	f104 0414 	add.w	r4, r4, #20
  40a9f0:	f1c4 0220 	rsb	r2, r4, #32
  40a9f4:	fa20 f004 	lsr.w	r0, r0, r4
  40a9f8:	fa01 f302 	lsl.w	r3, r1, r2
  40a9fc:	ea40 0003 	orr.w	r0, r0, r3
  40aa00:	fa21 f304 	lsr.w	r3, r1, r4
  40aa04:	ea45 0103 	orr.w	r1, r5, r3
  40aa08:	bd30      	pop	{r4, r5, pc}
  40aa0a:	f1c4 040c 	rsb	r4, r4, #12
  40aa0e:	f1c4 0220 	rsb	r2, r4, #32
  40aa12:	fa20 f002 	lsr.w	r0, r0, r2
  40aa16:	fa01 f304 	lsl.w	r3, r1, r4
  40aa1a:	ea40 0003 	orr.w	r0, r0, r3
  40aa1e:	4629      	mov	r1, r5
  40aa20:	bd30      	pop	{r4, r5, pc}
  40aa22:	fa21 f004 	lsr.w	r0, r1, r4
  40aa26:	4629      	mov	r1, r5
  40aa28:	bd30      	pop	{r4, r5, pc}
  40aa2a:	f094 0f00 	teq	r4, #0
  40aa2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40aa32:	bf06      	itte	eq
  40aa34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40aa38:	3401      	addeq	r4, #1
  40aa3a:	3d01      	subne	r5, #1
  40aa3c:	e74e      	b.n	40a8dc <__adddf3+0x8c>
  40aa3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40aa42:	bf18      	it	ne
  40aa44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40aa48:	d029      	beq.n	40aa9e <__adddf3+0x24e>
  40aa4a:	ea94 0f05 	teq	r4, r5
  40aa4e:	bf08      	it	eq
  40aa50:	ea90 0f02 	teqeq	r0, r2
  40aa54:	d005      	beq.n	40aa62 <__adddf3+0x212>
  40aa56:	ea54 0c00 	orrs.w	ip, r4, r0
  40aa5a:	bf04      	itt	eq
  40aa5c:	4619      	moveq	r1, r3
  40aa5e:	4610      	moveq	r0, r2
  40aa60:	bd30      	pop	{r4, r5, pc}
  40aa62:	ea91 0f03 	teq	r1, r3
  40aa66:	bf1e      	ittt	ne
  40aa68:	2100      	movne	r1, #0
  40aa6a:	2000      	movne	r0, #0
  40aa6c:	bd30      	popne	{r4, r5, pc}
  40aa6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40aa72:	d105      	bne.n	40aa80 <__adddf3+0x230>
  40aa74:	0040      	lsls	r0, r0, #1
  40aa76:	4149      	adcs	r1, r1
  40aa78:	bf28      	it	cs
  40aa7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40aa7e:	bd30      	pop	{r4, r5, pc}
  40aa80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40aa84:	bf3c      	itt	cc
  40aa86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40aa8a:	bd30      	popcc	{r4, r5, pc}
  40aa8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40aa90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40aa94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40aa98:	f04f 0000 	mov.w	r0, #0
  40aa9c:	bd30      	pop	{r4, r5, pc}
  40aa9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40aaa2:	bf1a      	itte	ne
  40aaa4:	4619      	movne	r1, r3
  40aaa6:	4610      	movne	r0, r2
  40aaa8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40aaac:	bf1c      	itt	ne
  40aaae:	460b      	movne	r3, r1
  40aab0:	4602      	movne	r2, r0
  40aab2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40aab6:	bf06      	itte	eq
  40aab8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40aabc:	ea91 0f03 	teqeq	r1, r3
  40aac0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40aac4:	bd30      	pop	{r4, r5, pc}
  40aac6:	bf00      	nop

0040aac8 <__aeabi_ui2d>:
  40aac8:	f090 0f00 	teq	r0, #0
  40aacc:	bf04      	itt	eq
  40aace:	2100      	moveq	r1, #0
  40aad0:	4770      	bxeq	lr
  40aad2:	b530      	push	{r4, r5, lr}
  40aad4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40aad8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40aadc:	f04f 0500 	mov.w	r5, #0
  40aae0:	f04f 0100 	mov.w	r1, #0
  40aae4:	e750      	b.n	40a988 <__adddf3+0x138>
  40aae6:	bf00      	nop

0040aae8 <__aeabi_i2d>:
  40aae8:	f090 0f00 	teq	r0, #0
  40aaec:	bf04      	itt	eq
  40aaee:	2100      	moveq	r1, #0
  40aaf0:	4770      	bxeq	lr
  40aaf2:	b530      	push	{r4, r5, lr}
  40aaf4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40aaf8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40aafc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40ab00:	bf48      	it	mi
  40ab02:	4240      	negmi	r0, r0
  40ab04:	f04f 0100 	mov.w	r1, #0
  40ab08:	e73e      	b.n	40a988 <__adddf3+0x138>
  40ab0a:	bf00      	nop

0040ab0c <__aeabi_f2d>:
  40ab0c:	0042      	lsls	r2, r0, #1
  40ab0e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40ab12:	ea4f 0131 	mov.w	r1, r1, rrx
  40ab16:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40ab1a:	bf1f      	itttt	ne
  40ab1c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40ab20:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40ab24:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40ab28:	4770      	bxne	lr
  40ab2a:	f092 0f00 	teq	r2, #0
  40ab2e:	bf14      	ite	ne
  40ab30:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40ab34:	4770      	bxeq	lr
  40ab36:	b530      	push	{r4, r5, lr}
  40ab38:	f44f 7460 	mov.w	r4, #896	; 0x380
  40ab3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40ab40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40ab44:	e720      	b.n	40a988 <__adddf3+0x138>
  40ab46:	bf00      	nop

0040ab48 <__aeabi_ul2d>:
  40ab48:	ea50 0201 	orrs.w	r2, r0, r1
  40ab4c:	bf08      	it	eq
  40ab4e:	4770      	bxeq	lr
  40ab50:	b530      	push	{r4, r5, lr}
  40ab52:	f04f 0500 	mov.w	r5, #0
  40ab56:	e00a      	b.n	40ab6e <__aeabi_l2d+0x16>

0040ab58 <__aeabi_l2d>:
  40ab58:	ea50 0201 	orrs.w	r2, r0, r1
  40ab5c:	bf08      	it	eq
  40ab5e:	4770      	bxeq	lr
  40ab60:	b530      	push	{r4, r5, lr}
  40ab62:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40ab66:	d502      	bpl.n	40ab6e <__aeabi_l2d+0x16>
  40ab68:	4240      	negs	r0, r0
  40ab6a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40ab6e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ab72:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ab76:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40ab7a:	f43f aedc 	beq.w	40a936 <__adddf3+0xe6>
  40ab7e:	f04f 0203 	mov.w	r2, #3
  40ab82:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ab86:	bf18      	it	ne
  40ab88:	3203      	addne	r2, #3
  40ab8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ab8e:	bf18      	it	ne
  40ab90:	3203      	addne	r2, #3
  40ab92:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40ab96:	f1c2 0320 	rsb	r3, r2, #32
  40ab9a:	fa00 fc03 	lsl.w	ip, r0, r3
  40ab9e:	fa20 f002 	lsr.w	r0, r0, r2
  40aba2:	fa01 fe03 	lsl.w	lr, r1, r3
  40aba6:	ea40 000e 	orr.w	r0, r0, lr
  40abaa:	fa21 f102 	lsr.w	r1, r1, r2
  40abae:	4414      	add	r4, r2
  40abb0:	e6c1      	b.n	40a936 <__adddf3+0xe6>
  40abb2:	bf00      	nop

0040abb4 <__aeabi_dmul>:
  40abb4:	b570      	push	{r4, r5, r6, lr}
  40abb6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40abba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40abbe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40abc2:	bf1d      	ittte	ne
  40abc4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40abc8:	ea94 0f0c 	teqne	r4, ip
  40abcc:	ea95 0f0c 	teqne	r5, ip
  40abd0:	f000 f8de 	bleq	40ad90 <__aeabi_dmul+0x1dc>
  40abd4:	442c      	add	r4, r5
  40abd6:	ea81 0603 	eor.w	r6, r1, r3
  40abda:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40abde:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40abe2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40abe6:	bf18      	it	ne
  40abe8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40abec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40abf0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40abf4:	d038      	beq.n	40ac68 <__aeabi_dmul+0xb4>
  40abf6:	fba0 ce02 	umull	ip, lr, r0, r2
  40abfa:	f04f 0500 	mov.w	r5, #0
  40abfe:	fbe1 e502 	umlal	lr, r5, r1, r2
  40ac02:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40ac06:	fbe0 e503 	umlal	lr, r5, r0, r3
  40ac0a:	f04f 0600 	mov.w	r6, #0
  40ac0e:	fbe1 5603 	umlal	r5, r6, r1, r3
  40ac12:	f09c 0f00 	teq	ip, #0
  40ac16:	bf18      	it	ne
  40ac18:	f04e 0e01 	orrne.w	lr, lr, #1
  40ac1c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40ac20:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40ac24:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40ac28:	d204      	bcs.n	40ac34 <__aeabi_dmul+0x80>
  40ac2a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40ac2e:	416d      	adcs	r5, r5
  40ac30:	eb46 0606 	adc.w	r6, r6, r6
  40ac34:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40ac38:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40ac3c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40ac40:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40ac44:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40ac48:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40ac4c:	bf88      	it	hi
  40ac4e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40ac52:	d81e      	bhi.n	40ac92 <__aeabi_dmul+0xde>
  40ac54:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40ac58:	bf08      	it	eq
  40ac5a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40ac5e:	f150 0000 	adcs.w	r0, r0, #0
  40ac62:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40ac66:	bd70      	pop	{r4, r5, r6, pc}
  40ac68:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40ac6c:	ea46 0101 	orr.w	r1, r6, r1
  40ac70:	ea40 0002 	orr.w	r0, r0, r2
  40ac74:	ea81 0103 	eor.w	r1, r1, r3
  40ac78:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40ac7c:	bfc2      	ittt	gt
  40ac7e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40ac82:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40ac86:	bd70      	popgt	{r4, r5, r6, pc}
  40ac88:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ac8c:	f04f 0e00 	mov.w	lr, #0
  40ac90:	3c01      	subs	r4, #1
  40ac92:	f300 80ab 	bgt.w	40adec <__aeabi_dmul+0x238>
  40ac96:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40ac9a:	bfde      	ittt	le
  40ac9c:	2000      	movle	r0, #0
  40ac9e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40aca2:	bd70      	pople	{r4, r5, r6, pc}
  40aca4:	f1c4 0400 	rsb	r4, r4, #0
  40aca8:	3c20      	subs	r4, #32
  40acaa:	da35      	bge.n	40ad18 <__aeabi_dmul+0x164>
  40acac:	340c      	adds	r4, #12
  40acae:	dc1b      	bgt.n	40ace8 <__aeabi_dmul+0x134>
  40acb0:	f104 0414 	add.w	r4, r4, #20
  40acb4:	f1c4 0520 	rsb	r5, r4, #32
  40acb8:	fa00 f305 	lsl.w	r3, r0, r5
  40acbc:	fa20 f004 	lsr.w	r0, r0, r4
  40acc0:	fa01 f205 	lsl.w	r2, r1, r5
  40acc4:	ea40 0002 	orr.w	r0, r0, r2
  40acc8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40accc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40acd0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40acd4:	fa21 f604 	lsr.w	r6, r1, r4
  40acd8:	eb42 0106 	adc.w	r1, r2, r6
  40acdc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ace0:	bf08      	it	eq
  40ace2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ace6:	bd70      	pop	{r4, r5, r6, pc}
  40ace8:	f1c4 040c 	rsb	r4, r4, #12
  40acec:	f1c4 0520 	rsb	r5, r4, #32
  40acf0:	fa00 f304 	lsl.w	r3, r0, r4
  40acf4:	fa20 f005 	lsr.w	r0, r0, r5
  40acf8:	fa01 f204 	lsl.w	r2, r1, r4
  40acfc:	ea40 0002 	orr.w	r0, r0, r2
  40ad00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ad04:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40ad08:	f141 0100 	adc.w	r1, r1, #0
  40ad0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ad10:	bf08      	it	eq
  40ad12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ad16:	bd70      	pop	{r4, r5, r6, pc}
  40ad18:	f1c4 0520 	rsb	r5, r4, #32
  40ad1c:	fa00 f205 	lsl.w	r2, r0, r5
  40ad20:	ea4e 0e02 	orr.w	lr, lr, r2
  40ad24:	fa20 f304 	lsr.w	r3, r0, r4
  40ad28:	fa01 f205 	lsl.w	r2, r1, r5
  40ad2c:	ea43 0302 	orr.w	r3, r3, r2
  40ad30:	fa21 f004 	lsr.w	r0, r1, r4
  40ad34:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40ad38:	fa21 f204 	lsr.w	r2, r1, r4
  40ad3c:	ea20 0002 	bic.w	r0, r0, r2
  40ad40:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40ad44:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40ad48:	bf08      	it	eq
  40ad4a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40ad4e:	bd70      	pop	{r4, r5, r6, pc}
  40ad50:	f094 0f00 	teq	r4, #0
  40ad54:	d10f      	bne.n	40ad76 <__aeabi_dmul+0x1c2>
  40ad56:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40ad5a:	0040      	lsls	r0, r0, #1
  40ad5c:	eb41 0101 	adc.w	r1, r1, r1
  40ad60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40ad64:	bf08      	it	eq
  40ad66:	3c01      	subeq	r4, #1
  40ad68:	d0f7      	beq.n	40ad5a <__aeabi_dmul+0x1a6>
  40ad6a:	ea41 0106 	orr.w	r1, r1, r6
  40ad6e:	f095 0f00 	teq	r5, #0
  40ad72:	bf18      	it	ne
  40ad74:	4770      	bxne	lr
  40ad76:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40ad7a:	0052      	lsls	r2, r2, #1
  40ad7c:	eb43 0303 	adc.w	r3, r3, r3
  40ad80:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40ad84:	bf08      	it	eq
  40ad86:	3d01      	subeq	r5, #1
  40ad88:	d0f7      	beq.n	40ad7a <__aeabi_dmul+0x1c6>
  40ad8a:	ea43 0306 	orr.w	r3, r3, r6
  40ad8e:	4770      	bx	lr
  40ad90:	ea94 0f0c 	teq	r4, ip
  40ad94:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40ad98:	bf18      	it	ne
  40ad9a:	ea95 0f0c 	teqne	r5, ip
  40ad9e:	d00c      	beq.n	40adba <__aeabi_dmul+0x206>
  40ada0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40ada4:	bf18      	it	ne
  40ada6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40adaa:	d1d1      	bne.n	40ad50 <__aeabi_dmul+0x19c>
  40adac:	ea81 0103 	eor.w	r1, r1, r3
  40adb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40adb4:	f04f 0000 	mov.w	r0, #0
  40adb8:	bd70      	pop	{r4, r5, r6, pc}
  40adba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40adbe:	bf06      	itte	eq
  40adc0:	4610      	moveq	r0, r2
  40adc2:	4619      	moveq	r1, r3
  40adc4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40adc8:	d019      	beq.n	40adfe <__aeabi_dmul+0x24a>
  40adca:	ea94 0f0c 	teq	r4, ip
  40adce:	d102      	bne.n	40add6 <__aeabi_dmul+0x222>
  40add0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40add4:	d113      	bne.n	40adfe <__aeabi_dmul+0x24a>
  40add6:	ea95 0f0c 	teq	r5, ip
  40adda:	d105      	bne.n	40ade8 <__aeabi_dmul+0x234>
  40addc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40ade0:	bf1c      	itt	ne
  40ade2:	4610      	movne	r0, r2
  40ade4:	4619      	movne	r1, r3
  40ade6:	d10a      	bne.n	40adfe <__aeabi_dmul+0x24a>
  40ade8:	ea81 0103 	eor.w	r1, r1, r3
  40adec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40adf0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40adf4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40adf8:	f04f 0000 	mov.w	r0, #0
  40adfc:	bd70      	pop	{r4, r5, r6, pc}
  40adfe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40ae02:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40ae06:	bd70      	pop	{r4, r5, r6, pc}

0040ae08 <__aeabi_ddiv>:
  40ae08:	b570      	push	{r4, r5, r6, lr}
  40ae0a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40ae0e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40ae12:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40ae16:	bf1d      	ittte	ne
  40ae18:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40ae1c:	ea94 0f0c 	teqne	r4, ip
  40ae20:	ea95 0f0c 	teqne	r5, ip
  40ae24:	f000 f8a7 	bleq	40af76 <__aeabi_ddiv+0x16e>
  40ae28:	eba4 0405 	sub.w	r4, r4, r5
  40ae2c:	ea81 0e03 	eor.w	lr, r1, r3
  40ae30:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40ae34:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40ae38:	f000 8088 	beq.w	40af4c <__aeabi_ddiv+0x144>
  40ae3c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40ae40:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40ae44:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40ae48:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40ae4c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40ae50:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40ae54:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40ae58:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40ae5c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40ae60:	429d      	cmp	r5, r3
  40ae62:	bf08      	it	eq
  40ae64:	4296      	cmpeq	r6, r2
  40ae66:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40ae6a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40ae6e:	d202      	bcs.n	40ae76 <__aeabi_ddiv+0x6e>
  40ae70:	085b      	lsrs	r3, r3, #1
  40ae72:	ea4f 0232 	mov.w	r2, r2, rrx
  40ae76:	1ab6      	subs	r6, r6, r2
  40ae78:	eb65 0503 	sbc.w	r5, r5, r3
  40ae7c:	085b      	lsrs	r3, r3, #1
  40ae7e:	ea4f 0232 	mov.w	r2, r2, rrx
  40ae82:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40ae86:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40ae8a:	ebb6 0e02 	subs.w	lr, r6, r2
  40ae8e:	eb75 0e03 	sbcs.w	lr, r5, r3
  40ae92:	bf22      	ittt	cs
  40ae94:	1ab6      	subcs	r6, r6, r2
  40ae96:	4675      	movcs	r5, lr
  40ae98:	ea40 000c 	orrcs.w	r0, r0, ip
  40ae9c:	085b      	lsrs	r3, r3, #1
  40ae9e:	ea4f 0232 	mov.w	r2, r2, rrx
  40aea2:	ebb6 0e02 	subs.w	lr, r6, r2
  40aea6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aeaa:	bf22      	ittt	cs
  40aeac:	1ab6      	subcs	r6, r6, r2
  40aeae:	4675      	movcs	r5, lr
  40aeb0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40aeb4:	085b      	lsrs	r3, r3, #1
  40aeb6:	ea4f 0232 	mov.w	r2, r2, rrx
  40aeba:	ebb6 0e02 	subs.w	lr, r6, r2
  40aebe:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aec2:	bf22      	ittt	cs
  40aec4:	1ab6      	subcs	r6, r6, r2
  40aec6:	4675      	movcs	r5, lr
  40aec8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40aecc:	085b      	lsrs	r3, r3, #1
  40aece:	ea4f 0232 	mov.w	r2, r2, rrx
  40aed2:	ebb6 0e02 	subs.w	lr, r6, r2
  40aed6:	eb75 0e03 	sbcs.w	lr, r5, r3
  40aeda:	bf22      	ittt	cs
  40aedc:	1ab6      	subcs	r6, r6, r2
  40aede:	4675      	movcs	r5, lr
  40aee0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40aee4:	ea55 0e06 	orrs.w	lr, r5, r6
  40aee8:	d018      	beq.n	40af1c <__aeabi_ddiv+0x114>
  40aeea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40aeee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40aef2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40aef6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40aefa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40aefe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40af02:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40af06:	d1c0      	bne.n	40ae8a <__aeabi_ddiv+0x82>
  40af08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40af0c:	d10b      	bne.n	40af26 <__aeabi_ddiv+0x11e>
  40af0e:	ea41 0100 	orr.w	r1, r1, r0
  40af12:	f04f 0000 	mov.w	r0, #0
  40af16:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40af1a:	e7b6      	b.n	40ae8a <__aeabi_ddiv+0x82>
  40af1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40af20:	bf04      	itt	eq
  40af22:	4301      	orreq	r1, r0
  40af24:	2000      	moveq	r0, #0
  40af26:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40af2a:	bf88      	it	hi
  40af2c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40af30:	f63f aeaf 	bhi.w	40ac92 <__aeabi_dmul+0xde>
  40af34:	ebb5 0c03 	subs.w	ip, r5, r3
  40af38:	bf04      	itt	eq
  40af3a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40af3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40af42:	f150 0000 	adcs.w	r0, r0, #0
  40af46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40af4a:	bd70      	pop	{r4, r5, r6, pc}
  40af4c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40af50:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40af54:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40af58:	bfc2      	ittt	gt
  40af5a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40af5e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40af62:	bd70      	popgt	{r4, r5, r6, pc}
  40af64:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40af68:	f04f 0e00 	mov.w	lr, #0
  40af6c:	3c01      	subs	r4, #1
  40af6e:	e690      	b.n	40ac92 <__aeabi_dmul+0xde>
  40af70:	ea45 0e06 	orr.w	lr, r5, r6
  40af74:	e68d      	b.n	40ac92 <__aeabi_dmul+0xde>
  40af76:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40af7a:	ea94 0f0c 	teq	r4, ip
  40af7e:	bf08      	it	eq
  40af80:	ea95 0f0c 	teqeq	r5, ip
  40af84:	f43f af3b 	beq.w	40adfe <__aeabi_dmul+0x24a>
  40af88:	ea94 0f0c 	teq	r4, ip
  40af8c:	d10a      	bne.n	40afa4 <__aeabi_ddiv+0x19c>
  40af8e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40af92:	f47f af34 	bne.w	40adfe <__aeabi_dmul+0x24a>
  40af96:	ea95 0f0c 	teq	r5, ip
  40af9a:	f47f af25 	bne.w	40ade8 <__aeabi_dmul+0x234>
  40af9e:	4610      	mov	r0, r2
  40afa0:	4619      	mov	r1, r3
  40afa2:	e72c      	b.n	40adfe <__aeabi_dmul+0x24a>
  40afa4:	ea95 0f0c 	teq	r5, ip
  40afa8:	d106      	bne.n	40afb8 <__aeabi_ddiv+0x1b0>
  40afaa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40afae:	f43f aefd 	beq.w	40adac <__aeabi_dmul+0x1f8>
  40afb2:	4610      	mov	r0, r2
  40afb4:	4619      	mov	r1, r3
  40afb6:	e722      	b.n	40adfe <__aeabi_dmul+0x24a>
  40afb8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40afbc:	bf18      	it	ne
  40afbe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40afc2:	f47f aec5 	bne.w	40ad50 <__aeabi_dmul+0x19c>
  40afc6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40afca:	f47f af0d 	bne.w	40ade8 <__aeabi_dmul+0x234>
  40afce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40afd2:	f47f aeeb 	bne.w	40adac <__aeabi_dmul+0x1f8>
  40afd6:	e712      	b.n	40adfe <__aeabi_dmul+0x24a>

0040afd8 <__gedf2>:
  40afd8:	f04f 3cff 	mov.w	ip, #4294967295
  40afdc:	e006      	b.n	40afec <__cmpdf2+0x4>
  40afde:	bf00      	nop

0040afe0 <__ledf2>:
  40afe0:	f04f 0c01 	mov.w	ip, #1
  40afe4:	e002      	b.n	40afec <__cmpdf2+0x4>
  40afe6:	bf00      	nop

0040afe8 <__cmpdf2>:
  40afe8:	f04f 0c01 	mov.w	ip, #1
  40afec:	f84d cd04 	str.w	ip, [sp, #-4]!
  40aff0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40aff4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40aff8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40affc:	bf18      	it	ne
  40affe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40b002:	d01b      	beq.n	40b03c <__cmpdf2+0x54>
  40b004:	b001      	add	sp, #4
  40b006:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40b00a:	bf0c      	ite	eq
  40b00c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40b010:	ea91 0f03 	teqne	r1, r3
  40b014:	bf02      	ittt	eq
  40b016:	ea90 0f02 	teqeq	r0, r2
  40b01a:	2000      	moveq	r0, #0
  40b01c:	4770      	bxeq	lr
  40b01e:	f110 0f00 	cmn.w	r0, #0
  40b022:	ea91 0f03 	teq	r1, r3
  40b026:	bf58      	it	pl
  40b028:	4299      	cmppl	r1, r3
  40b02a:	bf08      	it	eq
  40b02c:	4290      	cmpeq	r0, r2
  40b02e:	bf2c      	ite	cs
  40b030:	17d8      	asrcs	r0, r3, #31
  40b032:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40b036:	f040 0001 	orr.w	r0, r0, #1
  40b03a:	4770      	bx	lr
  40b03c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b040:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b044:	d102      	bne.n	40b04c <__cmpdf2+0x64>
  40b046:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b04a:	d107      	bne.n	40b05c <__cmpdf2+0x74>
  40b04c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b050:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b054:	d1d6      	bne.n	40b004 <__cmpdf2+0x1c>
  40b056:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b05a:	d0d3      	beq.n	40b004 <__cmpdf2+0x1c>
  40b05c:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b060:	4770      	bx	lr
  40b062:	bf00      	nop

0040b064 <__aeabi_cdrcmple>:
  40b064:	4684      	mov	ip, r0
  40b066:	4610      	mov	r0, r2
  40b068:	4662      	mov	r2, ip
  40b06a:	468c      	mov	ip, r1
  40b06c:	4619      	mov	r1, r3
  40b06e:	4663      	mov	r3, ip
  40b070:	e000      	b.n	40b074 <__aeabi_cdcmpeq>
  40b072:	bf00      	nop

0040b074 <__aeabi_cdcmpeq>:
  40b074:	b501      	push	{r0, lr}
  40b076:	f7ff ffb7 	bl	40afe8 <__cmpdf2>
  40b07a:	2800      	cmp	r0, #0
  40b07c:	bf48      	it	mi
  40b07e:	f110 0f00 	cmnmi.w	r0, #0
  40b082:	bd01      	pop	{r0, pc}

0040b084 <__aeabi_dcmpeq>:
  40b084:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b088:	f7ff fff4 	bl	40b074 <__aeabi_cdcmpeq>
  40b08c:	bf0c      	ite	eq
  40b08e:	2001      	moveq	r0, #1
  40b090:	2000      	movne	r0, #0
  40b092:	f85d fb08 	ldr.w	pc, [sp], #8
  40b096:	bf00      	nop

0040b098 <__aeabi_dcmplt>:
  40b098:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b09c:	f7ff ffea 	bl	40b074 <__aeabi_cdcmpeq>
  40b0a0:	bf34      	ite	cc
  40b0a2:	2001      	movcc	r0, #1
  40b0a4:	2000      	movcs	r0, #0
  40b0a6:	f85d fb08 	ldr.w	pc, [sp], #8
  40b0aa:	bf00      	nop

0040b0ac <__aeabi_dcmple>:
  40b0ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b0b0:	f7ff ffe0 	bl	40b074 <__aeabi_cdcmpeq>
  40b0b4:	bf94      	ite	ls
  40b0b6:	2001      	movls	r0, #1
  40b0b8:	2000      	movhi	r0, #0
  40b0ba:	f85d fb08 	ldr.w	pc, [sp], #8
  40b0be:	bf00      	nop

0040b0c0 <__aeabi_dcmpge>:
  40b0c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b0c4:	f7ff ffce 	bl	40b064 <__aeabi_cdrcmple>
  40b0c8:	bf94      	ite	ls
  40b0ca:	2001      	movls	r0, #1
  40b0cc:	2000      	movhi	r0, #0
  40b0ce:	f85d fb08 	ldr.w	pc, [sp], #8
  40b0d2:	bf00      	nop

0040b0d4 <__aeabi_dcmpgt>:
  40b0d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b0d8:	f7ff ffc4 	bl	40b064 <__aeabi_cdrcmple>
  40b0dc:	bf34      	ite	cc
  40b0de:	2001      	movcc	r0, #1
  40b0e0:	2000      	movcs	r0, #0
  40b0e2:	f85d fb08 	ldr.w	pc, [sp], #8
  40b0e6:	bf00      	nop

0040b0e8 <__aeabi_d2iz>:
  40b0e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b0ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b0f0:	d215      	bcs.n	40b11e <__aeabi_d2iz+0x36>
  40b0f2:	d511      	bpl.n	40b118 <__aeabi_d2iz+0x30>
  40b0f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b0f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b0fc:	d912      	bls.n	40b124 <__aeabi_d2iz+0x3c>
  40b0fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b102:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b106:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b10a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b10e:	fa23 f002 	lsr.w	r0, r3, r2
  40b112:	bf18      	it	ne
  40b114:	4240      	negne	r0, r0
  40b116:	4770      	bx	lr
  40b118:	f04f 0000 	mov.w	r0, #0
  40b11c:	4770      	bx	lr
  40b11e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b122:	d105      	bne.n	40b130 <__aeabi_d2iz+0x48>
  40b124:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b128:	bf08      	it	eq
  40b12a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b12e:	4770      	bx	lr
  40b130:	f04f 0000 	mov.w	r0, #0
  40b134:	4770      	bx	lr
  40b136:	bf00      	nop

0040b138 <__aeabi_d2f>:
  40b138:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b13c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40b140:	bf24      	itt	cs
  40b142:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40b146:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40b14a:	d90d      	bls.n	40b168 <__aeabi_d2f+0x30>
  40b14c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b150:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40b154:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40b158:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40b15c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40b160:	bf08      	it	eq
  40b162:	f020 0001 	biceq.w	r0, r0, #1
  40b166:	4770      	bx	lr
  40b168:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40b16c:	d121      	bne.n	40b1b2 <__aeabi_d2f+0x7a>
  40b16e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40b172:	bfbc      	itt	lt
  40b174:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40b178:	4770      	bxlt	lr
  40b17a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40b17e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40b182:	f1c2 0218 	rsb	r2, r2, #24
  40b186:	f1c2 0c20 	rsb	ip, r2, #32
  40b18a:	fa10 f30c 	lsls.w	r3, r0, ip
  40b18e:	fa20 f002 	lsr.w	r0, r0, r2
  40b192:	bf18      	it	ne
  40b194:	f040 0001 	orrne.w	r0, r0, #1
  40b198:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b19c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40b1a0:	fa03 fc0c 	lsl.w	ip, r3, ip
  40b1a4:	ea40 000c 	orr.w	r0, r0, ip
  40b1a8:	fa23 f302 	lsr.w	r3, r3, r2
  40b1ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40b1b0:	e7cc      	b.n	40b14c <__aeabi_d2f+0x14>
  40b1b2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40b1b6:	d107      	bne.n	40b1c8 <__aeabi_d2f+0x90>
  40b1b8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40b1bc:	bf1e      	ittt	ne
  40b1be:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40b1c2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40b1c6:	4770      	bxne	lr
  40b1c8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40b1cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b1d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b1d4:	4770      	bx	lr
  40b1d6:	bf00      	nop

0040b1d8 <__aeabi_frsub>:
  40b1d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40b1dc:	e002      	b.n	40b1e4 <__addsf3>
  40b1de:	bf00      	nop

0040b1e0 <__aeabi_fsub>:
  40b1e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040b1e4 <__addsf3>:
  40b1e4:	0042      	lsls	r2, r0, #1
  40b1e6:	bf1f      	itttt	ne
  40b1e8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40b1ec:	ea92 0f03 	teqne	r2, r3
  40b1f0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40b1f4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b1f8:	d06a      	beq.n	40b2d0 <__addsf3+0xec>
  40b1fa:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40b1fe:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40b202:	bfc1      	itttt	gt
  40b204:	18d2      	addgt	r2, r2, r3
  40b206:	4041      	eorgt	r1, r0
  40b208:	4048      	eorgt	r0, r1
  40b20a:	4041      	eorgt	r1, r0
  40b20c:	bfb8      	it	lt
  40b20e:	425b      	neglt	r3, r3
  40b210:	2b19      	cmp	r3, #25
  40b212:	bf88      	it	hi
  40b214:	4770      	bxhi	lr
  40b216:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40b21a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b21e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40b222:	bf18      	it	ne
  40b224:	4240      	negne	r0, r0
  40b226:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b22a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40b22e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40b232:	bf18      	it	ne
  40b234:	4249      	negne	r1, r1
  40b236:	ea92 0f03 	teq	r2, r3
  40b23a:	d03f      	beq.n	40b2bc <__addsf3+0xd8>
  40b23c:	f1a2 0201 	sub.w	r2, r2, #1
  40b240:	fa41 fc03 	asr.w	ip, r1, r3
  40b244:	eb10 000c 	adds.w	r0, r0, ip
  40b248:	f1c3 0320 	rsb	r3, r3, #32
  40b24c:	fa01 f103 	lsl.w	r1, r1, r3
  40b250:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40b254:	d502      	bpl.n	40b25c <__addsf3+0x78>
  40b256:	4249      	negs	r1, r1
  40b258:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40b25c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40b260:	d313      	bcc.n	40b28a <__addsf3+0xa6>
  40b262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40b266:	d306      	bcc.n	40b276 <__addsf3+0x92>
  40b268:	0840      	lsrs	r0, r0, #1
  40b26a:	ea4f 0131 	mov.w	r1, r1, rrx
  40b26e:	f102 0201 	add.w	r2, r2, #1
  40b272:	2afe      	cmp	r2, #254	; 0xfe
  40b274:	d251      	bcs.n	40b31a <__addsf3+0x136>
  40b276:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40b27a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b27e:	bf08      	it	eq
  40b280:	f020 0001 	biceq.w	r0, r0, #1
  40b284:	ea40 0003 	orr.w	r0, r0, r3
  40b288:	4770      	bx	lr
  40b28a:	0049      	lsls	r1, r1, #1
  40b28c:	eb40 0000 	adc.w	r0, r0, r0
  40b290:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40b294:	f1a2 0201 	sub.w	r2, r2, #1
  40b298:	d1ed      	bne.n	40b276 <__addsf3+0x92>
  40b29a:	fab0 fc80 	clz	ip, r0
  40b29e:	f1ac 0c08 	sub.w	ip, ip, #8
  40b2a2:	ebb2 020c 	subs.w	r2, r2, ip
  40b2a6:	fa00 f00c 	lsl.w	r0, r0, ip
  40b2aa:	bfaa      	itet	ge
  40b2ac:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40b2b0:	4252      	neglt	r2, r2
  40b2b2:	4318      	orrge	r0, r3
  40b2b4:	bfbc      	itt	lt
  40b2b6:	40d0      	lsrlt	r0, r2
  40b2b8:	4318      	orrlt	r0, r3
  40b2ba:	4770      	bx	lr
  40b2bc:	f092 0f00 	teq	r2, #0
  40b2c0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40b2c4:	bf06      	itte	eq
  40b2c6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40b2ca:	3201      	addeq	r2, #1
  40b2cc:	3b01      	subne	r3, #1
  40b2ce:	e7b5      	b.n	40b23c <__addsf3+0x58>
  40b2d0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40b2d4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b2d8:	bf18      	it	ne
  40b2da:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b2de:	d021      	beq.n	40b324 <__addsf3+0x140>
  40b2e0:	ea92 0f03 	teq	r2, r3
  40b2e4:	d004      	beq.n	40b2f0 <__addsf3+0x10c>
  40b2e6:	f092 0f00 	teq	r2, #0
  40b2ea:	bf08      	it	eq
  40b2ec:	4608      	moveq	r0, r1
  40b2ee:	4770      	bx	lr
  40b2f0:	ea90 0f01 	teq	r0, r1
  40b2f4:	bf1c      	itt	ne
  40b2f6:	2000      	movne	r0, #0
  40b2f8:	4770      	bxne	lr
  40b2fa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40b2fe:	d104      	bne.n	40b30a <__addsf3+0x126>
  40b300:	0040      	lsls	r0, r0, #1
  40b302:	bf28      	it	cs
  40b304:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40b308:	4770      	bx	lr
  40b30a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40b30e:	bf3c      	itt	cc
  40b310:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40b314:	4770      	bxcc	lr
  40b316:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40b31a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40b31e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b322:	4770      	bx	lr
  40b324:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40b328:	bf16      	itet	ne
  40b32a:	4608      	movne	r0, r1
  40b32c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40b330:	4601      	movne	r1, r0
  40b332:	0242      	lsls	r2, r0, #9
  40b334:	bf06      	itte	eq
  40b336:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40b33a:	ea90 0f01 	teqeq	r0, r1
  40b33e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40b342:	4770      	bx	lr

0040b344 <__aeabi_ui2f>:
  40b344:	f04f 0300 	mov.w	r3, #0
  40b348:	e004      	b.n	40b354 <__aeabi_i2f+0x8>
  40b34a:	bf00      	nop

0040b34c <__aeabi_i2f>:
  40b34c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40b350:	bf48      	it	mi
  40b352:	4240      	negmi	r0, r0
  40b354:	ea5f 0c00 	movs.w	ip, r0
  40b358:	bf08      	it	eq
  40b35a:	4770      	bxeq	lr
  40b35c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40b360:	4601      	mov	r1, r0
  40b362:	f04f 0000 	mov.w	r0, #0
  40b366:	e01c      	b.n	40b3a2 <__aeabi_l2f+0x2a>

0040b368 <__aeabi_ul2f>:
  40b368:	ea50 0201 	orrs.w	r2, r0, r1
  40b36c:	bf08      	it	eq
  40b36e:	4770      	bxeq	lr
  40b370:	f04f 0300 	mov.w	r3, #0
  40b374:	e00a      	b.n	40b38c <__aeabi_l2f+0x14>
  40b376:	bf00      	nop

0040b378 <__aeabi_l2f>:
  40b378:	ea50 0201 	orrs.w	r2, r0, r1
  40b37c:	bf08      	it	eq
  40b37e:	4770      	bxeq	lr
  40b380:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40b384:	d502      	bpl.n	40b38c <__aeabi_l2f+0x14>
  40b386:	4240      	negs	r0, r0
  40b388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40b38c:	ea5f 0c01 	movs.w	ip, r1
  40b390:	bf02      	ittt	eq
  40b392:	4684      	moveq	ip, r0
  40b394:	4601      	moveq	r1, r0
  40b396:	2000      	moveq	r0, #0
  40b398:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40b39c:	bf08      	it	eq
  40b39e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40b3a2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40b3a6:	fabc f28c 	clz	r2, ip
  40b3aa:	3a08      	subs	r2, #8
  40b3ac:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40b3b0:	db10      	blt.n	40b3d4 <__aeabi_l2f+0x5c>
  40b3b2:	fa01 fc02 	lsl.w	ip, r1, r2
  40b3b6:	4463      	add	r3, ip
  40b3b8:	fa00 fc02 	lsl.w	ip, r0, r2
  40b3bc:	f1c2 0220 	rsb	r2, r2, #32
  40b3c0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40b3c4:	fa20 f202 	lsr.w	r2, r0, r2
  40b3c8:	eb43 0002 	adc.w	r0, r3, r2
  40b3cc:	bf08      	it	eq
  40b3ce:	f020 0001 	biceq.w	r0, r0, #1
  40b3d2:	4770      	bx	lr
  40b3d4:	f102 0220 	add.w	r2, r2, #32
  40b3d8:	fa01 fc02 	lsl.w	ip, r1, r2
  40b3dc:	f1c2 0220 	rsb	r2, r2, #32
  40b3e0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40b3e4:	fa21 f202 	lsr.w	r2, r1, r2
  40b3e8:	eb43 0002 	adc.w	r0, r3, r2
  40b3ec:	bf08      	it	eq
  40b3ee:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40b3f2:	4770      	bx	lr

0040b3f4 <__aeabi_fmul>:
  40b3f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b3f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40b3fc:	bf1e      	ittt	ne
  40b3fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40b402:	ea92 0f0c 	teqne	r2, ip
  40b406:	ea93 0f0c 	teqne	r3, ip
  40b40a:	d06f      	beq.n	40b4ec <__aeabi_fmul+0xf8>
  40b40c:	441a      	add	r2, r3
  40b40e:	ea80 0c01 	eor.w	ip, r0, r1
  40b412:	0240      	lsls	r0, r0, #9
  40b414:	bf18      	it	ne
  40b416:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40b41a:	d01e      	beq.n	40b45a <__aeabi_fmul+0x66>
  40b41c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40b420:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40b424:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40b428:	fba0 3101 	umull	r3, r1, r0, r1
  40b42c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40b430:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40b434:	bf3e      	ittt	cc
  40b436:	0049      	lslcc	r1, r1, #1
  40b438:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40b43c:	005b      	lslcc	r3, r3, #1
  40b43e:	ea40 0001 	orr.w	r0, r0, r1
  40b442:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40b446:	2afd      	cmp	r2, #253	; 0xfd
  40b448:	d81d      	bhi.n	40b486 <__aeabi_fmul+0x92>
  40b44a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40b44e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b452:	bf08      	it	eq
  40b454:	f020 0001 	biceq.w	r0, r0, #1
  40b458:	4770      	bx	lr
  40b45a:	f090 0f00 	teq	r0, #0
  40b45e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40b462:	bf08      	it	eq
  40b464:	0249      	lsleq	r1, r1, #9
  40b466:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40b46a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40b46e:	3a7f      	subs	r2, #127	; 0x7f
  40b470:	bfc2      	ittt	gt
  40b472:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40b476:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40b47a:	4770      	bxgt	lr
  40b47c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b480:	f04f 0300 	mov.w	r3, #0
  40b484:	3a01      	subs	r2, #1
  40b486:	dc5d      	bgt.n	40b544 <__aeabi_fmul+0x150>
  40b488:	f112 0f19 	cmn.w	r2, #25
  40b48c:	bfdc      	itt	le
  40b48e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40b492:	4770      	bxle	lr
  40b494:	f1c2 0200 	rsb	r2, r2, #0
  40b498:	0041      	lsls	r1, r0, #1
  40b49a:	fa21 f102 	lsr.w	r1, r1, r2
  40b49e:	f1c2 0220 	rsb	r2, r2, #32
  40b4a2:	fa00 fc02 	lsl.w	ip, r0, r2
  40b4a6:	ea5f 0031 	movs.w	r0, r1, rrx
  40b4aa:	f140 0000 	adc.w	r0, r0, #0
  40b4ae:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40b4b2:	bf08      	it	eq
  40b4b4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40b4b8:	4770      	bx	lr
  40b4ba:	f092 0f00 	teq	r2, #0
  40b4be:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40b4c2:	bf02      	ittt	eq
  40b4c4:	0040      	lsleq	r0, r0, #1
  40b4c6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40b4ca:	3a01      	subeq	r2, #1
  40b4cc:	d0f9      	beq.n	40b4c2 <__aeabi_fmul+0xce>
  40b4ce:	ea40 000c 	orr.w	r0, r0, ip
  40b4d2:	f093 0f00 	teq	r3, #0
  40b4d6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b4da:	bf02      	ittt	eq
  40b4dc:	0049      	lsleq	r1, r1, #1
  40b4de:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b4e2:	3b01      	subeq	r3, #1
  40b4e4:	d0f9      	beq.n	40b4da <__aeabi_fmul+0xe6>
  40b4e6:	ea41 010c 	orr.w	r1, r1, ip
  40b4ea:	e78f      	b.n	40b40c <__aeabi_fmul+0x18>
  40b4ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b4f0:	ea92 0f0c 	teq	r2, ip
  40b4f4:	bf18      	it	ne
  40b4f6:	ea93 0f0c 	teqne	r3, ip
  40b4fa:	d00a      	beq.n	40b512 <__aeabi_fmul+0x11e>
  40b4fc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b500:	bf18      	it	ne
  40b502:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b506:	d1d8      	bne.n	40b4ba <__aeabi_fmul+0xc6>
  40b508:	ea80 0001 	eor.w	r0, r0, r1
  40b50c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b510:	4770      	bx	lr
  40b512:	f090 0f00 	teq	r0, #0
  40b516:	bf17      	itett	ne
  40b518:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40b51c:	4608      	moveq	r0, r1
  40b51e:	f091 0f00 	teqne	r1, #0
  40b522:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40b526:	d014      	beq.n	40b552 <__aeabi_fmul+0x15e>
  40b528:	ea92 0f0c 	teq	r2, ip
  40b52c:	d101      	bne.n	40b532 <__aeabi_fmul+0x13e>
  40b52e:	0242      	lsls	r2, r0, #9
  40b530:	d10f      	bne.n	40b552 <__aeabi_fmul+0x15e>
  40b532:	ea93 0f0c 	teq	r3, ip
  40b536:	d103      	bne.n	40b540 <__aeabi_fmul+0x14c>
  40b538:	024b      	lsls	r3, r1, #9
  40b53a:	bf18      	it	ne
  40b53c:	4608      	movne	r0, r1
  40b53e:	d108      	bne.n	40b552 <__aeabi_fmul+0x15e>
  40b540:	ea80 0001 	eor.w	r0, r0, r1
  40b544:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40b548:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b54c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b550:	4770      	bx	lr
  40b552:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40b556:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40b55a:	4770      	bx	lr

0040b55c <__aeabi_fdiv>:
  40b55c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40b560:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40b564:	bf1e      	ittt	ne
  40b566:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40b56a:	ea92 0f0c 	teqne	r2, ip
  40b56e:	ea93 0f0c 	teqne	r3, ip
  40b572:	d069      	beq.n	40b648 <__aeabi_fdiv+0xec>
  40b574:	eba2 0203 	sub.w	r2, r2, r3
  40b578:	ea80 0c01 	eor.w	ip, r0, r1
  40b57c:	0249      	lsls	r1, r1, #9
  40b57e:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40b582:	d037      	beq.n	40b5f4 <__aeabi_fdiv+0x98>
  40b584:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40b588:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40b58c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40b590:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40b594:	428b      	cmp	r3, r1
  40b596:	bf38      	it	cc
  40b598:	005b      	lslcc	r3, r3, #1
  40b59a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40b59e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40b5a2:	428b      	cmp	r3, r1
  40b5a4:	bf24      	itt	cs
  40b5a6:	1a5b      	subcs	r3, r3, r1
  40b5a8:	ea40 000c 	orrcs.w	r0, r0, ip
  40b5ac:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40b5b0:	bf24      	itt	cs
  40b5b2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40b5b6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40b5ba:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40b5be:	bf24      	itt	cs
  40b5c0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40b5c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40b5c8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40b5cc:	bf24      	itt	cs
  40b5ce:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40b5d2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40b5d6:	011b      	lsls	r3, r3, #4
  40b5d8:	bf18      	it	ne
  40b5da:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40b5de:	d1e0      	bne.n	40b5a2 <__aeabi_fdiv+0x46>
  40b5e0:	2afd      	cmp	r2, #253	; 0xfd
  40b5e2:	f63f af50 	bhi.w	40b486 <__aeabi_fmul+0x92>
  40b5e6:	428b      	cmp	r3, r1
  40b5e8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40b5ec:	bf08      	it	eq
  40b5ee:	f020 0001 	biceq.w	r0, r0, #1
  40b5f2:	4770      	bx	lr
  40b5f4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40b5f8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40b5fc:	327f      	adds	r2, #127	; 0x7f
  40b5fe:	bfc2      	ittt	gt
  40b600:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40b604:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40b608:	4770      	bxgt	lr
  40b60a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40b60e:	f04f 0300 	mov.w	r3, #0
  40b612:	3a01      	subs	r2, #1
  40b614:	e737      	b.n	40b486 <__aeabi_fmul+0x92>
  40b616:	f092 0f00 	teq	r2, #0
  40b61a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40b61e:	bf02      	ittt	eq
  40b620:	0040      	lsleq	r0, r0, #1
  40b622:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40b626:	3a01      	subeq	r2, #1
  40b628:	d0f9      	beq.n	40b61e <__aeabi_fdiv+0xc2>
  40b62a:	ea40 000c 	orr.w	r0, r0, ip
  40b62e:	f093 0f00 	teq	r3, #0
  40b632:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40b636:	bf02      	ittt	eq
  40b638:	0049      	lsleq	r1, r1, #1
  40b63a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40b63e:	3b01      	subeq	r3, #1
  40b640:	d0f9      	beq.n	40b636 <__aeabi_fdiv+0xda>
  40b642:	ea41 010c 	orr.w	r1, r1, ip
  40b646:	e795      	b.n	40b574 <__aeabi_fdiv+0x18>
  40b648:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40b64c:	ea92 0f0c 	teq	r2, ip
  40b650:	d108      	bne.n	40b664 <__aeabi_fdiv+0x108>
  40b652:	0242      	lsls	r2, r0, #9
  40b654:	f47f af7d 	bne.w	40b552 <__aeabi_fmul+0x15e>
  40b658:	ea93 0f0c 	teq	r3, ip
  40b65c:	f47f af70 	bne.w	40b540 <__aeabi_fmul+0x14c>
  40b660:	4608      	mov	r0, r1
  40b662:	e776      	b.n	40b552 <__aeabi_fmul+0x15e>
  40b664:	ea93 0f0c 	teq	r3, ip
  40b668:	d104      	bne.n	40b674 <__aeabi_fdiv+0x118>
  40b66a:	024b      	lsls	r3, r1, #9
  40b66c:	f43f af4c 	beq.w	40b508 <__aeabi_fmul+0x114>
  40b670:	4608      	mov	r0, r1
  40b672:	e76e      	b.n	40b552 <__aeabi_fmul+0x15e>
  40b674:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40b678:	bf18      	it	ne
  40b67a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40b67e:	d1ca      	bne.n	40b616 <__aeabi_fdiv+0xba>
  40b680:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40b684:	f47f af5c 	bne.w	40b540 <__aeabi_fmul+0x14c>
  40b688:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40b68c:	f47f af3c 	bne.w	40b508 <__aeabi_fmul+0x114>
  40b690:	e75f      	b.n	40b552 <__aeabi_fmul+0x15e>
  40b692:	bf00      	nop

0040b694 <__gesf2>:
  40b694:	f04f 3cff 	mov.w	ip, #4294967295
  40b698:	e006      	b.n	40b6a8 <__cmpsf2+0x4>
  40b69a:	bf00      	nop

0040b69c <__lesf2>:
  40b69c:	f04f 0c01 	mov.w	ip, #1
  40b6a0:	e002      	b.n	40b6a8 <__cmpsf2+0x4>
  40b6a2:	bf00      	nop

0040b6a4 <__cmpsf2>:
  40b6a4:	f04f 0c01 	mov.w	ip, #1
  40b6a8:	f84d cd04 	str.w	ip, [sp, #-4]!
  40b6ac:	ea4f 0240 	mov.w	r2, r0, lsl #1
  40b6b0:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40b6b4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b6b8:	bf18      	it	ne
  40b6ba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40b6be:	d011      	beq.n	40b6e4 <__cmpsf2+0x40>
  40b6c0:	b001      	add	sp, #4
  40b6c2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40b6c6:	bf18      	it	ne
  40b6c8:	ea90 0f01 	teqne	r0, r1
  40b6cc:	bf58      	it	pl
  40b6ce:	ebb2 0003 	subspl.w	r0, r2, r3
  40b6d2:	bf88      	it	hi
  40b6d4:	17c8      	asrhi	r0, r1, #31
  40b6d6:	bf38      	it	cc
  40b6d8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  40b6dc:	bf18      	it	ne
  40b6de:	f040 0001 	orrne.w	r0, r0, #1
  40b6e2:	4770      	bx	lr
  40b6e4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40b6e8:	d102      	bne.n	40b6f0 <__cmpsf2+0x4c>
  40b6ea:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  40b6ee:	d105      	bne.n	40b6fc <__cmpsf2+0x58>
  40b6f0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40b6f4:	d1e4      	bne.n	40b6c0 <__cmpsf2+0x1c>
  40b6f6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40b6fa:	d0e1      	beq.n	40b6c0 <__cmpsf2+0x1c>
  40b6fc:	f85d 0b04 	ldr.w	r0, [sp], #4
  40b700:	4770      	bx	lr
  40b702:	bf00      	nop

0040b704 <__aeabi_cfrcmple>:
  40b704:	4684      	mov	ip, r0
  40b706:	4608      	mov	r0, r1
  40b708:	4661      	mov	r1, ip
  40b70a:	e7ff      	b.n	40b70c <__aeabi_cfcmpeq>

0040b70c <__aeabi_cfcmpeq>:
  40b70c:	b50f      	push	{r0, r1, r2, r3, lr}
  40b70e:	f7ff ffc9 	bl	40b6a4 <__cmpsf2>
  40b712:	2800      	cmp	r0, #0
  40b714:	bf48      	it	mi
  40b716:	f110 0f00 	cmnmi.w	r0, #0
  40b71a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0040b71c <__aeabi_fcmpeq>:
  40b71c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b720:	f7ff fff4 	bl	40b70c <__aeabi_cfcmpeq>
  40b724:	bf0c      	ite	eq
  40b726:	2001      	moveq	r0, #1
  40b728:	2000      	movne	r0, #0
  40b72a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b72e:	bf00      	nop

0040b730 <__aeabi_fcmplt>:
  40b730:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b734:	f7ff ffea 	bl	40b70c <__aeabi_cfcmpeq>
  40b738:	bf34      	ite	cc
  40b73a:	2001      	movcc	r0, #1
  40b73c:	2000      	movcs	r0, #0
  40b73e:	f85d fb08 	ldr.w	pc, [sp], #8
  40b742:	bf00      	nop

0040b744 <__aeabi_fcmple>:
  40b744:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b748:	f7ff ffe0 	bl	40b70c <__aeabi_cfcmpeq>
  40b74c:	bf94      	ite	ls
  40b74e:	2001      	movls	r0, #1
  40b750:	2000      	movhi	r0, #0
  40b752:	f85d fb08 	ldr.w	pc, [sp], #8
  40b756:	bf00      	nop

0040b758 <__aeabi_fcmpge>:
  40b758:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b75c:	f7ff ffd2 	bl	40b704 <__aeabi_cfrcmple>
  40b760:	bf94      	ite	ls
  40b762:	2001      	movls	r0, #1
  40b764:	2000      	movhi	r0, #0
  40b766:	f85d fb08 	ldr.w	pc, [sp], #8
  40b76a:	bf00      	nop

0040b76c <__aeabi_fcmpgt>:
  40b76c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40b770:	f7ff ffc8 	bl	40b704 <__aeabi_cfrcmple>
  40b774:	bf34      	ite	cc
  40b776:	2001      	movcc	r0, #1
  40b778:	2000      	movcs	r0, #0
  40b77a:	f85d fb08 	ldr.w	pc, [sp], #8
  40b77e:	bf00      	nop

0040b780 <__aeabi_f2uiz>:
  40b780:	0042      	lsls	r2, r0, #1
  40b782:	d20e      	bcs.n	40b7a2 <__aeabi_f2uiz+0x22>
  40b784:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40b788:	d30b      	bcc.n	40b7a2 <__aeabi_f2uiz+0x22>
  40b78a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40b78e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  40b792:	d409      	bmi.n	40b7a8 <__aeabi_f2uiz+0x28>
  40b794:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40b798:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b79c:	fa23 f002 	lsr.w	r0, r3, r2
  40b7a0:	4770      	bx	lr
  40b7a2:	f04f 0000 	mov.w	r0, #0
  40b7a6:	4770      	bx	lr
  40b7a8:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40b7ac:	d101      	bne.n	40b7b2 <__aeabi_f2uiz+0x32>
  40b7ae:	0242      	lsls	r2, r0, #9
  40b7b0:	d102      	bne.n	40b7b8 <__aeabi_f2uiz+0x38>
  40b7b2:	f04f 30ff 	mov.w	r0, #4294967295
  40b7b6:	4770      	bx	lr
  40b7b8:	f04f 0000 	mov.w	r0, #0
  40b7bc:	4770      	bx	lr
  40b7be:	bf00      	nop

0040b7c0 <atoff>:
  40b7c0:	2100      	movs	r1, #0
  40b7c2:	f001 bed1 	b.w	40d568 <strtof>
  40b7c6:	bf00      	nop

0040b7c8 <atoi>:
  40b7c8:	2100      	movs	r1, #0
  40b7ca:	220a      	movs	r2, #10
  40b7cc:	f001 bfa8 	b.w	40d720 <strtol>

0040b7d0 <__libc_init_array>:
  40b7d0:	b570      	push	{r4, r5, r6, lr}
  40b7d2:	4e0f      	ldr	r6, [pc, #60]	; (40b810 <__libc_init_array+0x40>)
  40b7d4:	4d0f      	ldr	r5, [pc, #60]	; (40b814 <__libc_init_array+0x44>)
  40b7d6:	1b76      	subs	r6, r6, r5
  40b7d8:	10b6      	asrs	r6, r6, #2
  40b7da:	d007      	beq.n	40b7ec <__libc_init_array+0x1c>
  40b7dc:	3d04      	subs	r5, #4
  40b7de:	2400      	movs	r4, #0
  40b7e0:	3401      	adds	r4, #1
  40b7e2:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40b7e6:	4798      	blx	r3
  40b7e8:	42a6      	cmp	r6, r4
  40b7ea:	d1f9      	bne.n	40b7e0 <__libc_init_array+0x10>
  40b7ec:	4e0a      	ldr	r6, [pc, #40]	; (40b818 <__libc_init_array+0x48>)
  40b7ee:	4d0b      	ldr	r5, [pc, #44]	; (40b81c <__libc_init_array+0x4c>)
  40b7f0:	f009 fb4c 	bl	414e8c <_init>
  40b7f4:	1b76      	subs	r6, r6, r5
  40b7f6:	10b6      	asrs	r6, r6, #2
  40b7f8:	d008      	beq.n	40b80c <__libc_init_array+0x3c>
  40b7fa:	3d04      	subs	r5, #4
  40b7fc:	2400      	movs	r4, #0
  40b7fe:	3401      	adds	r4, #1
  40b800:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40b804:	4798      	blx	r3
  40b806:	42a6      	cmp	r6, r4
  40b808:	d1f9      	bne.n	40b7fe <__libc_init_array+0x2e>
  40b80a:	bd70      	pop	{r4, r5, r6, pc}
  40b80c:	bd70      	pop	{r4, r5, r6, pc}
  40b80e:	bf00      	nop
  40b810:	00414e98 	.word	0x00414e98
  40b814:	00414e98 	.word	0x00414e98
  40b818:	00414ea0 	.word	0x00414ea0
  40b81c:	00414e98 	.word	0x00414e98

0040b820 <iprintf>:
  40b820:	b40f      	push	{r0, r1, r2, r3}
  40b822:	b510      	push	{r4, lr}
  40b824:	4b07      	ldr	r3, [pc, #28]	; (40b844 <iprintf+0x24>)
  40b826:	b082      	sub	sp, #8
  40b828:	ac04      	add	r4, sp, #16
  40b82a:	f854 2b04 	ldr.w	r2, [r4], #4
  40b82e:	6818      	ldr	r0, [r3, #0]
  40b830:	4623      	mov	r3, r4
  40b832:	6881      	ldr	r1, [r0, #8]
  40b834:	9401      	str	r4, [sp, #4]
  40b836:	f003 fa2b 	bl	40ec90 <_vfiprintf_r>
  40b83a:	b002      	add	sp, #8
  40b83c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b840:	b004      	add	sp, #16
  40b842:	4770      	bx	lr
  40b844:	20000598 	.word	0x20000598

0040b848 <memcmp>:
  40b848:	2a03      	cmp	r2, #3
  40b84a:	b470      	push	{r4, r5, r6}
  40b84c:	d928      	bls.n	40b8a0 <memcmp+0x58>
  40b84e:	ea40 0301 	orr.w	r3, r0, r1
  40b852:	079b      	lsls	r3, r3, #30
  40b854:	d013      	beq.n	40b87e <memcmp+0x36>
  40b856:	7805      	ldrb	r5, [r0, #0]
  40b858:	780c      	ldrb	r4, [r1, #0]
  40b85a:	42a5      	cmp	r5, r4
  40b85c:	d124      	bne.n	40b8a8 <memcmp+0x60>
  40b85e:	3a01      	subs	r2, #1
  40b860:	2300      	movs	r3, #0
  40b862:	e005      	b.n	40b870 <memcmp+0x28>
  40b864:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  40b868:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40b86c:	42a5      	cmp	r5, r4
  40b86e:	d11b      	bne.n	40b8a8 <memcmp+0x60>
  40b870:	4293      	cmp	r3, r2
  40b872:	f103 0301 	add.w	r3, r3, #1
  40b876:	d1f5      	bne.n	40b864 <memcmp+0x1c>
  40b878:	2000      	movs	r0, #0
  40b87a:	bc70      	pop	{r4, r5, r6}
  40b87c:	4770      	bx	lr
  40b87e:	460c      	mov	r4, r1
  40b880:	4603      	mov	r3, r0
  40b882:	6825      	ldr	r5, [r4, #0]
  40b884:	681e      	ldr	r6, [r3, #0]
  40b886:	4621      	mov	r1, r4
  40b888:	42ae      	cmp	r6, r5
  40b88a:	4618      	mov	r0, r3
  40b88c:	f104 0404 	add.w	r4, r4, #4
  40b890:	f103 0304 	add.w	r3, r3, #4
  40b894:	d104      	bne.n	40b8a0 <memcmp+0x58>
  40b896:	3a04      	subs	r2, #4
  40b898:	2a03      	cmp	r2, #3
  40b89a:	4618      	mov	r0, r3
  40b89c:	4621      	mov	r1, r4
  40b89e:	d8f0      	bhi.n	40b882 <memcmp+0x3a>
  40b8a0:	2a00      	cmp	r2, #0
  40b8a2:	d1d8      	bne.n	40b856 <memcmp+0xe>
  40b8a4:	4610      	mov	r0, r2
  40b8a6:	e7e8      	b.n	40b87a <memcmp+0x32>
  40b8a8:	1b28      	subs	r0, r5, r4
  40b8aa:	bc70      	pop	{r4, r5, r6}
  40b8ac:	4770      	bx	lr
  40b8ae:	bf00      	nop

0040b8b0 <memcpy>:
  40b8b0:	4684      	mov	ip, r0
  40b8b2:	ea41 0300 	orr.w	r3, r1, r0
  40b8b6:	f013 0303 	ands.w	r3, r3, #3
  40b8ba:	d149      	bne.n	40b950 <memcpy+0xa0>
  40b8bc:	3a40      	subs	r2, #64	; 0x40
  40b8be:	d323      	bcc.n	40b908 <memcpy+0x58>
  40b8c0:	680b      	ldr	r3, [r1, #0]
  40b8c2:	6003      	str	r3, [r0, #0]
  40b8c4:	684b      	ldr	r3, [r1, #4]
  40b8c6:	6043      	str	r3, [r0, #4]
  40b8c8:	688b      	ldr	r3, [r1, #8]
  40b8ca:	6083      	str	r3, [r0, #8]
  40b8cc:	68cb      	ldr	r3, [r1, #12]
  40b8ce:	60c3      	str	r3, [r0, #12]
  40b8d0:	690b      	ldr	r3, [r1, #16]
  40b8d2:	6103      	str	r3, [r0, #16]
  40b8d4:	694b      	ldr	r3, [r1, #20]
  40b8d6:	6143      	str	r3, [r0, #20]
  40b8d8:	698b      	ldr	r3, [r1, #24]
  40b8da:	6183      	str	r3, [r0, #24]
  40b8dc:	69cb      	ldr	r3, [r1, #28]
  40b8de:	61c3      	str	r3, [r0, #28]
  40b8e0:	6a0b      	ldr	r3, [r1, #32]
  40b8e2:	6203      	str	r3, [r0, #32]
  40b8e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40b8e6:	6243      	str	r3, [r0, #36]	; 0x24
  40b8e8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40b8ea:	6283      	str	r3, [r0, #40]	; 0x28
  40b8ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40b8ee:	62c3      	str	r3, [r0, #44]	; 0x2c
  40b8f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40b8f2:	6303      	str	r3, [r0, #48]	; 0x30
  40b8f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40b8f6:	6343      	str	r3, [r0, #52]	; 0x34
  40b8f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40b8fa:	6383      	str	r3, [r0, #56]	; 0x38
  40b8fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40b8fe:	63c3      	str	r3, [r0, #60]	; 0x3c
  40b900:	3040      	adds	r0, #64	; 0x40
  40b902:	3140      	adds	r1, #64	; 0x40
  40b904:	3a40      	subs	r2, #64	; 0x40
  40b906:	d2db      	bcs.n	40b8c0 <memcpy+0x10>
  40b908:	3230      	adds	r2, #48	; 0x30
  40b90a:	d30b      	bcc.n	40b924 <memcpy+0x74>
  40b90c:	680b      	ldr	r3, [r1, #0]
  40b90e:	6003      	str	r3, [r0, #0]
  40b910:	684b      	ldr	r3, [r1, #4]
  40b912:	6043      	str	r3, [r0, #4]
  40b914:	688b      	ldr	r3, [r1, #8]
  40b916:	6083      	str	r3, [r0, #8]
  40b918:	68cb      	ldr	r3, [r1, #12]
  40b91a:	60c3      	str	r3, [r0, #12]
  40b91c:	3010      	adds	r0, #16
  40b91e:	3110      	adds	r1, #16
  40b920:	3a10      	subs	r2, #16
  40b922:	d2f3      	bcs.n	40b90c <memcpy+0x5c>
  40b924:	320c      	adds	r2, #12
  40b926:	d305      	bcc.n	40b934 <memcpy+0x84>
  40b928:	f851 3b04 	ldr.w	r3, [r1], #4
  40b92c:	f840 3b04 	str.w	r3, [r0], #4
  40b930:	3a04      	subs	r2, #4
  40b932:	d2f9      	bcs.n	40b928 <memcpy+0x78>
  40b934:	3204      	adds	r2, #4
  40b936:	d008      	beq.n	40b94a <memcpy+0x9a>
  40b938:	07d2      	lsls	r2, r2, #31
  40b93a:	bf1c      	itt	ne
  40b93c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40b940:	f800 3b01 	strbne.w	r3, [r0], #1
  40b944:	d301      	bcc.n	40b94a <memcpy+0x9a>
  40b946:	880b      	ldrh	r3, [r1, #0]
  40b948:	8003      	strh	r3, [r0, #0]
  40b94a:	4660      	mov	r0, ip
  40b94c:	4770      	bx	lr
  40b94e:	bf00      	nop
  40b950:	2a08      	cmp	r2, #8
  40b952:	d313      	bcc.n	40b97c <memcpy+0xcc>
  40b954:	078b      	lsls	r3, r1, #30
  40b956:	d0b1      	beq.n	40b8bc <memcpy+0xc>
  40b958:	f010 0303 	ands.w	r3, r0, #3
  40b95c:	d0ae      	beq.n	40b8bc <memcpy+0xc>
  40b95e:	f1c3 0304 	rsb	r3, r3, #4
  40b962:	1ad2      	subs	r2, r2, r3
  40b964:	07db      	lsls	r3, r3, #31
  40b966:	bf1c      	itt	ne
  40b968:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40b96c:	f800 3b01 	strbne.w	r3, [r0], #1
  40b970:	d3a4      	bcc.n	40b8bc <memcpy+0xc>
  40b972:	f831 3b02 	ldrh.w	r3, [r1], #2
  40b976:	f820 3b02 	strh.w	r3, [r0], #2
  40b97a:	e79f      	b.n	40b8bc <memcpy+0xc>
  40b97c:	3a04      	subs	r2, #4
  40b97e:	d3d9      	bcc.n	40b934 <memcpy+0x84>
  40b980:	3a01      	subs	r2, #1
  40b982:	f811 3b01 	ldrb.w	r3, [r1], #1
  40b986:	f800 3b01 	strb.w	r3, [r0], #1
  40b98a:	d2f9      	bcs.n	40b980 <memcpy+0xd0>
  40b98c:	780b      	ldrb	r3, [r1, #0]
  40b98e:	7003      	strb	r3, [r0, #0]
  40b990:	784b      	ldrb	r3, [r1, #1]
  40b992:	7043      	strb	r3, [r0, #1]
  40b994:	788b      	ldrb	r3, [r1, #2]
  40b996:	7083      	strb	r3, [r0, #2]
  40b998:	4660      	mov	r0, ip
  40b99a:	4770      	bx	lr

0040b99c <memset>:
  40b99c:	b4f0      	push	{r4, r5, r6, r7}
  40b99e:	0784      	lsls	r4, r0, #30
  40b9a0:	d043      	beq.n	40ba2a <memset+0x8e>
  40b9a2:	1e54      	subs	r4, r2, #1
  40b9a4:	2a00      	cmp	r2, #0
  40b9a6:	d03e      	beq.n	40ba26 <memset+0x8a>
  40b9a8:	b2cd      	uxtb	r5, r1
  40b9aa:	4603      	mov	r3, r0
  40b9ac:	e003      	b.n	40b9b6 <memset+0x1a>
  40b9ae:	1e62      	subs	r2, r4, #1
  40b9b0:	2c00      	cmp	r4, #0
  40b9b2:	d038      	beq.n	40ba26 <memset+0x8a>
  40b9b4:	4614      	mov	r4, r2
  40b9b6:	f803 5b01 	strb.w	r5, [r3], #1
  40b9ba:	079a      	lsls	r2, r3, #30
  40b9bc:	d1f7      	bne.n	40b9ae <memset+0x12>
  40b9be:	2c03      	cmp	r4, #3
  40b9c0:	d92a      	bls.n	40ba18 <memset+0x7c>
  40b9c2:	b2cd      	uxtb	r5, r1
  40b9c4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40b9c8:	2c0f      	cmp	r4, #15
  40b9ca:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40b9ce:	d915      	bls.n	40b9fc <memset+0x60>
  40b9d0:	f1a4 0710 	sub.w	r7, r4, #16
  40b9d4:	093f      	lsrs	r7, r7, #4
  40b9d6:	f103 0610 	add.w	r6, r3, #16
  40b9da:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40b9de:	461a      	mov	r2, r3
  40b9e0:	6015      	str	r5, [r2, #0]
  40b9e2:	6055      	str	r5, [r2, #4]
  40b9e4:	6095      	str	r5, [r2, #8]
  40b9e6:	60d5      	str	r5, [r2, #12]
  40b9e8:	3210      	adds	r2, #16
  40b9ea:	42b2      	cmp	r2, r6
  40b9ec:	d1f8      	bne.n	40b9e0 <memset+0x44>
  40b9ee:	f004 040f 	and.w	r4, r4, #15
  40b9f2:	3701      	adds	r7, #1
  40b9f4:	2c03      	cmp	r4, #3
  40b9f6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40b9fa:	d90d      	bls.n	40ba18 <memset+0x7c>
  40b9fc:	461e      	mov	r6, r3
  40b9fe:	4622      	mov	r2, r4
  40ba00:	3a04      	subs	r2, #4
  40ba02:	2a03      	cmp	r2, #3
  40ba04:	f846 5b04 	str.w	r5, [r6], #4
  40ba08:	d8fa      	bhi.n	40ba00 <memset+0x64>
  40ba0a:	1f22      	subs	r2, r4, #4
  40ba0c:	f022 0203 	bic.w	r2, r2, #3
  40ba10:	3204      	adds	r2, #4
  40ba12:	4413      	add	r3, r2
  40ba14:	f004 0403 	and.w	r4, r4, #3
  40ba18:	b12c      	cbz	r4, 40ba26 <memset+0x8a>
  40ba1a:	b2c9      	uxtb	r1, r1
  40ba1c:	441c      	add	r4, r3
  40ba1e:	f803 1b01 	strb.w	r1, [r3], #1
  40ba22:	42a3      	cmp	r3, r4
  40ba24:	d1fb      	bne.n	40ba1e <memset+0x82>
  40ba26:	bcf0      	pop	{r4, r5, r6, r7}
  40ba28:	4770      	bx	lr
  40ba2a:	4614      	mov	r4, r2
  40ba2c:	4603      	mov	r3, r0
  40ba2e:	e7c6      	b.n	40b9be <memset+0x22>

0040ba30 <setbuf>:
  40ba30:	2900      	cmp	r1, #0
  40ba32:	bf0c      	ite	eq
  40ba34:	2202      	moveq	r2, #2
  40ba36:	2200      	movne	r2, #0
  40ba38:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40ba3c:	f000 b800 	b.w	40ba40 <setvbuf>

0040ba40 <setvbuf>:
  40ba40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ba44:	4d3c      	ldr	r5, [pc, #240]	; (40bb38 <setvbuf+0xf8>)
  40ba46:	4604      	mov	r4, r0
  40ba48:	682d      	ldr	r5, [r5, #0]
  40ba4a:	4688      	mov	r8, r1
  40ba4c:	4616      	mov	r6, r2
  40ba4e:	461f      	mov	r7, r3
  40ba50:	b115      	cbz	r5, 40ba58 <setvbuf+0x18>
  40ba52:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40ba54:	2b00      	cmp	r3, #0
  40ba56:	d04f      	beq.n	40baf8 <setvbuf+0xb8>
  40ba58:	2e02      	cmp	r6, #2
  40ba5a:	d830      	bhi.n	40babe <setvbuf+0x7e>
  40ba5c:	2f00      	cmp	r7, #0
  40ba5e:	db2e      	blt.n	40babe <setvbuf+0x7e>
  40ba60:	4628      	mov	r0, r5
  40ba62:	4621      	mov	r1, r4
  40ba64:	f005 f870 	bl	410b48 <_fflush_r>
  40ba68:	89a3      	ldrh	r3, [r4, #12]
  40ba6a:	2200      	movs	r2, #0
  40ba6c:	6062      	str	r2, [r4, #4]
  40ba6e:	61a2      	str	r2, [r4, #24]
  40ba70:	061a      	lsls	r2, r3, #24
  40ba72:	d428      	bmi.n	40bac6 <setvbuf+0x86>
  40ba74:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40ba78:	b29b      	uxth	r3, r3
  40ba7a:	2e02      	cmp	r6, #2
  40ba7c:	81a3      	strh	r3, [r4, #12]
  40ba7e:	d02d      	beq.n	40badc <setvbuf+0x9c>
  40ba80:	f1b8 0f00 	cmp.w	r8, #0
  40ba84:	d03c      	beq.n	40bb00 <setvbuf+0xc0>
  40ba86:	2e01      	cmp	r6, #1
  40ba88:	d013      	beq.n	40bab2 <setvbuf+0x72>
  40ba8a:	b29b      	uxth	r3, r3
  40ba8c:	f003 0008 	and.w	r0, r3, #8
  40ba90:	4a2a      	ldr	r2, [pc, #168]	; (40bb3c <setvbuf+0xfc>)
  40ba92:	b280      	uxth	r0, r0
  40ba94:	63ea      	str	r2, [r5, #60]	; 0x3c
  40ba96:	f8c4 8000 	str.w	r8, [r4]
  40ba9a:	f8c4 8010 	str.w	r8, [r4, #16]
  40ba9e:	6167      	str	r7, [r4, #20]
  40baa0:	b178      	cbz	r0, 40bac2 <setvbuf+0x82>
  40baa2:	f013 0f03 	tst.w	r3, #3
  40baa6:	bf18      	it	ne
  40baa8:	2700      	movne	r7, #0
  40baaa:	60a7      	str	r7, [r4, #8]
  40baac:	2000      	movs	r0, #0
  40baae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bab2:	f043 0301 	orr.w	r3, r3, #1
  40bab6:	427a      	negs	r2, r7
  40bab8:	81a3      	strh	r3, [r4, #12]
  40baba:	61a2      	str	r2, [r4, #24]
  40babc:	e7e5      	b.n	40ba8a <setvbuf+0x4a>
  40babe:	f04f 30ff 	mov.w	r0, #4294967295
  40bac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bac6:	4628      	mov	r0, r5
  40bac8:	6921      	ldr	r1, [r4, #16]
  40baca:	f005 f99d 	bl	410e08 <_free_r>
  40bace:	89a3      	ldrh	r3, [r4, #12]
  40bad0:	2e02      	cmp	r6, #2
  40bad2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40bad6:	b29b      	uxth	r3, r3
  40bad8:	81a3      	strh	r3, [r4, #12]
  40bada:	d1d1      	bne.n	40ba80 <setvbuf+0x40>
  40badc:	2000      	movs	r0, #0
  40bade:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40bae2:	f043 0302 	orr.w	r3, r3, #2
  40bae6:	2500      	movs	r5, #0
  40bae8:	2101      	movs	r1, #1
  40baea:	81a3      	strh	r3, [r4, #12]
  40baec:	60a5      	str	r5, [r4, #8]
  40baee:	6022      	str	r2, [r4, #0]
  40baf0:	6122      	str	r2, [r4, #16]
  40baf2:	6161      	str	r1, [r4, #20]
  40baf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40baf8:	4628      	mov	r0, r5
  40bafa:	f005 f841 	bl	410b80 <__sinit>
  40bafe:	e7ab      	b.n	40ba58 <setvbuf+0x18>
  40bb00:	2f00      	cmp	r7, #0
  40bb02:	bf08      	it	eq
  40bb04:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40bb08:	4638      	mov	r0, r7
  40bb0a:	f006 f827 	bl	411b5c <malloc>
  40bb0e:	4680      	mov	r8, r0
  40bb10:	b128      	cbz	r0, 40bb1e <setvbuf+0xde>
  40bb12:	89a3      	ldrh	r3, [r4, #12]
  40bb14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40bb18:	b29b      	uxth	r3, r3
  40bb1a:	81a3      	strh	r3, [r4, #12]
  40bb1c:	e7b3      	b.n	40ba86 <setvbuf+0x46>
  40bb1e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40bb22:	f006 f81b 	bl	411b5c <malloc>
  40bb26:	4680      	mov	r8, r0
  40bb28:	b918      	cbnz	r0, 40bb32 <setvbuf+0xf2>
  40bb2a:	89a3      	ldrh	r3, [r4, #12]
  40bb2c:	f04f 30ff 	mov.w	r0, #4294967295
  40bb30:	e7d5      	b.n	40bade <setvbuf+0x9e>
  40bb32:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40bb36:	e7ec      	b.n	40bb12 <setvbuf+0xd2>
  40bb38:	20000598 	.word	0x20000598
  40bb3c:	00410b75 	.word	0x00410b75

0040bb40 <sprintf>:
  40bb40:	b40e      	push	{r1, r2, r3}
  40bb42:	b5f0      	push	{r4, r5, r6, r7, lr}
  40bb44:	b09c      	sub	sp, #112	; 0x70
  40bb46:	ac21      	add	r4, sp, #132	; 0x84
  40bb48:	f854 2b04 	ldr.w	r2, [r4], #4
  40bb4c:	490e      	ldr	r1, [pc, #56]	; (40bb88 <sprintf+0x48>)
  40bb4e:	4606      	mov	r6, r0
  40bb50:	4623      	mov	r3, r4
  40bb52:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40bb56:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40bb5a:	6808      	ldr	r0, [r1, #0]
  40bb5c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40bb60:	a902      	add	r1, sp, #8
  40bb62:	9602      	str	r6, [sp, #8]
  40bb64:	9606      	str	r6, [sp, #24]
  40bb66:	9401      	str	r4, [sp, #4]
  40bb68:	f8ad e014 	strh.w	lr, [sp, #20]
  40bb6c:	9504      	str	r5, [sp, #16]
  40bb6e:	9507      	str	r5, [sp, #28]
  40bb70:	f8ad 7016 	strh.w	r7, [sp, #22]
  40bb74:	f001 fde0 	bl	40d738 <_svfprintf_r>
  40bb78:	9b02      	ldr	r3, [sp, #8]
  40bb7a:	2200      	movs	r2, #0
  40bb7c:	701a      	strb	r2, [r3, #0]
  40bb7e:	b01c      	add	sp, #112	; 0x70
  40bb80:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40bb84:	b003      	add	sp, #12
  40bb86:	4770      	bx	lr
  40bb88:	20000598 	.word	0x20000598

0040bb8c <strcat>:
  40bb8c:	0783      	lsls	r3, r0, #30
  40bb8e:	b570      	push	{r4, r5, r6, lr}
  40bb90:	4606      	mov	r6, r0
  40bb92:	d11f      	bne.n	40bbd4 <strcat+0x48>
  40bb94:	6803      	ldr	r3, [r0, #0]
  40bb96:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40bb9a:	ea22 0303 	bic.w	r3, r2, r3
  40bb9e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40bba2:	bf08      	it	eq
  40bba4:	1d03      	addeq	r3, r0, #4
  40bba6:	d115      	bne.n	40bbd4 <strcat+0x48>
  40bba8:	4618      	mov	r0, r3
  40bbaa:	f853 4b04 	ldr.w	r4, [r3], #4
  40bbae:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40bbb2:	ea25 0404 	bic.w	r4, r5, r4
  40bbb6:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40bbba:	d0f5      	beq.n	40bba8 <strcat+0x1c>
  40bbbc:	7803      	ldrb	r3, [r0, #0]
  40bbbe:	b12b      	cbz	r3, 40bbcc <strcat+0x40>
  40bbc0:	1c43      	adds	r3, r0, #1
  40bbc2:	781c      	ldrb	r4, [r3, #0]
  40bbc4:	4618      	mov	r0, r3
  40bbc6:	3301      	adds	r3, #1
  40bbc8:	2c00      	cmp	r4, #0
  40bbca:	d1fa      	bne.n	40bbc2 <strcat+0x36>
  40bbcc:	f000 f99c 	bl	40bf08 <strcpy>
  40bbd0:	4630      	mov	r0, r6
  40bbd2:	bd70      	pop	{r4, r5, r6, pc}
  40bbd4:	4630      	mov	r0, r6
  40bbd6:	e7f1      	b.n	40bbbc <strcat+0x30>

0040bbd8 <strchr>:
  40bbd8:	b2c9      	uxtb	r1, r1
  40bbda:	b4f0      	push	{r4, r5, r6, r7}
  40bbdc:	2900      	cmp	r1, #0
  40bbde:	d047      	beq.n	40bc70 <strchr+0x98>
  40bbe0:	0785      	lsls	r5, r0, #30
  40bbe2:	d00f      	beq.n	40bc04 <strchr+0x2c>
  40bbe4:	7802      	ldrb	r2, [r0, #0]
  40bbe6:	2a00      	cmp	r2, #0
  40bbe8:	d03f      	beq.n	40bc6a <strchr+0x92>
  40bbea:	4291      	cmp	r1, r2
  40bbec:	d03e      	beq.n	40bc6c <strchr+0x94>
  40bbee:	1c43      	adds	r3, r0, #1
  40bbf0:	e005      	b.n	40bbfe <strchr+0x26>
  40bbf2:	f813 2b01 	ldrb.w	r2, [r3], #1
  40bbf6:	2a00      	cmp	r2, #0
  40bbf8:	d037      	beq.n	40bc6a <strchr+0x92>
  40bbfa:	4291      	cmp	r1, r2
  40bbfc:	d036      	beq.n	40bc6c <strchr+0x94>
  40bbfe:	079a      	lsls	r2, r3, #30
  40bc00:	4618      	mov	r0, r3
  40bc02:	d1f6      	bne.n	40bbf2 <strchr+0x1a>
  40bc04:	6803      	ldr	r3, [r0, #0]
  40bc06:	ea41 2701 	orr.w	r7, r1, r1, lsl #8
  40bc0a:	ea47 4707 	orr.w	r7, r7, r7, lsl #16
  40bc0e:	ea83 0207 	eor.w	r2, r3, r7
  40bc12:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40bc16:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40bc1a:	ea25 0202 	bic.w	r2, r5, r2
  40bc1e:	ea24 0303 	bic.w	r3, r4, r3
  40bc22:	4313      	orrs	r3, r2
  40bc24:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40bc28:	d111      	bne.n	40bc4e <strchr+0x76>
  40bc2a:	1d02      	adds	r2, r0, #4
  40bc2c:	4610      	mov	r0, r2
  40bc2e:	f852 3b04 	ldr.w	r3, [r2], #4
  40bc32:	ea83 0407 	eor.w	r4, r3, r7
  40bc36:	f1a4 3601 	sub.w	r6, r4, #16843009	; 0x1010101
  40bc3a:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40bc3e:	ea26 0404 	bic.w	r4, r6, r4
  40bc42:	ea25 0303 	bic.w	r3, r5, r3
  40bc46:	4323      	orrs	r3, r4
  40bc48:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40bc4c:	d0ee      	beq.n	40bc2c <strchr+0x54>
  40bc4e:	7803      	ldrb	r3, [r0, #0]
  40bc50:	2b00      	cmp	r3, #0
  40bc52:	d039      	beq.n	40bcc8 <strchr+0xf0>
  40bc54:	4299      	cmp	r1, r3
  40bc56:	d009      	beq.n	40bc6c <strchr+0x94>
  40bc58:	1c43      	adds	r3, r0, #1
  40bc5a:	e001      	b.n	40bc60 <strchr+0x88>
  40bc5c:	4291      	cmp	r1, r2
  40bc5e:	d005      	beq.n	40bc6c <strchr+0x94>
  40bc60:	4618      	mov	r0, r3
  40bc62:	f813 2b01 	ldrb.w	r2, [r3], #1
  40bc66:	2a00      	cmp	r2, #0
  40bc68:	d1f8      	bne.n	40bc5c <strchr+0x84>
  40bc6a:	4610      	mov	r0, r2
  40bc6c:	bcf0      	pop	{r4, r5, r6, r7}
  40bc6e:	4770      	bx	lr
  40bc70:	0784      	lsls	r4, r0, #30
  40bc72:	d00b      	beq.n	40bc8c <strchr+0xb4>
  40bc74:	7803      	ldrb	r3, [r0, #0]
  40bc76:	2b00      	cmp	r3, #0
  40bc78:	d0f8      	beq.n	40bc6c <strchr+0x94>
  40bc7a:	1c43      	adds	r3, r0, #1
  40bc7c:	e003      	b.n	40bc86 <strchr+0xae>
  40bc7e:	7802      	ldrb	r2, [r0, #0]
  40bc80:	3301      	adds	r3, #1
  40bc82:	2a00      	cmp	r2, #0
  40bc84:	d0f2      	beq.n	40bc6c <strchr+0x94>
  40bc86:	0799      	lsls	r1, r3, #30
  40bc88:	4618      	mov	r0, r3
  40bc8a:	d1f8      	bne.n	40bc7e <strchr+0xa6>
  40bc8c:	6803      	ldr	r3, [r0, #0]
  40bc8e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40bc92:	ea22 0303 	bic.w	r3, r2, r3
  40bc96:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40bc9a:	d10a      	bne.n	40bcb2 <strchr+0xda>
  40bc9c:	1d03      	adds	r3, r0, #4
  40bc9e:	4618      	mov	r0, r3
  40bca0:	f853 2b04 	ldr.w	r2, [r3], #4
  40bca4:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
  40bca8:	ea21 0202 	bic.w	r2, r1, r2
  40bcac:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40bcb0:	d0f5      	beq.n	40bc9e <strchr+0xc6>
  40bcb2:	7803      	ldrb	r3, [r0, #0]
  40bcb4:	2b00      	cmp	r3, #0
  40bcb6:	d0d9      	beq.n	40bc6c <strchr+0x94>
  40bcb8:	1c43      	adds	r3, r0, #1
  40bcba:	781a      	ldrb	r2, [r3, #0]
  40bcbc:	4618      	mov	r0, r3
  40bcbe:	3301      	adds	r3, #1
  40bcc0:	2a00      	cmp	r2, #0
  40bcc2:	d1fa      	bne.n	40bcba <strchr+0xe2>
  40bcc4:	bcf0      	pop	{r4, r5, r6, r7}
  40bcc6:	4770      	bx	lr
  40bcc8:	4618      	mov	r0, r3
  40bcca:	e7cf      	b.n	40bc6c <strchr+0x94>

0040bccc <strcmp>:
  40bccc:	ea40 0c01 	orr.w	ip, r0, r1
  40bcd0:	f01c 0f07 	tst.w	ip, #7
  40bcd4:	d127      	bne.n	40bd26 <strcmp+0x5a>
  40bcd6:	f1bd 0d10 	subs.w	sp, sp, #16
  40bcda:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40bcde:	e9cd 6700 	strd	r6, r7, [sp]
  40bce2:	f06f 0600 	mvn.w	r6, #0
  40bce6:	f04f 0700 	mov.w	r7, #0
  40bcea:	bf00      	nop
  40bcec:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40bcf0:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40bcf4:	42a2      	cmp	r2, r4
  40bcf6:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bcfa:	ea2c 0c02 	bic.w	ip, ip, r2
  40bcfe:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40bd02:	bf08      	it	eq
  40bd04:	f1bc 0f00 	cmpeq.w	ip, #0
  40bd08:	f040 80e5 	bne.w	40bed6 <strcmp+0x20a>
  40bd0c:	42ab      	cmp	r3, r5
  40bd0e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40bd12:	ea2c 0c03 	bic.w	ip, ip, r3
  40bd16:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40bd1a:	bf08      	it	eq
  40bd1c:	f1bc 0f00 	cmpeq.w	ip, #0
  40bd20:	f040 80d6 	bne.w	40bed0 <strcmp+0x204>
  40bd24:	e7e2      	b.n	40bcec <strcmp+0x20>
  40bd26:	f010 0c03 	ands.w	ip, r0, #3
  40bd2a:	d021      	beq.n	40bd70 <strcmp+0xa4>
  40bd2c:	f020 0003 	bic.w	r0, r0, #3
  40bd30:	f850 2b04 	ldr.w	r2, [r0], #4
  40bd34:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
  40bd38:	d008      	beq.n	40bd4c <strcmp+0x80>
  40bd3a:	d20f      	bcs.n	40bd5c <strcmp+0x90>
  40bd3c:	f811 cb01 	ldrb.w	ip, [r1], #1
  40bd40:	fa5f f392 	uxtb.w	r3, r2, ror #8
  40bd44:	ebb3 0c0c 	subs.w	ip, r3, ip
  40bd48:	d110      	bne.n	40bd6c <strcmp+0xa0>
  40bd4a:	b17b      	cbz	r3, 40bd6c <strcmp+0xa0>
  40bd4c:	f811 cb01 	ldrb.w	ip, [r1], #1
  40bd50:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
  40bd54:	ebb3 0c0c 	subs.w	ip, r3, ip
  40bd58:	d108      	bne.n	40bd6c <strcmp+0xa0>
  40bd5a:	b13b      	cbz	r3, 40bd6c <strcmp+0xa0>
  40bd5c:	f811 cb01 	ldrb.w	ip, [r1], #1
  40bd60:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
  40bd64:	ebb3 0c0c 	subs.w	ip, r3, ip
  40bd68:	d100      	bne.n	40bd6c <strcmp+0xa0>
  40bd6a:	b90b      	cbnz	r3, 40bd70 <strcmp+0xa4>
  40bd6c:	4660      	mov	r0, ip
  40bd6e:	4770      	bx	lr
  40bd70:	f1bd 0d10 	subs.w	sp, sp, #16
  40bd74:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40bd78:	e9cd 6700 	strd	r6, r7, [sp]
  40bd7c:	f06f 0600 	mvn.w	r6, #0
  40bd80:	f04f 0700 	mov.w	r7, #0
  40bd84:	f011 0c03 	ands.w	ip, r1, #3
  40bd88:	d133      	bne.n	40bdf2 <strcmp+0x126>
  40bd8a:	f010 0f04 	tst.w	r0, #4
  40bd8e:	d00f      	beq.n	40bdb0 <strcmp+0xe4>
  40bd90:	f850 2b04 	ldr.w	r2, [r0], #4
  40bd94:	f851 4b04 	ldr.w	r4, [r1], #4
  40bd98:	42a2      	cmp	r2, r4
  40bd9a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bd9e:	ea2c 0c02 	bic.w	ip, ip, r2
  40bda2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40bda6:	bf08      	it	eq
  40bda8:	f1bc 0f00 	cmpeq.w	ip, #0
  40bdac:	f040 8093 	bne.w	40bed6 <strcmp+0x20a>
  40bdb0:	f011 0f04 	tst.w	r1, #4
  40bdb4:	d099      	beq.n	40bcea <strcmp+0x1e>
  40bdb6:	f851 5b04 	ldr.w	r5, [r1], #4
  40bdba:	bf00      	nop
  40bdbc:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40bdc0:	42aa      	cmp	r2, r5
  40bdc2:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40bdc6:	ea2c 0c02 	bic.w	ip, ip, r2
  40bdca:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40bdce:	bf08      	it	eq
  40bdd0:	f1bc 0f00 	cmpeq.w	ip, #0
  40bdd4:	d179      	bne.n	40beca <strcmp+0x1fe>
  40bdd6:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40bdda:	42a3      	cmp	r3, r4
  40bddc:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40bde0:	ea2c 0c03 	bic.w	ip, ip, r3
  40bde4:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40bde8:	bf08      	it	eq
  40bdea:	f1bc 0f00 	cmpeq.w	ip, #0
  40bdee:	d169      	bne.n	40bec4 <strcmp+0x1f8>
  40bdf0:	e7e4      	b.n	40bdbc <strcmp+0xf0>
  40bdf2:	f021 0103 	bic.w	r1, r1, #3
  40bdf6:	f1bc 0f02 	cmp.w	ip, #2
  40bdfa:	d020      	beq.n	40be3e <strcmp+0x172>
  40bdfc:	da3f      	bge.n	40be7e <strcmp+0x1b2>
  40bdfe:	f851 5b04 	ldr.w	r5, [r1], #4
  40be02:	bf00      	nop
  40be04:	f850 3b04 	ldr.w	r3, [r0], #4
  40be08:	ea4f 2515 	mov.w	r5, r5, lsr #8
  40be0c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40be10:	ea2c 0c03 	bic.w	ip, ip, r3
  40be14:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40be18:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
  40be1c:	ea03 2216 	and.w	r2, r3, r6, lsr #8
  40be20:	bf08      	it	eq
  40be22:	42aa      	cmpeq	r2, r5
  40be24:	d151      	bne.n	40beca <strcmp+0x1fe>
  40be26:	f851 5b04 	ldr.w	r5, [r1], #4
  40be2a:	f1bc 0f00 	cmp.w	ip, #0
  40be2e:	ea82 0303 	eor.w	r3, r2, r3
  40be32:	ea4f 6205 	mov.w	r2, r5, lsl #24
  40be36:	bf08      	it	eq
  40be38:	4293      	cmpeq	r3, r2
  40be3a:	d140      	bne.n	40bebe <strcmp+0x1f2>
  40be3c:	e7e2      	b.n	40be04 <strcmp+0x138>
  40be3e:	f851 5b04 	ldr.w	r5, [r1], #4
  40be42:	bf00      	nop
  40be44:	f850 3b04 	ldr.w	r3, [r0], #4
  40be48:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40be4c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40be50:	ea2c 0c03 	bic.w	ip, ip, r3
  40be54:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40be58:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
  40be5c:	ea03 4216 	and.w	r2, r3, r6, lsr #16
  40be60:	bf08      	it	eq
  40be62:	42aa      	cmpeq	r2, r5
  40be64:	d131      	bne.n	40beca <strcmp+0x1fe>
  40be66:	f851 5b04 	ldr.w	r5, [r1], #4
  40be6a:	f1bc 0f00 	cmp.w	ip, #0
  40be6e:	ea82 0303 	eor.w	r3, r2, r3
  40be72:	ea4f 4205 	mov.w	r2, r5, lsl #16
  40be76:	bf08      	it	eq
  40be78:	4293      	cmpeq	r3, r2
  40be7a:	d120      	bne.n	40bebe <strcmp+0x1f2>
  40be7c:	e7e2      	b.n	40be44 <strcmp+0x178>
  40be7e:	f851 5b04 	ldr.w	r5, [r1], #4
  40be82:	bf00      	nop
  40be84:	f850 3b04 	ldr.w	r3, [r0], #4
  40be88:	ea4f 6515 	mov.w	r5, r5, lsr #24
  40be8c:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40be90:	ea2c 0c03 	bic.w	ip, ip, r3
  40be94:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40be98:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
  40be9c:	ea03 6216 	and.w	r2, r3, r6, lsr #24
  40bea0:	bf08      	it	eq
  40bea2:	42aa      	cmpeq	r2, r5
  40bea4:	d111      	bne.n	40beca <strcmp+0x1fe>
  40bea6:	f851 5b04 	ldr.w	r5, [r1], #4
  40beaa:	f1bc 0f00 	cmp.w	ip, #0
  40beae:	ea82 0303 	eor.w	r3, r2, r3
  40beb2:	ea4f 2205 	mov.w	r2, r5, lsl #8
  40beb6:	bf08      	it	eq
  40beb8:	4293      	cmpeq	r3, r2
  40beba:	d100      	bne.n	40bebe <strcmp+0x1f2>
  40bebc:	e7e2      	b.n	40be84 <strcmp+0x1b8>
  40bebe:	ba19      	rev	r1, r3
  40bec0:	ba12      	rev	r2, r2
  40bec2:	e00a      	b.n	40beda <strcmp+0x20e>
  40bec4:	ba19      	rev	r1, r3
  40bec6:	ba22      	rev	r2, r4
  40bec8:	e007      	b.n	40beda <strcmp+0x20e>
  40beca:	ba11      	rev	r1, r2
  40becc:	ba2a      	rev	r2, r5
  40bece:	e004      	b.n	40beda <strcmp+0x20e>
  40bed0:	ba19      	rev	r1, r3
  40bed2:	ba2a      	rev	r2, r5
  40bed4:	e001      	b.n	40beda <strcmp+0x20e>
  40bed6:	ba11      	rev	r1, r2
  40bed8:	ba22      	rev	r2, r4
  40beda:	fa9c f08c 	rev.w	r0, ip
  40bede:	e9dd 6700 	ldrd	r6, r7, [sp]
  40bee2:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40bee6:	f11d 0d10 	adds.w	sp, sp, #16
  40beea:	b138      	cbz	r0, 40befc <strcmp+0x230>
  40beec:	fab0 f080 	clz	r0, r0
  40bef0:	f1c0 0018 	rsb	r0, r0, #24
  40bef4:	fa21 f100 	lsr.w	r1, r1, r0
  40bef8:	fa22 f200 	lsr.w	r2, r2, r0
  40befc:	2001      	movs	r0, #1
  40befe:	4291      	cmp	r1, r2
  40bf00:	bf98      	it	ls
  40bf02:	4180      	sbcls	r0, r0
  40bf04:	4770      	bx	lr
  40bf06:	bf00      	nop

0040bf08 <strcpy>:
  40bf08:	ea80 0201 	eor.w	r2, r0, r1
  40bf0c:	4684      	mov	ip, r0
  40bf0e:	f012 0f03 	tst.w	r2, #3
  40bf12:	d14f      	bne.n	40bfb4 <strcpy+0xac>
  40bf14:	f011 0f03 	tst.w	r1, #3
  40bf18:	d132      	bne.n	40bf80 <strcpy+0x78>
  40bf1a:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40bf1e:	f011 0f04 	tst.w	r1, #4
  40bf22:	f851 3b04 	ldr.w	r3, [r1], #4
  40bf26:	d00b      	beq.n	40bf40 <strcpy+0x38>
  40bf28:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40bf2c:	439a      	bics	r2, r3
  40bf2e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40bf32:	bf04      	itt	eq
  40bf34:	f84c 3b04 	streq.w	r3, [ip], #4
  40bf38:	f851 3b04 	ldreq.w	r3, [r1], #4
  40bf3c:	d116      	bne.n	40bf6c <strcpy+0x64>
  40bf3e:	bf00      	nop
  40bf40:	f851 4b04 	ldr.w	r4, [r1], #4
  40bf44:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40bf48:	439a      	bics	r2, r3
  40bf4a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40bf4e:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  40bf52:	d10b      	bne.n	40bf6c <strcpy+0x64>
  40bf54:	f84c 3b04 	str.w	r3, [ip], #4
  40bf58:	43a2      	bics	r2, r4
  40bf5a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40bf5e:	bf04      	itt	eq
  40bf60:	f851 3b04 	ldreq.w	r3, [r1], #4
  40bf64:	f84c 4b04 	streq.w	r4, [ip], #4
  40bf68:	d0ea      	beq.n	40bf40 <strcpy+0x38>
  40bf6a:	4623      	mov	r3, r4
  40bf6c:	f80c 3b01 	strb.w	r3, [ip], #1
  40bf70:	f013 0fff 	tst.w	r3, #255	; 0xff
  40bf74:	ea4f 2333 	mov.w	r3, r3, ror #8
  40bf78:	d1f8      	bne.n	40bf6c <strcpy+0x64>
  40bf7a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40bf7e:	4770      	bx	lr
  40bf80:	f011 0f01 	tst.w	r1, #1
  40bf84:	d006      	beq.n	40bf94 <strcpy+0x8c>
  40bf86:	f811 2b01 	ldrb.w	r2, [r1], #1
  40bf8a:	f80c 2b01 	strb.w	r2, [ip], #1
  40bf8e:	2a00      	cmp	r2, #0
  40bf90:	bf08      	it	eq
  40bf92:	4770      	bxeq	lr
  40bf94:	f011 0f02 	tst.w	r1, #2
  40bf98:	d0bf      	beq.n	40bf1a <strcpy+0x12>
  40bf9a:	f831 2b02 	ldrh.w	r2, [r1], #2
  40bf9e:	f012 0fff 	tst.w	r2, #255	; 0xff
  40bfa2:	bf16      	itet	ne
  40bfa4:	f82c 2b02 	strhne.w	r2, [ip], #2
  40bfa8:	f88c 2000 	strbeq.w	r2, [ip]
  40bfac:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  40bfb0:	d1b3      	bne.n	40bf1a <strcpy+0x12>
  40bfb2:	4770      	bx	lr
  40bfb4:	f811 2b01 	ldrb.w	r2, [r1], #1
  40bfb8:	f80c 2b01 	strb.w	r2, [ip], #1
  40bfbc:	2a00      	cmp	r2, #0
  40bfbe:	d1f9      	bne.n	40bfb4 <strcpy+0xac>
  40bfc0:	4770      	bx	lr
  40bfc2:	bf00      	nop

0040bfc4 <strlen>:
  40bfc4:	f020 0103 	bic.w	r1, r0, #3
  40bfc8:	f010 0003 	ands.w	r0, r0, #3
  40bfcc:	f1c0 0000 	rsb	r0, r0, #0
  40bfd0:	f851 3b04 	ldr.w	r3, [r1], #4
  40bfd4:	f100 0c04 	add.w	ip, r0, #4
  40bfd8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40bfdc:	f06f 0200 	mvn.w	r2, #0
  40bfe0:	bf1c      	itt	ne
  40bfe2:	fa22 f20c 	lsrne.w	r2, r2, ip
  40bfe6:	4313      	orrne	r3, r2
  40bfe8:	f04f 0c01 	mov.w	ip, #1
  40bfec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40bff0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40bff4:	eba3 020c 	sub.w	r2, r3, ip
  40bff8:	ea22 0203 	bic.w	r2, r2, r3
  40bffc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40c000:	bf04      	itt	eq
  40c002:	f851 3b04 	ldreq.w	r3, [r1], #4
  40c006:	3004      	addeq	r0, #4
  40c008:	d0f4      	beq.n	40bff4 <strlen+0x30>
  40c00a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40c00e:	bf1f      	itttt	ne
  40c010:	3001      	addne	r0, #1
  40c012:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40c016:	3001      	addne	r0, #1
  40c018:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40c01c:	bf18      	it	ne
  40c01e:	3001      	addne	r0, #1
  40c020:	4770      	bx	lr
  40c022:	bf00      	nop

0040c024 <strncmp>:
  40c024:	b430      	push	{r4, r5}
  40c026:	2a00      	cmp	r2, #0
  40c028:	d04a      	beq.n	40c0c0 <strncmp+0x9c>
  40c02a:	ea40 0301 	orr.w	r3, r0, r1
  40c02e:	f013 0303 	ands.w	r3, r3, #3
  40c032:	d12d      	bne.n	40c090 <strncmp+0x6c>
  40c034:	2a03      	cmp	r2, #3
  40c036:	d92b      	bls.n	40c090 <strncmp+0x6c>
  40c038:	6804      	ldr	r4, [r0, #0]
  40c03a:	680d      	ldr	r5, [r1, #0]
  40c03c:	42ac      	cmp	r4, r5
  40c03e:	d127      	bne.n	40c090 <strncmp+0x6c>
  40c040:	3a04      	subs	r2, #4
  40c042:	d03d      	beq.n	40c0c0 <strncmp+0x9c>
  40c044:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40c048:	ea25 0404 	bic.w	r4, r5, r4
  40c04c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40c050:	d13c      	bne.n	40c0cc <strncmp+0xa8>
  40c052:	460c      	mov	r4, r1
  40c054:	4603      	mov	r3, r0
  40c056:	e00e      	b.n	40c076 <strncmp+0x52>
  40c058:	685b      	ldr	r3, [r3, #4]
  40c05a:	6864      	ldr	r4, [r4, #4]
  40c05c:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40c060:	42a3      	cmp	r3, r4
  40c062:	ea25 0503 	bic.w	r5, r5, r3
  40c066:	d113      	bne.n	40c090 <strncmp+0x6c>
  40c068:	3a04      	subs	r2, #4
  40c06a:	d029      	beq.n	40c0c0 <strncmp+0x9c>
  40c06c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40c070:	d129      	bne.n	40c0c6 <strncmp+0xa2>
  40c072:	4603      	mov	r3, r0
  40c074:	460c      	mov	r4, r1
  40c076:	2a03      	cmp	r2, #3
  40c078:	f100 0004 	add.w	r0, r0, #4
  40c07c:	f101 0104 	add.w	r1, r1, #4
  40c080:	d8ea      	bhi.n	40c058 <strncmp+0x34>
  40c082:	1e55      	subs	r5, r2, #1
  40c084:	b92a      	cbnz	r2, 40c092 <strncmp+0x6e>
  40c086:	7918      	ldrb	r0, [r3, #4]
  40c088:	7922      	ldrb	r2, [r4, #4]
  40c08a:	1a80      	subs	r0, r0, r2
  40c08c:	bc30      	pop	{r4, r5}
  40c08e:	4770      	bx	lr
  40c090:	1e55      	subs	r5, r2, #1
  40c092:	7803      	ldrb	r3, [r0, #0]
  40c094:	780a      	ldrb	r2, [r1, #0]
  40c096:	4293      	cmp	r3, r2
  40c098:	d11a      	bne.n	40c0d0 <strncmp+0xac>
  40c09a:	b1dd      	cbz	r5, 40c0d4 <strncmp+0xb0>
  40c09c:	b1b3      	cbz	r3, 40c0cc <strncmp+0xa8>
  40c09e:	1c6c      	adds	r4, r5, #1
  40c0a0:	440c      	add	r4, r1
  40c0a2:	1c8b      	adds	r3, r1, #2
  40c0a4:	4601      	mov	r1, r0
  40c0a6:	e004      	b.n	40c0b2 <strncmp+0x8e>
  40c0a8:	42a3      	cmp	r3, r4
  40c0aa:	d00c      	beq.n	40c0c6 <strncmp+0xa2>
  40c0ac:	3301      	adds	r3, #1
  40c0ae:	2800      	cmp	r0, #0
  40c0b0:	d0ec      	beq.n	40c08c <strncmp+0x68>
  40c0b2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40c0b6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40c0ba:	4290      	cmp	r0, r2
  40c0bc:	d0f4      	beq.n	40c0a8 <strncmp+0x84>
  40c0be:	e7e4      	b.n	40c08a <strncmp+0x66>
  40c0c0:	4610      	mov	r0, r2
  40c0c2:	bc30      	pop	{r4, r5}
  40c0c4:	4770      	bx	lr
  40c0c6:	2000      	movs	r0, #0
  40c0c8:	bc30      	pop	{r4, r5}
  40c0ca:	4770      	bx	lr
  40c0cc:	4618      	mov	r0, r3
  40c0ce:	e7dd      	b.n	40c08c <strncmp+0x68>
  40c0d0:	4618      	mov	r0, r3
  40c0d2:	e7da      	b.n	40c08a <strncmp+0x66>
  40c0d4:	4628      	mov	r0, r5
  40c0d6:	e7d9      	b.n	40c08c <strncmp+0x68>

0040c0d8 <strncpy>:
  40c0d8:	ea40 0301 	orr.w	r3, r0, r1
  40c0dc:	079b      	lsls	r3, r3, #30
  40c0de:	b470      	push	{r4, r5, r6}
  40c0e0:	d12a      	bne.n	40c138 <strncpy+0x60>
  40c0e2:	2a03      	cmp	r2, #3
  40c0e4:	d928      	bls.n	40c138 <strncpy+0x60>
  40c0e6:	460c      	mov	r4, r1
  40c0e8:	4603      	mov	r3, r0
  40c0ea:	4621      	mov	r1, r4
  40c0ec:	f854 5b04 	ldr.w	r5, [r4], #4
  40c0f0:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40c0f4:	ea26 0605 	bic.w	r6, r6, r5
  40c0f8:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40c0fc:	d105      	bne.n	40c10a <strncpy+0x32>
  40c0fe:	3a04      	subs	r2, #4
  40c100:	2a03      	cmp	r2, #3
  40c102:	f843 5b04 	str.w	r5, [r3], #4
  40c106:	4621      	mov	r1, r4
  40c108:	d8ef      	bhi.n	40c0ea <strncpy+0x12>
  40c10a:	b19a      	cbz	r2, 40c134 <strncpy+0x5c>
  40c10c:	780c      	ldrb	r4, [r1, #0]
  40c10e:	3a01      	subs	r2, #1
  40c110:	701c      	strb	r4, [r3, #0]
  40c112:	3301      	adds	r3, #1
  40c114:	b13c      	cbz	r4, 40c126 <strncpy+0x4e>
  40c116:	b16a      	cbz	r2, 40c134 <strncpy+0x5c>
  40c118:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40c11c:	3a01      	subs	r2, #1
  40c11e:	f803 4b01 	strb.w	r4, [r3], #1
  40c122:	2c00      	cmp	r4, #0
  40c124:	d1f7      	bne.n	40c116 <strncpy+0x3e>
  40c126:	b12a      	cbz	r2, 40c134 <strncpy+0x5c>
  40c128:	441a      	add	r2, r3
  40c12a:	2100      	movs	r1, #0
  40c12c:	f803 1b01 	strb.w	r1, [r3], #1
  40c130:	4293      	cmp	r3, r2
  40c132:	d1fb      	bne.n	40c12c <strncpy+0x54>
  40c134:	bc70      	pop	{r4, r5, r6}
  40c136:	4770      	bx	lr
  40c138:	4603      	mov	r3, r0
  40c13a:	e7e6      	b.n	40c10a <strncpy+0x32>

0040c13c <critical_factorization>:
  40c13c:	f04f 0c01 	mov.w	ip, #1
  40c140:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  40c144:	4664      	mov	r4, ip
  40c146:	2500      	movs	r5, #0
  40c148:	f04f 36ff 	mov.w	r6, #4294967295
  40c14c:	1963      	adds	r3, r4, r5
  40c14e:	428b      	cmp	r3, r1
  40c150:	eb00 0706 	add.w	r7, r0, r6
  40c154:	d20d      	bcs.n	40c172 <critical_factorization+0x36>
  40c156:	5d3f      	ldrb	r7, [r7, r4]
  40c158:	f810 8003 	ldrb.w	r8, [r0, r3]
  40c15c:	45b8      	cmp	r8, r7
  40c15e:	d22e      	bcs.n	40c1be <critical_factorization+0x82>
  40c160:	461d      	mov	r5, r3
  40c162:	2401      	movs	r4, #1
  40c164:	ebc6 0c03 	rsb	ip, r6, r3
  40c168:	1963      	adds	r3, r4, r5
  40c16a:	428b      	cmp	r3, r1
  40c16c:	eb00 0706 	add.w	r7, r0, r6
  40c170:	d3f1      	bcc.n	40c156 <critical_factorization+0x1a>
  40c172:	f04f 0901 	mov.w	r9, #1
  40c176:	f8c2 c000 	str.w	ip, [r2]
  40c17a:	464c      	mov	r4, r9
  40c17c:	2500      	movs	r5, #0
  40c17e:	f04f 37ff 	mov.w	r7, #4294967295
  40c182:	1963      	adds	r3, r4, r5
  40c184:	4299      	cmp	r1, r3
  40c186:	eb00 0c07 	add.w	ip, r0, r7
  40c18a:	d90e      	bls.n	40c1aa <critical_factorization+0x6e>
  40c18c:	f81c c004 	ldrb.w	ip, [ip, r4]
  40c190:	f810 8003 	ldrb.w	r8, [r0, r3]
  40c194:	45e0      	cmp	r8, ip
  40c196:	d919      	bls.n	40c1cc <critical_factorization+0x90>
  40c198:	461d      	mov	r5, r3
  40c19a:	2401      	movs	r4, #1
  40c19c:	ebc7 0903 	rsb	r9, r7, r3
  40c1a0:	1963      	adds	r3, r4, r5
  40c1a2:	4299      	cmp	r1, r3
  40c1a4:	eb00 0c07 	add.w	ip, r0, r7
  40c1a8:	d8f0      	bhi.n	40c18c <critical_factorization+0x50>
  40c1aa:	1c70      	adds	r0, r6, #1
  40c1ac:	3701      	adds	r7, #1
  40c1ae:	4287      	cmp	r7, r0
  40c1b0:	bf24      	itt	cs
  40c1b2:	4638      	movcs	r0, r7
  40c1b4:	f8c2 9000 	strcs.w	r9, [r2]
  40c1b8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  40c1bc:	4770      	bx	lr
  40c1be:	d00c      	beq.n	40c1da <critical_factorization+0x9e>
  40c1c0:	f04f 0c01 	mov.w	ip, #1
  40c1c4:	462e      	mov	r6, r5
  40c1c6:	4664      	mov	r4, ip
  40c1c8:	4465      	add	r5, ip
  40c1ca:	e7bf      	b.n	40c14c <critical_factorization+0x10>
  40c1cc:	d009      	beq.n	40c1e2 <critical_factorization+0xa6>
  40c1ce:	f04f 0901 	mov.w	r9, #1
  40c1d2:	462f      	mov	r7, r5
  40c1d4:	464c      	mov	r4, r9
  40c1d6:	444d      	add	r5, r9
  40c1d8:	e7d3      	b.n	40c182 <critical_factorization+0x46>
  40c1da:	4564      	cmp	r4, ip
  40c1dc:	d005      	beq.n	40c1ea <critical_factorization+0xae>
  40c1de:	3401      	adds	r4, #1
  40c1e0:	e7b4      	b.n	40c14c <critical_factorization+0x10>
  40c1e2:	454c      	cmp	r4, r9
  40c1e4:	d004      	beq.n	40c1f0 <critical_factorization+0xb4>
  40c1e6:	3401      	adds	r4, #1
  40c1e8:	e7cb      	b.n	40c182 <critical_factorization+0x46>
  40c1ea:	461d      	mov	r5, r3
  40c1ec:	2401      	movs	r4, #1
  40c1ee:	e7ad      	b.n	40c14c <critical_factorization+0x10>
  40c1f0:	461d      	mov	r5, r3
  40c1f2:	2401      	movs	r4, #1
  40c1f4:	e7c5      	b.n	40c182 <critical_factorization+0x46>
  40c1f6:	bf00      	nop

0040c1f8 <two_way_long_needle>:
  40c1f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c1fc:	f2ad 4d1c 	subw	sp, sp, #1052	; 0x41c
  40c200:	4616      	mov	r6, r2
  40c202:	4607      	mov	r7, r0
  40c204:	460d      	mov	r5, r1
  40c206:	4610      	mov	r0, r2
  40c208:	4619      	mov	r1, r3
  40c20a:	aa05      	add	r2, sp, #20
  40c20c:	461c      	mov	r4, r3
  40c20e:	f7ff ff95 	bl	40c13c <critical_factorization>
  40c212:	ab05      	add	r3, sp, #20
  40c214:	4680      	mov	r8, r0
  40c216:	f20d 4214 	addw	r2, sp, #1044	; 0x414
  40c21a:	f843 4f04 	str.w	r4, [r3, #4]!
  40c21e:	4293      	cmp	r3, r2
  40c220:	d1fb      	bne.n	40c21a <two_way_long_needle+0x22>
  40c222:	b15c      	cbz	r4, 40c23c <two_way_long_needle+0x44>
  40c224:	f104 3eff 	add.w	lr, r4, #4294967295
  40c228:	2300      	movs	r3, #0
  40c22a:	a806      	add	r0, sp, #24
  40c22c:	5cf2      	ldrb	r2, [r6, r3]
  40c22e:	ebc3 010e 	rsb	r1, r3, lr
  40c232:	3301      	adds	r3, #1
  40c234:	42a3      	cmp	r3, r4
  40c236:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
  40c23a:	d1f7      	bne.n	40c22c <two_way_long_needle+0x34>
  40c23c:	9905      	ldr	r1, [sp, #20]
  40c23e:	4630      	mov	r0, r6
  40c240:	4431      	add	r1, r6
  40c242:	4642      	mov	r2, r8
  40c244:	f7ff fb00 	bl	40b848 <memcmp>
  40c248:	2800      	cmp	r0, #0
  40c24a:	d179      	bne.n	40c340 <two_way_long_needle+0x148>
  40c24c:	f108 3cff 	add.w	ip, r8, #4294967295
  40c250:	4603      	mov	r3, r0
  40c252:	f8cd c008 	str.w	ip, [sp, #8]
  40c256:	44b4      	add	ip, r6
  40c258:	4682      	mov	sl, r0
  40c25a:	f8cd 8004 	str.w	r8, [sp, #4]
  40c25e:	4628      	mov	r0, r5
  40c260:	f8cd c00c 	str.w	ip, [sp, #12]
  40c264:	461d      	mov	r5, r3
  40c266:	46a0      	mov	r8, r4
  40c268:	e008      	b.n	40c27c <two_way_long_needle+0x84>
  40c26a:	b125      	cbz	r5, 40c276 <two_way_long_needle+0x7e>
  40c26c:	9a05      	ldr	r2, [sp, #20]
  40c26e:	4293      	cmp	r3, r2
  40c270:	bf38      	it	cc
  40c272:	ebc2 0308 	rsbcc	r3, r2, r8
  40c276:	449a      	add	sl, r3
  40c278:	2500      	movs	r5, #0
  40c27a:	4620      	mov	r0, r4
  40c27c:	eb0a 0408 	add.w	r4, sl, r8
  40c280:	1a22      	subs	r2, r4, r0
  40c282:	2100      	movs	r1, #0
  40c284:	4438      	add	r0, r7
  40c286:	f005 ff0d 	bl	4120a4 <memchr>
  40c28a:	2800      	cmp	r0, #0
  40c28c:	d153      	bne.n	40c336 <two_way_long_needle+0x13e>
  40c28e:	2c00      	cmp	r4, #0
  40c290:	d051      	beq.n	40c336 <two_way_long_needle+0x13e>
  40c292:	193b      	adds	r3, r7, r4
  40c294:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40c298:	ab06      	add	r3, sp, #24
  40c29a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40c29e:	2b00      	cmp	r3, #0
  40c2a0:	d1e3      	bne.n	40c26a <two_way_long_needle+0x72>
  40c2a2:	9a01      	ldr	r2, [sp, #4]
  40c2a4:	f108 39ff 	add.w	r9, r8, #4294967295
  40c2a8:	4295      	cmp	r5, r2
  40c2aa:	bf28      	it	cs
  40c2ac:	462a      	movcs	r2, r5
  40c2ae:	454a      	cmp	r2, r9
  40c2b0:	d211      	bcs.n	40c2d6 <two_way_long_needle+0xde>
  40c2b2:	eb07 030a 	add.w	r3, r7, sl
  40c2b6:	5c98      	ldrb	r0, [r3, r2]
  40c2b8:	f816 c002 	ldrb.w	ip, [r6, r2]
  40c2bc:	18b1      	adds	r1, r6, r2
  40c2be:	4584      	cmp	ip, r0
  40c2c0:	d006      	beq.n	40c2d0 <two_way_long_needle+0xd8>
  40c2c2:	e031      	b.n	40c328 <two_way_long_needle+0x130>
  40c2c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40c2c8:	f813 c002 	ldrb.w	ip, [r3, r2]
  40c2cc:	4584      	cmp	ip, r0
  40c2ce:	d12b      	bne.n	40c328 <two_way_long_needle+0x130>
  40c2d0:	3201      	adds	r2, #1
  40c2d2:	454a      	cmp	r2, r9
  40c2d4:	d3f6      	bcc.n	40c2c4 <two_way_long_needle+0xcc>
  40c2d6:	9b01      	ldr	r3, [sp, #4]
  40c2d8:	9802      	ldr	r0, [sp, #8]
  40c2da:	429d      	cmp	r5, r3
  40c2dc:	bf28      	it	cs
  40c2de:	4618      	movcs	r0, r3
  40c2e0:	d21a      	bcs.n	40c318 <two_way_long_needle+0x120>
  40c2e2:	f8dd c008 	ldr.w	ip, [sp, #8]
  40c2e6:	eb07 030a 	add.w	r3, r7, sl
  40c2ea:	f813 200c 	ldrb.w	r2, [r3, ip]
  40c2ee:	f8dd c00c 	ldr.w	ip, [sp, #12]
  40c2f2:	f89c 1000 	ldrb.w	r1, [ip]
  40c2f6:	4291      	cmp	r1, r2
  40c2f8:	d16e      	bne.n	40c3d8 <two_way_long_needle+0x1e0>
  40c2fa:	4662      	mov	r2, ip
  40c2fc:	eb06 0b05 	add.w	fp, r6, r5
  40c300:	e006      	b.n	40c310 <two_way_long_needle+0x118>
  40c302:	f812 9d01 	ldrb.w	r9, [r2, #-1]!
  40c306:	f813 c001 	ldrb.w	ip, [r3, r1]
  40c30a:	45e1      	cmp	r9, ip
  40c30c:	d104      	bne.n	40c318 <two_way_long_needle+0x120>
  40c30e:	4608      	mov	r0, r1
  40c310:	455a      	cmp	r2, fp
  40c312:	f100 31ff 	add.w	r1, r0, #4294967295
  40c316:	d1f4      	bne.n	40c302 <two_way_long_needle+0x10a>
  40c318:	3501      	adds	r5, #1
  40c31a:	4285      	cmp	r5, r0
  40c31c:	d85e      	bhi.n	40c3dc <two_way_long_needle+0x1e4>
  40c31e:	9d05      	ldr	r5, [sp, #20]
  40c320:	44aa      	add	sl, r5
  40c322:	ebc5 0508 	rsb	r5, r5, r8
  40c326:	e7a8      	b.n	40c27a <two_way_long_needle+0x82>
  40c328:	9901      	ldr	r1, [sp, #4]
  40c32a:	2500      	movs	r5, #0
  40c32c:	f1c1 0301 	rsb	r3, r1, #1
  40c330:	449a      	add	sl, r3
  40c332:	4492      	add	sl, r2
  40c334:	e7a1      	b.n	40c27a <two_way_long_needle+0x82>
  40c336:	2000      	movs	r0, #0
  40c338:	f20d 4d1c 	addw	sp, sp, #1052	; 0x41c
  40c33c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c340:	ebc8 0304 	rsb	r3, r8, r4
  40c344:	4543      	cmp	r3, r8
  40c346:	bf38      	it	cc
  40c348:	4643      	movcc	r3, r8
  40c34a:	3301      	adds	r3, #1
  40c34c:	4628      	mov	r0, r5
  40c34e:	9305      	str	r3, [sp, #20]
  40c350:	f04f 0a00 	mov.w	sl, #0
  40c354:	eb06 0908 	add.w	r9, r6, r8
  40c358:	4645      	mov	r5, r8
  40c35a:	46a3      	mov	fp, r4
  40c35c:	eb0a 040b 	add.w	r4, sl, fp
  40c360:	1a22      	subs	r2, r4, r0
  40c362:	2100      	movs	r1, #0
  40c364:	4438      	add	r0, r7
  40c366:	f005 fe9d 	bl	4120a4 <memchr>
  40c36a:	2800      	cmp	r0, #0
  40c36c:	d1e3      	bne.n	40c336 <two_way_long_needle+0x13e>
  40c36e:	2c00      	cmp	r4, #0
  40c370:	d0e1      	beq.n	40c336 <two_way_long_needle+0x13e>
  40c372:	193b      	adds	r3, r7, r4
  40c374:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40c378:	ab06      	add	r3, sp, #24
  40c37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40c37e:	bb1b      	cbnz	r3, 40c3c8 <two_way_long_needle+0x1d0>
  40c380:	f10b 38ff 	add.w	r8, fp, #4294967295
  40c384:	4545      	cmp	r5, r8
  40c386:	eb07 000a 	add.w	r0, r7, sl
  40c38a:	d212      	bcs.n	40c3b2 <two_way_long_needle+0x1ba>
  40c38c:	5d43      	ldrb	r3, [r0, r5]
  40c38e:	f899 2000 	ldrb.w	r2, [r9]
  40c392:	429a      	cmp	r2, r3
  40c394:	bf18      	it	ne
  40c396:	462b      	movne	r3, r5
  40c398:	d119      	bne.n	40c3ce <two_way_long_needle+0x1d6>
  40c39a:	464a      	mov	r2, r9
  40c39c:	462b      	mov	r3, r5
  40c39e:	e005      	b.n	40c3ac <two_way_long_needle+0x1b4>
  40c3a0:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40c3a4:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c3a8:	458c      	cmp	ip, r1
  40c3aa:	d110      	bne.n	40c3ce <two_way_long_needle+0x1d6>
  40c3ac:	3301      	adds	r3, #1
  40c3ae:	4543      	cmp	r3, r8
  40c3b0:	d3f6      	bcc.n	40c3a0 <two_way_long_needle+0x1a8>
  40c3b2:	1e6b      	subs	r3, r5, #1
  40c3b4:	b91d      	cbnz	r5, 40c3be <two_way_long_needle+0x1c6>
  40c3b6:	e7bf      	b.n	40c338 <two_way_long_needle+0x140>
  40c3b8:	f113 33ff 	adds.w	r3, r3, #4294967295
  40c3bc:	d3bc      	bcc.n	40c338 <two_way_long_needle+0x140>
  40c3be:	5cf1      	ldrb	r1, [r6, r3]
  40c3c0:	5cc2      	ldrb	r2, [r0, r3]
  40c3c2:	4291      	cmp	r1, r2
  40c3c4:	d0f8      	beq.n	40c3b8 <two_way_long_needle+0x1c0>
  40c3c6:	9b05      	ldr	r3, [sp, #20]
  40c3c8:	449a      	add	sl, r3
  40c3ca:	4620      	mov	r0, r4
  40c3cc:	e7c6      	b.n	40c35c <two_way_long_needle+0x164>
  40c3ce:	f1c5 0201 	rsb	r2, r5, #1
  40c3d2:	4492      	add	sl, r2
  40c3d4:	449a      	add	sl, r3
  40c3d6:	e7f8      	b.n	40c3ca <two_way_long_needle+0x1d2>
  40c3d8:	9801      	ldr	r0, [sp, #4]
  40c3da:	e79d      	b.n	40c318 <two_way_long_needle+0x120>
  40c3dc:	eb07 000a 	add.w	r0, r7, sl
  40c3e0:	e7aa      	b.n	40c338 <two_way_long_needle+0x140>
  40c3e2:	bf00      	nop

0040c3e4 <strstr>:
  40c3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c3e8:	7803      	ldrb	r3, [r0, #0]
  40c3ea:	b087      	sub	sp, #28
  40c3ec:	4682      	mov	sl, r0
  40c3ee:	460e      	mov	r6, r1
  40c3f0:	2b00      	cmp	r3, #0
  40c3f2:	f000 80ee 	beq.w	40c5d2 <strstr+0x1ee>
  40c3f6:	780a      	ldrb	r2, [r1, #0]
  40c3f8:	b19a      	cbz	r2, 40c422 <strstr+0x3e>
  40c3fa:	4607      	mov	r7, r0
  40c3fc:	3101      	adds	r1, #1
  40c3fe:	2501      	movs	r5, #1
  40c400:	e002      	b.n	40c408 <strstr+0x24>
  40c402:	f811 2b01 	ldrb.w	r2, [r1], #1
  40c406:	b15a      	cbz	r2, 40c420 <strstr+0x3c>
  40c408:	4293      	cmp	r3, r2
  40c40a:	bf14      	ite	ne
  40c40c:	2500      	movne	r5, #0
  40c40e:	f005 0501 	andeq.w	r5, r5, #1
  40c412:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  40c416:	460c      	mov	r4, r1
  40c418:	2b00      	cmp	r3, #0
  40c41a:	d1f2      	bne.n	40c402 <strstr+0x1e>
  40c41c:	7823      	ldrb	r3, [r4, #0]
  40c41e:	b923      	cbnz	r3, 40c42a <strstr+0x46>
  40c420:	b13d      	cbz	r5, 40c432 <strstr+0x4e>
  40c422:	4650      	mov	r0, sl
  40c424:	b007      	add	sp, #28
  40c426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c42a:	2000      	movs	r0, #0
  40c42c:	b007      	add	sp, #28
  40c42e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c432:	f10a 0001 	add.w	r0, sl, #1
  40c436:	7831      	ldrb	r1, [r6, #0]
  40c438:	f7ff fbce 	bl	40bbd8 <strchr>
  40c43c:	1ba4      	subs	r4, r4, r6
  40c43e:	4680      	mov	r8, r0
  40c440:	2800      	cmp	r0, #0
  40c442:	d0f2      	beq.n	40c42a <strstr+0x46>
  40c444:	2c01      	cmp	r4, #1
  40c446:	d0ed      	beq.n	40c424 <strstr+0x40>
  40c448:	44a2      	add	sl, r4
  40c44a:	4550      	cmp	r0, sl
  40c44c:	bf94      	ite	ls
  40c44e:	ebc0 050a 	rsbls	r5, r0, sl
  40c452:	2501      	movhi	r5, #1
  40c454:	2c1f      	cmp	r4, #31
  40c456:	d907      	bls.n	40c468 <strstr+0x84>
  40c458:	4629      	mov	r1, r5
  40c45a:	4632      	mov	r2, r6
  40c45c:	4623      	mov	r3, r4
  40c45e:	f7ff fecb 	bl	40c1f8 <two_way_long_needle>
  40c462:	b007      	add	sp, #28
  40c464:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c468:	4621      	mov	r1, r4
  40c46a:	aa05      	add	r2, sp, #20
  40c46c:	4630      	mov	r0, r6
  40c46e:	f7ff fe65 	bl	40c13c <critical_factorization>
  40c472:	9905      	ldr	r1, [sp, #20]
  40c474:	4681      	mov	r9, r0
  40c476:	4602      	mov	r2, r0
  40c478:	4431      	add	r1, r6
  40c47a:	4630      	mov	r0, r6
  40c47c:	f7ff f9e4 	bl	40b848 <memcmp>
  40c480:	2800      	cmp	r0, #0
  40c482:	d15b      	bne.n	40c53c <strstr+0x158>
  40c484:	4603      	mov	r3, r0
  40c486:	f109 30ff 	add.w	r0, r9, #4294967295
  40c48a:	9002      	str	r0, [sp, #8]
  40c48c:	4430      	add	r0, r6
  40c48e:	9003      	str	r0, [sp, #12]
  40c490:	f8cd 9004 	str.w	r9, [sp, #4]
  40c494:	469a      	mov	sl, r3
  40c496:	4628      	mov	r0, r5
  40c498:	4699      	mov	r9, r3
  40c49a:	eb0a 0704 	add.w	r7, sl, r4
  40c49e:	1a3a      	subs	r2, r7, r0
  40c4a0:	2100      	movs	r1, #0
  40c4a2:	4440      	add	r0, r8
  40c4a4:	f005 fdfe 	bl	4120a4 <memchr>
  40c4a8:	2800      	cmp	r0, #0
  40c4aa:	d1be      	bne.n	40c42a <strstr+0x46>
  40c4ac:	2f00      	cmp	r7, #0
  40c4ae:	d0bc      	beq.n	40c42a <strstr+0x46>
  40c4b0:	9b01      	ldr	r3, [sp, #4]
  40c4b2:	4599      	cmp	r9, r3
  40c4b4:	bf28      	it	cs
  40c4b6:	464b      	movcs	r3, r9
  40c4b8:	429c      	cmp	r4, r3
  40c4ba:	d912      	bls.n	40c4e2 <strstr+0xfe>
  40c4bc:	eb08 0203 	add.w	r2, r8, r3
  40c4c0:	f812 100a 	ldrb.w	r1, [r2, sl]
  40c4c4:	5cf0      	ldrb	r0, [r6, r3]
  40c4c6:	18f2      	adds	r2, r6, r3
  40c4c8:	4288      	cmp	r0, r1
  40c4ca:	d12f      	bne.n	40c52c <strstr+0x148>
  40c4cc:	eb08 050a 	add.w	r5, r8, sl
  40c4d0:	e004      	b.n	40c4dc <strstr+0xf8>
  40c4d2:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40c4d6:	5ce8      	ldrb	r0, [r5, r3]
  40c4d8:	4288      	cmp	r0, r1
  40c4da:	d127      	bne.n	40c52c <strstr+0x148>
  40c4dc:	3301      	adds	r3, #1
  40c4de:	429c      	cmp	r4, r3
  40c4e0:	d8f7      	bhi.n	40c4d2 <strstr+0xee>
  40c4e2:	9b01      	ldr	r3, [sp, #4]
  40c4e4:	9902      	ldr	r1, [sp, #8]
  40c4e6:	454b      	cmp	r3, r9
  40c4e8:	d976      	bls.n	40c5d8 <strstr+0x1f4>
  40c4ea:	9803      	ldr	r0, [sp, #12]
  40c4ec:	eb08 0c0a 	add.w	ip, r8, sl
  40c4f0:	f81c 3001 	ldrb.w	r3, [ip, r1]
  40c4f4:	7802      	ldrb	r2, [r0, #0]
  40c4f6:	429a      	cmp	r2, r3
  40c4f8:	d16e      	bne.n	40c5d8 <strstr+0x1f4>
  40c4fa:	4603      	mov	r3, r0
  40c4fc:	eb06 0b09 	add.w	fp, r6, r9
  40c500:	e006      	b.n	40c510 <strstr+0x12c>
  40c502:	f813 5d01 	ldrb.w	r5, [r3, #-1]!
  40c506:	f81c 0002 	ldrb.w	r0, [ip, r2]
  40c50a:	4285      	cmp	r5, r0
  40c50c:	d104      	bne.n	40c518 <strstr+0x134>
  40c50e:	4611      	mov	r1, r2
  40c510:	455b      	cmp	r3, fp
  40c512:	f101 32ff 	add.w	r2, r1, #4294967295
  40c516:	d1f4      	bne.n	40c502 <strstr+0x11e>
  40c518:	f109 0901 	add.w	r9, r9, #1
  40c51c:	4589      	cmp	r9, r1
  40c51e:	d85d      	bhi.n	40c5dc <strstr+0x1f8>
  40c520:	9b05      	ldr	r3, [sp, #20]
  40c522:	449a      	add	sl, r3
  40c524:	ebc3 0904 	rsb	r9, r3, r4
  40c528:	4638      	mov	r0, r7
  40c52a:	e7b6      	b.n	40c49a <strstr+0xb6>
  40c52c:	9901      	ldr	r1, [sp, #4]
  40c52e:	f04f 0900 	mov.w	r9, #0
  40c532:	f1c1 0201 	rsb	r2, r1, #1
  40c536:	4492      	add	sl, r2
  40c538:	449a      	add	sl, r3
  40c53a:	e7f5      	b.n	40c528 <strstr+0x144>
  40c53c:	ebc9 0304 	rsb	r3, r9, r4
  40c540:	454b      	cmp	r3, r9
  40c542:	bf38      	it	cc
  40c544:	464b      	movcc	r3, r9
  40c546:	3301      	adds	r3, #1
  40c548:	4628      	mov	r0, r5
  40c54a:	9305      	str	r3, [sp, #20]
  40c54c:	f04f 0b00 	mov.w	fp, #0
  40c550:	eb06 0709 	add.w	r7, r6, r9
  40c554:	464d      	mov	r5, r9
  40c556:	eb0b 0904 	add.w	r9, fp, r4
  40c55a:	ebc0 0209 	rsb	r2, r0, r9
  40c55e:	2100      	movs	r1, #0
  40c560:	4440      	add	r0, r8
  40c562:	f005 fd9f 	bl	4120a4 <memchr>
  40c566:	2800      	cmp	r0, #0
  40c568:	f47f af5f 	bne.w	40c42a <strstr+0x46>
  40c56c:	f1b9 0f00 	cmp.w	r9, #0
  40c570:	f43f af5b 	beq.w	40c42a <strstr+0x46>
  40c574:	42ac      	cmp	r4, r5
  40c576:	bf98      	it	ls
  40c578:	eb08 000b 	addls.w	r0, r8, fp
  40c57c:	d914      	bls.n	40c5a8 <strstr+0x1c4>
  40c57e:	eb08 0305 	add.w	r3, r8, r5
  40c582:	f813 300b 	ldrb.w	r3, [r3, fp]
  40c586:	783a      	ldrb	r2, [r7, #0]
  40c588:	429a      	cmp	r2, r3
  40c58a:	d11c      	bne.n	40c5c6 <strstr+0x1e2>
  40c58c:	463a      	mov	r2, r7
  40c58e:	462b      	mov	r3, r5
  40c590:	eb08 000b 	add.w	r0, r8, fp
  40c594:	e005      	b.n	40c5a2 <strstr+0x1be>
  40c596:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40c59a:	f810 c003 	ldrb.w	ip, [r0, r3]
  40c59e:	458c      	cmp	ip, r1
  40c5a0:	d112      	bne.n	40c5c8 <strstr+0x1e4>
  40c5a2:	3301      	adds	r3, #1
  40c5a4:	429c      	cmp	r4, r3
  40c5a6:	d8f6      	bhi.n	40c596 <strstr+0x1b2>
  40c5a8:	1e6b      	subs	r3, r5, #1
  40c5aa:	b925      	cbnz	r5, 40c5b6 <strstr+0x1d2>
  40c5ac:	e73a      	b.n	40c424 <strstr+0x40>
  40c5ae:	f113 33ff 	adds.w	r3, r3, #4294967295
  40c5b2:	f4ff af37 	bcc.w	40c424 <strstr+0x40>
  40c5b6:	5cf1      	ldrb	r1, [r6, r3]
  40c5b8:	5cc2      	ldrb	r2, [r0, r3]
  40c5ba:	4291      	cmp	r1, r2
  40c5bc:	d0f7      	beq.n	40c5ae <strstr+0x1ca>
  40c5be:	9b05      	ldr	r3, [sp, #20]
  40c5c0:	449b      	add	fp, r3
  40c5c2:	4648      	mov	r0, r9
  40c5c4:	e7c7      	b.n	40c556 <strstr+0x172>
  40c5c6:	462b      	mov	r3, r5
  40c5c8:	f1c5 0201 	rsb	r2, r5, #1
  40c5cc:	4493      	add	fp, r2
  40c5ce:	449b      	add	fp, r3
  40c5d0:	e7f7      	b.n	40c5c2 <strstr+0x1de>
  40c5d2:	460c      	mov	r4, r1
  40c5d4:	2501      	movs	r5, #1
  40c5d6:	e721      	b.n	40c41c <strstr+0x38>
  40c5d8:	9901      	ldr	r1, [sp, #4]
  40c5da:	e79d      	b.n	40c518 <strstr+0x134>
  40c5dc:	eb08 000a 	add.w	r0, r8, sl
  40c5e0:	e720      	b.n	40c424 <strstr+0x40>
  40c5e2:	bf00      	nop

0040c5e4 <sulp>:
  40c5e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c5e8:	460d      	mov	r5, r1
  40c5ea:	4690      	mov	r8, r2
  40c5ec:	f006 f906 	bl	4127fc <__ulp>
  40c5f0:	4606      	mov	r6, r0
  40c5f2:	460f      	mov	r7, r1
  40c5f4:	f1b8 0f00 	cmp.w	r8, #0
  40c5f8:	d00f      	beq.n	40c61a <sulp+0x36>
  40c5fa:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40c5fe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40c602:	2b00      	cmp	r3, #0
  40c604:	dd09      	ble.n	40c61a <sulp+0x36>
  40c606:	051c      	lsls	r4, r3, #20
  40c608:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  40c60c:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  40c610:	2200      	movs	r2, #0
  40c612:	f7fe facf 	bl	40abb4 <__aeabi_dmul>
  40c616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c61a:	4630      	mov	r0, r6
  40c61c:	4639      	mov	r1, r7
  40c61e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c622:	bf00      	nop
  40c624:	0000      	movs	r0, r0
	...

0040c628 <_strtod_r>:
  40c628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c62c:	b09f      	sub	sp, #124	; 0x7c
  40c62e:	460d      	mov	r5, r1
  40c630:	9119      	str	r1, [sp, #100]	; 0x64
  40c632:	4683      	mov	fp, r0
  40c634:	9205      	str	r2, [sp, #20]
  40c636:	2000      	movs	r0, #0
  40c638:	460a      	mov	r2, r1
  40c63a:	2100      	movs	r1, #0
  40c63c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c640:	2300      	movs	r3, #0
  40c642:	931a      	str	r3, [sp, #104]	; 0x68
  40c644:	4616      	mov	r6, r2
  40c646:	f812 4b01 	ldrb.w	r4, [r2], #1
  40c64a:	2c2d      	cmp	r4, #45	; 0x2d
  40c64c:	f200 8158 	bhi.w	40c900 <_strtod_r+0x2d8>
  40c650:	e8df f014 	tbh	[pc, r4, lsl #1]
  40c654:	01560039 	.word	0x01560039
  40c658:	01560156 	.word	0x01560156
  40c65c:	01560156 	.word	0x01560156
  40c660:	01560156 	.word	0x01560156
  40c664:	007c0156 	.word	0x007c0156
  40c668:	007c007c 	.word	0x007c007c
  40c66c:	007c007c 	.word	0x007c007c
  40c670:	01560156 	.word	0x01560156
  40c674:	01560156 	.word	0x01560156
  40c678:	01560156 	.word	0x01560156
  40c67c:	01560156 	.word	0x01560156
  40c680:	01560156 	.word	0x01560156
  40c684:	01560156 	.word	0x01560156
  40c688:	01560156 	.word	0x01560156
  40c68c:	01560156 	.word	0x01560156
  40c690:	01560156 	.word	0x01560156
  40c694:	0156007c 	.word	0x0156007c
  40c698:	01560156 	.word	0x01560156
  40c69c:	01560156 	.word	0x01560156
  40c6a0:	01560156 	.word	0x01560156
  40c6a4:	01560156 	.word	0x01560156
  40c6a8:	004d0156 	.word	0x004d0156
  40c6ac:	007e0156 	.word	0x007e0156
  40c6b0:	2300      	movs	r3, #0
  40c6b2:	2101      	movs	r1, #1
  40c6b4:	469a      	mov	sl, r3
  40c6b6:	910b      	str	r1, [sp, #44]	; 0x2c
  40c6b8:	2800      	cmp	r0, #0
  40c6ba:	f040 8151 	bne.w	40c960 <_strtod_r+0x338>
  40c6be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40c6c0:	2a00      	cmp	r2, #0
  40c6c2:	f040 814d 	bne.w	40c960 <_strtod_r+0x338>
  40c6c6:	2000      	movs	r0, #0
  40c6c8:	f04f 0800 	mov.w	r8, #0
  40c6cc:	f04f 0900 	mov.w	r9, #0
  40c6d0:	9519      	str	r5, [sp, #100]	; 0x64
  40c6d2:	9007      	str	r0, [sp, #28]
  40c6d4:	9905      	ldr	r1, [sp, #20]
  40c6d6:	b109      	cbz	r1, 40c6dc <_strtod_r+0xb4>
  40c6d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40c6da:	600b      	str	r3, [r1, #0]
  40c6dc:	9a07      	ldr	r2, [sp, #28]
  40c6de:	2a00      	cmp	r2, #0
  40c6e0:	f040 809e 	bne.w	40c820 <_strtod_r+0x1f8>
  40c6e4:	4640      	mov	r0, r8
  40c6e6:	4649      	mov	r1, r9
  40c6e8:	b01f      	add	sp, #124	; 0x7c
  40c6ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c6ee:	2300      	movs	r3, #0
  40c6f0:	9307      	str	r3, [sp, #28]
  40c6f2:	1c73      	adds	r3, r6, #1
  40c6f4:	9319      	str	r3, [sp, #100]	; 0x64
  40c6f6:	7874      	ldrb	r4, [r6, #1]
  40c6f8:	2c00      	cmp	r4, #0
  40c6fa:	d0e4      	beq.n	40c6c6 <_strtod_r+0x9e>
  40c6fc:	2c30      	cmp	r4, #48	; 0x30
  40c6fe:	461e      	mov	r6, r3
  40c700:	f000 8103 	beq.w	40c90a <_strtod_r+0x2e2>
  40c704:	2300      	movs	r3, #0
  40c706:	9606      	str	r6, [sp, #24]
  40c708:	930a      	str	r3, [sp, #40]	; 0x28
  40c70a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40c70e:	2700      	movs	r7, #0
  40c710:	2b09      	cmp	r3, #9
  40c712:	46b9      	mov	r9, r7
  40c714:	463e      	mov	r6, r7
  40c716:	d81e      	bhi.n	40c756 <_strtod_r+0x12e>
  40c718:	9806      	ldr	r0, [sp, #24]
  40c71a:	1c43      	adds	r3, r0, #1
  40c71c:	e00e      	b.n	40c73c <_strtod_r+0x114>
  40c71e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40c722:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  40c726:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40c72a:	9319      	str	r3, [sp, #100]	; 0x64
  40c72c:	4698      	mov	r8, r3
  40c72e:	f813 4b01 	ldrb.w	r4, [r3], #1
  40c732:	3601      	adds	r6, #1
  40c734:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40c738:	2a09      	cmp	r2, #9
  40c73a:	d80e      	bhi.n	40c75a <_strtod_r+0x132>
  40c73c:	2e08      	cmp	r6, #8
  40c73e:	ddee      	ble.n	40c71e <_strtod_r+0xf6>
  40c740:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  40c744:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  40c748:	3f30      	subs	r7, #48	; 0x30
  40c74a:	e7ee      	b.n	40c72a <_strtod_r+0x102>
  40c74c:	9219      	str	r2, [sp, #100]	; 0x64
  40c74e:	e779      	b.n	40c644 <_strtod_r+0x1c>
  40c750:	2201      	movs	r2, #1
  40c752:	9207      	str	r2, [sp, #28]
  40c754:	e7cd      	b.n	40c6f2 <_strtod_r+0xca>
  40c756:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40c75a:	4658      	mov	r0, fp
  40c75c:	f005 f98a 	bl	411a74 <_localeconv_r>
  40c760:	f8d0 a000 	ldr.w	sl, [r0]
  40c764:	4658      	mov	r0, fp
  40c766:	f005 f985 	bl	411a74 <_localeconv_r>
  40c76a:	6800      	ldr	r0, [r0, #0]
  40c76c:	f7ff fc2a 	bl	40bfc4 <strlen>
  40c770:	4651      	mov	r1, sl
  40c772:	4602      	mov	r2, r0
  40c774:	4640      	mov	r0, r8
  40c776:	f7ff fc55 	bl	40c024 <strncmp>
  40c77a:	4680      	mov	r8, r0
  40c77c:	2800      	cmp	r0, #0
  40c77e:	f000 8146 	beq.w	40ca0e <_strtod_r+0x3e6>
  40c782:	2000      	movs	r0, #0
  40c784:	4603      	mov	r3, r0
  40c786:	900b      	str	r0, [sp, #44]	; 0x2c
  40c788:	46b2      	mov	sl, r6
  40c78a:	f024 0220 	bic.w	r2, r4, #32
  40c78e:	2a45      	cmp	r2, #69	; 0x45
  40c790:	f000 80e2 	beq.w	40c958 <_strtod_r+0x330>
  40c794:	2100      	movs	r1, #0
  40c796:	f1ba 0f00 	cmp.w	sl, #0
  40c79a:	d055      	beq.n	40c848 <_strtod_r+0x220>
  40c79c:	1acb      	subs	r3, r1, r3
  40c79e:	4648      	mov	r0, r9
  40c7a0:	9308      	str	r3, [sp, #32]
  40c7a2:	f7fe f991 	bl	40aac8 <__aeabi_ui2d>
  40c7a6:	f1ba 0f10 	cmp.w	sl, #16
  40c7aa:	bfb4      	ite	lt
  40c7ac:	46d0      	movlt	r8, sl
  40c7ae:	f04f 0810 	movge.w	r8, #16
  40c7b2:	2e00      	cmp	r6, #0
  40c7b4:	bf08      	it	eq
  40c7b6:	4656      	moveq	r6, sl
  40c7b8:	f1b8 0f09 	cmp.w	r8, #9
  40c7bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c7c0:	dd13      	ble.n	40c7ea <_strtod_r+0x1c2>
  40c7c2:	4ba0      	ldr	r3, [pc, #640]	; (40ca44 <_strtod_r+0x41c>)
  40c7c4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40c7c8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40c7cc:	f7fe f9f2 	bl	40abb4 <__aeabi_dmul>
  40c7d0:	4604      	mov	r4, r0
  40c7d2:	4638      	mov	r0, r7
  40c7d4:	460d      	mov	r5, r1
  40c7d6:	f7fe f977 	bl	40aac8 <__aeabi_ui2d>
  40c7da:	4602      	mov	r2, r0
  40c7dc:	460b      	mov	r3, r1
  40c7de:	4620      	mov	r0, r4
  40c7e0:	4629      	mov	r1, r5
  40c7e2:	f7fe f835 	bl	40a850 <__adddf3>
  40c7e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40c7ea:	f1ba 0f0f 	cmp.w	sl, #15
  40c7ee:	f300 812b 	bgt.w	40ca48 <_strtod_r+0x420>
  40c7f2:	9908      	ldr	r1, [sp, #32]
  40c7f4:	2900      	cmp	r1, #0
  40c7f6:	f000 80ac 	beq.w	40c952 <_strtod_r+0x32a>
  40c7fa:	f340 8581 	ble.w	40d300 <_strtod_r+0xcd8>
  40c7fe:	9a08      	ldr	r2, [sp, #32]
  40c800:	2a16      	cmp	r2, #22
  40c802:	f300 84f1 	bgt.w	40d1e8 <_strtod_r+0xbc0>
  40c806:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40c80a:	498e      	ldr	r1, [pc, #568]	; (40ca44 <_strtod_r+0x41c>)
  40c80c:	9808      	ldr	r0, [sp, #32]
  40c80e:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  40c812:	e9da 0100 	ldrd	r0, r1, [sl]
  40c816:	f7fe f9cd 	bl	40abb4 <__aeabi_dmul>
  40c81a:	4680      	mov	r8, r0
  40c81c:	4689      	mov	r9, r1
  40c81e:	e759      	b.n	40c6d4 <_strtod_r+0xac>
  40c820:	4640      	mov	r0, r8
  40c822:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  40c826:	b01f      	add	sp, #124	; 0x7c
  40c828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c82c:	4633      	mov	r3, r6
  40c82e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40c832:	2a08      	cmp	r2, #8
  40c834:	f240 833d 	bls.w	40ceb2 <_strtod_r+0x88a>
  40c838:	f024 0220 	bic.w	r2, r4, #32
  40c83c:	2a45      	cmp	r2, #69	; 0x45
  40c83e:	4618      	mov	r0, r3
  40c840:	f43f af36 	beq.w	40c6b0 <_strtod_r+0x88>
  40c844:	2101      	movs	r1, #1
  40c846:	910b      	str	r1, [sp, #44]	; 0x2c
  40c848:	2800      	cmp	r0, #0
  40c84a:	d171      	bne.n	40c930 <_strtod_r+0x308>
  40c84c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c84e:	2b00      	cmp	r3, #0
  40c850:	d16e      	bne.n	40c930 <_strtod_r+0x308>
  40c852:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c854:	2800      	cmp	r0, #0
  40c856:	f47f af36 	bne.w	40c6c6 <_strtod_r+0x9e>
  40c85a:	3c49      	subs	r4, #73	; 0x49
  40c85c:	2c25      	cmp	r4, #37	; 0x25
  40c85e:	f63f af32 	bhi.w	40c6c6 <_strtod_r+0x9e>
  40c862:	a101      	add	r1, pc, #4	; (adr r1, 40c868 <_strtod_r+0x240>)
  40c864:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  40c868:	0040cf2d 	.word	0x0040cf2d
  40c86c:	0040c6c7 	.word	0x0040c6c7
  40c870:	0040c6c7 	.word	0x0040c6c7
  40c874:	0040c6c7 	.word	0x0040c6c7
  40c878:	0040c6c7 	.word	0x0040c6c7
  40c87c:	0040cef5 	.word	0x0040cef5
  40c880:	0040c6c7 	.word	0x0040c6c7
  40c884:	0040c6c7 	.word	0x0040c6c7
  40c888:	0040c6c7 	.word	0x0040c6c7
  40c88c:	0040c6c7 	.word	0x0040c6c7
  40c890:	0040c6c7 	.word	0x0040c6c7
  40c894:	0040c6c7 	.word	0x0040c6c7
  40c898:	0040c6c7 	.word	0x0040c6c7
  40c89c:	0040c6c7 	.word	0x0040c6c7
  40c8a0:	0040c6c7 	.word	0x0040c6c7
  40c8a4:	0040c6c7 	.word	0x0040c6c7
  40c8a8:	0040c6c7 	.word	0x0040c6c7
  40c8ac:	0040c6c7 	.word	0x0040c6c7
  40c8b0:	0040c6c7 	.word	0x0040c6c7
  40c8b4:	0040c6c7 	.word	0x0040c6c7
  40c8b8:	0040c6c7 	.word	0x0040c6c7
  40c8bc:	0040c6c7 	.word	0x0040c6c7
  40c8c0:	0040c6c7 	.word	0x0040c6c7
  40c8c4:	0040c6c7 	.word	0x0040c6c7
  40c8c8:	0040c6c7 	.word	0x0040c6c7
  40c8cc:	0040c6c7 	.word	0x0040c6c7
  40c8d0:	0040c6c7 	.word	0x0040c6c7
  40c8d4:	0040c6c7 	.word	0x0040c6c7
  40c8d8:	0040c6c7 	.word	0x0040c6c7
  40c8dc:	0040c6c7 	.word	0x0040c6c7
  40c8e0:	0040c6c7 	.word	0x0040c6c7
  40c8e4:	0040c6c7 	.word	0x0040c6c7
  40c8e8:	0040cf2d 	.word	0x0040cf2d
  40c8ec:	0040c6c7 	.word	0x0040c6c7
  40c8f0:	0040c6c7 	.word	0x0040c6c7
  40c8f4:	0040c6c7 	.word	0x0040c6c7
  40c8f8:	0040c6c7 	.word	0x0040c6c7
  40c8fc:	0040cef5 	.word	0x0040cef5
  40c900:	2000      	movs	r0, #0
  40c902:	2c30      	cmp	r4, #48	; 0x30
  40c904:	9007      	str	r0, [sp, #28]
  40c906:	f47f aefd 	bne.w	40c704 <_strtod_r+0xdc>
  40c90a:	7873      	ldrb	r3, [r6, #1]
  40c90c:	2b58      	cmp	r3, #88	; 0x58
  40c90e:	f000 8337 	beq.w	40cf80 <_strtod_r+0x958>
  40c912:	2b78      	cmp	r3, #120	; 0x78
  40c914:	f000 8334 	beq.w	40cf80 <_strtod_r+0x958>
  40c918:	3601      	adds	r6, #1
  40c91a:	9619      	str	r6, [sp, #100]	; 0x64
  40c91c:	4633      	mov	r3, r6
  40c91e:	f816 4b01 	ldrb.w	r4, [r6], #1
  40c922:	2c30      	cmp	r4, #48	; 0x30
  40c924:	d0f9      	beq.n	40c91a <_strtod_r+0x2f2>
  40c926:	b11c      	cbz	r4, 40c930 <_strtod_r+0x308>
  40c928:	9306      	str	r3, [sp, #24]
  40c92a:	2301      	movs	r3, #1
  40c92c:	930a      	str	r3, [sp, #40]	; 0x28
  40c92e:	e6ec      	b.n	40c70a <_strtod_r+0xe2>
  40c930:	f04f 0800 	mov.w	r8, #0
  40c934:	f04f 0900 	mov.w	r9, #0
  40c938:	e6cc      	b.n	40c6d4 <_strtod_r+0xac>
  40c93a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40c93e:	f04f 30ff 	mov.w	r0, #4294967295
  40c942:	9303      	str	r3, [sp, #12]
  40c944:	9002      	str	r0, [sp, #8]
  40c946:	0722      	lsls	r2, r4, #28
  40c948:	bf42      	ittt	mi
  40c94a:	9903      	ldrmi	r1, [sp, #12]
  40c94c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  40c950:	9103      	strmi	r1, [sp, #12]
  40c952:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40c956:	e6bd      	b.n	40c6d4 <_strtod_r+0xac>
  40c958:	f1ba 0f00 	cmp.w	sl, #0
  40c95c:	f43f aeac 	beq.w	40c6b8 <_strtod_r+0x90>
  40c960:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40c962:	1c6a      	adds	r2, r5, #1
  40c964:	9219      	str	r2, [sp, #100]	; 0x64
  40c966:	786c      	ldrb	r4, [r5, #1]
  40c968:	2c2b      	cmp	r4, #43	; 0x2b
  40c96a:	f000 824b 	beq.w	40ce04 <_strtod_r+0x7dc>
  40c96e:	2c2d      	cmp	r4, #45	; 0x2d
  40c970:	f040 8245 	bne.w	40cdfe <_strtod_r+0x7d6>
  40c974:	2101      	movs	r1, #1
  40c976:	9108      	str	r1, [sp, #32]
  40c978:	1caa      	adds	r2, r5, #2
  40c97a:	9219      	str	r2, [sp, #100]	; 0x64
  40c97c:	78ac      	ldrb	r4, [r5, #2]
  40c97e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40c982:	2a09      	cmp	r2, #9
  40c984:	f200 81e5 	bhi.w	40cd52 <_strtod_r+0x72a>
  40c988:	2c30      	cmp	r4, #48	; 0x30
  40c98a:	d106      	bne.n	40c99a <_strtod_r+0x372>
  40c98c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40c98e:	3201      	adds	r2, #1
  40c990:	9219      	str	r2, [sp, #100]	; 0x64
  40c992:	f812 4b01 	ldrb.w	r4, [r2], #1
  40c996:	2c30      	cmp	r4, #48	; 0x30
  40c998:	d0fa      	beq.n	40c990 <_strtod_r+0x368>
  40c99a:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40c99e:	2a08      	cmp	r2, #8
  40c9a0:	f63f aef8 	bhi.w	40c794 <_strtod_r+0x16c>
  40c9a4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40c9a6:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  40c9aa:	f102 0801 	add.w	r8, r2, #1
  40c9ae:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  40c9b2:	7854      	ldrb	r4, [r2, #1]
  40c9b4:	920e      	str	r2, [sp, #56]	; 0x38
  40c9b6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40c9ba:	2a09      	cmp	r2, #9
  40c9bc:	d811      	bhi.n	40c9e2 <_strtod_r+0x3ba>
  40c9be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40c9c0:	f102 0c02 	add.w	ip, r2, #2
  40c9c4:	4662      	mov	r2, ip
  40c9c6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40c9ca:	9219      	str	r2, [sp, #100]	; 0x64
  40c9cc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  40c9d0:	4690      	mov	r8, r2
  40c9d2:	f812 4b01 	ldrb.w	r4, [r2], #1
  40c9d6:	3930      	subs	r1, #48	; 0x30
  40c9d8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  40c9dc:	f1bc 0f09 	cmp.w	ip, #9
  40c9e0:	d9f1      	bls.n	40c9c6 <_strtod_r+0x39e>
  40c9e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40c9e4:	ebc2 0808 	rsb	r8, r2, r8
  40c9e8:	f1b8 0f08 	cmp.w	r8, #8
  40c9ec:	f300 83f4 	bgt.w	40d1d8 <_strtod_r+0xbb0>
  40c9f0:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40c9f4:	4291      	cmp	r1, r2
  40c9f6:	bfa8      	it	ge
  40c9f8:	4611      	movge	r1, r2
  40c9fa:	9a08      	ldr	r2, [sp, #32]
  40c9fc:	2a00      	cmp	r2, #0
  40c9fe:	f43f aeca 	beq.w	40c796 <_strtod_r+0x16e>
  40ca02:	4249      	negs	r1, r1
  40ca04:	f1ba 0f00 	cmp.w	sl, #0
  40ca08:	f47f aec8 	bne.w	40c79c <_strtod_r+0x174>
  40ca0c:	e71c      	b.n	40c848 <_strtod_r+0x220>
  40ca0e:	4658      	mov	r0, fp
  40ca10:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40ca12:	f005 f82f 	bl	411a74 <_localeconv_r>
  40ca16:	6800      	ldr	r0, [r0, #0]
  40ca18:	f7ff fad4 	bl	40bfc4 <strlen>
  40ca1c:	1823      	adds	r3, r4, r0
  40ca1e:	9319      	str	r3, [sp, #100]	; 0x64
  40ca20:	5c24      	ldrb	r4, [r4, r0]
  40ca22:	2e00      	cmp	r6, #0
  40ca24:	f040 81c4 	bne.w	40cdb0 <_strtod_r+0x788>
  40ca28:	2c30      	cmp	r4, #48	; 0x30
  40ca2a:	f47f aeff 	bne.w	40c82c <_strtod_r+0x204>
  40ca2e:	461a      	mov	r2, r3
  40ca30:	4633      	mov	r3, r6
  40ca32:	e000      	b.n	40ca36 <_strtod_r+0x40e>
  40ca34:	460a      	mov	r2, r1
  40ca36:	1c51      	adds	r1, r2, #1
  40ca38:	9119      	str	r1, [sp, #100]	; 0x64
  40ca3a:	7854      	ldrb	r4, [r2, #1]
  40ca3c:	3301      	adds	r3, #1
  40ca3e:	2c30      	cmp	r4, #48	; 0x30
  40ca40:	d0f8      	beq.n	40ca34 <_strtod_r+0x40c>
  40ca42:	e6f4      	b.n	40c82e <_strtod_r+0x206>
  40ca44:	00414d90 	.word	0x00414d90
  40ca48:	9b08      	ldr	r3, [sp, #32]
  40ca4a:	ebc8 080a 	rsb	r8, r8, sl
  40ca4e:	4498      	add	r8, r3
  40ca50:	f1b8 0f00 	cmp.w	r8, #0
  40ca54:	f340 836b 	ble.w	40d12e <_strtod_r+0xb06>
  40ca58:	f018 010f 	ands.w	r1, r8, #15
  40ca5c:	d00a      	beq.n	40ca74 <_strtod_r+0x44c>
  40ca5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ca62:	48a7      	ldr	r0, [pc, #668]	; (40cd00 <_strtod_r+0x6d8>)
  40ca64:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  40ca68:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ca6c:	f7fe f8a2 	bl	40abb4 <__aeabi_dmul>
  40ca70:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ca74:	f038 040f 	bics.w	r4, r8, #15
  40ca78:	f040 81ca 	bne.w	40ce10 <_strtod_r+0x7e8>
  40ca7c:	2000      	movs	r0, #0
  40ca7e:	900a      	str	r0, [sp, #40]	; 0x28
  40ca80:	f8cd 9000 	str.w	r9, [sp]
  40ca84:	9906      	ldr	r1, [sp, #24]
  40ca86:	4632      	mov	r2, r6
  40ca88:	4653      	mov	r3, sl
  40ca8a:	4658      	mov	r0, fp
  40ca8c:	f005 fc38 	bl	412300 <__s2b>
  40ca90:	900b      	str	r0, [sp, #44]	; 0x2c
  40ca92:	2800      	cmp	r0, #0
  40ca94:	f000 82d7 	beq.w	40d046 <_strtod_r+0xa1e>
  40ca98:	9b08      	ldr	r3, [sp, #32]
  40ca9a:	9908      	ldr	r1, [sp, #32]
  40ca9c:	2000      	movs	r0, #0
  40ca9e:	2b00      	cmp	r3, #0
  40caa0:	f1c3 0300 	rsb	r3, r3, #0
  40caa4:	bfa8      	it	ge
  40caa6:	4603      	movge	r3, r0
  40caa8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  40caac:	9006      	str	r0, [sp, #24]
  40caae:	930e      	str	r3, [sp, #56]	; 0x38
  40cab0:	910f      	str	r1, [sp, #60]	; 0x3c
  40cab2:	4607      	mov	r7, r0
  40cab4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40cab6:	4658      	mov	r0, fp
  40cab8:	6851      	ldr	r1, [r2, #4]
  40caba:	f005 fba7 	bl	41220c <_Balloc>
  40cabe:	4606      	mov	r6, r0
  40cac0:	2800      	cmp	r0, #0
  40cac2:	f000 82ce 	beq.w	40d062 <_strtod_r+0xa3a>
  40cac6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40cac8:	6903      	ldr	r3, [r0, #16]
  40caca:	f106 000c 	add.w	r0, r6, #12
  40cace:	1c9a      	adds	r2, r3, #2
  40cad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40cad2:	0092      	lsls	r2, r2, #2
  40cad4:	f103 010c 	add.w	r1, r3, #12
  40cad8:	f7fe feea 	bl	40b8b0 <memcpy>
  40cadc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40cae0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40cae4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40cae8:	a81b      	add	r0, sp, #108	; 0x6c
  40caea:	a91c      	add	r1, sp, #112	; 0x70
  40caec:	e88d 0003 	stmia.w	sp, {r0, r1}
  40caf0:	4658      	mov	r0, fp
  40caf2:	f005 feff 	bl	4128f4 <__d2b>
  40caf6:	901a      	str	r0, [sp, #104]	; 0x68
  40caf8:	2800      	cmp	r0, #0
  40cafa:	f000 8413 	beq.w	40d324 <_strtod_r+0xcfc>
  40cafe:	4658      	mov	r0, fp
  40cb00:	2101      	movs	r1, #1
  40cb02:	f005 fc97 	bl	412434 <__i2b>
  40cb06:	4607      	mov	r7, r0
  40cb08:	2800      	cmp	r0, #0
  40cb0a:	f000 82aa 	beq.w	40d062 <_strtod_r+0xa3a>
  40cb0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40cb10:	2b00      	cmp	r3, #0
  40cb12:	f2c0 8111 	blt.w	40cd38 <_strtod_r+0x710>
  40cb16:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40cb1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cb1c:	4499      	add	r9, r3
  40cb1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cb20:	991c      	ldr	r1, [sp, #112]	; 0x70
  40cb22:	1a9b      	subs	r3, r3, r2
  40cb24:	440b      	add	r3, r1
  40cb26:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40cb2a:	4293      	cmp	r3, r2
  40cb2c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  40cb30:	f280 80da 	bge.w	40cce8 <_strtod_r+0x6c0>
  40cb34:	1ad2      	subs	r2, r2, r3
  40cb36:	2a1f      	cmp	r2, #31
  40cb38:	ebc2 0a0a 	rsb	sl, r2, sl
  40cb3c:	f300 8101 	bgt.w	40cd42 <_strtod_r+0x71a>
  40cb40:	f04f 0801 	mov.w	r8, #1
  40cb44:	fa08 f802 	lsl.w	r8, r8, r2
  40cb48:	2300      	movs	r3, #0
  40cb4a:	930c      	str	r3, [sp, #48]	; 0x30
  40cb4c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40cb4e:	4455      	add	r5, sl
  40cb50:	44ca      	add	sl, r9
  40cb52:	45ca      	cmp	sl, r9
  40cb54:	bfb4      	ite	lt
  40cb56:	4653      	movlt	r3, sl
  40cb58:	464b      	movge	r3, r9
  40cb5a:	4405      	add	r5, r0
  40cb5c:	42ab      	cmp	r3, r5
  40cb5e:	bfa8      	it	ge
  40cb60:	462b      	movge	r3, r5
  40cb62:	2b00      	cmp	r3, #0
  40cb64:	dd04      	ble.n	40cb70 <_strtod_r+0x548>
  40cb66:	ebc3 0a0a 	rsb	sl, r3, sl
  40cb6a:	1aed      	subs	r5, r5, r3
  40cb6c:	ebc3 0909 	rsb	r9, r3, r9
  40cb70:	990e      	ldr	r1, [sp, #56]	; 0x38
  40cb72:	b1b1      	cbz	r1, 40cba2 <_strtod_r+0x57a>
  40cb74:	4639      	mov	r1, r7
  40cb76:	4658      	mov	r0, fp
  40cb78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40cb7a:	f005 fd03 	bl	412584 <__pow5mult>
  40cb7e:	4607      	mov	r7, r0
  40cb80:	2800      	cmp	r0, #0
  40cb82:	f000 826e 	beq.w	40d062 <_strtod_r+0xa3a>
  40cb86:	4658      	mov	r0, fp
  40cb88:	4639      	mov	r1, r7
  40cb8a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40cb8c:	f005 fc5c 	bl	412448 <__multiply>
  40cb90:	4604      	mov	r4, r0
  40cb92:	2800      	cmp	r0, #0
  40cb94:	f000 8265 	beq.w	40d062 <_strtod_r+0xa3a>
  40cb98:	4658      	mov	r0, fp
  40cb9a:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cb9c:	f005 fb5c 	bl	412258 <_Bfree>
  40cba0:	941a      	str	r4, [sp, #104]	; 0x68
  40cba2:	f1ba 0f00 	cmp.w	sl, #0
  40cba6:	dd08      	ble.n	40cbba <_strtod_r+0x592>
  40cba8:	4652      	mov	r2, sl
  40cbaa:	4658      	mov	r0, fp
  40cbac:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cbae:	f005 fd37 	bl	412620 <__lshift>
  40cbb2:	901a      	str	r0, [sp, #104]	; 0x68
  40cbb4:	2800      	cmp	r0, #0
  40cbb6:	f000 83b5 	beq.w	40d324 <_strtod_r+0xcfc>
  40cbba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cbbc:	b142      	cbz	r2, 40cbd0 <_strtod_r+0x5a8>
  40cbbe:	4631      	mov	r1, r6
  40cbc0:	4658      	mov	r0, fp
  40cbc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40cbc4:	f005 fcde 	bl	412584 <__pow5mult>
  40cbc8:	4606      	mov	r6, r0
  40cbca:	2800      	cmp	r0, #0
  40cbcc:	f000 8249 	beq.w	40d062 <_strtod_r+0xa3a>
  40cbd0:	2d00      	cmp	r5, #0
  40cbd2:	dd08      	ble.n	40cbe6 <_strtod_r+0x5be>
  40cbd4:	4631      	mov	r1, r6
  40cbd6:	462a      	mov	r2, r5
  40cbd8:	4658      	mov	r0, fp
  40cbda:	f005 fd21 	bl	412620 <__lshift>
  40cbde:	4606      	mov	r6, r0
  40cbe0:	2800      	cmp	r0, #0
  40cbe2:	f000 823e 	beq.w	40d062 <_strtod_r+0xa3a>
  40cbe6:	f1b9 0f00 	cmp.w	r9, #0
  40cbea:	dd08      	ble.n	40cbfe <_strtod_r+0x5d6>
  40cbec:	4639      	mov	r1, r7
  40cbee:	464a      	mov	r2, r9
  40cbf0:	4658      	mov	r0, fp
  40cbf2:	f005 fd15 	bl	412620 <__lshift>
  40cbf6:	4607      	mov	r7, r0
  40cbf8:	2800      	cmp	r0, #0
  40cbfa:	f000 8232 	beq.w	40d062 <_strtod_r+0xa3a>
  40cbfe:	4658      	mov	r0, fp
  40cc00:	991a      	ldr	r1, [sp, #104]	; 0x68
  40cc02:	4632      	mov	r2, r6
  40cc04:	f005 fd8e 	bl	412724 <__mdiff>
  40cc08:	9006      	str	r0, [sp, #24]
  40cc0a:	2800      	cmp	r0, #0
  40cc0c:	f000 8229 	beq.w	40d062 <_strtod_r+0xa3a>
  40cc10:	9906      	ldr	r1, [sp, #24]
  40cc12:	2300      	movs	r3, #0
  40cc14:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  40cc18:	60cb      	str	r3, [r1, #12]
  40cc1a:	4639      	mov	r1, r7
  40cc1c:	f005 fd5e 	bl	4126dc <__mcmp>
  40cc20:	2800      	cmp	r0, #0
  40cc22:	f2c0 83cc 	blt.w	40d3be <_strtod_r+0xd96>
  40cc26:	f000 8389 	beq.w	40d33c <_strtod_r+0xd14>
  40cc2a:	9806      	ldr	r0, [sp, #24]
  40cc2c:	4639      	mov	r1, r7
  40cc2e:	f005 febf 	bl	4129b0 <__ratio>
  40cc32:	2200      	movs	r2, #0
  40cc34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40cc38:	4604      	mov	r4, r0
  40cc3a:	460d      	mov	r5, r1
  40cc3c:	f7fe fa36 	bl	40b0ac <__aeabi_dcmple>
  40cc40:	2800      	cmp	r0, #0
  40cc42:	d065      	beq.n	40cd10 <_strtod_r+0x6e8>
  40cc44:	f1ba 0f00 	cmp.w	sl, #0
  40cc48:	f000 808f 	beq.w	40cd6a <_strtod_r+0x742>
  40cc4c:	4d2d      	ldr	r5, [pc, #180]	; (40cd04 <_strtod_r+0x6dc>)
  40cc4e:	2400      	movs	r4, #0
  40cc50:	4622      	mov	r2, r4
  40cc52:	462b      	mov	r3, r5
  40cc54:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  40cc58:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40cc5c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 40cd0c <_strtod_r+0x6e4>
  40cc60:	4b29      	ldr	r3, [pc, #164]	; (40cd08 <_strtod_r+0x6e0>)
  40cc62:	ea09 0808 	and.w	r8, r9, r8
  40cc66:	4598      	cmp	r8, r3
  40cc68:	f000 81c0 	beq.w	40cfec <_strtod_r+0x9c4>
  40cc6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cc6e:	b182      	cbz	r2, 40cc92 <_strtod_r+0x66a>
  40cc70:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  40cc74:	d80d      	bhi.n	40cc92 <_strtod_r+0x66a>
  40cc76:	a320      	add	r3, pc, #128	; (adr r3, 40ccf8 <_strtod_r+0x6d0>)
  40cc78:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cc7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40cc80:	f7fe fa14 	bl	40b0ac <__aeabi_dcmple>
  40cc84:	2800      	cmp	r0, #0
  40cc86:	f040 811d 	bne.w	40cec4 <_strtod_r+0x89c>
  40cc8a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40cc8e:	ebc8 0503 	rsb	r5, r8, r3
  40cc92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cc96:	f005 fdb1 	bl	4127fc <__ulp>
  40cc9a:	4602      	mov	r2, r0
  40cc9c:	460b      	mov	r3, r1
  40cc9e:	4620      	mov	r0, r4
  40cca0:	4629      	mov	r1, r5
  40cca2:	f7fd ff87 	bl	40abb4 <__aeabi_dmul>
  40cca6:	4602      	mov	r2, r0
  40cca8:	460b      	mov	r3, r1
  40ccaa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40ccae:	f7fd fdcf 	bl	40a850 <__adddf3>
  40ccb2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ccb6:	9c03      	ldr	r4, [sp, #12]
  40ccb8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ccba:	b921      	cbnz	r1, 40ccc6 <_strtod_r+0x69e>
  40ccbc:	4b13      	ldr	r3, [pc, #76]	; (40cd0c <_strtod_r+0x6e4>)
  40ccbe:	4023      	ands	r3, r4
  40ccc0:	4598      	cmp	r8, r3
  40ccc2:	f000 81ee 	beq.w	40d0a2 <_strtod_r+0xa7a>
  40ccc6:	4658      	mov	r0, fp
  40ccc8:	991a      	ldr	r1, [sp, #104]	; 0x68
  40ccca:	f005 fac5 	bl	412258 <_Bfree>
  40ccce:	4658      	mov	r0, fp
  40ccd0:	4631      	mov	r1, r6
  40ccd2:	f005 fac1 	bl	412258 <_Bfree>
  40ccd6:	4658      	mov	r0, fp
  40ccd8:	4639      	mov	r1, r7
  40ccda:	f005 fabd 	bl	412258 <_Bfree>
  40ccde:	4658      	mov	r0, fp
  40cce0:	9906      	ldr	r1, [sp, #24]
  40cce2:	f005 fab9 	bl	412258 <_Bfree>
  40cce6:	e6e5      	b.n	40cab4 <_strtod_r+0x48c>
  40cce8:	2300      	movs	r3, #0
  40ccea:	930c      	str	r3, [sp, #48]	; 0x30
  40ccec:	f04f 0801 	mov.w	r8, #1
  40ccf0:	e72c      	b.n	40cb4c <_strtod_r+0x524>
  40ccf2:	bf00      	nop
  40ccf4:	f3af 8000 	nop.w
  40ccf8:	ffc00000 	.word	0xffc00000
  40ccfc:	41dfffff 	.word	0x41dfffff
  40cd00:	00414d90 	.word	0x00414d90
  40cd04:	3ff00000 	.word	0x3ff00000
  40cd08:	7fe00000 	.word	0x7fe00000
  40cd0c:	7ff00000 	.word	0x7ff00000
  40cd10:	4620      	mov	r0, r4
  40cd12:	4629      	mov	r1, r5
  40cd14:	2200      	movs	r2, #0
  40cd16:	4ba8      	ldr	r3, [pc, #672]	; (40cfb8 <_strtod_r+0x990>)
  40cd18:	f7fd ff4c 	bl	40abb4 <__aeabi_dmul>
  40cd1c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40cd20:	f1ba 0f00 	cmp.w	sl, #0
  40cd24:	d11c      	bne.n	40cd60 <_strtod_r+0x738>
  40cd26:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40cd2a:	9010      	str	r0, [sp, #64]	; 0x40
  40cd2c:	9111      	str	r1, [sp, #68]	; 0x44
  40cd2e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40cd32:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40cd36:	e791      	b.n	40cc5c <_strtod_r+0x634>
  40cd38:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40cd3a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40cd3e:	1acd      	subs	r5, r1, r3
  40cd40:	e6ed      	b.n	40cb1e <_strtod_r+0x4f6>
  40cd42:	4c9e      	ldr	r4, [pc, #632]	; (40cfbc <_strtod_r+0x994>)
  40cd44:	f04f 0801 	mov.w	r8, #1
  40cd48:	1ae4      	subs	r4, r4, r3
  40cd4a:	fa08 f404 	lsl.w	r4, r8, r4
  40cd4e:	940c      	str	r4, [sp, #48]	; 0x30
  40cd50:	e6fc      	b.n	40cb4c <_strtod_r+0x524>
  40cd52:	9519      	str	r5, [sp, #100]	; 0x64
  40cd54:	2100      	movs	r1, #0
  40cd56:	f1ba 0f00 	cmp.w	sl, #0
  40cd5a:	f47f ad1f 	bne.w	40c79c <_strtod_r+0x174>
  40cd5e:	e573      	b.n	40c848 <_strtod_r+0x220>
  40cd60:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40cd64:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40cd68:	e7e1      	b.n	40cd2e <_strtod_r+0x706>
  40cd6a:	9b02      	ldr	r3, [sp, #8]
  40cd6c:	2b00      	cmp	r3, #0
  40cd6e:	f040 8093 	bne.w	40ce98 <_strtod_r+0x870>
  40cd72:	9803      	ldr	r0, [sp, #12]
  40cd74:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40cd78:	4681      	mov	r9, r0
  40cd7a:	2b00      	cmp	r3, #0
  40cd7c:	f040 8092 	bne.w	40cea4 <_strtod_r+0x87c>
  40cd80:	4620      	mov	r0, r4
  40cd82:	4629      	mov	r1, r5
  40cd84:	2200      	movs	r2, #0
  40cd86:	4b8e      	ldr	r3, [pc, #568]	; (40cfc0 <_strtod_r+0x998>)
  40cd88:	f7fe f986 	bl	40b098 <__aeabi_dcmplt>
  40cd8c:	2800      	cmp	r0, #0
  40cd8e:	f040 8356 	bne.w	40d43e <_strtod_r+0xe16>
  40cd92:	4620      	mov	r0, r4
  40cd94:	4629      	mov	r1, r5
  40cd96:	2200      	movs	r2, #0
  40cd98:	4b87      	ldr	r3, [pc, #540]	; (40cfb8 <_strtod_r+0x990>)
  40cd9a:	f7fd ff0b 	bl	40abb4 <__aeabi_dmul>
  40cd9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40cda2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40cda6:	9016      	str	r0, [sp, #88]	; 0x58
  40cda8:	9117      	str	r1, [sp, #92]	; 0x5c
  40cdaa:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40cdae:	e755      	b.n	40cc5c <_strtod_r+0x634>
  40cdb0:	4640      	mov	r0, r8
  40cdb2:	4643      	mov	r3, r8
  40cdb4:	46b2      	mov	sl, r6
  40cdb6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40cdba:	2a09      	cmp	r2, #9
  40cdbc:	d825      	bhi.n	40ce0a <_strtod_r+0x7e2>
  40cdbe:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40cdc0:	3001      	adds	r0, #1
  40cdc2:	2a00      	cmp	r2, #0
  40cdc4:	f000 81af 	beq.w	40d126 <_strtod_r+0xafe>
  40cdc8:	2801      	cmp	r0, #1
  40cdca:	4403      	add	r3, r0
  40cdcc:	f000 81a0 	beq.w	40d110 <_strtod_r+0xae8>
  40cdd0:	4450      	add	r0, sl
  40cdd2:	3801      	subs	r0, #1
  40cdd4:	e006      	b.n	40cde4 <_strtod_r+0x7bc>
  40cdd6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40cdda:	ea4f 0949 	mov.w	r9, r9, lsl #1
  40cdde:	4582      	cmp	sl, r0
  40cde0:	f000 8197 	beq.w	40d112 <_strtod_r+0xaea>
  40cde4:	f10a 0a01 	add.w	sl, sl, #1
  40cde8:	f10a 31ff 	add.w	r1, sl, #4294967295
  40cdec:	2908      	cmp	r1, #8
  40cdee:	ddf2      	ble.n	40cdd6 <_strtod_r+0x7ae>
  40cdf0:	f1ba 0f10 	cmp.w	sl, #16
  40cdf4:	bfdc      	itt	le
  40cdf6:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40cdfa:	007f      	lslle	r7, r7, #1
  40cdfc:	e7ef      	b.n	40cdde <_strtod_r+0x7b6>
  40cdfe:	2200      	movs	r2, #0
  40ce00:	9208      	str	r2, [sp, #32]
  40ce02:	e5bc      	b.n	40c97e <_strtod_r+0x356>
  40ce04:	2100      	movs	r1, #0
  40ce06:	9108      	str	r1, [sp, #32]
  40ce08:	e5b6      	b.n	40c978 <_strtod_r+0x350>
  40ce0a:	2201      	movs	r2, #1
  40ce0c:	920b      	str	r2, [sp, #44]	; 0x2c
  40ce0e:	e4bc      	b.n	40c78a <_strtod_r+0x162>
  40ce10:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  40ce14:	f300 8117 	bgt.w	40d046 <_strtod_r+0xa1e>
  40ce18:	1124      	asrs	r4, r4, #4
  40ce1a:	2c01      	cmp	r4, #1
  40ce1c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 40cfe8 <_strtod_r+0x9c0>
  40ce20:	f340 832a 	ble.w	40d478 <_strtod_r+0xe50>
  40ce24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ce28:	4645      	mov	r5, r8
  40ce2a:	2700      	movs	r7, #0
  40ce2c:	f014 0f01 	tst.w	r4, #1
  40ce30:	f107 0701 	add.w	r7, r7, #1
  40ce34:	ea4f 0464 	mov.w	r4, r4, asr #1
  40ce38:	d003      	beq.n	40ce42 <_strtod_r+0x81a>
  40ce3a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40ce3e:	f7fd feb9 	bl	40abb4 <__aeabi_dmul>
  40ce42:	2c01      	cmp	r4, #1
  40ce44:	f105 0508 	add.w	r5, r5, #8
  40ce48:	dcf0      	bgt.n	40ce2c <_strtod_r+0x804>
  40ce4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ce4e:	9903      	ldr	r1, [sp, #12]
  40ce50:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  40ce54:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  40ce58:	9103      	str	r1, [sp, #12]
  40ce5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40ce5e:	e9d7 0100 	ldrd	r0, r1, [r7]
  40ce62:	f7fd fea7 	bl	40abb4 <__aeabi_dmul>
  40ce66:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ce6a:	9a03      	ldr	r2, [sp, #12]
  40ce6c:	9903      	ldr	r1, [sp, #12]
  40ce6e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  40ce72:	0d1b      	lsrs	r3, r3, #20
  40ce74:	4a53      	ldr	r2, [pc, #332]	; (40cfc4 <_strtod_r+0x99c>)
  40ce76:	051b      	lsls	r3, r3, #20
  40ce78:	4293      	cmp	r3, r2
  40ce7a:	f200 80e4 	bhi.w	40d046 <_strtod_r+0xa1e>
  40ce7e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40ce82:	4293      	cmp	r3, r2
  40ce84:	f240 82d4 	bls.w	40d430 <_strtod_r+0xe08>
  40ce88:	4b4f      	ldr	r3, [pc, #316]	; (40cfc8 <_strtod_r+0x9a0>)
  40ce8a:	2000      	movs	r0, #0
  40ce8c:	f04f 31ff 	mov.w	r1, #4294967295
  40ce90:	9303      	str	r3, [sp, #12]
  40ce92:	900a      	str	r0, [sp, #40]	; 0x28
  40ce94:	9102      	str	r1, [sp, #8]
  40ce96:	e5f3      	b.n	40ca80 <_strtod_r+0x458>
  40ce98:	9902      	ldr	r1, [sp, #8]
  40ce9a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40ce9e:	2901      	cmp	r1, #1
  40cea0:	f000 81c9 	beq.w	40d236 <_strtod_r+0xc0e>
  40cea4:	4946      	ldr	r1, [pc, #280]	; (40cfc0 <_strtod_r+0x998>)
  40cea6:	2000      	movs	r0, #0
  40cea8:	2400      	movs	r4, #0
  40ceaa:	4d48      	ldr	r5, [pc, #288]	; (40cfcc <_strtod_r+0x9a4>)
  40ceac:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40ceb0:	e6d4      	b.n	40cc5c <_strtod_r+0x634>
  40ceb2:	9919      	ldr	r1, [sp, #100]	; 0x64
  40ceb4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40ceb8:	9106      	str	r1, [sp, #24]
  40ceba:	460c      	mov	r4, r1
  40cebc:	f04f 0a00 	mov.w	sl, #0
  40cec0:	2001      	movs	r0, #1
  40cec2:	e77e      	b.n	40cdc2 <_strtod_r+0x79a>
  40cec4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40cec8:	f006 fa98 	bl	4133fc <__aeabi_d2uiz>
  40cecc:	2800      	cmp	r0, #0
  40cece:	f000 81ad 	beq.w	40d22c <_strtod_r+0xc04>
  40ced2:	f7fd fdf9 	bl	40aac8 <__aeabi_ui2d>
  40ced6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40ceda:	f1ba 0f00 	cmp.w	sl, #0
  40cede:	f040 81a0 	bne.w	40d222 <_strtod_r+0xbfa>
  40cee2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40cee4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cee6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40ceea:	9114      	str	r1, [sp, #80]	; 0x50
  40ceec:	9215      	str	r2, [sp, #84]	; 0x54
  40ceee:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  40cef2:	e6ca      	b.n	40cc8a <_strtod_r+0x662>
  40cef4:	4836      	ldr	r0, [pc, #216]	; (40cfd0 <_strtod_r+0x9a8>)
  40cef6:	9919      	ldr	r1, [sp, #100]	; 0x64
  40cef8:	e009      	b.n	40cf0e <_strtod_r+0x8e6>
  40cefa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40cefe:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40cf02:	2c19      	cmp	r4, #25
  40cf04:	bf98      	it	ls
  40cf06:	3320      	addls	r3, #32
  40cf08:	4293      	cmp	r3, r2
  40cf0a:	f47f abdc 	bne.w	40c6c6 <_strtod_r+0x9e>
  40cf0e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40cf12:	2a00      	cmp	r2, #0
  40cf14:	d1f1      	bne.n	40cefa <_strtod_r+0x8d2>
  40cf16:	1c4b      	adds	r3, r1, #1
  40cf18:	9319      	str	r3, [sp, #100]	; 0x64
  40cf1a:	784b      	ldrb	r3, [r1, #1]
  40cf1c:	2b28      	cmp	r3, #40	; 0x28
  40cf1e:	f000 82e1 	beq.w	40d4e4 <_strtod_r+0xebc>
  40cf22:	4a2c      	ldr	r2, [pc, #176]	; (40cfd4 <_strtod_r+0x9ac>)
  40cf24:	2300      	movs	r3, #0
  40cf26:	9203      	str	r2, [sp, #12]
  40cf28:	9302      	str	r3, [sp, #8]
  40cf2a:	e512      	b.n	40c952 <_strtod_r+0x32a>
  40cf2c:	482a      	ldr	r0, [pc, #168]	; (40cfd8 <_strtod_r+0x9b0>)
  40cf2e:	9919      	ldr	r1, [sp, #100]	; 0x64
  40cf30:	e009      	b.n	40cf46 <_strtod_r+0x91e>
  40cf32:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40cf36:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40cf3a:	2c19      	cmp	r4, #25
  40cf3c:	bf98      	it	ls
  40cf3e:	3320      	addls	r3, #32
  40cf40:	4293      	cmp	r3, r2
  40cf42:	f47f abc0 	bne.w	40c6c6 <_strtod_r+0x9e>
  40cf46:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40cf4a:	2a00      	cmp	r2, #0
  40cf4c:	d1f1      	bne.n	40cf32 <_strtod_r+0x90a>
  40cf4e:	9119      	str	r1, [sp, #100]	; 0x64
  40cf50:	4c22      	ldr	r4, [pc, #136]	; (40cfdc <_strtod_r+0x9b4>)
  40cf52:	4608      	mov	r0, r1
  40cf54:	e009      	b.n	40cf6a <_strtod_r+0x942>
  40cf56:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40cf5a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40cf5e:	2d19      	cmp	r5, #25
  40cf60:	bf98      	it	ls
  40cf62:	3320      	addls	r3, #32
  40cf64:	4293      	cmp	r3, r2
  40cf66:	f040 8284 	bne.w	40d472 <_strtod_r+0xe4a>
  40cf6a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  40cf6e:	2a00      	cmp	r2, #0
  40cf70:	d1f1      	bne.n	40cf56 <_strtod_r+0x92e>
  40cf72:	3001      	adds	r0, #1
  40cf74:	9019      	str	r0, [sp, #100]	; 0x64
  40cf76:	4a1a      	ldr	r2, [pc, #104]	; (40cfe0 <_strtod_r+0x9b8>)
  40cf78:	2300      	movs	r3, #0
  40cf7a:	9203      	str	r2, [sp, #12]
  40cf7c:	9302      	str	r3, [sp, #8]
  40cf7e:	e4e8      	b.n	40c952 <_strtod_r+0x32a>
  40cf80:	9907      	ldr	r1, [sp, #28]
  40cf82:	ab1a      	add	r3, sp, #104	; 0x68
  40cf84:	9101      	str	r1, [sp, #4]
  40cf86:	9300      	str	r3, [sp, #0]
  40cf88:	4658      	mov	r0, fp
  40cf8a:	a919      	add	r1, sp, #100	; 0x64
  40cf8c:	4a15      	ldr	r2, [pc, #84]	; (40cfe4 <_strtod_r+0x9bc>)
  40cf8e:	ab1b      	add	r3, sp, #108	; 0x6c
  40cf90:	f004 fa06 	bl	4113a0 <__gethex>
  40cf94:	f010 0507 	ands.w	r5, r0, #7
  40cf98:	4604      	mov	r4, r0
  40cf9a:	f43f acc9 	beq.w	40c930 <_strtod_r+0x308>
  40cf9e:	2d06      	cmp	r5, #6
  40cfa0:	f040 8157 	bne.w	40d252 <_strtod_r+0xc2a>
  40cfa4:	3601      	adds	r6, #1
  40cfa6:	2200      	movs	r2, #0
  40cfa8:	9619      	str	r6, [sp, #100]	; 0x64
  40cfaa:	f04f 0800 	mov.w	r8, #0
  40cfae:	f04f 0900 	mov.w	r9, #0
  40cfb2:	9207      	str	r2, [sp, #28]
  40cfb4:	f7ff bb8e 	b.w	40c6d4 <_strtod_r+0xac>
  40cfb8:	3fe00000 	.word	0x3fe00000
  40cfbc:	fffffbe3 	.word	0xfffffbe3
  40cfc0:	3ff00000 	.word	0x3ff00000
  40cfc4:	7ca00000 	.word	0x7ca00000
  40cfc8:	7fefffff 	.word	0x7fefffff
  40cfcc:	bff00000 	.word	0xbff00000
  40cfd0:	00414bab 	.word	0x00414bab
  40cfd4:	fff80000 	.word	0xfff80000
  40cfd8:	00414b9f 	.word	0x00414b9f
  40cfdc:	00414ba3 	.word	0x00414ba3
  40cfe0:	7ff00000 	.word	0x7ff00000
  40cfe4:	00414b8c 	.word	0x00414b8c
  40cfe8:	00414e58 	.word	0x00414e58
  40cfec:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  40cff0:	f8cd 900c 	str.w	r9, [sp, #12]
  40cff4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40cff8:	f005 fc00 	bl	4127fc <__ulp>
  40cffc:	4602      	mov	r2, r0
  40cffe:	460b      	mov	r3, r1
  40d000:	4620      	mov	r0, r4
  40d002:	4629      	mov	r1, r5
  40d004:	f7fd fdd6 	bl	40abb4 <__aeabi_dmul>
  40d008:	4602      	mov	r2, r0
  40d00a:	460b      	mov	r3, r1
  40d00c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d010:	f7fd fc1e 	bl	40a850 <__adddf3>
  40d014:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d018:	9903      	ldr	r1, [sp, #12]
  40d01a:	4aad      	ldr	r2, [pc, #692]	; (40d2d0 <_strtod_r+0xca8>)
  40d01c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40d020:	0d1b      	lsrs	r3, r3, #20
  40d022:	051b      	lsls	r3, r3, #20
  40d024:	4293      	cmp	r3, r2
  40d026:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40d02a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40d02e:	f240 80d6 	bls.w	40d1de <_strtod_r+0xbb6>
  40d032:	4ba8      	ldr	r3, [pc, #672]	; (40d2d4 <_strtod_r+0xcac>)
  40d034:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40d036:	4299      	cmp	r1, r3
  40d038:	d010      	beq.n	40d05c <_strtod_r+0xa34>
  40d03a:	4ba6      	ldr	r3, [pc, #664]	; (40d2d4 <_strtod_r+0xcac>)
  40d03c:	f04f 30ff 	mov.w	r0, #4294967295
  40d040:	9303      	str	r3, [sp, #12]
  40d042:	9002      	str	r0, [sp, #8]
  40d044:	e63f      	b.n	40ccc6 <_strtod_r+0x69e>
  40d046:	4ba4      	ldr	r3, [pc, #656]	; (40d2d8 <_strtod_r+0xcb0>)
  40d048:	2000      	movs	r0, #0
  40d04a:	9303      	str	r3, [sp, #12]
  40d04c:	9002      	str	r0, [sp, #8]
  40d04e:	2322      	movs	r3, #34	; 0x22
  40d050:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d054:	f8cb 3000 	str.w	r3, [fp]
  40d058:	f7ff bb3c 	b.w	40c6d4 <_strtod_r+0xac>
  40d05c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40d05e:	3201      	adds	r2, #1
  40d060:	d1eb      	bne.n	40d03a <_strtod_r+0xa12>
  40d062:	46b2      	mov	sl, r6
  40d064:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d066:	4a9c      	ldr	r2, [pc, #624]	; (40d2d8 <_strtod_r+0xcb0>)
  40d068:	2322      	movs	r3, #34	; 0x22
  40d06a:	2000      	movs	r0, #0
  40d06c:	9203      	str	r2, [sp, #12]
  40d06e:	9002      	str	r0, [sp, #8]
  40d070:	f8cb 3000 	str.w	r3, [fp]
  40d074:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d078:	4658      	mov	r0, fp
  40d07a:	f005 f8ed 	bl	412258 <_Bfree>
  40d07e:	4658      	mov	r0, fp
  40d080:	4651      	mov	r1, sl
  40d082:	f005 f8e9 	bl	412258 <_Bfree>
  40d086:	4658      	mov	r0, fp
  40d088:	4639      	mov	r1, r7
  40d08a:	f005 f8e5 	bl	412258 <_Bfree>
  40d08e:	4658      	mov	r0, fp
  40d090:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40d092:	f005 f8e1 	bl	412258 <_Bfree>
  40d096:	4658      	mov	r0, fp
  40d098:	9906      	ldr	r1, [sp, #24]
  40d09a:	f005 f8dd 	bl	412258 <_Bfree>
  40d09e:	f7ff bb19 	b.w	40c6d4 <_strtod_r+0xac>
  40d0a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40d0a6:	f7fe f81f 	bl	40b0e8 <__aeabi_d2iz>
  40d0aa:	f7fd fd1d 	bl	40aae8 <__aeabi_i2d>
  40d0ae:	4602      	mov	r2, r0
  40d0b0:	460b      	mov	r3, r1
  40d0b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40d0b6:	f7fd fbc9 	bl	40a84c <__aeabi_dsub>
  40d0ba:	4680      	mov	r8, r0
  40d0bc:	4689      	mov	r9, r1
  40d0be:	f1ba 0f00 	cmp.w	sl, #0
  40d0c2:	d111      	bne.n	40d0e8 <_strtod_r+0xac0>
  40d0c4:	9a02      	ldr	r2, [sp, #8]
  40d0c6:	b97a      	cbnz	r2, 40d0e8 <_strtod_r+0xac0>
  40d0c8:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40d0cc:	b964      	cbnz	r4, 40d0e8 <_strtod_r+0xac0>
  40d0ce:	a37a      	add	r3, pc, #488	; (adr r3, 40d2b8 <_strtod_r+0xc90>)
  40d0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0d4:	f7fd ffe0 	bl	40b098 <__aeabi_dcmplt>
  40d0d8:	2800      	cmp	r0, #0
  40d0da:	f43f adf4 	beq.w	40ccc6 <_strtod_r+0x69e>
  40d0de:	46b2      	mov	sl, r6
  40d0e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d0e4:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d0e6:	e7c7      	b.n	40d078 <_strtod_r+0xa50>
  40d0e8:	4640      	mov	r0, r8
  40d0ea:	4649      	mov	r1, r9
  40d0ec:	a374      	add	r3, pc, #464	; (adr r3, 40d2c0 <_strtod_r+0xc98>)
  40d0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d0f2:	f7fd ffd1 	bl	40b098 <__aeabi_dcmplt>
  40d0f6:	2800      	cmp	r0, #0
  40d0f8:	d1f1      	bne.n	40d0de <_strtod_r+0xab6>
  40d0fa:	4640      	mov	r0, r8
  40d0fc:	4649      	mov	r1, r9
  40d0fe:	a372      	add	r3, pc, #456	; (adr r3, 40d2c8 <_strtod_r+0xca0>)
  40d100:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d104:	f7fd ffe6 	bl	40b0d4 <__aeabi_dcmpgt>
  40d108:	2800      	cmp	r0, #0
  40d10a:	f43f addc 	beq.w	40ccc6 <_strtod_r+0x69e>
  40d10e:	e7e6      	b.n	40d0de <_strtod_r+0xab6>
  40d110:	4650      	mov	r0, sl
  40d112:	2808      	cmp	r0, #8
  40d114:	f100 0a01 	add.w	sl, r0, #1
  40d118:	f300 8107 	bgt.w	40d32a <_strtod_r+0xd02>
  40d11c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40d120:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  40d124:	2000      	movs	r0, #0
  40d126:	1c62      	adds	r2, r4, #1
  40d128:	9219      	str	r2, [sp, #100]	; 0x64
  40d12a:	7864      	ldrb	r4, [r4, #1]
  40d12c:	e643      	b.n	40cdb6 <_strtod_r+0x78e>
  40d12e:	f43f aca5 	beq.w	40ca7c <_strtod_r+0x454>
  40d132:	f1c8 0400 	rsb	r4, r8, #0
  40d136:	f014 030f 	ands.w	r3, r4, #15
  40d13a:	d00a      	beq.n	40d152 <_strtod_r+0xb2a>
  40d13c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d140:	4a66      	ldr	r2, [pc, #408]	; (40d2dc <_strtod_r+0xcb4>)
  40d142:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40d146:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d14a:	f7fd fe5d 	bl	40ae08 <__aeabi_ddiv>
  40d14e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d152:	1124      	asrs	r4, r4, #4
  40d154:	f43f ac92 	beq.w	40ca7c <_strtod_r+0x454>
  40d158:	2c1f      	cmp	r4, #31
  40d15a:	dc34      	bgt.n	40d1c6 <_strtod_r+0xb9e>
  40d15c:	f014 0f10 	tst.w	r4, #16
  40d160:	bf14      	ite	ne
  40d162:	236a      	movne	r3, #106	; 0x6a
  40d164:	2300      	moveq	r3, #0
  40d166:	2c00      	cmp	r4, #0
  40d168:	930a      	str	r3, [sp, #40]	; 0x28
  40d16a:	dd0e      	ble.n	40d18a <_strtod_r+0xb62>
  40d16c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d170:	4d5b      	ldr	r5, [pc, #364]	; (40d2e0 <_strtod_r+0xcb8>)
  40d172:	07e3      	lsls	r3, r4, #31
  40d174:	d503      	bpl.n	40d17e <_strtod_r+0xb56>
  40d176:	e9d5 2300 	ldrd	r2, r3, [r5]
  40d17a:	f7fd fd1b 	bl	40abb4 <__aeabi_dmul>
  40d17e:	1064      	asrs	r4, r4, #1
  40d180:	f105 0508 	add.w	r5, r5, #8
  40d184:	d1f5      	bne.n	40d172 <_strtod_r+0xb4a>
  40d186:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40d18a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d18c:	b190      	cbz	r0, 40d1b4 <_strtod_r+0xb8c>
  40d18e:	9903      	ldr	r1, [sp, #12]
  40d190:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40d194:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40d198:	2b00      	cmp	r3, #0
  40d19a:	460a      	mov	r2, r1
  40d19c:	dd0a      	ble.n	40d1b4 <_strtod_r+0xb8c>
  40d19e:	2b1f      	cmp	r3, #31
  40d1a0:	f340 81bc 	ble.w	40d51c <_strtod_r+0xef4>
  40d1a4:	2000      	movs	r0, #0
  40d1a6:	2b34      	cmp	r3, #52	; 0x34
  40d1a8:	9002      	str	r0, [sp, #8]
  40d1aa:	f340 81bf 	ble.w	40d52c <_strtod_r+0xf04>
  40d1ae:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  40d1b2:	9103      	str	r1, [sp, #12]
  40d1b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d1b8:	2200      	movs	r2, #0
  40d1ba:	2300      	movs	r3, #0
  40d1bc:	f7fd ff62 	bl	40b084 <__aeabi_dcmpeq>
  40d1c0:	2800      	cmp	r0, #0
  40d1c2:	f43f ac5d 	beq.w	40ca80 <_strtod_r+0x458>
  40d1c6:	2322      	movs	r3, #34	; 0x22
  40d1c8:	f8cb 3000 	str.w	r3, [fp]
  40d1cc:	f04f 0800 	mov.w	r8, #0
  40d1d0:	f04f 0900 	mov.w	r9, #0
  40d1d4:	f7ff ba7e 	b.w	40c6d4 <_strtod_r+0xac>
  40d1d8:	f644 611f 	movw	r1, #19999	; 0x4e1f
  40d1dc:	e40d      	b.n	40c9fa <_strtod_r+0x3d2>
  40d1de:	9903      	ldr	r1, [sp, #12]
  40d1e0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  40d1e4:	9403      	str	r4, [sp, #12]
  40d1e6:	e567      	b.n	40ccb8 <_strtod_r+0x690>
  40d1e8:	9908      	ldr	r1, [sp, #32]
  40d1ea:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  40d1ee:	4299      	cmp	r1, r3
  40d1f0:	f73f ac2a 	bgt.w	40ca48 <_strtod_r+0x420>
  40d1f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40d1f8:	4c38      	ldr	r4, [pc, #224]	; (40d2dc <_strtod_r+0xcb4>)
  40d1fa:	f1ca 050f 	rsb	r5, sl, #15
  40d1fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  40d202:	e9d1 0100 	ldrd	r0, r1, [r1]
  40d206:	f7fd fcd5 	bl	40abb4 <__aeabi_dmul>
  40d20a:	9a08      	ldr	r2, [sp, #32]
  40d20c:	1b55      	subs	r5, r2, r5
  40d20e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  40d212:	e9d4 2300 	ldrd	r2, r3, [r4]
  40d216:	f7fd fccd 	bl	40abb4 <__aeabi_dmul>
  40d21a:	4680      	mov	r8, r0
  40d21c:	4689      	mov	r9, r1
  40d21e:	f7ff ba59 	b.w	40c6d4 <_strtod_r+0xac>
  40d222:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40d226:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40d22a:	e660      	b.n	40ceee <_strtod_r+0x8c6>
  40d22c:	492d      	ldr	r1, [pc, #180]	; (40d2e4 <_strtod_r+0xcbc>)
  40d22e:	2000      	movs	r0, #0
  40d230:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40d234:	e651      	b.n	40ceda <_strtod_r+0x8b2>
  40d236:	464a      	mov	r2, r9
  40d238:	2a00      	cmp	r2, #0
  40d23a:	f47f ae33 	bne.w	40cea4 <_strtod_r+0x87c>
  40d23e:	46b2      	mov	sl, r6
  40d240:	2322      	movs	r3, #34	; 0x22
  40d242:	f8cb 3000 	str.w	r3, [fp]
  40d246:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d248:	f04f 0800 	mov.w	r8, #0
  40d24c:	f04f 0900 	mov.w	r9, #0
  40d250:	e712      	b.n	40d078 <_strtod_r+0xa50>
  40d252:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40d254:	b13a      	cbz	r2, 40d266 <_strtod_r+0xc3e>
  40d256:	a81c      	add	r0, sp, #112	; 0x70
  40d258:	2135      	movs	r1, #53	; 0x35
  40d25a:	f005 fbd1 	bl	412a00 <__copybits>
  40d25e:	4658      	mov	r0, fp
  40d260:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d262:	f004 fff9 	bl	412258 <_Bfree>
  40d266:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40d268:	2d06      	cmp	r5, #6
  40d26a:	f63f ab6c 	bhi.w	40c946 <_strtod_r+0x31e>
  40d26e:	a001      	add	r0, pc, #4	; (adr r0, 40d274 <_strtod_r+0xc4c>)
  40d270:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  40d274:	0040d2a9 	.word	0x0040d2a9
  40d278:	0040d2e9 	.word	0x0040d2e9
  40d27c:	0040d29d 	.word	0x0040d29d
  40d280:	0040d291 	.word	0x0040d291
  40d284:	0040c93b 	.word	0x0040c93b
  40d288:	0040d2e9 	.word	0x0040d2e9
  40d28c:	0040d2a9 	.word	0x0040d2a9
  40d290:	4911      	ldr	r1, [pc, #68]	; (40d2d8 <_strtod_r+0xcb0>)
  40d292:	2200      	movs	r2, #0
  40d294:	9103      	str	r1, [sp, #12]
  40d296:	9202      	str	r2, [sp, #8]
  40d298:	f7ff bb55 	b.w	40c946 <_strtod_r+0x31e>
  40d29c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40d29e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40d2a0:	9202      	str	r2, [sp, #8]
  40d2a2:	9303      	str	r3, [sp, #12]
  40d2a4:	f7ff bb4f 	b.w	40c946 <_strtod_r+0x31e>
  40d2a8:	2100      	movs	r1, #0
  40d2aa:	9103      	str	r1, [sp, #12]
  40d2ac:	9102      	str	r1, [sp, #8]
  40d2ae:	f7ff bb4a 	b.w	40c946 <_strtod_r+0x31e>
  40d2b2:	bf00      	nop
  40d2b4:	f3af 8000 	nop.w
  40d2b8:	94a03595 	.word	0x94a03595
  40d2bc:	3fcfffff 	.word	0x3fcfffff
  40d2c0:	94a03595 	.word	0x94a03595
  40d2c4:	3fdfffff 	.word	0x3fdfffff
  40d2c8:	35afe535 	.word	0x35afe535
  40d2cc:	3fe00000 	.word	0x3fe00000
  40d2d0:	7c9fffff 	.word	0x7c9fffff
  40d2d4:	7fefffff 	.word	0x7fefffff
  40d2d8:	7ff00000 	.word	0x7ff00000
  40d2dc:	00414d90 	.word	0x00414d90
  40d2e0:	00414bc8 	.word	0x00414bc8
  40d2e4:	3ff00000 	.word	0x3ff00000
  40d2e8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  40d2ea:	981c      	ldr	r0, [sp, #112]	; 0x70
  40d2ec:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40d2f0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40d2f4:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  40d2f8:	9002      	str	r0, [sp, #8]
  40d2fa:	9203      	str	r2, [sp, #12]
  40d2fc:	f7ff bb23 	b.w	40c946 <_strtod_r+0x31e>
  40d300:	9b08      	ldr	r3, [sp, #32]
  40d302:	3316      	adds	r3, #22
  40d304:	f6ff aba0 	blt.w	40ca48 <_strtod_r+0x420>
  40d308:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d30c:	4b8d      	ldr	r3, [pc, #564]	; (40d544 <_strtod_r+0xf1c>)
  40d30e:	9a08      	ldr	r2, [sp, #32]
  40d310:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  40d314:	e9da 2300 	ldrd	r2, r3, [sl]
  40d318:	f7fd fd76 	bl	40ae08 <__aeabi_ddiv>
  40d31c:	4680      	mov	r8, r0
  40d31e:	4689      	mov	r9, r1
  40d320:	f7ff b9d8 	b.w	40c6d4 <_strtod_r+0xac>
  40d324:	46b2      	mov	sl, r6
  40d326:	4601      	mov	r1, r0
  40d328:	e69d      	b.n	40d066 <_strtod_r+0xa3e>
  40d32a:	f1ba 0f10 	cmp.w	sl, #16
  40d32e:	bfdc      	itt	le
  40d330:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40d334:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  40d338:	2000      	movs	r0, #0
  40d33a:	e6f4      	b.n	40d126 <_strtod_r+0xafe>
  40d33c:	4655      	mov	r5, sl
  40d33e:	46c4      	mov	ip, r8
  40d340:	46b2      	mov	sl, r6
  40d342:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40d346:	2d00      	cmp	r5, #0
  40d348:	f000 8082 	beq.w	40d450 <_strtod_r+0xe28>
  40d34c:	9a03      	ldr	r2, [sp, #12]
  40d34e:	4b7e      	ldr	r3, [pc, #504]	; (40d548 <_strtod_r+0xf20>)
  40d350:	f3c2 0113 	ubfx	r1, r2, #0, #20
  40d354:	4299      	cmp	r1, r3
  40d356:	f000 80a3 	beq.w	40d4a0 <_strtod_r+0xe78>
  40d35a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d35c:	2b00      	cmp	r3, #0
  40d35e:	f000 8083 	beq.w	40d468 <_strtod_r+0xe40>
  40d362:	9803      	ldr	r0, [sp, #12]
  40d364:	4203      	tst	r3, r0
  40d366:	d00f      	beq.n	40d388 <_strtod_r+0xd60>
  40d368:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40d36c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d36e:	2d00      	cmp	r5, #0
  40d370:	f000 8084 	beq.w	40d47c <_strtod_r+0xe54>
  40d374:	f7ff f936 	bl	40c5e4 <sulp>
  40d378:	4602      	mov	r2, r0
  40d37a:	460b      	mov	r3, r1
  40d37c:	4640      	mov	r0, r8
  40d37e:	4649      	mov	r1, r9
  40d380:	f7fd fa66 	bl	40a850 <__adddf3>
  40d384:	4680      	mov	r8, r0
  40d386:	4689      	mov	r9, r1
  40d388:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d38a:	b1b3      	cbz	r3, 40d3ba <_strtod_r+0xd92>
  40d38c:	486f      	ldr	r0, [pc, #444]	; (40d54c <_strtod_r+0xf24>)
  40d38e:	2200      	movs	r2, #0
  40d390:	9013      	str	r0, [sp, #76]	; 0x4c
  40d392:	9212      	str	r2, [sp, #72]	; 0x48
  40d394:	4640      	mov	r0, r8
  40d396:	4649      	mov	r1, r9
  40d398:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40d39c:	f7fd fc0a 	bl	40abb4 <__aeabi_dmul>
  40d3a0:	4680      	mov	r8, r0
  40d3a2:	4689      	mov	r9, r1
  40d3a4:	e9cd 8902 	strd	r8, r9, [sp, #8]
  40d3a8:	9b03      	ldr	r3, [sp, #12]
  40d3aa:	b933      	cbnz	r3, 40d3ba <_strtod_r+0xd92>
  40d3ac:	9802      	ldr	r0, [sp, #8]
  40d3ae:	b920      	cbnz	r0, 40d3ba <_strtod_r+0xd92>
  40d3b0:	2322      	movs	r3, #34	; 0x22
  40d3b2:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d3b4:	f8cb 3000 	str.w	r3, [fp]
  40d3b8:	e65e      	b.n	40d078 <_strtod_r+0xa50>
  40d3ba:	991a      	ldr	r1, [sp, #104]	; 0x68
  40d3bc:	e65c      	b.n	40d078 <_strtod_r+0xa50>
  40d3be:	4655      	mov	r5, sl
  40d3c0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40d3c4:	46b2      	mov	sl, r6
  40d3c6:	2d00      	cmp	r5, #0
  40d3c8:	d1de      	bne.n	40d388 <_strtod_r+0xd60>
  40d3ca:	9a02      	ldr	r2, [sp, #8]
  40d3cc:	2a00      	cmp	r2, #0
  40d3ce:	d1db      	bne.n	40d388 <_strtod_r+0xd60>
  40d3d0:	9803      	ldr	r0, [sp, #12]
  40d3d2:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40d3d6:	4604      	mov	r4, r0
  40d3d8:	2b00      	cmp	r3, #0
  40d3da:	d1d5      	bne.n	40d388 <_strtod_r+0xd60>
  40d3dc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40d3e0:	0d1b      	lsrs	r3, r3, #20
  40d3e2:	051b      	lsls	r3, r3, #20
  40d3e4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40d3e8:	d9ce      	bls.n	40d388 <_strtod_r+0xd60>
  40d3ea:	9906      	ldr	r1, [sp, #24]
  40d3ec:	694b      	ldr	r3, [r1, #20]
  40d3ee:	b913      	cbnz	r3, 40d3f6 <_strtod_r+0xdce>
  40d3f0:	690b      	ldr	r3, [r1, #16]
  40d3f2:	2b01      	cmp	r3, #1
  40d3f4:	ddc8      	ble.n	40d388 <_strtod_r+0xd60>
  40d3f6:	9906      	ldr	r1, [sp, #24]
  40d3f8:	2201      	movs	r2, #1
  40d3fa:	4658      	mov	r0, fp
  40d3fc:	f005 f910 	bl	412620 <__lshift>
  40d400:	4639      	mov	r1, r7
  40d402:	9006      	str	r0, [sp, #24]
  40d404:	f005 f96a 	bl	4126dc <__mcmp>
  40d408:	2800      	cmp	r0, #0
  40d40a:	ddbd      	ble.n	40d388 <_strtod_r+0xd60>
  40d40c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d40e:	2b00      	cmp	r3, #0
  40d410:	d17a      	bne.n	40d508 <_strtod_r+0xee0>
  40d412:	4b4f      	ldr	r3, [pc, #316]	; (40d550 <_strtod_r+0xf28>)
  40d414:	4023      	ands	r3, r4
  40d416:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40d41a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40d41e:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  40d422:	f04f 31ff 	mov.w	r1, #4294967295
  40d426:	9003      	str	r0, [sp, #12]
  40d428:	9102      	str	r1, [sp, #8]
  40d42a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d42e:	e7ab      	b.n	40d388 <_strtod_r+0xd60>
  40d430:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  40d434:	2200      	movs	r2, #0
  40d436:	9103      	str	r1, [sp, #12]
  40d438:	920a      	str	r2, [sp, #40]	; 0x28
  40d43a:	f7ff bb21 	b.w	40ca80 <_strtod_r+0x458>
  40d43e:	4b45      	ldr	r3, [pc, #276]	; (40d554 <_strtod_r+0xf2c>)
  40d440:	4945      	ldr	r1, [pc, #276]	; (40d558 <_strtod_r+0xf30>)
  40d442:	2200      	movs	r2, #0
  40d444:	2000      	movs	r0, #0
  40d446:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40d44a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40d44e:	e4ac      	b.n	40cdaa <_strtod_r+0x782>
  40d450:	9903      	ldr	r1, [sp, #12]
  40d452:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40d456:	460c      	mov	r4, r1
  40d458:	2b00      	cmp	r3, #0
  40d45a:	f47f af7e 	bne.w	40d35a <_strtod_r+0xd32>
  40d45e:	9a02      	ldr	r2, [sp, #8]
  40d460:	2a00      	cmp	r2, #0
  40d462:	f47f af7a 	bne.w	40d35a <_strtod_r+0xd32>
  40d466:	e7d1      	b.n	40d40c <_strtod_r+0xde4>
  40d468:	9902      	ldr	r1, [sp, #8]
  40d46a:	ea1c 0f01 	tst.w	ip, r1
  40d46e:	d08b      	beq.n	40d388 <_strtod_r+0xd60>
  40d470:	e77a      	b.n	40d368 <_strtod_r+0xd40>
  40d472:	3101      	adds	r1, #1
  40d474:	9119      	str	r1, [sp, #100]	; 0x64
  40d476:	e57e      	b.n	40cf76 <_strtod_r+0x94e>
  40d478:	2700      	movs	r7, #0
  40d47a:	e4e8      	b.n	40ce4e <_strtod_r+0x826>
  40d47c:	f7ff f8b2 	bl	40c5e4 <sulp>
  40d480:	4602      	mov	r2, r0
  40d482:	460b      	mov	r3, r1
  40d484:	4640      	mov	r0, r8
  40d486:	4649      	mov	r1, r9
  40d488:	f7fd f9e0 	bl	40a84c <__aeabi_dsub>
  40d48c:	2200      	movs	r2, #0
  40d48e:	2300      	movs	r3, #0
  40d490:	4680      	mov	r8, r0
  40d492:	4689      	mov	r9, r1
  40d494:	f7fd fdf6 	bl	40b084 <__aeabi_dcmpeq>
  40d498:	2800      	cmp	r0, #0
  40d49a:	f47f aed1 	bne.w	40d240 <_strtod_r+0xc18>
  40d49e:	e773      	b.n	40d388 <_strtod_r+0xd60>
  40d4a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d4a2:	9902      	ldr	r1, [sp, #8]
  40d4a4:	b1db      	cbz	r3, 40d4de <_strtod_r+0xeb6>
  40d4a6:	4b2a      	ldr	r3, [pc, #168]	; (40d550 <_strtod_r+0xf28>)
  40d4a8:	4013      	ands	r3, r2
  40d4aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40d4ae:	d816      	bhi.n	40d4de <_strtod_r+0xeb6>
  40d4b0:	0d1b      	lsrs	r3, r3, #20
  40d4b2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40d4b6:	f04f 30ff 	mov.w	r0, #4294967295
  40d4ba:	fa00 f303 	lsl.w	r3, r0, r3
  40d4be:	4299      	cmp	r1, r3
  40d4c0:	f47f af4b 	bne.w	40d35a <_strtod_r+0xd32>
  40d4c4:	4b25      	ldr	r3, [pc, #148]	; (40d55c <_strtod_r+0xf34>)
  40d4c6:	429a      	cmp	r2, r3
  40d4c8:	d038      	beq.n	40d53c <_strtod_r+0xf14>
  40d4ca:	4b21      	ldr	r3, [pc, #132]	; (40d550 <_strtod_r+0xf28>)
  40d4cc:	2000      	movs	r0, #0
  40d4ce:	4013      	ands	r3, r2
  40d4d0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40d4d4:	9303      	str	r3, [sp, #12]
  40d4d6:	9002      	str	r0, [sp, #8]
  40d4d8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40d4dc:	e754      	b.n	40d388 <_strtod_r+0xd60>
  40d4de:	f04f 33ff 	mov.w	r3, #4294967295
  40d4e2:	e7ec      	b.n	40d4be <_strtod_r+0xe96>
  40d4e4:	a819      	add	r0, sp, #100	; 0x64
  40d4e6:	491e      	ldr	r1, [pc, #120]	; (40d560 <_strtod_r+0xf38>)
  40d4e8:	aa1c      	add	r2, sp, #112	; 0x70
  40d4ea:	f004 f9ef 	bl	4118cc <__hexnan>
  40d4ee:	2805      	cmp	r0, #5
  40d4f0:	f47f ad17 	bne.w	40cf22 <_strtod_r+0x8fa>
  40d4f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40d4f6:	991c      	ldr	r1, [sp, #112]	; 0x70
  40d4f8:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40d4fc:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  40d500:	9003      	str	r0, [sp, #12]
  40d502:	9102      	str	r1, [sp, #8]
  40d504:	f7ff ba25 	b.w	40c952 <_strtod_r+0x32a>
  40d508:	4b11      	ldr	r3, [pc, #68]	; (40d550 <_strtod_r+0xf28>)
  40d50a:	4023      	ands	r3, r4
  40d50c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40d510:	d881      	bhi.n	40d416 <_strtod_r+0xdee>
  40d512:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40d516:	f63f af39 	bhi.w	40d38c <_strtod_r+0xd64>
  40d51a:	e691      	b.n	40d240 <_strtod_r+0xc18>
  40d51c:	f04f 32ff 	mov.w	r2, #4294967295
  40d520:	fa02 f303 	lsl.w	r3, r2, r3
  40d524:	9a02      	ldr	r2, [sp, #8]
  40d526:	4013      	ands	r3, r2
  40d528:	9302      	str	r3, [sp, #8]
  40d52a:	e643      	b.n	40d1b4 <_strtod_r+0xb8c>
  40d52c:	3b20      	subs	r3, #32
  40d52e:	f04f 31ff 	mov.w	r1, #4294967295
  40d532:	fa01 f303 	lsl.w	r3, r1, r3
  40d536:	4013      	ands	r3, r2
  40d538:	9303      	str	r3, [sp, #12]
  40d53a:	e63b      	b.n	40d1b4 <_strtod_r+0xb8c>
  40d53c:	3101      	adds	r1, #1
  40d53e:	d1c4      	bne.n	40d4ca <_strtod_r+0xea2>
  40d540:	e590      	b.n	40d064 <_strtod_r+0xa3c>
  40d542:	bf00      	nop
  40d544:	00414d90 	.word	0x00414d90
  40d548:	000fffff 	.word	0x000fffff
  40d54c:	39500000 	.word	0x39500000
  40d550:	7ff00000 	.word	0x7ff00000
  40d554:	bfe00000 	.word	0xbfe00000
  40d558:	3fe00000 	.word	0x3fe00000
  40d55c:	7fefffff 	.word	0x7fefffff
  40d560:	00414bb0 	.word	0x00414bb0
  40d564:	f3af 8000 	nop.w

0040d568 <strtof>:
  40d568:	b538      	push	{r3, r4, r5, lr}
  40d56a:	4b0a      	ldr	r3, [pc, #40]	; (40d594 <strtof+0x2c>)
  40d56c:	460a      	mov	r2, r1
  40d56e:	4601      	mov	r1, r0
  40d570:	6818      	ldr	r0, [r3, #0]
  40d572:	f7ff f859 	bl	40c628 <_strtod_r>
  40d576:	4604      	mov	r4, r0
  40d578:	460d      	mov	r5, r1
  40d57a:	f005 fc75 	bl	412e68 <__fpclassifyd>
  40d57e:	b120      	cbz	r0, 40d58a <strtof+0x22>
  40d580:	4620      	mov	r0, r4
  40d582:	4629      	mov	r1, r5
  40d584:	f7fd fdd8 	bl	40b138 <__aeabi_d2f>
  40d588:	bd38      	pop	{r3, r4, r5, pc}
  40d58a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40d58e:	f005 bca5 	b.w	412edc <nanf>
  40d592:	bf00      	nop
  40d594:	20000598 	.word	0x20000598

0040d598 <strtok>:
  40d598:	4a02      	ldr	r2, [pc, #8]	; (40d5a4 <strtok+0xc>)
  40d59a:	2301      	movs	r3, #1
  40d59c:	6812      	ldr	r2, [r2, #0]
  40d59e:	325c      	adds	r2, #92	; 0x5c
  40d5a0:	f000 b802 	b.w	40d5a8 <__strtok_r>
  40d5a4:	20000598 	.word	0x20000598

0040d5a8 <__strtok_r>:
  40d5a8:	b4f0      	push	{r4, r5, r6, r7}
  40d5aa:	b320      	cbz	r0, 40d5f6 <__strtok_r+0x4e>
  40d5ac:	4607      	mov	r7, r0
  40d5ae:	f817 6b01 	ldrb.w	r6, [r7], #1
  40d5b2:	460d      	mov	r5, r1
  40d5b4:	e001      	b.n	40d5ba <__strtok_r+0x12>
  40d5b6:	42a6      	cmp	r6, r4
  40d5b8:	d016      	beq.n	40d5e8 <__strtok_r+0x40>
  40d5ba:	f815 4b01 	ldrb.w	r4, [r5], #1
  40d5be:	2c00      	cmp	r4, #0
  40d5c0:	d1f9      	bne.n	40d5b6 <__strtok_r+0xe>
  40d5c2:	b1ee      	cbz	r6, 40d600 <__strtok_r+0x58>
  40d5c4:	463e      	mov	r6, r7
  40d5c6:	f816 5b01 	ldrb.w	r5, [r6], #1
  40d5ca:	460c      	mov	r4, r1
  40d5cc:	e000      	b.n	40d5d0 <__strtok_r+0x28>
  40d5ce:	b173      	cbz	r3, 40d5ee <__strtok_r+0x46>
  40d5d0:	f814 3b01 	ldrb.w	r3, [r4], #1
  40d5d4:	42ab      	cmp	r3, r5
  40d5d6:	d1fa      	bne.n	40d5ce <__strtok_r+0x26>
  40d5d8:	b15d      	cbz	r5, 40d5f2 <__strtok_r+0x4a>
  40d5da:	2300      	movs	r3, #0
  40d5dc:	703b      	strb	r3, [r7, #0]
  40d5de:	6016      	str	r6, [r2, #0]
  40d5e0:	4606      	mov	r6, r0
  40d5e2:	4630      	mov	r0, r6
  40d5e4:	bcf0      	pop	{r4, r5, r6, r7}
  40d5e6:	4770      	bx	lr
  40d5e8:	b163      	cbz	r3, 40d604 <__strtok_r+0x5c>
  40d5ea:	4638      	mov	r0, r7
  40d5ec:	e7de      	b.n	40d5ac <__strtok_r+0x4>
  40d5ee:	4637      	mov	r7, r6
  40d5f0:	e7e8      	b.n	40d5c4 <__strtok_r+0x1c>
  40d5f2:	462e      	mov	r6, r5
  40d5f4:	e7f3      	b.n	40d5de <__strtok_r+0x36>
  40d5f6:	6810      	ldr	r0, [r2, #0]
  40d5f8:	2800      	cmp	r0, #0
  40d5fa:	d1d7      	bne.n	40d5ac <__strtok_r+0x4>
  40d5fc:	4606      	mov	r6, r0
  40d5fe:	e7f0      	b.n	40d5e2 <__strtok_r+0x3a>
  40d600:	6016      	str	r6, [r2, #0]
  40d602:	e7ee      	b.n	40d5e2 <__strtok_r+0x3a>
  40d604:	6017      	str	r7, [r2, #0]
  40d606:	4606      	mov	r6, r0
  40d608:	7003      	strb	r3, [r0, #0]
  40d60a:	e7ea      	b.n	40d5e2 <__strtok_r+0x3a>

0040d60c <_strtol_r>:
  40d60c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40d610:	4c42      	ldr	r4, [pc, #264]	; (40d71c <_strtol_r+0x110>)
  40d612:	b082      	sub	sp, #8
  40d614:	f8d4 c000 	ldr.w	ip, [r4]
  40d618:	9001      	str	r0, [sp, #4]
  40d61a:	460e      	mov	r6, r1
  40d61c:	e000      	b.n	40d620 <_strtol_r+0x14>
  40d61e:	4626      	mov	r6, r4
  40d620:	4634      	mov	r4, r6
  40d622:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d626:	eb0c 0005 	add.w	r0, ip, r5
  40d62a:	7840      	ldrb	r0, [r0, #1]
  40d62c:	f000 0008 	and.w	r0, r0, #8
  40d630:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  40d634:	2800      	cmp	r0, #0
  40d636:	d1f2      	bne.n	40d61e <_strtol_r+0x12>
  40d638:	2d2d      	cmp	r5, #45	; 0x2d
  40d63a:	d05b      	beq.n	40d6f4 <_strtol_r+0xe8>
  40d63c:	2d2b      	cmp	r5, #43	; 0x2b
  40d63e:	bf04      	itt	eq
  40d640:	7875      	ldrbeq	r5, [r6, #1]
  40d642:	1cb4      	addeq	r4, r6, #2
  40d644:	f033 0010 	bics.w	r0, r3, #16
  40d648:	d03c      	beq.n	40d6c4 <_strtol_r+0xb8>
  40d64a:	4699      	mov	r9, r3
  40d64c:	f1ba 0f00 	cmp.w	sl, #0
  40d650:	bf0c      	ite	eq
  40d652:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  40d656:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  40d65a:	fbbb f8f9 	udiv	r8, fp, r9
  40d65e:	2700      	movs	r7, #0
  40d660:	fb09 bb18 	mls	fp, r9, r8, fp
  40d664:	4638      	mov	r0, r7
  40d666:	e00c      	b.n	40d682 <_strtol_r+0x76>
  40d668:	3d30      	subs	r5, #48	; 0x30
  40d66a:	42ab      	cmp	r3, r5
  40d66c:	dd19      	ble.n	40d6a2 <_strtol_r+0x96>
  40d66e:	1c7e      	adds	r6, r7, #1
  40d670:	d005      	beq.n	40d67e <_strtol_r+0x72>
  40d672:	4540      	cmp	r0, r8
  40d674:	d823      	bhi.n	40d6be <_strtol_r+0xb2>
  40d676:	d020      	beq.n	40d6ba <_strtol_r+0xae>
  40d678:	fb09 5000 	mla	r0, r9, r0, r5
  40d67c:	2701      	movs	r7, #1
  40d67e:	f814 5b01 	ldrb.w	r5, [r4], #1
  40d682:	eb0c 0605 	add.w	r6, ip, r5
  40d686:	7876      	ldrb	r6, [r6, #1]
  40d688:	f016 0f04 	tst.w	r6, #4
  40d68c:	d1ec      	bne.n	40d668 <_strtol_r+0x5c>
  40d68e:	f016 0603 	ands.w	r6, r6, #3
  40d692:	d006      	beq.n	40d6a2 <_strtol_r+0x96>
  40d694:	2e01      	cmp	r6, #1
  40d696:	bf14      	ite	ne
  40d698:	2657      	movne	r6, #87	; 0x57
  40d69a:	2637      	moveq	r6, #55	; 0x37
  40d69c:	1bad      	subs	r5, r5, r6
  40d69e:	42ab      	cmp	r3, r5
  40d6a0:	dce5      	bgt.n	40d66e <_strtol_r+0x62>
  40d6a2:	1c7b      	adds	r3, r7, #1
  40d6a4:	d015      	beq.n	40d6d2 <_strtol_r+0xc6>
  40d6a6:	f1ba 0f00 	cmp.w	sl, #0
  40d6aa:	d121      	bne.n	40d6f0 <_strtol_r+0xe4>
  40d6ac:	b10a      	cbz	r2, 40d6b2 <_strtol_r+0xa6>
  40d6ae:	b9ef      	cbnz	r7, 40d6ec <_strtol_r+0xe0>
  40d6b0:	6011      	str	r1, [r2, #0]
  40d6b2:	b002      	add	sp, #8
  40d6b4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40d6b8:	4770      	bx	lr
  40d6ba:	455d      	cmp	r5, fp
  40d6bc:	dddc      	ble.n	40d678 <_strtol_r+0x6c>
  40d6be:	f04f 37ff 	mov.w	r7, #4294967295
  40d6c2:	e7dc      	b.n	40d67e <_strtol_r+0x72>
  40d6c4:	2d30      	cmp	r5, #48	; 0x30
  40d6c6:	d01a      	beq.n	40d6fe <_strtol_r+0xf2>
  40d6c8:	2b00      	cmp	r3, #0
  40d6ca:	d1be      	bne.n	40d64a <_strtol_r+0x3e>
  40d6cc:	230a      	movs	r3, #10
  40d6ce:	4699      	mov	r9, r3
  40d6d0:	e7bc      	b.n	40d64c <_strtol_r+0x40>
  40d6d2:	9901      	ldr	r1, [sp, #4]
  40d6d4:	f1ba 0f00 	cmp.w	sl, #0
  40d6d8:	f04f 0322 	mov.w	r3, #34	; 0x22
  40d6dc:	bf0c      	ite	eq
  40d6de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40d6e2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  40d6e6:	600b      	str	r3, [r1, #0]
  40d6e8:	2a00      	cmp	r2, #0
  40d6ea:	d0e2      	beq.n	40d6b2 <_strtol_r+0xa6>
  40d6ec:	1e61      	subs	r1, r4, #1
  40d6ee:	e7df      	b.n	40d6b0 <_strtol_r+0xa4>
  40d6f0:	4240      	negs	r0, r0
  40d6f2:	e7db      	b.n	40d6ac <_strtol_r+0xa0>
  40d6f4:	1cb4      	adds	r4, r6, #2
  40d6f6:	7875      	ldrb	r5, [r6, #1]
  40d6f8:	f04f 0a01 	mov.w	sl, #1
  40d6fc:	e7a2      	b.n	40d644 <_strtol_r+0x38>
  40d6fe:	7820      	ldrb	r0, [r4, #0]
  40d700:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40d704:	2858      	cmp	r0, #88	; 0x58
  40d706:	d003      	beq.n	40d710 <_strtol_r+0x104>
  40d708:	2b00      	cmp	r3, #0
  40d70a:	d19e      	bne.n	40d64a <_strtol_r+0x3e>
  40d70c:	2308      	movs	r3, #8
  40d70e:	e79c      	b.n	40d64a <_strtol_r+0x3e>
  40d710:	2310      	movs	r3, #16
  40d712:	7865      	ldrb	r5, [r4, #1]
  40d714:	4699      	mov	r9, r3
  40d716:	3402      	adds	r4, #2
  40d718:	e798      	b.n	40d64c <_strtol_r+0x40>
  40d71a:	bf00      	nop
  40d71c:	2000016c 	.word	0x2000016c

0040d720 <strtol>:
  40d720:	b430      	push	{r4, r5}
  40d722:	4c04      	ldr	r4, [pc, #16]	; (40d734 <strtol+0x14>)
  40d724:	460d      	mov	r5, r1
  40d726:	4613      	mov	r3, r2
  40d728:	4601      	mov	r1, r0
  40d72a:	462a      	mov	r2, r5
  40d72c:	6820      	ldr	r0, [r4, #0]
  40d72e:	bc30      	pop	{r4, r5}
  40d730:	f7ff bf6c 	b.w	40d60c <_strtol_r>
  40d734:	20000598 	.word	0x20000598

0040d738 <_svfprintf_r>:
  40d738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d73c:	b0c9      	sub	sp, #292	; 0x124
  40d73e:	9310      	str	r3, [sp, #64]	; 0x40
  40d740:	910c      	str	r1, [sp, #48]	; 0x30
  40d742:	4691      	mov	r9, r2
  40d744:	900d      	str	r0, [sp, #52]	; 0x34
  40d746:	f004 f995 	bl	411a74 <_localeconv_r>
  40d74a:	6800      	ldr	r0, [r0, #0]
  40d74c:	9015      	str	r0, [sp, #84]	; 0x54
  40d74e:	f7fe fc39 	bl	40bfc4 <strlen>
  40d752:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d754:	9018      	str	r0, [sp, #96]	; 0x60
  40d756:	89a3      	ldrh	r3, [r4, #12]
  40d758:	061e      	lsls	r6, r3, #24
  40d75a:	d503      	bpl.n	40d764 <_svfprintf_r+0x2c>
  40d75c:	6923      	ldr	r3, [r4, #16]
  40d75e:	2b00      	cmp	r3, #0
  40d760:	f001 8081 	beq.w	40e866 <_svfprintf_r+0x112e>
  40d764:	ac38      	add	r4, sp, #224	; 0xe0
  40d766:	46a4      	mov	ip, r4
  40d768:	9408      	str	r4, [sp, #32]
  40d76a:	942b      	str	r4, [sp, #172]	; 0xac
  40d76c:	2500      	movs	r5, #0
  40d76e:	2400      	movs	r4, #0
  40d770:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40d774:	2300      	movs	r3, #0
  40d776:	9311      	str	r3, [sp, #68]	; 0x44
  40d778:	932d      	str	r3, [sp, #180]	; 0xb4
  40d77a:	932c      	str	r3, [sp, #176]	; 0xb0
  40d77c:	931a      	str	r3, [sp, #104]	; 0x68
  40d77e:	9319      	str	r3, [sp, #100]	; 0x64
  40d780:	930e      	str	r3, [sp, #56]	; 0x38
  40d782:	4666      	mov	r6, ip
  40d784:	f899 3000 	ldrb.w	r3, [r9]
  40d788:	2b00      	cmp	r3, #0
  40d78a:	f000 80f8 	beq.w	40d97e <_svfprintf_r+0x246>
  40d78e:	2b25      	cmp	r3, #37	; 0x25
  40d790:	f000 80f5 	beq.w	40d97e <_svfprintf_r+0x246>
  40d794:	f109 0201 	add.w	r2, r9, #1
  40d798:	e001      	b.n	40d79e <_svfprintf_r+0x66>
  40d79a:	2b25      	cmp	r3, #37	; 0x25
  40d79c:	d004      	beq.n	40d7a8 <_svfprintf_r+0x70>
  40d79e:	7813      	ldrb	r3, [r2, #0]
  40d7a0:	4614      	mov	r4, r2
  40d7a2:	3201      	adds	r2, #1
  40d7a4:	2b00      	cmp	r3, #0
  40d7a6:	d1f8      	bne.n	40d79a <_svfprintf_r+0x62>
  40d7a8:	ebc9 0504 	rsb	r5, r9, r4
  40d7ac:	b17d      	cbz	r5, 40d7ce <_svfprintf_r+0x96>
  40d7ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d7b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d7b2:	3301      	adds	r3, #1
  40d7b4:	442a      	add	r2, r5
  40d7b6:	2b07      	cmp	r3, #7
  40d7b8:	f8c6 9000 	str.w	r9, [r6]
  40d7bc:	6075      	str	r5, [r6, #4]
  40d7be:	922d      	str	r2, [sp, #180]	; 0xb4
  40d7c0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d7c2:	f300 80c2 	bgt.w	40d94a <_svfprintf_r+0x212>
  40d7c6:	3608      	adds	r6, #8
  40d7c8:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d7ca:	4428      	add	r0, r5
  40d7cc:	900e      	str	r0, [sp, #56]	; 0x38
  40d7ce:	7823      	ldrb	r3, [r4, #0]
  40d7d0:	2b00      	cmp	r3, #0
  40d7d2:	f000 80c2 	beq.w	40d95a <_svfprintf_r+0x222>
  40d7d6:	2300      	movs	r3, #0
  40d7d8:	f894 8001 	ldrb.w	r8, [r4, #1]
  40d7dc:	461a      	mov	r2, r3
  40d7de:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d7e2:	930f      	str	r3, [sp, #60]	; 0x3c
  40d7e4:	9309      	str	r3, [sp, #36]	; 0x24
  40d7e6:	f104 0901 	add.w	r9, r4, #1
  40d7ea:	f04f 34ff 	mov.w	r4, #4294967295
  40d7ee:	940a      	str	r4, [sp, #40]	; 0x28
  40d7f0:	f109 0901 	add.w	r9, r9, #1
  40d7f4:	f1a8 0320 	sub.w	r3, r8, #32
  40d7f8:	2b58      	cmp	r3, #88	; 0x58
  40d7fa:	f200 83c5 	bhi.w	40df88 <_svfprintf_r+0x850>
  40d7fe:	e8df f013 	tbh	[pc, r3, lsl #1]
  40d802:	026a      	.short	0x026a
  40d804:	03c303c3 	.word	0x03c303c3
  40d808:	03c30271 	.word	0x03c30271
  40d80c:	03c303c3 	.word	0x03c303c3
  40d810:	03c303c3 	.word	0x03c303c3
  40d814:	031403c3 	.word	0x031403c3
  40d818:	03c30366 	.word	0x03c30366
  40d81c:	00c0009d 	.word	0x00c0009d
  40d820:	027803c3 	.word	0x027803c3
  40d824:	027f027f 	.word	0x027f027f
  40d828:	027f027f 	.word	0x027f027f
  40d82c:	027f027f 	.word	0x027f027f
  40d830:	027f027f 	.word	0x027f027f
  40d834:	03c3027f 	.word	0x03c3027f
  40d838:	03c303c3 	.word	0x03c303c3
  40d83c:	03c303c3 	.word	0x03c303c3
  40d840:	03c303c3 	.word	0x03c303c3
  40d844:	03c303c3 	.word	0x03c303c3
  40d848:	029003c3 	.word	0x029003c3
  40d84c:	03c30371 	.word	0x03c30371
  40d850:	03c30371 	.word	0x03c30371
  40d854:	03c303c3 	.word	0x03c303c3
  40d858:	036a03c3 	.word	0x036a03c3
  40d85c:	03c303c3 	.word	0x03c303c3
  40d860:	03c30078 	.word	0x03c30078
  40d864:	03c303c3 	.word	0x03c303c3
  40d868:	03c303c3 	.word	0x03c303c3
  40d86c:	03c30059 	.word	0x03c30059
  40d870:	02af03c3 	.word	0x02af03c3
  40d874:	03c303c3 	.word	0x03c303c3
  40d878:	03c303c3 	.word	0x03c303c3
  40d87c:	03c303c3 	.word	0x03c303c3
  40d880:	03c303c3 	.word	0x03c303c3
  40d884:	03c303c3 	.word	0x03c303c3
  40d888:	03480337 	.word	0x03480337
  40d88c:	03710371 	.word	0x03710371
  40d890:	02ff0371 	.word	0x02ff0371
  40d894:	03c30348 	.word	0x03c30348
  40d898:	030803c3 	.word	0x030803c3
  40d89c:	02c503c3 	.word	0x02c503c3
  40d8a0:	0320007c 	.word	0x0320007c
  40d8a4:	03c303a3 	.word	0x03c303a3
  40d8a8:	03c302d9 	.word	0x03c302d9
  40d8ac:	03c3005f 	.word	0x03c3005f
  40d8b0:	00de03c3 	.word	0x00de03c3
  40d8b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d8b8:	f04c 0c10 	orr.w	ip, ip, #16
  40d8bc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d8c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d8c2:	06a2      	lsls	r2, r4, #26
  40d8c4:	f100 8354 	bmi.w	40df70 <_svfprintf_r+0x838>
  40d8c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d8ca:	06e3      	lsls	r3, r4, #27
  40d8cc:	f100 85bd 	bmi.w	40e44a <_svfprintf_r+0xd12>
  40d8d0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d8d4:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d8d8:	f000 85b7 	beq.w	40e44a <_svfprintf_r+0xd12>
  40d8dc:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d8e0:	2500      	movs	r5, #0
  40d8e2:	f8bc 4000 	ldrh.w	r4, [ip]
  40d8e6:	f10c 0c04 	add.w	ip, ip, #4
  40d8ea:	2301      	movs	r3, #1
  40d8ec:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d8f0:	e08c      	b.n	40da0c <_svfprintf_r+0x2d4>
  40d8f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d8f4:	f045 0510 	orr.w	r5, r5, #16
  40d8f8:	9509      	str	r5, [sp, #36]	; 0x24
  40d8fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d8fe:	f01c 0320 	ands.w	r3, ip, #32
  40d902:	f040 832a 	bne.w	40df5a <_svfprintf_r+0x822>
  40d906:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d90a:	f01c 0210 	ands.w	r2, ip, #16
  40d90e:	f040 85a4 	bne.w	40e45a <_svfprintf_r+0xd22>
  40d912:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d916:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40d91a:	f000 859e 	beq.w	40e45a <_svfprintf_r+0xd22>
  40d91e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d922:	4613      	mov	r3, r2
  40d924:	f8bc 4000 	ldrh.w	r4, [ip]
  40d928:	f10c 0c04 	add.w	ip, ip, #4
  40d92c:	2500      	movs	r5, #0
  40d92e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d932:	e06b      	b.n	40da0c <_svfprintf_r+0x2d4>
  40d934:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d936:	9310      	str	r3, [sp, #64]	; 0x40
  40d938:	4264      	negs	r4, r4
  40d93a:	940f      	str	r4, [sp, #60]	; 0x3c
  40d93c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d93e:	f045 0504 	orr.w	r5, r5, #4
  40d942:	9509      	str	r5, [sp, #36]	; 0x24
  40d944:	f899 8000 	ldrb.w	r8, [r9]
  40d948:	e752      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40d94a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d94c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d94e:	aa2b      	add	r2, sp, #172	; 0xac
  40d950:	f005 fb0a 	bl	412f68 <__ssprint_r>
  40d954:	b940      	cbnz	r0, 40d968 <_svfprintf_r+0x230>
  40d956:	ae38      	add	r6, sp, #224	; 0xe0
  40d958:	e736      	b.n	40d7c8 <_svfprintf_r+0x90>
  40d95a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d95c:	b123      	cbz	r3, 40d968 <_svfprintf_r+0x230>
  40d95e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d960:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d962:	aa2b      	add	r2, sp, #172	; 0xac
  40d964:	f005 fb00 	bl	412f68 <__ssprint_r>
  40d968:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d96a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d96c:	89a3      	ldrh	r3, [r4, #12]
  40d96e:	f013 0f40 	tst.w	r3, #64	; 0x40
  40d972:	bf18      	it	ne
  40d974:	f04f 30ff 	movne.w	r0, #4294967295
  40d978:	b049      	add	sp, #292	; 0x124
  40d97a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d97e:	464c      	mov	r4, r9
  40d980:	e725      	b.n	40d7ce <_svfprintf_r+0x96>
  40d982:	f899 8000 	ldrb.w	r8, [r9]
  40d986:	f109 0001 	add.w	r0, r9, #1
  40d98a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40d98e:	f001 810c 	beq.w	40ebaa <_svfprintf_r+0x1472>
  40d992:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d996:	2b09      	cmp	r3, #9
  40d998:	bf98      	it	ls
  40d99a:	2100      	movls	r1, #0
  40d99c:	f201 806b 	bhi.w	40ea76 <_svfprintf_r+0x133e>
  40d9a0:	f810 8b01 	ldrb.w	r8, [r0], #1
  40d9a4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40d9a8:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40d9ac:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40d9b0:	2b09      	cmp	r3, #9
  40d9b2:	d9f5      	bls.n	40d9a0 <_svfprintf_r+0x268>
  40d9b4:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40d9b8:	910a      	str	r1, [sp, #40]	; 0x28
  40d9ba:	4681      	mov	r9, r0
  40d9bc:	e71a      	b.n	40d7f4 <_svfprintf_r+0xbc>
  40d9be:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d9c0:	4ca1      	ldr	r4, [pc, #644]	; (40dc48 <_svfprintf_r+0x510>)
  40d9c2:	06af      	lsls	r7, r5, #26
  40d9c4:	941a      	str	r4, [sp, #104]	; 0x68
  40d9c6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d9ca:	f140 81d1 	bpl.w	40dd70 <_svfprintf_r+0x638>
  40d9ce:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d9d2:	f10c 0307 	add.w	r3, ip, #7
  40d9d6:	f023 0307 	bic.w	r3, r3, #7
  40d9da:	f103 0408 	add.w	r4, r3, #8
  40d9de:	9410      	str	r4, [sp, #64]	; 0x40
  40d9e0:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d9e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d9e8:	f01c 0f01 	tst.w	ip, #1
  40d9ec:	f000 8462 	beq.w	40e2b4 <_svfprintf_r+0xb7c>
  40d9f0:	ea54 0005 	orrs.w	r0, r4, r5
  40d9f4:	f000 845e 	beq.w	40e2b4 <_svfprintf_r+0xb7c>
  40d9f8:	2330      	movs	r3, #48	; 0x30
  40d9fa:	f04c 0c02 	orr.w	ip, ip, #2
  40d9fe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40da02:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40da06:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40da0a:	2302      	movs	r3, #2
  40da0c:	f04f 0a00 	mov.w	sl, #0
  40da10:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40da14:	990a      	ldr	r1, [sp, #40]	; 0x28
  40da16:	2900      	cmp	r1, #0
  40da18:	db05      	blt.n	40da26 <_svfprintf_r+0x2ee>
  40da1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40da1e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40da22:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40da26:	ea54 0005 	orrs.w	r0, r4, r5
  40da2a:	f040 82c5 	bne.w	40dfb8 <_svfprintf_r+0x880>
  40da2e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40da30:	2900      	cmp	r1, #0
  40da32:	f040 82c1 	bne.w	40dfb8 <_svfprintf_r+0x880>
  40da36:	2b00      	cmp	r3, #0
  40da38:	f040 8438 	bne.w	40e2ac <_svfprintf_r+0xb74>
  40da3c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40da40:	f01c 0f01 	tst.w	ip, #1
  40da44:	f000 8432 	beq.w	40e2ac <_svfprintf_r+0xb74>
  40da48:	af48      	add	r7, sp, #288	; 0x120
  40da4a:	2330      	movs	r3, #48	; 0x30
  40da4c:	9d08      	ldr	r5, [sp, #32]
  40da4e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40da52:	1bec      	subs	r4, r5, r7
  40da54:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40da58:	2500      	movs	r5, #0
  40da5a:	4564      	cmp	r4, ip
  40da5c:	bfa8      	it	ge
  40da5e:	46a4      	movge	ip, r4
  40da60:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40da64:	9514      	str	r5, [sp, #80]	; 0x50
  40da66:	f1ba 0f00 	cmp.w	sl, #0
  40da6a:	d002      	beq.n	40da72 <_svfprintf_r+0x33a>
  40da6c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40da6e:	3501      	adds	r5, #1
  40da70:	950b      	str	r5, [sp, #44]	; 0x2c
  40da72:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40da74:	f013 0302 	ands.w	r3, r3, #2
  40da78:	9312      	str	r3, [sp, #72]	; 0x48
  40da7a:	d002      	beq.n	40da82 <_svfprintf_r+0x34a>
  40da7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40da7e:	3502      	adds	r5, #2
  40da80:	950b      	str	r5, [sp, #44]	; 0x2c
  40da82:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40da86:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40da8a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40da8e:	f040 8290 	bne.w	40dfb2 <_svfprintf_r+0x87a>
  40da92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40da94:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40da98:	ebcc 0b05 	rsb	fp, ip, r5
  40da9c:	f1bb 0f00 	cmp.w	fp, #0
  40daa0:	f340 8287 	ble.w	40dfb2 <_svfprintf_r+0x87a>
  40daa4:	f1bb 0f10 	cmp.w	fp, #16
  40daa8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40daaa:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40daac:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40dc50 <_svfprintf_r+0x518>
  40dab0:	dd2c      	ble.n	40db0c <_svfprintf_r+0x3d4>
  40dab2:	971b      	str	r7, [sp, #108]	; 0x6c
  40dab4:	4630      	mov	r0, r6
  40dab6:	4657      	mov	r7, sl
  40dab8:	2510      	movs	r5, #16
  40daba:	46ca      	mov	sl, r9
  40dabc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40dabe:	46a1      	mov	r9, r4
  40dac0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40dac2:	e006      	b.n	40dad2 <_svfprintf_r+0x39a>
  40dac4:	f1ab 0b10 	sub.w	fp, fp, #16
  40dac8:	f1bb 0f10 	cmp.w	fp, #16
  40dacc:	f100 0008 	add.w	r0, r0, #8
  40dad0:	dd17      	ble.n	40db02 <_svfprintf_r+0x3ca>
  40dad2:	3201      	adds	r2, #1
  40dad4:	3110      	adds	r1, #16
  40dad6:	2a07      	cmp	r2, #7
  40dad8:	912d      	str	r1, [sp, #180]	; 0xb4
  40dada:	922c      	str	r2, [sp, #176]	; 0xb0
  40dadc:	6007      	str	r7, [r0, #0]
  40dade:	6045      	str	r5, [r0, #4]
  40dae0:	ddf0      	ble.n	40dac4 <_svfprintf_r+0x38c>
  40dae2:	4620      	mov	r0, r4
  40dae4:	4631      	mov	r1, r6
  40dae6:	aa2b      	add	r2, sp, #172	; 0xac
  40dae8:	f005 fa3e 	bl	412f68 <__ssprint_r>
  40daec:	2800      	cmp	r0, #0
  40daee:	f47f af3b 	bne.w	40d968 <_svfprintf_r+0x230>
  40daf2:	f1ab 0b10 	sub.w	fp, fp, #16
  40daf6:	f1bb 0f10 	cmp.w	fp, #16
  40dafa:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40dafc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40dafe:	a838      	add	r0, sp, #224	; 0xe0
  40db00:	dce7      	bgt.n	40dad2 <_svfprintf_r+0x39a>
  40db02:	464c      	mov	r4, r9
  40db04:	46d1      	mov	r9, sl
  40db06:	46ba      	mov	sl, r7
  40db08:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40db0a:	4606      	mov	r6, r0
  40db0c:	3201      	adds	r2, #1
  40db0e:	eb0b 0c01 	add.w	ip, fp, r1
  40db12:	2a07      	cmp	r2, #7
  40db14:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40db18:	922c      	str	r2, [sp, #176]	; 0xb0
  40db1a:	e886 0c00 	stmia.w	r6, {sl, fp}
  40db1e:	f300 841a 	bgt.w	40e356 <_svfprintf_r+0xc1e>
  40db22:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40db26:	3608      	adds	r6, #8
  40db28:	f1ba 0f00 	cmp.w	sl, #0
  40db2c:	d00f      	beq.n	40db4e <_svfprintf_r+0x416>
  40db2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db30:	f10c 0c01 	add.w	ip, ip, #1
  40db34:	3301      	adds	r3, #1
  40db36:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40db3a:	2201      	movs	r2, #1
  40db3c:	2b07      	cmp	r3, #7
  40db3e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40db42:	932c      	str	r3, [sp, #176]	; 0xb0
  40db44:	e886 0006 	stmia.w	r6, {r1, r2}
  40db48:	f300 83a4 	bgt.w	40e294 <_svfprintf_r+0xb5c>
  40db4c:	3608      	adds	r6, #8
  40db4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40db50:	b173      	cbz	r3, 40db70 <_svfprintf_r+0x438>
  40db52:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db54:	f10c 0c02 	add.w	ip, ip, #2
  40db58:	3301      	adds	r3, #1
  40db5a:	a924      	add	r1, sp, #144	; 0x90
  40db5c:	2202      	movs	r2, #2
  40db5e:	2b07      	cmp	r3, #7
  40db60:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40db64:	932c      	str	r3, [sp, #176]	; 0xb0
  40db66:	e886 0006 	stmia.w	r6, {r1, r2}
  40db6a:	f300 8387 	bgt.w	40e27c <_svfprintf_r+0xb44>
  40db6e:	3608      	adds	r6, #8
  40db70:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40db72:	2d80      	cmp	r5, #128	; 0x80
  40db74:	f000 82ca 	beq.w	40e10c <_svfprintf_r+0x9d4>
  40db78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40db7a:	ebc4 0a05 	rsb	sl, r4, r5
  40db7e:	f1ba 0f00 	cmp.w	sl, #0
  40db82:	dd3b      	ble.n	40dbfc <_svfprintf_r+0x4c4>
  40db84:	f1ba 0f10 	cmp.w	sl, #16
  40db88:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db8a:	4d30      	ldr	r5, [pc, #192]	; (40dc4c <_svfprintf_r+0x514>)
  40db8c:	dd2b      	ble.n	40dbe6 <_svfprintf_r+0x4ae>
  40db8e:	940a      	str	r4, [sp, #40]	; 0x28
  40db90:	4632      	mov	r2, r6
  40db92:	f04f 0b10 	mov.w	fp, #16
  40db96:	462e      	mov	r6, r5
  40db98:	4661      	mov	r1, ip
  40db9a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40db9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40db9e:	e006      	b.n	40dbae <_svfprintf_r+0x476>
  40dba0:	f1aa 0a10 	sub.w	sl, sl, #16
  40dba4:	f1ba 0f10 	cmp.w	sl, #16
  40dba8:	f102 0208 	add.w	r2, r2, #8
  40dbac:	dd17      	ble.n	40dbde <_svfprintf_r+0x4a6>
  40dbae:	3301      	adds	r3, #1
  40dbb0:	3110      	adds	r1, #16
  40dbb2:	2b07      	cmp	r3, #7
  40dbb4:	912d      	str	r1, [sp, #180]	; 0xb4
  40dbb6:	932c      	str	r3, [sp, #176]	; 0xb0
  40dbb8:	e882 0840 	stmia.w	r2, {r6, fp}
  40dbbc:	ddf0      	ble.n	40dba0 <_svfprintf_r+0x468>
  40dbbe:	4620      	mov	r0, r4
  40dbc0:	4629      	mov	r1, r5
  40dbc2:	aa2b      	add	r2, sp, #172	; 0xac
  40dbc4:	f005 f9d0 	bl	412f68 <__ssprint_r>
  40dbc8:	2800      	cmp	r0, #0
  40dbca:	f47f aecd 	bne.w	40d968 <_svfprintf_r+0x230>
  40dbce:	f1aa 0a10 	sub.w	sl, sl, #16
  40dbd2:	f1ba 0f10 	cmp.w	sl, #16
  40dbd6:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40dbd8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dbda:	aa38      	add	r2, sp, #224	; 0xe0
  40dbdc:	dce7      	bgt.n	40dbae <_svfprintf_r+0x476>
  40dbde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dbe0:	4635      	mov	r5, r6
  40dbe2:	468c      	mov	ip, r1
  40dbe4:	4616      	mov	r6, r2
  40dbe6:	3301      	adds	r3, #1
  40dbe8:	44d4      	add	ip, sl
  40dbea:	2b07      	cmp	r3, #7
  40dbec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dbf0:	932c      	str	r3, [sp, #176]	; 0xb0
  40dbf2:	e886 0420 	stmia.w	r6, {r5, sl}
  40dbf6:	f300 8335 	bgt.w	40e264 <_svfprintf_r+0xb2c>
  40dbfa:	3608      	adds	r6, #8
  40dbfc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dbfe:	05ed      	lsls	r5, r5, #23
  40dc00:	f100 8224 	bmi.w	40e04c <_svfprintf_r+0x914>
  40dc04:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dc06:	44a4      	add	ip, r4
  40dc08:	3301      	adds	r3, #1
  40dc0a:	2b07      	cmp	r3, #7
  40dc0c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dc10:	6037      	str	r7, [r6, #0]
  40dc12:	6074      	str	r4, [r6, #4]
  40dc14:	932c      	str	r3, [sp, #176]	; 0xb0
  40dc16:	f300 830f 	bgt.w	40e238 <_svfprintf_r+0xb00>
  40dc1a:	3608      	adds	r6, #8
  40dc1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dc1e:	0763      	lsls	r3, r4, #29
  40dc20:	d549      	bpl.n	40dcb6 <_svfprintf_r+0x57e>
  40dc22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dc24:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40dc26:	1a2c      	subs	r4, r5, r0
  40dc28:	2c00      	cmp	r4, #0
  40dc2a:	dd44      	ble.n	40dcb6 <_svfprintf_r+0x57e>
  40dc2c:	2c10      	cmp	r4, #16
  40dc2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dc30:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40dc50 <_svfprintf_r+0x518>
  40dc34:	dd2b      	ble.n	40dc8e <_svfprintf_r+0x556>
  40dc36:	4657      	mov	r7, sl
  40dc38:	2510      	movs	r5, #16
  40dc3a:	4662      	mov	r2, ip
  40dc3c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40dc40:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40dc44:	e00b      	b.n	40dc5e <_svfprintf_r+0x526>
  40dc46:	bf00      	nop
  40dc48:	00414c24 	.word	0x00414c24
  40dc4c:	00414bf0 	.word	0x00414bf0
  40dc50:	00414c44 	.word	0x00414c44
  40dc54:	3c10      	subs	r4, #16
  40dc56:	2c10      	cmp	r4, #16
  40dc58:	f106 0608 	add.w	r6, r6, #8
  40dc5c:	dd15      	ble.n	40dc8a <_svfprintf_r+0x552>
  40dc5e:	3301      	adds	r3, #1
  40dc60:	3210      	adds	r2, #16
  40dc62:	2b07      	cmp	r3, #7
  40dc64:	922d      	str	r2, [sp, #180]	; 0xb4
  40dc66:	932c      	str	r3, [sp, #176]	; 0xb0
  40dc68:	6037      	str	r7, [r6, #0]
  40dc6a:	6075      	str	r5, [r6, #4]
  40dc6c:	ddf2      	ble.n	40dc54 <_svfprintf_r+0x51c>
  40dc6e:	4650      	mov	r0, sl
  40dc70:	4641      	mov	r1, r8
  40dc72:	aa2b      	add	r2, sp, #172	; 0xac
  40dc74:	f005 f978 	bl	412f68 <__ssprint_r>
  40dc78:	2800      	cmp	r0, #0
  40dc7a:	f47f ae75 	bne.w	40d968 <_svfprintf_r+0x230>
  40dc7e:	3c10      	subs	r4, #16
  40dc80:	2c10      	cmp	r4, #16
  40dc82:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40dc84:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dc86:	ae38      	add	r6, sp, #224	; 0xe0
  40dc88:	dce9      	bgt.n	40dc5e <_svfprintf_r+0x526>
  40dc8a:	4694      	mov	ip, r2
  40dc8c:	46ba      	mov	sl, r7
  40dc8e:	3301      	adds	r3, #1
  40dc90:	44a4      	add	ip, r4
  40dc92:	2b07      	cmp	r3, #7
  40dc94:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dc98:	932c      	str	r3, [sp, #176]	; 0xb0
  40dc9a:	f8c6 a000 	str.w	sl, [r6]
  40dc9e:	6074      	str	r4, [r6, #4]
  40dca0:	dd09      	ble.n	40dcb6 <_svfprintf_r+0x57e>
  40dca2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dca4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dca6:	aa2b      	add	r2, sp, #172	; 0xac
  40dca8:	f005 f95e 	bl	412f68 <__ssprint_r>
  40dcac:	2800      	cmp	r0, #0
  40dcae:	f47f ae5b 	bne.w	40d968 <_svfprintf_r+0x230>
  40dcb2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dcb6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40dcb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40dcba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dcbc:	42a8      	cmp	r0, r5
  40dcbe:	bfac      	ite	ge
  40dcc0:	1824      	addge	r4, r4, r0
  40dcc2:	1964      	addlt	r4, r4, r5
  40dcc4:	940e      	str	r4, [sp, #56]	; 0x38
  40dcc6:	f1bc 0f00 	cmp.w	ip, #0
  40dcca:	f040 82c1 	bne.w	40e250 <_svfprintf_r+0xb18>
  40dcce:	2300      	movs	r3, #0
  40dcd0:	932c      	str	r3, [sp, #176]	; 0xb0
  40dcd2:	ae38      	add	r6, sp, #224	; 0xe0
  40dcd4:	e556      	b.n	40d784 <_svfprintf_r+0x4c>
  40dcd6:	f899 8000 	ldrb.w	r8, [r9]
  40dcda:	2a00      	cmp	r2, #0
  40dcdc:	f47f ad88 	bne.w	40d7f0 <_svfprintf_r+0xb8>
  40dce0:	2220      	movs	r2, #32
  40dce2:	e585      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40dce4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dce6:	f045 0501 	orr.w	r5, r5, #1
  40dcea:	9509      	str	r5, [sp, #36]	; 0x24
  40dcec:	f899 8000 	ldrb.w	r8, [r9]
  40dcf0:	e57e      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40dcf2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dcf4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40dcf8:	9509      	str	r5, [sp, #36]	; 0x24
  40dcfa:	f899 8000 	ldrb.w	r8, [r9]
  40dcfe:	e577      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40dd00:	2400      	movs	r4, #0
  40dd02:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40dd06:	940f      	str	r4, [sp, #60]	; 0x3c
  40dd08:	4621      	mov	r1, r4
  40dd0a:	f819 8b01 	ldrb.w	r8, [r9], #1
  40dd0e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40dd12:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40dd16:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40dd1a:	2b09      	cmp	r3, #9
  40dd1c:	d9f5      	bls.n	40dd0a <_svfprintf_r+0x5d2>
  40dd1e:	910f      	str	r1, [sp, #60]	; 0x3c
  40dd20:	e568      	b.n	40d7f4 <_svfprintf_r+0xbc>
  40dd22:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dd2a:	f04c 0c10 	orr.w	ip, ip, #16
  40dd2e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40dd32:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dd34:	06a5      	lsls	r5, r4, #26
  40dd36:	f140 80b2 	bpl.w	40de9e <_svfprintf_r+0x766>
  40dd3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40dd3c:	1de9      	adds	r1, r5, #7
  40dd3e:	f021 0107 	bic.w	r1, r1, #7
  40dd42:	e9d1 2300 	ldrd	r2, r3, [r1]
  40dd46:	3108      	adds	r1, #8
  40dd48:	9110      	str	r1, [sp, #64]	; 0x40
  40dd4a:	4614      	mov	r4, r2
  40dd4c:	461d      	mov	r5, r3
  40dd4e:	2a00      	cmp	r2, #0
  40dd50:	f173 0c00 	sbcs.w	ip, r3, #0
  40dd54:	f2c0 8394 	blt.w	40e480 <_svfprintf_r+0xd48>
  40dd58:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40dd5c:	2301      	movs	r3, #1
  40dd5e:	e659      	b.n	40da14 <_svfprintf_r+0x2dc>
  40dd60:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dd62:	4cb6      	ldr	r4, [pc, #728]	; (40e03c <_svfprintf_r+0x904>)
  40dd64:	06af      	lsls	r7, r5, #26
  40dd66:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dd6a:	941a      	str	r4, [sp, #104]	; 0x68
  40dd6c:	f53f ae2f 	bmi.w	40d9ce <_svfprintf_r+0x296>
  40dd70:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dd72:	06ed      	lsls	r5, r5, #27
  40dd74:	f140 8443 	bpl.w	40e5fe <_svfprintf_r+0xec6>
  40dd78:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40dd7c:	2500      	movs	r5, #0
  40dd7e:	f8dc 4000 	ldr.w	r4, [ip]
  40dd82:	f10c 0c04 	add.w	ip, ip, #4
  40dd86:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40dd8a:	e62b      	b.n	40d9e4 <_svfprintf_r+0x2ac>
  40dd8c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd90:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dd94:	f01c 0f20 	tst.w	ip, #32
  40dd98:	f000 8440 	beq.w	40e61c <_svfprintf_r+0xee4>
  40dd9c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40dd9e:	6821      	ldr	r1, [r4, #0]
  40dda0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40dda2:	17e5      	asrs	r5, r4, #31
  40dda4:	462b      	mov	r3, r5
  40dda6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40dda8:	4622      	mov	r2, r4
  40ddaa:	3504      	adds	r5, #4
  40ddac:	9510      	str	r5, [sp, #64]	; 0x40
  40ddae:	e9c1 2300 	strd	r2, r3, [r1]
  40ddb2:	e4e7      	b.n	40d784 <_svfprintf_r+0x4c>
  40ddb4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40ddb6:	f04f 0a00 	mov.w	sl, #0
  40ddba:	6827      	ldr	r7, [r4, #0]
  40ddbc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40ddc0:	1d25      	adds	r5, r4, #4
  40ddc2:	2f00      	cmp	r7, #0
  40ddc4:	f000 85e9 	beq.w	40e99a <_svfprintf_r+0x1262>
  40ddc8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ddca:	4638      	mov	r0, r7
  40ddcc:	2c00      	cmp	r4, #0
  40ddce:	f2c0 859b 	blt.w	40e908 <_svfprintf_r+0x11d0>
  40ddd2:	4651      	mov	r1, sl
  40ddd4:	4622      	mov	r2, r4
  40ddd6:	f004 f965 	bl	4120a4 <memchr>
  40ddda:	2800      	cmp	r0, #0
  40dddc:	f000 8613 	beq.w	40ea06 <_svfprintf_r+0x12ce>
  40dde0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40dde2:	1bc0      	subs	r0, r0, r7
  40dde4:	42a0      	cmp	r0, r4
  40dde6:	bfb8      	it	lt
  40dde8:	4604      	movlt	r4, r0
  40ddea:	9510      	str	r5, [sp, #64]	; 0x40
  40ddec:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40ddf0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40ddf4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40ddf8:	950b      	str	r5, [sp, #44]	; 0x2c
  40ddfa:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40ddfe:	e632      	b.n	40da66 <_svfprintf_r+0x32e>
  40de00:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40de04:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40de08:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40de0c:	f899 8000 	ldrb.w	r8, [r9]
  40de10:	e4ee      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40de12:	f899 8000 	ldrb.w	r8, [r9]
  40de16:	464b      	mov	r3, r9
  40de18:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40de1c:	f000 847f 	beq.w	40e71e <_svfprintf_r+0xfe6>
  40de20:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40de22:	f045 0510 	orr.w	r5, r5, #16
  40de26:	9509      	str	r5, [sp, #36]	; 0x24
  40de28:	e4e2      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40de2a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40de2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de2e:	6824      	ldr	r4, [r4, #0]
  40de30:	1d2b      	adds	r3, r5, #4
  40de32:	2c00      	cmp	r4, #0
  40de34:	940f      	str	r4, [sp, #60]	; 0x3c
  40de36:	f6ff ad7d 	blt.w	40d934 <_svfprintf_r+0x1fc>
  40de3a:	9310      	str	r3, [sp, #64]	; 0x40
  40de3c:	f899 8000 	ldrb.w	r8, [r9]
  40de40:	e4d6      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40de42:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40de44:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40de48:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de4a:	487d      	ldr	r0, [pc, #500]	; (40e040 <_svfprintf_r+0x908>)
  40de4c:	3504      	adds	r5, #4
  40de4e:	681c      	ldr	r4, [r3, #0]
  40de50:	f04f 0878 	mov.w	r8, #120	; 0x78
  40de54:	2330      	movs	r3, #48	; 0x30
  40de56:	f04c 0c02 	orr.w	ip, ip, #2
  40de5a:	9510      	str	r5, [sp, #64]	; 0x40
  40de5c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40de60:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40de64:	2500      	movs	r5, #0
  40de66:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40de6a:	901a      	str	r0, [sp, #104]	; 0x68
  40de6c:	2302      	movs	r3, #2
  40de6e:	e5cd      	b.n	40da0c <_svfprintf_r+0x2d4>
  40de70:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40de72:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de74:	681a      	ldr	r2, [r3, #0]
  40de76:	2401      	movs	r4, #1
  40de78:	2300      	movs	r3, #0
  40de7a:	3504      	adds	r5, #4
  40de7c:	469a      	mov	sl, r3
  40de7e:	940b      	str	r4, [sp, #44]	; 0x2c
  40de80:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40de84:	9510      	str	r5, [sp, #64]	; 0x40
  40de86:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40de8a:	930a      	str	r3, [sp, #40]	; 0x28
  40de8c:	9314      	str	r3, [sp, #80]	; 0x50
  40de8e:	af2e      	add	r7, sp, #184	; 0xb8
  40de90:	e5ef      	b.n	40da72 <_svfprintf_r+0x33a>
  40de92:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40de94:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40de98:	06a5      	lsls	r5, r4, #26
  40de9a:	f53f af4e 	bmi.w	40dd3a <_svfprintf_r+0x602>
  40de9e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dea2:	f01c 0f10 	tst.w	ip, #16
  40dea6:	f040 82df 	bne.w	40e468 <_svfprintf_r+0xd30>
  40deaa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40deae:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40deb2:	f000 82d9 	beq.w	40e468 <_svfprintf_r+0xd30>
  40deb6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40deba:	f9bc 4000 	ldrsh.w	r4, [ip]
  40debe:	f10c 0c04 	add.w	ip, ip, #4
  40dec2:	17e5      	asrs	r5, r4, #31
  40dec4:	4622      	mov	r2, r4
  40dec6:	462b      	mov	r3, r5
  40dec8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40decc:	e73f      	b.n	40dd4e <_svfprintf_r+0x616>
  40dece:	f899 8000 	ldrb.w	r8, [r9]
  40ded2:	222b      	movs	r2, #43	; 0x2b
  40ded4:	e48c      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40ded6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ded8:	f045 0508 	orr.w	r5, r5, #8
  40dedc:	9509      	str	r5, [sp, #36]	; 0x24
  40dede:	f899 8000 	ldrb.w	r8, [r9]
  40dee2:	e485      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40dee4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40dee6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40deea:	1deb      	adds	r3, r5, #7
  40deec:	f023 0307 	bic.w	r3, r3, #7
  40def0:	f103 0c08 	add.w	ip, r3, #8
  40def4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40def8:	e9d3 4500 	ldrd	r4, r5, [r3]
  40defc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40df00:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40df04:	f004 ffb0 	bl	412e68 <__fpclassifyd>
  40df08:	2801      	cmp	r0, #1
  40df0a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40df0e:	f040 835c 	bne.w	40e5ca <_svfprintf_r+0xe92>
  40df12:	2200      	movs	r2, #0
  40df14:	2300      	movs	r3, #0
  40df16:	f7fd f8bf 	bl	40b098 <__aeabi_dcmplt>
  40df1a:	2800      	cmp	r0, #0
  40df1c:	f040 8563 	bne.w	40e9e6 <_svfprintf_r+0x12ae>
  40df20:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40df24:	2503      	movs	r5, #3
  40df26:	950b      	str	r5, [sp, #44]	; 0x2c
  40df28:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40df2a:	4f46      	ldr	r7, [pc, #280]	; (40e044 <_svfprintf_r+0x90c>)
  40df2c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40df30:	4b45      	ldr	r3, [pc, #276]	; (40e048 <_svfprintf_r+0x910>)
  40df32:	2400      	movs	r4, #0
  40df34:	9509      	str	r5, [sp, #36]	; 0x24
  40df36:	2500      	movs	r5, #0
  40df38:	940a      	str	r4, [sp, #40]	; 0x28
  40df3a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40df3e:	bfd8      	it	le
  40df40:	461f      	movle	r7, r3
  40df42:	2403      	movs	r4, #3
  40df44:	9514      	str	r5, [sp, #80]	; 0x50
  40df46:	e58e      	b.n	40da66 <_svfprintf_r+0x32e>
  40df48:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40df4c:	f04c 0c20 	orr.w	ip, ip, #32
  40df50:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40df54:	f899 8000 	ldrb.w	r8, [r9]
  40df58:	e44a      	b.n	40d7f0 <_svfprintf_r+0xb8>
  40df5a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40df5c:	1de3      	adds	r3, r4, #7
  40df5e:	f023 0307 	bic.w	r3, r3, #7
  40df62:	f103 0508 	add.w	r5, r3, #8
  40df66:	9510      	str	r5, [sp, #64]	; 0x40
  40df68:	e9d3 4500 	ldrd	r4, r5, [r3]
  40df6c:	2300      	movs	r3, #0
  40df6e:	e54d      	b.n	40da0c <_svfprintf_r+0x2d4>
  40df70:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40df72:	1deb      	adds	r3, r5, #7
  40df74:	f023 0307 	bic.w	r3, r3, #7
  40df78:	f103 0c08 	add.w	ip, r3, #8
  40df7c:	e9d3 4500 	ldrd	r4, r5, [r3]
  40df80:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40df84:	2301      	movs	r3, #1
  40df86:	e541      	b.n	40da0c <_svfprintf_r+0x2d4>
  40df88:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40df8c:	f1b8 0f00 	cmp.w	r8, #0
  40df90:	f43f ace3 	beq.w	40d95a <_svfprintf_r+0x222>
  40df94:	2300      	movs	r3, #0
  40df96:	f04f 0c01 	mov.w	ip, #1
  40df9a:	469a      	mov	sl, r3
  40df9c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40dfa0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40dfa4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40dfa8:	930a      	str	r3, [sp, #40]	; 0x28
  40dfaa:	9314      	str	r3, [sp, #80]	; 0x50
  40dfac:	4664      	mov	r4, ip
  40dfae:	af2e      	add	r7, sp, #184	; 0xb8
  40dfb0:	e55f      	b.n	40da72 <_svfprintf_r+0x33a>
  40dfb2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dfb6:	e5b7      	b.n	40db28 <_svfprintf_r+0x3f0>
  40dfb8:	2b01      	cmp	r3, #1
  40dfba:	f000 80ec 	beq.w	40e196 <_svfprintf_r+0xa5e>
  40dfbe:	2b02      	cmp	r3, #2
  40dfc0:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40dfc4:	d118      	bne.n	40dff8 <_svfprintf_r+0x8c0>
  40dfc6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40dfca:	4619      	mov	r1, r3
  40dfcc:	f004 000f 	and.w	r0, r4, #15
  40dfd0:	0922      	lsrs	r2, r4, #4
  40dfd2:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40dfd6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40dfda:	092b      	lsrs	r3, r5, #4
  40dfdc:	7008      	strb	r0, [r1, #0]
  40dfde:	ea52 0003 	orrs.w	r0, r2, r3
  40dfe2:	460f      	mov	r7, r1
  40dfe4:	4614      	mov	r4, r2
  40dfe6:	461d      	mov	r5, r3
  40dfe8:	f101 31ff 	add.w	r1, r1, #4294967295
  40dfec:	d1ee      	bne.n	40dfcc <_svfprintf_r+0x894>
  40dfee:	9d08      	ldr	r5, [sp, #32]
  40dff0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40dff4:	1bec      	subs	r4, r5, r7
  40dff6:	e52d      	b.n	40da54 <_svfprintf_r+0x31c>
  40dff8:	08e0      	lsrs	r0, r4, #3
  40dffa:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40dffe:	f004 0207 	and.w	r2, r4, #7
  40e002:	08e9      	lsrs	r1, r5, #3
  40e004:	3230      	adds	r2, #48	; 0x30
  40e006:	ea50 0c01 	orrs.w	ip, r0, r1
  40e00a:	461f      	mov	r7, r3
  40e00c:	701a      	strb	r2, [r3, #0]
  40e00e:	4604      	mov	r4, r0
  40e010:	460d      	mov	r5, r1
  40e012:	f103 33ff 	add.w	r3, r3, #4294967295
  40e016:	d1ef      	bne.n	40dff8 <_svfprintf_r+0x8c0>
  40e018:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e01a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40e01e:	07e0      	lsls	r0, r4, #31
  40e020:	4639      	mov	r1, r7
  40e022:	f140 80c1 	bpl.w	40e1a8 <_svfprintf_r+0xa70>
  40e026:	2a30      	cmp	r2, #48	; 0x30
  40e028:	f000 80be 	beq.w	40e1a8 <_svfprintf_r+0xa70>
  40e02c:	9d08      	ldr	r5, [sp, #32]
  40e02e:	461f      	mov	r7, r3
  40e030:	2330      	movs	r3, #48	; 0x30
  40e032:	1bec      	subs	r4, r5, r7
  40e034:	f801 3c01 	strb.w	r3, [r1, #-1]
  40e038:	e50c      	b.n	40da54 <_svfprintf_r+0x31c>
  40e03a:	bf00      	nop
  40e03c:	00414c10 	.word	0x00414c10
  40e040:	00414c24 	.word	0x00414c24
  40e044:	00414c04 	.word	0x00414c04
  40e048:	00414c00 	.word	0x00414c00
  40e04c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40e050:	f340 80ad 	ble.w	40e1ae <_svfprintf_r+0xa76>
  40e054:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40e058:	2200      	movs	r2, #0
  40e05a:	2300      	movs	r3, #0
  40e05c:	f8cd c01c 	str.w	ip, [sp, #28]
  40e060:	f7fd f810 	bl	40b084 <__aeabi_dcmpeq>
  40e064:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40e068:	2800      	cmp	r0, #0
  40e06a:	f000 8126 	beq.w	40e2ba <_svfprintf_r+0xb82>
  40e06e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e070:	49aa      	ldr	r1, [pc, #680]	; (40e31c <_svfprintf_r+0xbe4>)
  40e072:	3301      	adds	r3, #1
  40e074:	f10c 0c01 	add.w	ip, ip, #1
  40e078:	2201      	movs	r2, #1
  40e07a:	2b07      	cmp	r3, #7
  40e07c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e080:	932c      	str	r3, [sp, #176]	; 0xb0
  40e082:	e886 0006 	stmia.w	r6, {r1, r2}
  40e086:	f300 82ed 	bgt.w	40e664 <_svfprintf_r+0xf2c>
  40e08a:	3608      	adds	r6, #8
  40e08c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e08e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e090:	42a3      	cmp	r3, r4
  40e092:	db03      	blt.n	40e09c <_svfprintf_r+0x964>
  40e094:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e096:	07ec      	lsls	r4, r5, #31
  40e098:	f57f adc0 	bpl.w	40dc1c <_svfprintf_r+0x4e4>
  40e09c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e09e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40e0a0:	3301      	adds	r3, #1
  40e0a2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e0a4:	44a4      	add	ip, r4
  40e0a6:	2b07      	cmp	r3, #7
  40e0a8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e0ac:	6035      	str	r5, [r6, #0]
  40e0ae:	6074      	str	r4, [r6, #4]
  40e0b0:	932c      	str	r3, [sp, #176]	; 0xb0
  40e0b2:	f300 833e 	bgt.w	40e732 <_svfprintf_r+0xffa>
  40e0b6:	3608      	adds	r6, #8
  40e0b8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e0ba:	1e6c      	subs	r4, r5, #1
  40e0bc:	2c00      	cmp	r4, #0
  40e0be:	f77f adad 	ble.w	40dc1c <_svfprintf_r+0x4e4>
  40e0c2:	2c10      	cmp	r4, #16
  40e0c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e0c6:	4d96      	ldr	r5, [pc, #600]	; (40e320 <_svfprintf_r+0xbe8>)
  40e0c8:	f340 8197 	ble.w	40e3fa <_svfprintf_r+0xcc2>
  40e0cc:	2710      	movs	r7, #16
  40e0ce:	4662      	mov	r2, ip
  40e0d0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e0d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40e0d8:	e004      	b.n	40e0e4 <_svfprintf_r+0x9ac>
  40e0da:	3608      	adds	r6, #8
  40e0dc:	3c10      	subs	r4, #16
  40e0de:	2c10      	cmp	r4, #16
  40e0e0:	f340 818a 	ble.w	40e3f8 <_svfprintf_r+0xcc0>
  40e0e4:	3301      	adds	r3, #1
  40e0e6:	3210      	adds	r2, #16
  40e0e8:	2b07      	cmp	r3, #7
  40e0ea:	922d      	str	r2, [sp, #180]	; 0xb4
  40e0ec:	932c      	str	r3, [sp, #176]	; 0xb0
  40e0ee:	e886 00a0 	stmia.w	r6, {r5, r7}
  40e0f2:	ddf2      	ble.n	40e0da <_svfprintf_r+0x9a2>
  40e0f4:	4640      	mov	r0, r8
  40e0f6:	4651      	mov	r1, sl
  40e0f8:	aa2b      	add	r2, sp, #172	; 0xac
  40e0fa:	f004 ff35 	bl	412f68 <__ssprint_r>
  40e0fe:	2800      	cmp	r0, #0
  40e100:	f47f ac32 	bne.w	40d968 <_svfprintf_r+0x230>
  40e104:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e106:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e108:	ae38      	add	r6, sp, #224	; 0xe0
  40e10a:	e7e7      	b.n	40e0dc <_svfprintf_r+0x9a4>
  40e10c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e10e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40e110:	ebc0 0a05 	rsb	sl, r0, r5
  40e114:	f1ba 0f00 	cmp.w	sl, #0
  40e118:	f77f ad2e 	ble.w	40db78 <_svfprintf_r+0x440>
  40e11c:	f1ba 0f10 	cmp.w	sl, #16
  40e120:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e122:	4d7f      	ldr	r5, [pc, #508]	; (40e320 <_svfprintf_r+0xbe8>)
  40e124:	dd2b      	ble.n	40e17e <_svfprintf_r+0xa46>
  40e126:	9412      	str	r4, [sp, #72]	; 0x48
  40e128:	4632      	mov	r2, r6
  40e12a:	f04f 0b10 	mov.w	fp, #16
  40e12e:	462e      	mov	r6, r5
  40e130:	4661      	mov	r1, ip
  40e132:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40e134:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40e136:	e006      	b.n	40e146 <_svfprintf_r+0xa0e>
  40e138:	f1aa 0a10 	sub.w	sl, sl, #16
  40e13c:	f1ba 0f10 	cmp.w	sl, #16
  40e140:	f102 0208 	add.w	r2, r2, #8
  40e144:	dd17      	ble.n	40e176 <_svfprintf_r+0xa3e>
  40e146:	3301      	adds	r3, #1
  40e148:	3110      	adds	r1, #16
  40e14a:	2b07      	cmp	r3, #7
  40e14c:	912d      	str	r1, [sp, #180]	; 0xb4
  40e14e:	932c      	str	r3, [sp, #176]	; 0xb0
  40e150:	e882 0840 	stmia.w	r2, {r6, fp}
  40e154:	ddf0      	ble.n	40e138 <_svfprintf_r+0xa00>
  40e156:	4620      	mov	r0, r4
  40e158:	4629      	mov	r1, r5
  40e15a:	aa2b      	add	r2, sp, #172	; 0xac
  40e15c:	f004 ff04 	bl	412f68 <__ssprint_r>
  40e160:	2800      	cmp	r0, #0
  40e162:	f47f ac01 	bne.w	40d968 <_svfprintf_r+0x230>
  40e166:	f1aa 0a10 	sub.w	sl, sl, #16
  40e16a:	f1ba 0f10 	cmp.w	sl, #16
  40e16e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40e170:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e172:	aa38      	add	r2, sp, #224	; 0xe0
  40e174:	dce7      	bgt.n	40e146 <_svfprintf_r+0xa0e>
  40e176:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40e178:	4635      	mov	r5, r6
  40e17a:	468c      	mov	ip, r1
  40e17c:	4616      	mov	r6, r2
  40e17e:	3301      	adds	r3, #1
  40e180:	44d4      	add	ip, sl
  40e182:	2b07      	cmp	r3, #7
  40e184:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e188:	932c      	str	r3, [sp, #176]	; 0xb0
  40e18a:	e886 0420 	stmia.w	r6, {r5, sl}
  40e18e:	f300 820f 	bgt.w	40e5b0 <_svfprintf_r+0xe78>
  40e192:	3608      	adds	r6, #8
  40e194:	e4f0      	b.n	40db78 <_svfprintf_r+0x440>
  40e196:	2d00      	cmp	r5, #0
  40e198:	bf08      	it	eq
  40e19a:	2c0a      	cmpeq	r4, #10
  40e19c:	f080 8138 	bcs.w	40e410 <_svfprintf_r+0xcd8>
  40e1a0:	3430      	adds	r4, #48	; 0x30
  40e1a2:	af48      	add	r7, sp, #288	; 0x120
  40e1a4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40e1a8:	9d08      	ldr	r5, [sp, #32]
  40e1aa:	1bec      	subs	r4, r5, r7
  40e1ac:	e452      	b.n	40da54 <_svfprintf_r+0x31c>
  40e1ae:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e1b0:	2c01      	cmp	r4, #1
  40e1b2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e1b4:	f340 81d2 	ble.w	40e55c <_svfprintf_r+0xe24>
  40e1b8:	3401      	adds	r4, #1
  40e1ba:	f10c 0301 	add.w	r3, ip, #1
  40e1be:	2201      	movs	r2, #1
  40e1c0:	2c07      	cmp	r4, #7
  40e1c2:	932d      	str	r3, [sp, #180]	; 0xb4
  40e1c4:	6037      	str	r7, [r6, #0]
  40e1c6:	942c      	str	r4, [sp, #176]	; 0xb0
  40e1c8:	6072      	str	r2, [r6, #4]
  40e1ca:	f300 81d8 	bgt.w	40e57e <_svfprintf_r+0xe46>
  40e1ce:	3608      	adds	r6, #8
  40e1d0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e1d2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40e1d6:	3401      	adds	r4, #1
  40e1d8:	6035      	str	r5, [r6, #0]
  40e1da:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e1dc:	4498      	add	r8, r3
  40e1de:	2c07      	cmp	r4, #7
  40e1e0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40e1e4:	942c      	str	r4, [sp, #176]	; 0xb0
  40e1e6:	6075      	str	r5, [r6, #4]
  40e1e8:	f300 81d5 	bgt.w	40e596 <_svfprintf_r+0xe5e>
  40e1ec:	3608      	adds	r6, #8
  40e1ee:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40e1f2:	2200      	movs	r2, #0
  40e1f4:	2300      	movs	r3, #0
  40e1f6:	f7fc ff45 	bl	40b084 <__aeabi_dcmpeq>
  40e1fa:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e1fc:	2800      	cmp	r0, #0
  40e1fe:	f040 80b9 	bne.w	40e374 <_svfprintf_r+0xc3c>
  40e202:	1e6b      	subs	r3, r5, #1
  40e204:	3401      	adds	r4, #1
  40e206:	3701      	adds	r7, #1
  40e208:	4498      	add	r8, r3
  40e20a:	2c07      	cmp	r4, #7
  40e20c:	942c      	str	r4, [sp, #176]	; 0xb0
  40e20e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40e212:	6037      	str	r7, [r6, #0]
  40e214:	6073      	str	r3, [r6, #4]
  40e216:	f300 80e2 	bgt.w	40e3de <_svfprintf_r+0xca6>
  40e21a:	3608      	adds	r6, #8
  40e21c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40e220:	3401      	adds	r4, #1
  40e222:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40e224:	44c4      	add	ip, r8
  40e226:	ab27      	add	r3, sp, #156	; 0x9c
  40e228:	2c07      	cmp	r4, #7
  40e22a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e22e:	942c      	str	r4, [sp, #176]	; 0xb0
  40e230:	e886 0028 	stmia.w	r6, {r3, r5}
  40e234:	f77f acf1 	ble.w	40dc1a <_svfprintf_r+0x4e2>
  40e238:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e23a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e23c:	aa2b      	add	r2, sp, #172	; 0xac
  40e23e:	f004 fe93 	bl	412f68 <__ssprint_r>
  40e242:	2800      	cmp	r0, #0
  40e244:	f47f ab90 	bne.w	40d968 <_svfprintf_r+0x230>
  40e248:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e24c:	ae38      	add	r6, sp, #224	; 0xe0
  40e24e:	e4e5      	b.n	40dc1c <_svfprintf_r+0x4e4>
  40e250:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e252:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e254:	aa2b      	add	r2, sp, #172	; 0xac
  40e256:	f004 fe87 	bl	412f68 <__ssprint_r>
  40e25a:	2800      	cmp	r0, #0
  40e25c:	f43f ad37 	beq.w	40dcce <_svfprintf_r+0x596>
  40e260:	f7ff bb82 	b.w	40d968 <_svfprintf_r+0x230>
  40e264:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e266:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e268:	aa2b      	add	r2, sp, #172	; 0xac
  40e26a:	f004 fe7d 	bl	412f68 <__ssprint_r>
  40e26e:	2800      	cmp	r0, #0
  40e270:	f47f ab7a 	bne.w	40d968 <_svfprintf_r+0x230>
  40e274:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e278:	ae38      	add	r6, sp, #224	; 0xe0
  40e27a:	e4bf      	b.n	40dbfc <_svfprintf_r+0x4c4>
  40e27c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e27e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e280:	aa2b      	add	r2, sp, #172	; 0xac
  40e282:	f004 fe71 	bl	412f68 <__ssprint_r>
  40e286:	2800      	cmp	r0, #0
  40e288:	f47f ab6e 	bne.w	40d968 <_svfprintf_r+0x230>
  40e28c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e290:	ae38      	add	r6, sp, #224	; 0xe0
  40e292:	e46d      	b.n	40db70 <_svfprintf_r+0x438>
  40e294:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e296:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e298:	aa2b      	add	r2, sp, #172	; 0xac
  40e29a:	f004 fe65 	bl	412f68 <__ssprint_r>
  40e29e:	2800      	cmp	r0, #0
  40e2a0:	f47f ab62 	bne.w	40d968 <_svfprintf_r+0x230>
  40e2a4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e2a8:	ae38      	add	r6, sp, #224	; 0xe0
  40e2aa:	e450      	b.n	40db4e <_svfprintf_r+0x416>
  40e2ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e2ae:	af38      	add	r7, sp, #224	; 0xe0
  40e2b0:	f7ff bbd0 	b.w	40da54 <_svfprintf_r+0x31c>
  40e2b4:	2302      	movs	r3, #2
  40e2b6:	f7ff bba9 	b.w	40da0c <_svfprintf_r+0x2d4>
  40e2ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e2bc:	2b00      	cmp	r3, #0
  40e2be:	f340 81dd 	ble.w	40e67c <_svfprintf_r+0xf44>
  40e2c2:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e2c4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e2c6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40e2ca:	42ac      	cmp	r4, r5
  40e2cc:	bfa8      	it	ge
  40e2ce:	462c      	movge	r4, r5
  40e2d0:	2c00      	cmp	r4, #0
  40e2d2:	44ba      	add	sl, r7
  40e2d4:	dd0b      	ble.n	40e2ee <_svfprintf_r+0xbb6>
  40e2d6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e2d8:	44a4      	add	ip, r4
  40e2da:	3301      	adds	r3, #1
  40e2dc:	2b07      	cmp	r3, #7
  40e2de:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e2e2:	6037      	str	r7, [r6, #0]
  40e2e4:	6074      	str	r4, [r6, #4]
  40e2e6:	932c      	str	r3, [sp, #176]	; 0xb0
  40e2e8:	f300 831e 	bgt.w	40e928 <_svfprintf_r+0x11f0>
  40e2ec:	3608      	adds	r6, #8
  40e2ee:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e2f0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40e2f4:	1b2c      	subs	r4, r5, r4
  40e2f6:	2c00      	cmp	r4, #0
  40e2f8:	f340 80d7 	ble.w	40e4aa <_svfprintf_r+0xd72>
  40e2fc:	2c10      	cmp	r4, #16
  40e2fe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e300:	4d07      	ldr	r5, [pc, #28]	; (40e320 <_svfprintf_r+0xbe8>)
  40e302:	f340 81a3 	ble.w	40e64c <_svfprintf_r+0xf14>
  40e306:	970a      	str	r7, [sp, #40]	; 0x28
  40e308:	f04f 0810 	mov.w	r8, #16
  40e30c:	462f      	mov	r7, r5
  40e30e:	4662      	mov	r2, ip
  40e310:	4625      	mov	r5, r4
  40e312:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40e316:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40e318:	e009      	b.n	40e32e <_svfprintf_r+0xbf6>
  40e31a:	bf00      	nop
  40e31c:	00414c40 	.word	0x00414c40
  40e320:	00414bf0 	.word	0x00414bf0
  40e324:	3608      	adds	r6, #8
  40e326:	3d10      	subs	r5, #16
  40e328:	2d10      	cmp	r5, #16
  40e32a:	f340 818b 	ble.w	40e644 <_svfprintf_r+0xf0c>
  40e32e:	3301      	adds	r3, #1
  40e330:	3210      	adds	r2, #16
  40e332:	2b07      	cmp	r3, #7
  40e334:	922d      	str	r2, [sp, #180]	; 0xb4
  40e336:	932c      	str	r3, [sp, #176]	; 0xb0
  40e338:	e886 0180 	stmia.w	r6, {r7, r8}
  40e33c:	ddf2      	ble.n	40e324 <_svfprintf_r+0xbec>
  40e33e:	4658      	mov	r0, fp
  40e340:	4621      	mov	r1, r4
  40e342:	aa2b      	add	r2, sp, #172	; 0xac
  40e344:	f004 fe10 	bl	412f68 <__ssprint_r>
  40e348:	2800      	cmp	r0, #0
  40e34a:	f47f ab0d 	bne.w	40d968 <_svfprintf_r+0x230>
  40e34e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e350:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e352:	ae38      	add	r6, sp, #224	; 0xe0
  40e354:	e7e7      	b.n	40e326 <_svfprintf_r+0xbee>
  40e356:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e358:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e35a:	aa2b      	add	r2, sp, #172	; 0xac
  40e35c:	f004 fe04 	bl	412f68 <__ssprint_r>
  40e360:	2800      	cmp	r0, #0
  40e362:	f47f ab01 	bne.w	40d968 <_svfprintf_r+0x230>
  40e366:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e36a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e36e:	ae38      	add	r6, sp, #224	; 0xe0
  40e370:	f7ff bbda 	b.w	40db28 <_svfprintf_r+0x3f0>
  40e374:	1e6f      	subs	r7, r5, #1
  40e376:	2f00      	cmp	r7, #0
  40e378:	f77f af50 	ble.w	40e21c <_svfprintf_r+0xae4>
  40e37c:	2f10      	cmp	r7, #16
  40e37e:	4dae      	ldr	r5, [pc, #696]	; (40e638 <_svfprintf_r+0xf00>)
  40e380:	dd23      	ble.n	40e3ca <_svfprintf_r+0xc92>
  40e382:	4643      	mov	r3, r8
  40e384:	f04f 0a10 	mov.w	sl, #16
  40e388:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e38c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40e390:	e004      	b.n	40e39c <_svfprintf_r+0xc64>
  40e392:	3f10      	subs	r7, #16
  40e394:	2f10      	cmp	r7, #16
  40e396:	f106 0608 	add.w	r6, r6, #8
  40e39a:	dd15      	ble.n	40e3c8 <_svfprintf_r+0xc90>
  40e39c:	3401      	adds	r4, #1
  40e39e:	3310      	adds	r3, #16
  40e3a0:	2c07      	cmp	r4, #7
  40e3a2:	932d      	str	r3, [sp, #180]	; 0xb4
  40e3a4:	942c      	str	r4, [sp, #176]	; 0xb0
  40e3a6:	e886 0420 	stmia.w	r6, {r5, sl}
  40e3aa:	ddf2      	ble.n	40e392 <_svfprintf_r+0xc5a>
  40e3ac:	4640      	mov	r0, r8
  40e3ae:	4659      	mov	r1, fp
  40e3b0:	aa2b      	add	r2, sp, #172	; 0xac
  40e3b2:	f004 fdd9 	bl	412f68 <__ssprint_r>
  40e3b6:	2800      	cmp	r0, #0
  40e3b8:	f47f aad6 	bne.w	40d968 <_svfprintf_r+0x230>
  40e3bc:	3f10      	subs	r7, #16
  40e3be:	2f10      	cmp	r7, #16
  40e3c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40e3c2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e3c4:	ae38      	add	r6, sp, #224	; 0xe0
  40e3c6:	dce9      	bgt.n	40e39c <_svfprintf_r+0xc64>
  40e3c8:	4698      	mov	r8, r3
  40e3ca:	3401      	adds	r4, #1
  40e3cc:	44b8      	add	r8, r7
  40e3ce:	2c07      	cmp	r4, #7
  40e3d0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40e3d4:	942c      	str	r4, [sp, #176]	; 0xb0
  40e3d6:	e886 00a0 	stmia.w	r6, {r5, r7}
  40e3da:	f77f af1e 	ble.w	40e21a <_svfprintf_r+0xae2>
  40e3de:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e3e0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e3e2:	aa2b      	add	r2, sp, #172	; 0xac
  40e3e4:	f004 fdc0 	bl	412f68 <__ssprint_r>
  40e3e8:	2800      	cmp	r0, #0
  40e3ea:	f47f aabd 	bne.w	40d968 <_svfprintf_r+0x230>
  40e3ee:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40e3f2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e3f4:	ae38      	add	r6, sp, #224	; 0xe0
  40e3f6:	e711      	b.n	40e21c <_svfprintf_r+0xae4>
  40e3f8:	4694      	mov	ip, r2
  40e3fa:	3301      	adds	r3, #1
  40e3fc:	44a4      	add	ip, r4
  40e3fe:	2b07      	cmp	r3, #7
  40e400:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e404:	932c      	str	r3, [sp, #176]	; 0xb0
  40e406:	6035      	str	r5, [r6, #0]
  40e408:	6074      	str	r4, [r6, #4]
  40e40a:	f77f ac06 	ble.w	40dc1a <_svfprintf_r+0x4e2>
  40e40e:	e713      	b.n	40e238 <_svfprintf_r+0xb00>
  40e410:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40e414:	4620      	mov	r0, r4
  40e416:	4629      	mov	r1, r5
  40e418:	220a      	movs	r2, #10
  40e41a:	2300      	movs	r3, #0
  40e41c:	f005 f80e 	bl	41343c <__aeabi_uldivmod>
  40e420:	3230      	adds	r2, #48	; 0x30
  40e422:	f88b 2000 	strb.w	r2, [fp]
  40e426:	4620      	mov	r0, r4
  40e428:	4629      	mov	r1, r5
  40e42a:	220a      	movs	r2, #10
  40e42c:	2300      	movs	r3, #0
  40e42e:	f005 f805 	bl	41343c <__aeabi_uldivmod>
  40e432:	4604      	mov	r4, r0
  40e434:	460d      	mov	r5, r1
  40e436:	ea54 0c05 	orrs.w	ip, r4, r5
  40e43a:	465f      	mov	r7, fp
  40e43c:	f10b 3bff 	add.w	fp, fp, #4294967295
  40e440:	d1e8      	bne.n	40e414 <_svfprintf_r+0xcdc>
  40e442:	9d08      	ldr	r5, [sp, #32]
  40e444:	1bec      	subs	r4, r5, r7
  40e446:	f7ff bb05 	b.w	40da54 <_svfprintf_r+0x31c>
  40e44a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e44c:	2301      	movs	r3, #1
  40e44e:	682c      	ldr	r4, [r5, #0]
  40e450:	3504      	adds	r5, #4
  40e452:	9510      	str	r5, [sp, #64]	; 0x40
  40e454:	2500      	movs	r5, #0
  40e456:	f7ff bad9 	b.w	40da0c <_svfprintf_r+0x2d4>
  40e45a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e45c:	682c      	ldr	r4, [r5, #0]
  40e45e:	3504      	adds	r5, #4
  40e460:	9510      	str	r5, [sp, #64]	; 0x40
  40e462:	2500      	movs	r5, #0
  40e464:	f7ff bad2 	b.w	40da0c <_svfprintf_r+0x2d4>
  40e468:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e46a:	682c      	ldr	r4, [r5, #0]
  40e46c:	3504      	adds	r5, #4
  40e46e:	9510      	str	r5, [sp, #64]	; 0x40
  40e470:	17e5      	asrs	r5, r4, #31
  40e472:	4622      	mov	r2, r4
  40e474:	462b      	mov	r3, r5
  40e476:	2a00      	cmp	r2, #0
  40e478:	f173 0c00 	sbcs.w	ip, r3, #0
  40e47c:	f6bf ac6c 	bge.w	40dd58 <_svfprintf_r+0x620>
  40e480:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e484:	4264      	negs	r4, r4
  40e486:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40e48a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e48e:	2301      	movs	r3, #1
  40e490:	f7ff bac0 	b.w	40da14 <_svfprintf_r+0x2dc>
  40e494:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e496:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e498:	aa2b      	add	r2, sp, #172	; 0xac
  40e49a:	f004 fd65 	bl	412f68 <__ssprint_r>
  40e49e:	2800      	cmp	r0, #0
  40e4a0:	f47f aa62 	bne.w	40d968 <_svfprintf_r+0x230>
  40e4a4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e4a8:	ae38      	add	r6, sp, #224	; 0xe0
  40e4aa:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e4ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e4ae:	442f      	add	r7, r5
  40e4b0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e4b2:	42ac      	cmp	r4, r5
  40e4b4:	db42      	blt.n	40e53c <_svfprintf_r+0xe04>
  40e4b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e4b8:	07e9      	lsls	r1, r5, #31
  40e4ba:	d43f      	bmi.n	40e53c <_svfprintf_r+0xe04>
  40e4bc:	9811      	ldr	r0, [sp, #68]	; 0x44
  40e4be:	ebc7 050a 	rsb	r5, r7, sl
  40e4c2:	1b04      	subs	r4, r0, r4
  40e4c4:	42ac      	cmp	r4, r5
  40e4c6:	bfb8      	it	lt
  40e4c8:	4625      	movlt	r5, r4
  40e4ca:	2d00      	cmp	r5, #0
  40e4cc:	dd0b      	ble.n	40e4e6 <_svfprintf_r+0xdae>
  40e4ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e4d0:	44ac      	add	ip, r5
  40e4d2:	3301      	adds	r3, #1
  40e4d4:	2b07      	cmp	r3, #7
  40e4d6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e4da:	6037      	str	r7, [r6, #0]
  40e4dc:	6075      	str	r5, [r6, #4]
  40e4de:	932c      	str	r3, [sp, #176]	; 0xb0
  40e4e0:	f300 824c 	bgt.w	40e97c <_svfprintf_r+0x1244>
  40e4e4:	3608      	adds	r6, #8
  40e4e6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40e4ea:	1b64      	subs	r4, r4, r5
  40e4ec:	2c00      	cmp	r4, #0
  40e4ee:	f77f ab95 	ble.w	40dc1c <_svfprintf_r+0x4e4>
  40e4f2:	2c10      	cmp	r4, #16
  40e4f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e4f6:	4d50      	ldr	r5, [pc, #320]	; (40e638 <_svfprintf_r+0xf00>)
  40e4f8:	f77f af7f 	ble.w	40e3fa <_svfprintf_r+0xcc2>
  40e4fc:	2710      	movs	r7, #16
  40e4fe:	4662      	mov	r2, ip
  40e500:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e504:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40e508:	e004      	b.n	40e514 <_svfprintf_r+0xddc>
  40e50a:	3608      	adds	r6, #8
  40e50c:	3c10      	subs	r4, #16
  40e50e:	2c10      	cmp	r4, #16
  40e510:	f77f af72 	ble.w	40e3f8 <_svfprintf_r+0xcc0>
  40e514:	3301      	adds	r3, #1
  40e516:	3210      	adds	r2, #16
  40e518:	2b07      	cmp	r3, #7
  40e51a:	922d      	str	r2, [sp, #180]	; 0xb4
  40e51c:	932c      	str	r3, [sp, #176]	; 0xb0
  40e51e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40e522:	ddf2      	ble.n	40e50a <_svfprintf_r+0xdd2>
  40e524:	4640      	mov	r0, r8
  40e526:	4651      	mov	r1, sl
  40e528:	aa2b      	add	r2, sp, #172	; 0xac
  40e52a:	f004 fd1d 	bl	412f68 <__ssprint_r>
  40e52e:	2800      	cmp	r0, #0
  40e530:	f47f aa1a 	bne.w	40d968 <_svfprintf_r+0x230>
  40e534:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e536:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e538:	ae38      	add	r6, sp, #224	; 0xe0
  40e53a:	e7e7      	b.n	40e50c <_svfprintf_r+0xdd4>
  40e53c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e53e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e540:	44ac      	add	ip, r5
  40e542:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e544:	3301      	adds	r3, #1
  40e546:	6035      	str	r5, [r6, #0]
  40e548:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e54a:	2b07      	cmp	r3, #7
  40e54c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e550:	6075      	str	r5, [r6, #4]
  40e552:	932c      	str	r3, [sp, #176]	; 0xb0
  40e554:	f300 81f4 	bgt.w	40e940 <_svfprintf_r+0x1208>
  40e558:	3608      	adds	r6, #8
  40e55a:	e7af      	b.n	40e4bc <_svfprintf_r+0xd84>
  40e55c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e55e:	07ea      	lsls	r2, r5, #31
  40e560:	f53f ae2a 	bmi.w	40e1b8 <_svfprintf_r+0xa80>
  40e564:	3401      	adds	r4, #1
  40e566:	f10c 0801 	add.w	r8, ip, #1
  40e56a:	2301      	movs	r3, #1
  40e56c:	2c07      	cmp	r4, #7
  40e56e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40e572:	942c      	str	r4, [sp, #176]	; 0xb0
  40e574:	6037      	str	r7, [r6, #0]
  40e576:	6073      	str	r3, [r6, #4]
  40e578:	f77f ae4f 	ble.w	40e21a <_svfprintf_r+0xae2>
  40e57c:	e72f      	b.n	40e3de <_svfprintf_r+0xca6>
  40e57e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e580:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e582:	aa2b      	add	r2, sp, #172	; 0xac
  40e584:	f004 fcf0 	bl	412f68 <__ssprint_r>
  40e588:	2800      	cmp	r0, #0
  40e58a:	f47f a9ed 	bne.w	40d968 <_svfprintf_r+0x230>
  40e58e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40e590:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e592:	ae38      	add	r6, sp, #224	; 0xe0
  40e594:	e61c      	b.n	40e1d0 <_svfprintf_r+0xa98>
  40e596:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e598:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e59a:	aa2b      	add	r2, sp, #172	; 0xac
  40e59c:	f004 fce4 	bl	412f68 <__ssprint_r>
  40e5a0:	2800      	cmp	r0, #0
  40e5a2:	f47f a9e1 	bne.w	40d968 <_svfprintf_r+0x230>
  40e5a6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40e5aa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e5ac:	ae38      	add	r6, sp, #224	; 0xe0
  40e5ae:	e61e      	b.n	40e1ee <_svfprintf_r+0xab6>
  40e5b0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e5b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e5b4:	aa2b      	add	r2, sp, #172	; 0xac
  40e5b6:	f004 fcd7 	bl	412f68 <__ssprint_r>
  40e5ba:	2800      	cmp	r0, #0
  40e5bc:	f47f a9d4 	bne.w	40d968 <_svfprintf_r+0x230>
  40e5c0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e5c4:	ae38      	add	r6, sp, #224	; 0xe0
  40e5c6:	f7ff bad7 	b.w	40db78 <_svfprintf_r+0x440>
  40e5ca:	f004 fc4d 	bl	412e68 <__fpclassifyd>
  40e5ce:	2800      	cmp	r0, #0
  40e5d0:	f040 80bb 	bne.w	40e74a <_svfprintf_r+0x1012>
  40e5d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e5d6:	4f19      	ldr	r7, [pc, #100]	; (40e63c <_svfprintf_r+0xf04>)
  40e5d8:	4b19      	ldr	r3, [pc, #100]	; (40e640 <_svfprintf_r+0xf08>)
  40e5da:	f04f 0c03 	mov.w	ip, #3
  40e5de:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40e5e2:	9409      	str	r4, [sp, #36]	; 0x24
  40e5e4:	900a      	str	r0, [sp, #40]	; 0x28
  40e5e6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e5ea:	9014      	str	r0, [sp, #80]	; 0x50
  40e5ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40e5f0:	bfd8      	it	le
  40e5f2:	461f      	movle	r7, r3
  40e5f4:	4664      	mov	r4, ip
  40e5f6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e5fa:	f7ff ba34 	b.w	40da66 <_svfprintf_r+0x32e>
  40e5fe:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e600:	0664      	lsls	r4, r4, #25
  40e602:	f140 8150 	bpl.w	40e8a6 <_svfprintf_r+0x116e>
  40e606:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40e60a:	2500      	movs	r5, #0
  40e60c:	f8bc 4000 	ldrh.w	r4, [ip]
  40e610:	f10c 0c04 	add.w	ip, ip, #4
  40e614:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40e618:	f7ff b9e4 	b.w	40d9e4 <_svfprintf_r+0x2ac>
  40e61c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e620:	f01c 0f10 	tst.w	ip, #16
  40e624:	f000 8146 	beq.w	40e8b4 <_svfprintf_r+0x117c>
  40e628:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40e62a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40e62c:	6823      	ldr	r3, [r4, #0]
  40e62e:	3404      	adds	r4, #4
  40e630:	9410      	str	r4, [sp, #64]	; 0x40
  40e632:	601d      	str	r5, [r3, #0]
  40e634:	f7ff b8a6 	b.w	40d784 <_svfprintf_r+0x4c>
  40e638:	00414bf0 	.word	0x00414bf0
  40e63c:	00414c0c 	.word	0x00414c0c
  40e640:	00414c08 	.word	0x00414c08
  40e644:	462c      	mov	r4, r5
  40e646:	463d      	mov	r5, r7
  40e648:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e64a:	4694      	mov	ip, r2
  40e64c:	3301      	adds	r3, #1
  40e64e:	44a4      	add	ip, r4
  40e650:	2b07      	cmp	r3, #7
  40e652:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e656:	932c      	str	r3, [sp, #176]	; 0xb0
  40e658:	6035      	str	r5, [r6, #0]
  40e65a:	6074      	str	r4, [r6, #4]
  40e65c:	f73f af1a 	bgt.w	40e494 <_svfprintf_r+0xd5c>
  40e660:	3608      	adds	r6, #8
  40e662:	e722      	b.n	40e4aa <_svfprintf_r+0xd72>
  40e664:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e666:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e668:	aa2b      	add	r2, sp, #172	; 0xac
  40e66a:	f004 fc7d 	bl	412f68 <__ssprint_r>
  40e66e:	2800      	cmp	r0, #0
  40e670:	f47f a97a 	bne.w	40d968 <_svfprintf_r+0x230>
  40e674:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e678:	ae38      	add	r6, sp, #224	; 0xe0
  40e67a:	e507      	b.n	40e08c <_svfprintf_r+0x954>
  40e67c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40e67e:	49b7      	ldr	r1, [pc, #732]	; (40e95c <_svfprintf_r+0x1224>)
  40e680:	3201      	adds	r2, #1
  40e682:	f10c 0c01 	add.w	ip, ip, #1
  40e686:	2001      	movs	r0, #1
  40e688:	2a07      	cmp	r2, #7
  40e68a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e68e:	922c      	str	r2, [sp, #176]	; 0xb0
  40e690:	6031      	str	r1, [r6, #0]
  40e692:	6070      	str	r0, [r6, #4]
  40e694:	f300 80f7 	bgt.w	40e886 <_svfprintf_r+0x114e>
  40e698:	3608      	adds	r6, #8
  40e69a:	461c      	mov	r4, r3
  40e69c:	b92c      	cbnz	r4, 40e6aa <_svfprintf_r+0xf72>
  40e69e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e6a0:	b91d      	cbnz	r5, 40e6aa <_svfprintf_r+0xf72>
  40e6a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e6a4:	07e8      	lsls	r0, r5, #31
  40e6a6:	f57f aab9 	bpl.w	40dc1c <_svfprintf_r+0x4e4>
  40e6aa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e6ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e6ae:	9918      	ldr	r1, [sp, #96]	; 0x60
  40e6b0:	3301      	adds	r3, #1
  40e6b2:	6035      	str	r5, [r6, #0]
  40e6b4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e6b6:	4461      	add	r1, ip
  40e6b8:	2b07      	cmp	r3, #7
  40e6ba:	912d      	str	r1, [sp, #180]	; 0xb4
  40e6bc:	6075      	str	r5, [r6, #4]
  40e6be:	932c      	str	r3, [sp, #176]	; 0xb0
  40e6c0:	f300 81de 	bgt.w	40ea80 <_svfprintf_r+0x1348>
  40e6c4:	f106 0208 	add.w	r2, r6, #8
  40e6c8:	4264      	negs	r4, r4
  40e6ca:	2c00      	cmp	r4, #0
  40e6cc:	f340 810b 	ble.w	40e8e6 <_svfprintf_r+0x11ae>
  40e6d0:	2c10      	cmp	r4, #16
  40e6d2:	4da3      	ldr	r5, [pc, #652]	; (40e960 <_svfprintf_r+0x1228>)
  40e6d4:	f340 8148 	ble.w	40e968 <_svfprintf_r+0x1230>
  40e6d8:	46a3      	mov	fp, r4
  40e6da:	2610      	movs	r6, #16
  40e6dc:	460c      	mov	r4, r1
  40e6de:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e6e2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40e6e6:	e006      	b.n	40e6f6 <_svfprintf_r+0xfbe>
  40e6e8:	3208      	adds	r2, #8
  40e6ea:	f1ab 0b10 	sub.w	fp, fp, #16
  40e6ee:	f1bb 0f10 	cmp.w	fp, #16
  40e6f2:	f340 8137 	ble.w	40e964 <_svfprintf_r+0x122c>
  40e6f6:	3301      	adds	r3, #1
  40e6f8:	3410      	adds	r4, #16
  40e6fa:	2b07      	cmp	r3, #7
  40e6fc:	942d      	str	r4, [sp, #180]	; 0xb4
  40e6fe:	932c      	str	r3, [sp, #176]	; 0xb0
  40e700:	e882 0060 	stmia.w	r2, {r5, r6}
  40e704:	ddf0      	ble.n	40e6e8 <_svfprintf_r+0xfb0>
  40e706:	4640      	mov	r0, r8
  40e708:	4651      	mov	r1, sl
  40e70a:	aa2b      	add	r2, sp, #172	; 0xac
  40e70c:	f004 fc2c 	bl	412f68 <__ssprint_r>
  40e710:	2800      	cmp	r0, #0
  40e712:	f47f a929 	bne.w	40d968 <_svfprintf_r+0x230>
  40e716:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40e718:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e71a:	aa38      	add	r2, sp, #224	; 0xe0
  40e71c:	e7e5      	b.n	40e6ea <_svfprintf_r+0xfb2>
  40e71e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e720:	f109 0901 	add.w	r9, r9, #1
  40e724:	f044 0420 	orr.w	r4, r4, #32
  40e728:	9409      	str	r4, [sp, #36]	; 0x24
  40e72a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40e72e:	f7ff b85f 	b.w	40d7f0 <_svfprintf_r+0xb8>
  40e732:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e734:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e736:	aa2b      	add	r2, sp, #172	; 0xac
  40e738:	f004 fc16 	bl	412f68 <__ssprint_r>
  40e73c:	2800      	cmp	r0, #0
  40e73e:	f47f a913 	bne.w	40d968 <_svfprintf_r+0x230>
  40e742:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e746:	ae38      	add	r6, sp, #224	; 0xe0
  40e748:	e4b6      	b.n	40e0b8 <_svfprintf_r+0x980>
  40e74a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e74c:	f028 0a20 	bic.w	sl, r8, #32
  40e750:	3501      	adds	r5, #1
  40e752:	f000 80a5 	beq.w	40e8a0 <_svfprintf_r+0x1168>
  40e756:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e75a:	d104      	bne.n	40e766 <_svfprintf_r+0x102e>
  40e75c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e75e:	2d00      	cmp	r5, #0
  40e760:	bf08      	it	eq
  40e762:	2501      	moveq	r5, #1
  40e764:	950a      	str	r5, [sp, #40]	; 0x28
  40e766:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e76a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40e76e:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40e772:	2b00      	cmp	r3, #0
  40e774:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40e778:	f2c0 819c 	blt.w	40eab4 <_svfprintf_r+0x137c>
  40e77c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40e780:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40e784:	f04f 0b00 	mov.w	fp, #0
  40e788:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e78c:	f000 819b 	beq.w	40eac6 <_svfprintf_r+0x138e>
  40e790:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40e794:	f000 81a9 	beq.w	40eaea <_svfprintf_r+0x13b2>
  40e798:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40e79c:	bf0a      	itet	eq
  40e79e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40e7a0:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40e7a2:	1c65      	addeq	r5, r4, #1
  40e7a4:	2002      	movs	r0, #2
  40e7a6:	a925      	add	r1, sp, #148	; 0x94
  40e7a8:	aa26      	add	r2, sp, #152	; 0x98
  40e7aa:	ab29      	add	r3, sp, #164	; 0xa4
  40e7ac:	e88d 0021 	stmia.w	sp, {r0, r5}
  40e7b0:	9203      	str	r2, [sp, #12]
  40e7b2:	9304      	str	r3, [sp, #16]
  40e7b4:	9102      	str	r1, [sp, #8]
  40e7b6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e7b8:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e7bc:	f001 fa04 	bl	40fbc8 <_dtoa_r>
  40e7c0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40e7c4:	4607      	mov	r7, r0
  40e7c6:	d002      	beq.n	40e7ce <_svfprintf_r+0x1096>
  40e7c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40e7cc:	d105      	bne.n	40e7da <_svfprintf_r+0x10a2>
  40e7ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e7d2:	f01c 0f01 	tst.w	ip, #1
  40e7d6:	f000 819c 	beq.w	40eb12 <_svfprintf_r+0x13da>
  40e7da:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40e7de:	eb07 0405 	add.w	r4, r7, r5
  40e7e2:	f000 811c 	beq.w	40ea1e <_svfprintf_r+0x12e6>
  40e7e6:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40e7ea:	2200      	movs	r2, #0
  40e7ec:	2300      	movs	r3, #0
  40e7ee:	f7fc fc49 	bl	40b084 <__aeabi_dcmpeq>
  40e7f2:	2800      	cmp	r0, #0
  40e7f4:	f040 8105 	bne.w	40ea02 <_svfprintf_r+0x12ca>
  40e7f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e7fa:	429c      	cmp	r4, r3
  40e7fc:	d906      	bls.n	40e80c <_svfprintf_r+0x10d4>
  40e7fe:	2130      	movs	r1, #48	; 0x30
  40e800:	1c5a      	adds	r2, r3, #1
  40e802:	9229      	str	r2, [sp, #164]	; 0xa4
  40e804:	7019      	strb	r1, [r3, #0]
  40e806:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e808:	429c      	cmp	r4, r3
  40e80a:	d8f9      	bhi.n	40e800 <_svfprintf_r+0x10c8>
  40e80c:	1bdb      	subs	r3, r3, r7
  40e80e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e812:	9311      	str	r3, [sp, #68]	; 0x44
  40e814:	f000 80ed 	beq.w	40e9f2 <_svfprintf_r+0x12ba>
  40e818:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40e81c:	f340 81f2 	ble.w	40ec04 <_svfprintf_r+0x14cc>
  40e820:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e824:	f000 8168 	beq.w	40eaf8 <_svfprintf_r+0x13c0>
  40e828:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e82a:	9414      	str	r4, [sp, #80]	; 0x50
  40e82c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e82e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e830:	42ac      	cmp	r4, r5
  40e832:	f300 8132 	bgt.w	40ea9a <_svfprintf_r+0x1362>
  40e836:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e83a:	f01c 0f01 	tst.w	ip, #1
  40e83e:	f040 81ad 	bne.w	40eb9c <_svfprintf_r+0x1464>
  40e842:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40e846:	462c      	mov	r4, r5
  40e848:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e84c:	f1bb 0f00 	cmp.w	fp, #0
  40e850:	f040 80b2 	bne.w	40e9b8 <_svfprintf_r+0x1280>
  40e854:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e856:	930b      	str	r3, [sp, #44]	; 0x2c
  40e858:	9509      	str	r5, [sp, #36]	; 0x24
  40e85a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40e85e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e862:	f7ff b900 	b.w	40da66 <_svfprintf_r+0x32e>
  40e866:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e868:	2140      	movs	r1, #64	; 0x40
  40e86a:	f003 f97f 	bl	411b6c <_malloc_r>
  40e86e:	6020      	str	r0, [r4, #0]
  40e870:	6120      	str	r0, [r4, #16]
  40e872:	2800      	cmp	r0, #0
  40e874:	f000 81bf 	beq.w	40ebf6 <_svfprintf_r+0x14be>
  40e878:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40e87c:	2340      	movs	r3, #64	; 0x40
  40e87e:	f8cc 3014 	str.w	r3, [ip, #20]
  40e882:	f7fe bf6f 	b.w	40d764 <_svfprintf_r+0x2c>
  40e886:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e888:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e88a:	aa2b      	add	r2, sp, #172	; 0xac
  40e88c:	f004 fb6c 	bl	412f68 <__ssprint_r>
  40e890:	2800      	cmp	r0, #0
  40e892:	f47f a869 	bne.w	40d968 <_svfprintf_r+0x230>
  40e896:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e898:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e89c:	ae38      	add	r6, sp, #224	; 0xe0
  40e89e:	e6fd      	b.n	40e69c <_svfprintf_r+0xf64>
  40e8a0:	2406      	movs	r4, #6
  40e8a2:	940a      	str	r4, [sp, #40]	; 0x28
  40e8a4:	e75f      	b.n	40e766 <_svfprintf_r+0x102e>
  40e8a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e8a8:	682c      	ldr	r4, [r5, #0]
  40e8aa:	3504      	adds	r5, #4
  40e8ac:	9510      	str	r5, [sp, #64]	; 0x40
  40e8ae:	2500      	movs	r5, #0
  40e8b0:	f7ff b898 	b.w	40d9e4 <_svfprintf_r+0x2ac>
  40e8b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e8b8:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40e8bc:	f000 8087 	beq.w	40e9ce <_svfprintf_r+0x1296>
  40e8c0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40e8c2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40e8c4:	6823      	ldr	r3, [r4, #0]
  40e8c6:	3404      	adds	r4, #4
  40e8c8:	9410      	str	r4, [sp, #64]	; 0x40
  40e8ca:	801d      	strh	r5, [r3, #0]
  40e8cc:	f7fe bf5a 	b.w	40d784 <_svfprintf_r+0x4c>
  40e8d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e8d2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e8d4:	aa2b      	add	r2, sp, #172	; 0xac
  40e8d6:	f004 fb47 	bl	412f68 <__ssprint_r>
  40e8da:	2800      	cmp	r0, #0
  40e8dc:	f47f a844 	bne.w	40d968 <_svfprintf_r+0x230>
  40e8e0:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40e8e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e8e4:	aa38      	add	r2, sp, #224	; 0xe0
  40e8e6:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40e8ea:	3301      	adds	r3, #1
  40e8ec:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e8ee:	448c      	add	ip, r1
  40e8f0:	2b07      	cmp	r3, #7
  40e8f2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e8f6:	932c      	str	r3, [sp, #176]	; 0xb0
  40e8f8:	6017      	str	r7, [r2, #0]
  40e8fa:	6054      	str	r4, [r2, #4]
  40e8fc:	f73f ac9c 	bgt.w	40e238 <_svfprintf_r+0xb00>
  40e900:	f102 0608 	add.w	r6, r2, #8
  40e904:	f7ff b98a 	b.w	40dc1c <_svfprintf_r+0x4e4>
  40e908:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40e90c:	f7fd fb5a 	bl	40bfc4 <strlen>
  40e910:	9510      	str	r5, [sp, #64]	; 0x40
  40e912:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40e914:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40e918:	4604      	mov	r4, r0
  40e91a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e91e:	9514      	str	r5, [sp, #80]	; 0x50
  40e920:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e924:	f7ff b89f 	b.w	40da66 <_svfprintf_r+0x32e>
  40e928:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e92a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e92c:	aa2b      	add	r2, sp, #172	; 0xac
  40e92e:	f004 fb1b 	bl	412f68 <__ssprint_r>
  40e932:	2800      	cmp	r0, #0
  40e934:	f47f a818 	bne.w	40d968 <_svfprintf_r+0x230>
  40e938:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e93c:	ae38      	add	r6, sp, #224	; 0xe0
  40e93e:	e4d6      	b.n	40e2ee <_svfprintf_r+0xbb6>
  40e940:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e942:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e944:	aa2b      	add	r2, sp, #172	; 0xac
  40e946:	f004 fb0f 	bl	412f68 <__ssprint_r>
  40e94a:	2800      	cmp	r0, #0
  40e94c:	f47f a80c 	bne.w	40d968 <_svfprintf_r+0x230>
  40e950:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e952:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e956:	ae38      	add	r6, sp, #224	; 0xe0
  40e958:	e5b0      	b.n	40e4bc <_svfprintf_r+0xd84>
  40e95a:	bf00      	nop
  40e95c:	00414c40 	.word	0x00414c40
  40e960:	00414bf0 	.word	0x00414bf0
  40e964:	4621      	mov	r1, r4
  40e966:	465c      	mov	r4, fp
  40e968:	3301      	adds	r3, #1
  40e96a:	4421      	add	r1, r4
  40e96c:	2b07      	cmp	r3, #7
  40e96e:	912d      	str	r1, [sp, #180]	; 0xb4
  40e970:	932c      	str	r3, [sp, #176]	; 0xb0
  40e972:	6015      	str	r5, [r2, #0]
  40e974:	6054      	str	r4, [r2, #4]
  40e976:	dcab      	bgt.n	40e8d0 <_svfprintf_r+0x1198>
  40e978:	3208      	adds	r2, #8
  40e97a:	e7b4      	b.n	40e8e6 <_svfprintf_r+0x11ae>
  40e97c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e97e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40e980:	aa2b      	add	r2, sp, #172	; 0xac
  40e982:	f004 faf1 	bl	412f68 <__ssprint_r>
  40e986:	2800      	cmp	r0, #0
  40e988:	f47e afee 	bne.w	40d968 <_svfprintf_r+0x230>
  40e98c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e98e:	9911      	ldr	r1, [sp, #68]	; 0x44
  40e990:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e994:	1b0c      	subs	r4, r1, r4
  40e996:	ae38      	add	r6, sp, #224	; 0xe0
  40e998:	e5a5      	b.n	40e4e6 <_svfprintf_r+0xdae>
  40e99a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e99c:	46ba      	mov	sl, r7
  40e99e:	2c06      	cmp	r4, #6
  40e9a0:	bf28      	it	cs
  40e9a2:	2406      	movcs	r4, #6
  40e9a4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e9a8:	970a      	str	r7, [sp, #40]	; 0x28
  40e9aa:	9714      	str	r7, [sp, #80]	; 0x50
  40e9ac:	9510      	str	r5, [sp, #64]	; 0x40
  40e9ae:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40e9b2:	4f97      	ldr	r7, [pc, #604]	; (40ec10 <_svfprintf_r+0x14d8>)
  40e9b4:	f7ff b857 	b.w	40da66 <_svfprintf_r+0x32e>
  40e9b8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e9ba:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e9be:	9509      	str	r5, [sp, #36]	; 0x24
  40e9c0:	2500      	movs	r5, #0
  40e9c2:	930b      	str	r3, [sp, #44]	; 0x2c
  40e9c4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e9c8:	950a      	str	r5, [sp, #40]	; 0x28
  40e9ca:	f7ff b84f 	b.w	40da6c <_svfprintf_r+0x334>
  40e9ce:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40e9d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40e9d4:	f8dc 3000 	ldr.w	r3, [ip]
  40e9d8:	f10c 0c04 	add.w	ip, ip, #4
  40e9dc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40e9e0:	601c      	str	r4, [r3, #0]
  40e9e2:	f7fe becf 	b.w	40d784 <_svfprintf_r+0x4c>
  40e9e6:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e9ea:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e9ee:	f7ff ba99 	b.w	40df24 <_svfprintf_r+0x7ec>
  40e9f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e9f4:	1cdc      	adds	r4, r3, #3
  40e9f6:	db19      	blt.n	40ea2c <_svfprintf_r+0x12f4>
  40e9f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40e9fa:	429c      	cmp	r4, r3
  40e9fc:	db16      	blt.n	40ea2c <_svfprintf_r+0x12f4>
  40e9fe:	9314      	str	r3, [sp, #80]	; 0x50
  40ea00:	e714      	b.n	40e82c <_svfprintf_r+0x10f4>
  40ea02:	4623      	mov	r3, r4
  40ea04:	e702      	b.n	40e80c <_svfprintf_r+0x10d4>
  40ea06:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40ea0a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40ea0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40ea10:	9510      	str	r5, [sp, #64]	; 0x40
  40ea12:	900a      	str	r0, [sp, #40]	; 0x28
  40ea14:	9014      	str	r0, [sp, #80]	; 0x50
  40ea16:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40ea1a:	f7ff b824 	b.w	40da66 <_svfprintf_r+0x32e>
  40ea1e:	783b      	ldrb	r3, [r7, #0]
  40ea20:	2b30      	cmp	r3, #48	; 0x30
  40ea22:	f000 80ad 	beq.w	40eb80 <_svfprintf_r+0x1448>
  40ea26:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40ea28:	442c      	add	r4, r5
  40ea2a:	e6dc      	b.n	40e7e6 <_svfprintf_r+0x10ae>
  40ea2c:	f1a8 0802 	sub.w	r8, r8, #2
  40ea30:	1e59      	subs	r1, r3, #1
  40ea32:	2900      	cmp	r1, #0
  40ea34:	9125      	str	r1, [sp, #148]	; 0x94
  40ea36:	bfba      	itte	lt
  40ea38:	4249      	neglt	r1, r1
  40ea3a:	232d      	movlt	r3, #45	; 0x2d
  40ea3c:	232b      	movge	r3, #43	; 0x2b
  40ea3e:	2909      	cmp	r1, #9
  40ea40:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40ea44:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40ea48:	dc65      	bgt.n	40eb16 <_svfprintf_r+0x13de>
  40ea4a:	2330      	movs	r3, #48	; 0x30
  40ea4c:	3130      	adds	r1, #48	; 0x30
  40ea4e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40ea52:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40ea56:	ab28      	add	r3, sp, #160	; 0xa0
  40ea58:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40ea5a:	aa27      	add	r2, sp, #156	; 0x9c
  40ea5c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ea5e:	1a9a      	subs	r2, r3, r2
  40ea60:	2d01      	cmp	r5, #1
  40ea62:	9219      	str	r2, [sp, #100]	; 0x64
  40ea64:	4414      	add	r4, r2
  40ea66:	f340 80b7 	ble.w	40ebd8 <_svfprintf_r+0x14a0>
  40ea6a:	3401      	adds	r4, #1
  40ea6c:	2500      	movs	r5, #0
  40ea6e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ea72:	9514      	str	r5, [sp, #80]	; 0x50
  40ea74:	e6ea      	b.n	40e84c <_svfprintf_r+0x1114>
  40ea76:	2400      	movs	r4, #0
  40ea78:	4681      	mov	r9, r0
  40ea7a:	940a      	str	r4, [sp, #40]	; 0x28
  40ea7c:	f7fe beba 	b.w	40d7f4 <_svfprintf_r+0xbc>
  40ea80:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ea82:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ea84:	aa2b      	add	r2, sp, #172	; 0xac
  40ea86:	f004 fa6f 	bl	412f68 <__ssprint_r>
  40ea8a:	2800      	cmp	r0, #0
  40ea8c:	f47e af6c 	bne.w	40d968 <_svfprintf_r+0x230>
  40ea90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40ea92:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40ea94:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ea96:	aa38      	add	r2, sp, #224	; 0xe0
  40ea98:	e616      	b.n	40e6c8 <_svfprintf_r+0xf90>
  40ea9a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40ea9c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40ea9e:	2c00      	cmp	r4, #0
  40eaa0:	bfd4      	ite	le
  40eaa2:	f1c4 0402 	rsble	r4, r4, #2
  40eaa6:	2401      	movgt	r4, #1
  40eaa8:	442c      	add	r4, r5
  40eaaa:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40eaae:	f04f 0867 	mov.w	r8, #103	; 0x67
  40eab2:	e6cb      	b.n	40e84c <_svfprintf_r+0x1114>
  40eab4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40eab6:	9816      	ldr	r0, [sp, #88]	; 0x58
  40eab8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40eabc:	9020      	str	r0, [sp, #128]	; 0x80
  40eabe:	9121      	str	r1, [sp, #132]	; 0x84
  40eac0:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40eac4:	e660      	b.n	40e788 <_svfprintf_r+0x1050>
  40eac6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40eac8:	2003      	movs	r0, #3
  40eaca:	a925      	add	r1, sp, #148	; 0x94
  40eacc:	aa26      	add	r2, sp, #152	; 0x98
  40eace:	ab29      	add	r3, sp, #164	; 0xa4
  40ead0:	9501      	str	r5, [sp, #4]
  40ead2:	9000      	str	r0, [sp, #0]
  40ead4:	9203      	str	r2, [sp, #12]
  40ead6:	9304      	str	r3, [sp, #16]
  40ead8:	9102      	str	r1, [sp, #8]
  40eada:	980d      	ldr	r0, [sp, #52]	; 0x34
  40eadc:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40eae0:	f001 f872 	bl	40fbc8 <_dtoa_r>
  40eae4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40eae6:	4607      	mov	r7, r0
  40eae8:	e677      	b.n	40e7da <_svfprintf_r+0x10a2>
  40eaea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40eaec:	2003      	movs	r0, #3
  40eaee:	a925      	add	r1, sp, #148	; 0x94
  40eaf0:	aa26      	add	r2, sp, #152	; 0x98
  40eaf2:	ab29      	add	r3, sp, #164	; 0xa4
  40eaf4:	9401      	str	r4, [sp, #4]
  40eaf6:	e7ec      	b.n	40ead2 <_svfprintf_r+0x139a>
  40eaf8:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40eafa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40eafc:	2d00      	cmp	r5, #0
  40eafe:	9514      	str	r5, [sp, #80]	; 0x50
  40eb00:	dd63      	ble.n	40ebca <_svfprintf_r+0x1492>
  40eb02:	bbb4      	cbnz	r4, 40eb72 <_svfprintf_r+0x143a>
  40eb04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40eb06:	07e8      	lsls	r0, r5, #31
  40eb08:	d433      	bmi.n	40eb72 <_svfprintf_r+0x143a>
  40eb0a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40eb0c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40eb10:	e69c      	b.n	40e84c <_svfprintf_r+0x1114>
  40eb12:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40eb14:	e67a      	b.n	40e80c <_svfprintf_r+0x10d4>
  40eb16:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40eb1a:	4d3e      	ldr	r5, [pc, #248]	; (40ec14 <_svfprintf_r+0x14dc>)
  40eb1c:	17cb      	asrs	r3, r1, #31
  40eb1e:	fb85 5001 	smull	r5, r0, r5, r1
  40eb22:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40eb26:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40eb2a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40eb2e:	2809      	cmp	r0, #9
  40eb30:	4613      	mov	r3, r2
  40eb32:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40eb36:	701a      	strb	r2, [r3, #0]
  40eb38:	4601      	mov	r1, r0
  40eb3a:	f103 32ff 	add.w	r2, r3, #4294967295
  40eb3e:	dcec      	bgt.n	40eb1a <_svfprintf_r+0x13e2>
  40eb40:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40eb44:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40eb48:	b2c9      	uxtb	r1, r1
  40eb4a:	4294      	cmp	r4, r2
  40eb4c:	f803 1c01 	strb.w	r1, [r3, #-1]
  40eb50:	d95a      	bls.n	40ec08 <_svfprintf_r+0x14d0>
  40eb52:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40eb56:	461a      	mov	r2, r3
  40eb58:	e001      	b.n	40eb5e <_svfprintf_r+0x1426>
  40eb5a:	f812 1b01 	ldrb.w	r1, [r2], #1
  40eb5e:	42a2      	cmp	r2, r4
  40eb60:	f800 1f01 	strb.w	r1, [r0, #1]!
  40eb64:	d1f9      	bne.n	40eb5a <_svfprintf_r+0x1422>
  40eb66:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40eb6a:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40eb6e:	3bf6      	subs	r3, #246	; 0xf6
  40eb70:	e772      	b.n	40ea58 <_svfprintf_r+0x1320>
  40eb72:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40eb74:	1c6c      	adds	r4, r5, #1
  40eb76:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40eb78:	442c      	add	r4, r5
  40eb7a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40eb7e:	e665      	b.n	40e84c <_svfprintf_r+0x1114>
  40eb80:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40eb84:	2200      	movs	r2, #0
  40eb86:	2300      	movs	r3, #0
  40eb88:	f7fc fa7c 	bl	40b084 <__aeabi_dcmpeq>
  40eb8c:	2800      	cmp	r0, #0
  40eb8e:	f47f af4a 	bne.w	40ea26 <_svfprintf_r+0x12ee>
  40eb92:	f1c5 0501 	rsb	r5, r5, #1
  40eb96:	9525      	str	r5, [sp, #148]	; 0x94
  40eb98:	442c      	add	r4, r5
  40eb9a:	e624      	b.n	40e7e6 <_svfprintf_r+0x10ae>
  40eb9c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40eb9e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40eba2:	1c6c      	adds	r4, r5, #1
  40eba4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40eba8:	e650      	b.n	40e84c <_svfprintf_r+0x1114>
  40ebaa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40ebac:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ebb0:	682d      	ldr	r5, [r5, #0]
  40ebb2:	f10c 0304 	add.w	r3, ip, #4
  40ebb6:	2d00      	cmp	r5, #0
  40ebb8:	f899 8001 	ldrb.w	r8, [r9, #1]
  40ebbc:	950a      	str	r5, [sp, #40]	; 0x28
  40ebbe:	9310      	str	r3, [sp, #64]	; 0x40
  40ebc0:	4681      	mov	r9, r0
  40ebc2:	f6be ae15 	bge.w	40d7f0 <_svfprintf_r+0xb8>
  40ebc6:	f7fe be10 	b.w	40d7ea <_svfprintf_r+0xb2>
  40ebca:	b97c      	cbnz	r4, 40ebec <_svfprintf_r+0x14b4>
  40ebcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ebce:	07e9      	lsls	r1, r5, #31
  40ebd0:	d40c      	bmi.n	40ebec <_svfprintf_r+0x14b4>
  40ebd2:	2301      	movs	r3, #1
  40ebd4:	461c      	mov	r4, r3
  40ebd6:	e639      	b.n	40e84c <_svfprintf_r+0x1114>
  40ebd8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ebdc:	f01c 0301 	ands.w	r3, ip, #1
  40ebe0:	f47f af43 	bne.w	40ea6a <_svfprintf_r+0x1332>
  40ebe4:	9314      	str	r3, [sp, #80]	; 0x50
  40ebe6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ebea:	e62f      	b.n	40e84c <_svfprintf_r+0x1114>
  40ebec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ebee:	1cac      	adds	r4, r5, #2
  40ebf0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ebf4:	e62a      	b.n	40e84c <_svfprintf_r+0x1114>
  40ebf6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40ebf8:	230c      	movs	r3, #12
  40ebfa:	602b      	str	r3, [r5, #0]
  40ebfc:	f04f 30ff 	mov.w	r0, #4294967295
  40ec00:	f7fe beba 	b.w	40d978 <_svfprintf_r+0x240>
  40ec04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ec06:	e713      	b.n	40ea30 <_svfprintf_r+0x12f8>
  40ec08:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40ec0c:	e724      	b.n	40ea58 <_svfprintf_r+0x1320>
  40ec0e:	bf00      	nop
  40ec10:	00414c38 	.word	0x00414c38
  40ec14:	66666667 	.word	0x66666667

0040ec18 <__sprint_r.part.0>:
  40ec18:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40ec1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ec1e:	049c      	lsls	r4, r3, #18
  40ec20:	460e      	mov	r6, r1
  40ec22:	4680      	mov	r8, r0
  40ec24:	4691      	mov	r9, r2
  40ec26:	d52a      	bpl.n	40ec7e <__sprint_r.part.0+0x66>
  40ec28:	6893      	ldr	r3, [r2, #8]
  40ec2a:	6812      	ldr	r2, [r2, #0]
  40ec2c:	f102 0a08 	add.w	sl, r2, #8
  40ec30:	b31b      	cbz	r3, 40ec7a <__sprint_r.part.0+0x62>
  40ec32:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40ec36:	08bf      	lsrs	r7, r7, #2
  40ec38:	d017      	beq.n	40ec6a <__sprint_r.part.0+0x52>
  40ec3a:	3d04      	subs	r5, #4
  40ec3c:	2400      	movs	r4, #0
  40ec3e:	e001      	b.n	40ec44 <__sprint_r.part.0+0x2c>
  40ec40:	42a7      	cmp	r7, r4
  40ec42:	d010      	beq.n	40ec66 <__sprint_r.part.0+0x4e>
  40ec44:	4640      	mov	r0, r8
  40ec46:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40ec4a:	4632      	mov	r2, r6
  40ec4c:	f002 f82e 	bl	410cac <_fputwc_r>
  40ec50:	1c43      	adds	r3, r0, #1
  40ec52:	f104 0401 	add.w	r4, r4, #1
  40ec56:	d1f3      	bne.n	40ec40 <__sprint_r.part.0+0x28>
  40ec58:	2300      	movs	r3, #0
  40ec5a:	f8c9 3008 	str.w	r3, [r9, #8]
  40ec5e:	f8c9 3004 	str.w	r3, [r9, #4]
  40ec62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ec66:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40ec6a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40ec6e:	f8c9 3008 	str.w	r3, [r9, #8]
  40ec72:	f10a 0a08 	add.w	sl, sl, #8
  40ec76:	2b00      	cmp	r3, #0
  40ec78:	d1db      	bne.n	40ec32 <__sprint_r.part.0+0x1a>
  40ec7a:	2000      	movs	r0, #0
  40ec7c:	e7ec      	b.n	40ec58 <__sprint_r.part.0+0x40>
  40ec7e:	f002 f98f 	bl	410fa0 <__sfvwrite_r>
  40ec82:	2300      	movs	r3, #0
  40ec84:	f8c9 3008 	str.w	r3, [r9, #8]
  40ec88:	f8c9 3004 	str.w	r3, [r9, #4]
  40ec8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040ec90 <_vfiprintf_r>:
  40ec90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ec94:	b0b1      	sub	sp, #196	; 0xc4
  40ec96:	461c      	mov	r4, r3
  40ec98:	9102      	str	r1, [sp, #8]
  40ec9a:	4690      	mov	r8, r2
  40ec9c:	9308      	str	r3, [sp, #32]
  40ec9e:	9006      	str	r0, [sp, #24]
  40eca0:	b118      	cbz	r0, 40ecaa <_vfiprintf_r+0x1a>
  40eca2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40eca4:	2b00      	cmp	r3, #0
  40eca6:	f000 80e8 	beq.w	40ee7a <_vfiprintf_r+0x1ea>
  40ecaa:	9d02      	ldr	r5, [sp, #8]
  40ecac:	89ab      	ldrh	r3, [r5, #12]
  40ecae:	b29a      	uxth	r2, r3
  40ecb0:	0490      	lsls	r0, r2, #18
  40ecb2:	d407      	bmi.n	40ecc4 <_vfiprintf_r+0x34>
  40ecb4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40ecb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40ecba:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40ecbe:	81ab      	strh	r3, [r5, #12]
  40ecc0:	b29a      	uxth	r2, r3
  40ecc2:	6669      	str	r1, [r5, #100]	; 0x64
  40ecc4:	0711      	lsls	r1, r2, #28
  40ecc6:	f140 80b7 	bpl.w	40ee38 <_vfiprintf_r+0x1a8>
  40ecca:	f8dd b008 	ldr.w	fp, [sp, #8]
  40ecce:	f8db 3010 	ldr.w	r3, [fp, #16]
  40ecd2:	2b00      	cmp	r3, #0
  40ecd4:	f000 80b0 	beq.w	40ee38 <_vfiprintf_r+0x1a8>
  40ecd8:	f002 021a 	and.w	r2, r2, #26
  40ecdc:	2a0a      	cmp	r2, #10
  40ecde:	f000 80b7 	beq.w	40ee50 <_vfiprintf_r+0x1c0>
  40ece2:	2300      	movs	r3, #0
  40ece4:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40ece8:	930a      	str	r3, [sp, #40]	; 0x28
  40ecea:	9315      	str	r3, [sp, #84]	; 0x54
  40ecec:	9314      	str	r3, [sp, #80]	; 0x50
  40ecee:	9309      	str	r3, [sp, #36]	; 0x24
  40ecf0:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40ecf4:	464e      	mov	r6, r9
  40ecf6:	f898 3000 	ldrb.w	r3, [r8]
  40ecfa:	2b00      	cmp	r3, #0
  40ecfc:	f000 84c8 	beq.w	40f690 <_vfiprintf_r+0xa00>
  40ed00:	2b25      	cmp	r3, #37	; 0x25
  40ed02:	f000 84c5 	beq.w	40f690 <_vfiprintf_r+0xa00>
  40ed06:	f108 0201 	add.w	r2, r8, #1
  40ed0a:	e001      	b.n	40ed10 <_vfiprintf_r+0x80>
  40ed0c:	2b25      	cmp	r3, #37	; 0x25
  40ed0e:	d004      	beq.n	40ed1a <_vfiprintf_r+0x8a>
  40ed10:	7813      	ldrb	r3, [r2, #0]
  40ed12:	4614      	mov	r4, r2
  40ed14:	3201      	adds	r2, #1
  40ed16:	2b00      	cmp	r3, #0
  40ed18:	d1f8      	bne.n	40ed0c <_vfiprintf_r+0x7c>
  40ed1a:	ebc8 0504 	rsb	r5, r8, r4
  40ed1e:	b195      	cbz	r5, 40ed46 <_vfiprintf_r+0xb6>
  40ed20:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ed22:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ed24:	3301      	adds	r3, #1
  40ed26:	442a      	add	r2, r5
  40ed28:	2b07      	cmp	r3, #7
  40ed2a:	f8c6 8000 	str.w	r8, [r6]
  40ed2e:	6075      	str	r5, [r6, #4]
  40ed30:	9215      	str	r2, [sp, #84]	; 0x54
  40ed32:	9314      	str	r3, [sp, #80]	; 0x50
  40ed34:	dd7b      	ble.n	40ee2e <_vfiprintf_r+0x19e>
  40ed36:	2a00      	cmp	r2, #0
  40ed38:	f040 84d5 	bne.w	40f6e6 <_vfiprintf_r+0xa56>
  40ed3c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ed3e:	9214      	str	r2, [sp, #80]	; 0x50
  40ed40:	4428      	add	r0, r5
  40ed42:	464e      	mov	r6, r9
  40ed44:	9009      	str	r0, [sp, #36]	; 0x24
  40ed46:	7823      	ldrb	r3, [r4, #0]
  40ed48:	2b00      	cmp	r3, #0
  40ed4a:	f000 83ed 	beq.w	40f528 <_vfiprintf_r+0x898>
  40ed4e:	2100      	movs	r1, #0
  40ed50:	f04f 0200 	mov.w	r2, #0
  40ed54:	f04f 3cff 	mov.w	ip, #4294967295
  40ed58:	7863      	ldrb	r3, [r4, #1]
  40ed5a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40ed5e:	9104      	str	r1, [sp, #16]
  40ed60:	468a      	mov	sl, r1
  40ed62:	f104 0801 	add.w	r8, r4, #1
  40ed66:	4608      	mov	r0, r1
  40ed68:	4665      	mov	r5, ip
  40ed6a:	f108 0801 	add.w	r8, r8, #1
  40ed6e:	f1a3 0220 	sub.w	r2, r3, #32
  40ed72:	2a58      	cmp	r2, #88	; 0x58
  40ed74:	f200 82d9 	bhi.w	40f32a <_vfiprintf_r+0x69a>
  40ed78:	e8df f012 	tbh	[pc, r2, lsl #1]
  40ed7c:	02d702cb 	.word	0x02d702cb
  40ed80:	02d202d7 	.word	0x02d202d7
  40ed84:	02d702d7 	.word	0x02d702d7
  40ed88:	02d702d7 	.word	0x02d702d7
  40ed8c:	02d702d7 	.word	0x02d702d7
  40ed90:	028f0282 	.word	0x028f0282
  40ed94:	008402d7 	.word	0x008402d7
  40ed98:	02d70293 	.word	0x02d70293
  40ed9c:	0196012b 	.word	0x0196012b
  40eda0:	01960196 	.word	0x01960196
  40eda4:	01960196 	.word	0x01960196
  40eda8:	01960196 	.word	0x01960196
  40edac:	01960196 	.word	0x01960196
  40edb0:	02d702d7 	.word	0x02d702d7
  40edb4:	02d702d7 	.word	0x02d702d7
  40edb8:	02d702d7 	.word	0x02d702d7
  40edbc:	02d702d7 	.word	0x02d702d7
  40edc0:	02d702d7 	.word	0x02d702d7
  40edc4:	02d70130 	.word	0x02d70130
  40edc8:	02d702d7 	.word	0x02d702d7
  40edcc:	02d702d7 	.word	0x02d702d7
  40edd0:	02d702d7 	.word	0x02d702d7
  40edd4:	02d702d7 	.word	0x02d702d7
  40edd8:	017b02d7 	.word	0x017b02d7
  40eddc:	02d702d7 	.word	0x02d702d7
  40ede0:	02d702d7 	.word	0x02d702d7
  40ede4:	01a402d7 	.word	0x01a402d7
  40ede8:	02d702d7 	.word	0x02d702d7
  40edec:	02d701bf 	.word	0x02d701bf
  40edf0:	02d702d7 	.word	0x02d702d7
  40edf4:	02d702d7 	.word	0x02d702d7
  40edf8:	02d702d7 	.word	0x02d702d7
  40edfc:	02d702d7 	.word	0x02d702d7
  40ee00:	01e402d7 	.word	0x01e402d7
  40ee04:	02d701fa 	.word	0x02d701fa
  40ee08:	02d702d7 	.word	0x02d702d7
  40ee0c:	01fa0216 	.word	0x01fa0216
  40ee10:	02d702d7 	.word	0x02d702d7
  40ee14:	02d7021b 	.word	0x02d7021b
  40ee18:	00890228 	.word	0x00890228
  40ee1c:	027d0266 	.word	0x027d0266
  40ee20:	023a02d7 	.word	0x023a02d7
  40ee24:	011902d7 	.word	0x011902d7
  40ee28:	02d702d7 	.word	0x02d702d7
  40ee2c:	02af      	.short	0x02af
  40ee2e:	3608      	adds	r6, #8
  40ee30:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ee32:	4428      	add	r0, r5
  40ee34:	9009      	str	r0, [sp, #36]	; 0x24
  40ee36:	e786      	b.n	40ed46 <_vfiprintf_r+0xb6>
  40ee38:	9806      	ldr	r0, [sp, #24]
  40ee3a:	9902      	ldr	r1, [sp, #8]
  40ee3c:	f000 fdb6 	bl	40f9ac <__swsetup_r>
  40ee40:	b9b0      	cbnz	r0, 40ee70 <_vfiprintf_r+0x1e0>
  40ee42:	9d02      	ldr	r5, [sp, #8]
  40ee44:	89aa      	ldrh	r2, [r5, #12]
  40ee46:	f002 021a 	and.w	r2, r2, #26
  40ee4a:	2a0a      	cmp	r2, #10
  40ee4c:	f47f af49 	bne.w	40ece2 <_vfiprintf_r+0x52>
  40ee50:	f8dd b008 	ldr.w	fp, [sp, #8]
  40ee54:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40ee58:	2b00      	cmp	r3, #0
  40ee5a:	f6ff af42 	blt.w	40ece2 <_vfiprintf_r+0x52>
  40ee5e:	9806      	ldr	r0, [sp, #24]
  40ee60:	4659      	mov	r1, fp
  40ee62:	4642      	mov	r2, r8
  40ee64:	4623      	mov	r3, r4
  40ee66:	f000 fd3d 	bl	40f8e4 <__sbprintf>
  40ee6a:	b031      	add	sp, #196	; 0xc4
  40ee6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ee70:	f04f 30ff 	mov.w	r0, #4294967295
  40ee74:	b031      	add	sp, #196	; 0xc4
  40ee76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ee7a:	f001 fe81 	bl	410b80 <__sinit>
  40ee7e:	e714      	b.n	40ecaa <_vfiprintf_r+0x1a>
  40ee80:	4240      	negs	r0, r0
  40ee82:	9308      	str	r3, [sp, #32]
  40ee84:	f04a 0a04 	orr.w	sl, sl, #4
  40ee88:	f898 3000 	ldrb.w	r3, [r8]
  40ee8c:	e76d      	b.n	40ed6a <_vfiprintf_r+0xda>
  40ee8e:	f01a 0320 	ands.w	r3, sl, #32
  40ee92:	9004      	str	r0, [sp, #16]
  40ee94:	46ac      	mov	ip, r5
  40ee96:	f000 80f4 	beq.w	40f082 <_vfiprintf_r+0x3f2>
  40ee9a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40ee9e:	f10b 0307 	add.w	r3, fp, #7
  40eea2:	f023 0307 	bic.w	r3, r3, #7
  40eea6:	f103 0408 	add.w	r4, r3, #8
  40eeaa:	9408      	str	r4, [sp, #32]
  40eeac:	e9d3 4500 	ldrd	r4, r5, [r3]
  40eeb0:	2300      	movs	r3, #0
  40eeb2:	f04f 0000 	mov.w	r0, #0
  40eeb6:	2100      	movs	r1, #0
  40eeb8:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40eebc:	f8cd c014 	str.w	ip, [sp, #20]
  40eec0:	9107      	str	r1, [sp, #28]
  40eec2:	f1bc 0f00 	cmp.w	ip, #0
  40eec6:	bfa8      	it	ge
  40eec8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40eecc:	ea54 0205 	orrs.w	r2, r4, r5
  40eed0:	f040 80ad 	bne.w	40f02e <_vfiprintf_r+0x39e>
  40eed4:	f1bc 0f00 	cmp.w	ip, #0
  40eed8:	f040 80a9 	bne.w	40f02e <_vfiprintf_r+0x39e>
  40eedc:	2b00      	cmp	r3, #0
  40eede:	f040 83c0 	bne.w	40f662 <_vfiprintf_r+0x9d2>
  40eee2:	f01a 0f01 	tst.w	sl, #1
  40eee6:	f000 83bc 	beq.w	40f662 <_vfiprintf_r+0x9d2>
  40eeea:	2330      	movs	r3, #48	; 0x30
  40eeec:	af30      	add	r7, sp, #192	; 0xc0
  40eeee:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40eef2:	ebc7 0409 	rsb	r4, r7, r9
  40eef6:	9405      	str	r4, [sp, #20]
  40eef8:	f8dd b014 	ldr.w	fp, [sp, #20]
  40eefc:	9c07      	ldr	r4, [sp, #28]
  40eefe:	45e3      	cmp	fp, ip
  40ef00:	bfb8      	it	lt
  40ef02:	46e3      	movlt	fp, ip
  40ef04:	f8cd b00c 	str.w	fp, [sp, #12]
  40ef08:	b11c      	cbz	r4, 40ef12 <_vfiprintf_r+0x282>
  40ef0a:	f10b 0b01 	add.w	fp, fp, #1
  40ef0e:	f8cd b00c 	str.w	fp, [sp, #12]
  40ef12:	f01a 0502 	ands.w	r5, sl, #2
  40ef16:	9507      	str	r5, [sp, #28]
  40ef18:	d005      	beq.n	40ef26 <_vfiprintf_r+0x296>
  40ef1a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40ef1e:	f10b 0b02 	add.w	fp, fp, #2
  40ef22:	f8cd b00c 	str.w	fp, [sp, #12]
  40ef26:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40ef2a:	930b      	str	r3, [sp, #44]	; 0x2c
  40ef2c:	f040 821b 	bne.w	40f366 <_vfiprintf_r+0x6d6>
  40ef30:	9d04      	ldr	r5, [sp, #16]
  40ef32:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40ef36:	ebcb 0405 	rsb	r4, fp, r5
  40ef3a:	2c00      	cmp	r4, #0
  40ef3c:	f340 8213 	ble.w	40f366 <_vfiprintf_r+0x6d6>
  40ef40:	2c10      	cmp	r4, #16
  40ef42:	f340 8489 	ble.w	40f858 <_vfiprintf_r+0xbc8>
  40ef46:	4dbe      	ldr	r5, [pc, #760]	; (40f240 <_vfiprintf_r+0x5b0>)
  40ef48:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ef4a:	462b      	mov	r3, r5
  40ef4c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40ef4e:	4625      	mov	r5, r4
  40ef50:	f04f 0b10 	mov.w	fp, #16
  40ef54:	4664      	mov	r4, ip
  40ef56:	46b4      	mov	ip, r6
  40ef58:	461e      	mov	r6, r3
  40ef5a:	e006      	b.n	40ef6a <_vfiprintf_r+0x2da>
  40ef5c:	1c83      	adds	r3, r0, #2
  40ef5e:	f10c 0c08 	add.w	ip, ip, #8
  40ef62:	4608      	mov	r0, r1
  40ef64:	3d10      	subs	r5, #16
  40ef66:	2d10      	cmp	r5, #16
  40ef68:	dd11      	ble.n	40ef8e <_vfiprintf_r+0x2fe>
  40ef6a:	1c41      	adds	r1, r0, #1
  40ef6c:	3210      	adds	r2, #16
  40ef6e:	2907      	cmp	r1, #7
  40ef70:	9215      	str	r2, [sp, #84]	; 0x54
  40ef72:	e88c 0840 	stmia.w	ip, {r6, fp}
  40ef76:	9114      	str	r1, [sp, #80]	; 0x50
  40ef78:	ddf0      	ble.n	40ef5c <_vfiprintf_r+0x2cc>
  40ef7a:	2a00      	cmp	r2, #0
  40ef7c:	f040 81e6 	bne.w	40f34c <_vfiprintf_r+0x6bc>
  40ef80:	3d10      	subs	r5, #16
  40ef82:	2d10      	cmp	r5, #16
  40ef84:	f04f 0301 	mov.w	r3, #1
  40ef88:	4610      	mov	r0, r2
  40ef8a:	46cc      	mov	ip, r9
  40ef8c:	dced      	bgt.n	40ef6a <_vfiprintf_r+0x2da>
  40ef8e:	4631      	mov	r1, r6
  40ef90:	4666      	mov	r6, ip
  40ef92:	46a4      	mov	ip, r4
  40ef94:	462c      	mov	r4, r5
  40ef96:	460d      	mov	r5, r1
  40ef98:	4422      	add	r2, r4
  40ef9a:	2b07      	cmp	r3, #7
  40ef9c:	9215      	str	r2, [sp, #84]	; 0x54
  40ef9e:	6035      	str	r5, [r6, #0]
  40efa0:	6074      	str	r4, [r6, #4]
  40efa2:	9314      	str	r3, [sp, #80]	; 0x50
  40efa4:	f300 836d 	bgt.w	40f682 <_vfiprintf_r+0x9f2>
  40efa8:	3608      	adds	r6, #8
  40efaa:	1c59      	adds	r1, r3, #1
  40efac:	e1de      	b.n	40f36c <_vfiprintf_r+0x6dc>
  40efae:	f01a 0f20 	tst.w	sl, #32
  40efb2:	9004      	str	r0, [sp, #16]
  40efb4:	46ac      	mov	ip, r5
  40efb6:	f000 808d 	beq.w	40f0d4 <_vfiprintf_r+0x444>
  40efba:	9d08      	ldr	r5, [sp, #32]
  40efbc:	1deb      	adds	r3, r5, #7
  40efbe:	f023 0307 	bic.w	r3, r3, #7
  40efc2:	f103 0b08 	add.w	fp, r3, #8
  40efc6:	e9d3 4500 	ldrd	r4, r5, [r3]
  40efca:	f8cd b020 	str.w	fp, [sp, #32]
  40efce:	2301      	movs	r3, #1
  40efd0:	e76f      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40efd2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40efd6:	f898 3000 	ldrb.w	r3, [r8]
  40efda:	e6c6      	b.n	40ed6a <_vfiprintf_r+0xda>
  40efdc:	f04a 0a10 	orr.w	sl, sl, #16
  40efe0:	f01a 0f20 	tst.w	sl, #32
  40efe4:	9004      	str	r0, [sp, #16]
  40efe6:	46ac      	mov	ip, r5
  40efe8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40efec:	f000 80c8 	beq.w	40f180 <_vfiprintf_r+0x4f0>
  40eff0:	9c08      	ldr	r4, [sp, #32]
  40eff2:	1de1      	adds	r1, r4, #7
  40eff4:	f021 0107 	bic.w	r1, r1, #7
  40eff8:	e9d1 2300 	ldrd	r2, r3, [r1]
  40effc:	3108      	adds	r1, #8
  40effe:	9108      	str	r1, [sp, #32]
  40f000:	4614      	mov	r4, r2
  40f002:	461d      	mov	r5, r3
  40f004:	2a00      	cmp	r2, #0
  40f006:	f173 0b00 	sbcs.w	fp, r3, #0
  40f00a:	f2c0 83ce 	blt.w	40f7aa <_vfiprintf_r+0xb1a>
  40f00e:	f1bc 0f00 	cmp.w	ip, #0
  40f012:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40f016:	bfa8      	it	ge
  40f018:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40f01c:	ea54 0205 	orrs.w	r2, r4, r5
  40f020:	9007      	str	r0, [sp, #28]
  40f022:	f8cd c014 	str.w	ip, [sp, #20]
  40f026:	f04f 0301 	mov.w	r3, #1
  40f02a:	f43f af53 	beq.w	40eed4 <_vfiprintf_r+0x244>
  40f02e:	2b01      	cmp	r3, #1
  40f030:	f000 8319 	beq.w	40f666 <_vfiprintf_r+0x9d6>
  40f034:	2b02      	cmp	r3, #2
  40f036:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40f03a:	f040 824c 	bne.w	40f4d6 <_vfiprintf_r+0x846>
  40f03e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40f042:	4619      	mov	r1, r3
  40f044:	f004 000f 	and.w	r0, r4, #15
  40f048:	0922      	lsrs	r2, r4, #4
  40f04a:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40f04e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40f052:	092b      	lsrs	r3, r5, #4
  40f054:	7008      	strb	r0, [r1, #0]
  40f056:	ea52 0003 	orrs.w	r0, r2, r3
  40f05a:	460f      	mov	r7, r1
  40f05c:	4614      	mov	r4, r2
  40f05e:	461d      	mov	r5, r3
  40f060:	f101 31ff 	add.w	r1, r1, #4294967295
  40f064:	d1ee      	bne.n	40f044 <_vfiprintf_r+0x3b4>
  40f066:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40f06a:	ebc7 0309 	rsb	r3, r7, r9
  40f06e:	9305      	str	r3, [sp, #20]
  40f070:	e742      	b.n	40eef8 <_vfiprintf_r+0x268>
  40f072:	f04a 0a10 	orr.w	sl, sl, #16
  40f076:	f01a 0320 	ands.w	r3, sl, #32
  40f07a:	9004      	str	r0, [sp, #16]
  40f07c:	46ac      	mov	ip, r5
  40f07e:	f47f af0c 	bne.w	40ee9a <_vfiprintf_r+0x20a>
  40f082:	f01a 0210 	ands.w	r2, sl, #16
  40f086:	f040 8311 	bne.w	40f6ac <_vfiprintf_r+0xa1c>
  40f08a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40f08e:	f000 830d 	beq.w	40f6ac <_vfiprintf_r+0xa1c>
  40f092:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f096:	4613      	mov	r3, r2
  40f098:	f8bb 4000 	ldrh.w	r4, [fp]
  40f09c:	f10b 0b04 	add.w	fp, fp, #4
  40f0a0:	2500      	movs	r5, #0
  40f0a2:	f8cd b020 	str.w	fp, [sp, #32]
  40f0a6:	e704      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40f0a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f0ac:	2000      	movs	r0, #0
  40f0ae:	f818 3b01 	ldrb.w	r3, [r8], #1
  40f0b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40f0b6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40f0ba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f0be:	2a09      	cmp	r2, #9
  40f0c0:	d9f5      	bls.n	40f0ae <_vfiprintf_r+0x41e>
  40f0c2:	e654      	b.n	40ed6e <_vfiprintf_r+0xde>
  40f0c4:	f04a 0a10 	orr.w	sl, sl, #16
  40f0c8:	f01a 0f20 	tst.w	sl, #32
  40f0cc:	9004      	str	r0, [sp, #16]
  40f0ce:	46ac      	mov	ip, r5
  40f0d0:	f47f af73 	bne.w	40efba <_vfiprintf_r+0x32a>
  40f0d4:	f01a 0f10 	tst.w	sl, #16
  40f0d8:	f040 82ef 	bne.w	40f6ba <_vfiprintf_r+0xa2a>
  40f0dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f0e0:	f000 82eb 	beq.w	40f6ba <_vfiprintf_r+0xa2a>
  40f0e4:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f0e8:	2500      	movs	r5, #0
  40f0ea:	f8bb 4000 	ldrh.w	r4, [fp]
  40f0ee:	f10b 0b04 	add.w	fp, fp, #4
  40f0f2:	2301      	movs	r3, #1
  40f0f4:	f8cd b020 	str.w	fp, [sp, #32]
  40f0f8:	e6db      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40f0fa:	46ac      	mov	ip, r5
  40f0fc:	4d51      	ldr	r5, [pc, #324]	; (40f244 <_vfiprintf_r+0x5b4>)
  40f0fe:	f01a 0f20 	tst.w	sl, #32
  40f102:	9004      	str	r0, [sp, #16]
  40f104:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f108:	950a      	str	r5, [sp, #40]	; 0x28
  40f10a:	f000 80f0 	beq.w	40f2ee <_vfiprintf_r+0x65e>
  40f10e:	9d08      	ldr	r5, [sp, #32]
  40f110:	1dea      	adds	r2, r5, #7
  40f112:	f022 0207 	bic.w	r2, r2, #7
  40f116:	f102 0b08 	add.w	fp, r2, #8
  40f11a:	f8cd b020 	str.w	fp, [sp, #32]
  40f11e:	e9d2 4500 	ldrd	r4, r5, [r2]
  40f122:	f01a 0f01 	tst.w	sl, #1
  40f126:	f000 82aa 	beq.w	40f67e <_vfiprintf_r+0x9ee>
  40f12a:	ea54 0b05 	orrs.w	fp, r4, r5
  40f12e:	f000 82a6 	beq.w	40f67e <_vfiprintf_r+0x9ee>
  40f132:	2230      	movs	r2, #48	; 0x30
  40f134:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40f138:	f04a 0a02 	orr.w	sl, sl, #2
  40f13c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40f140:	2302      	movs	r3, #2
  40f142:	e6b6      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40f144:	9b08      	ldr	r3, [sp, #32]
  40f146:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f14a:	681b      	ldr	r3, [r3, #0]
  40f14c:	2401      	movs	r4, #1
  40f14e:	f04f 0500 	mov.w	r5, #0
  40f152:	f10b 0b04 	add.w	fp, fp, #4
  40f156:	9004      	str	r0, [sp, #16]
  40f158:	9403      	str	r4, [sp, #12]
  40f15a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40f15e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40f162:	f8cd b020 	str.w	fp, [sp, #32]
  40f166:	9405      	str	r4, [sp, #20]
  40f168:	af16      	add	r7, sp, #88	; 0x58
  40f16a:	f04f 0c00 	mov.w	ip, #0
  40f16e:	e6d0      	b.n	40ef12 <_vfiprintf_r+0x282>
  40f170:	f01a 0f20 	tst.w	sl, #32
  40f174:	9004      	str	r0, [sp, #16]
  40f176:	46ac      	mov	ip, r5
  40f178:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f17c:	f47f af38 	bne.w	40eff0 <_vfiprintf_r+0x360>
  40f180:	f01a 0f10 	tst.w	sl, #16
  40f184:	f040 82a7 	bne.w	40f6d6 <_vfiprintf_r+0xa46>
  40f188:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f18c:	f000 82a3 	beq.w	40f6d6 <_vfiprintf_r+0xa46>
  40f190:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f194:	f9bb 4000 	ldrsh.w	r4, [fp]
  40f198:	f10b 0b04 	add.w	fp, fp, #4
  40f19c:	17e5      	asrs	r5, r4, #31
  40f19e:	4622      	mov	r2, r4
  40f1a0:	462b      	mov	r3, r5
  40f1a2:	f8cd b020 	str.w	fp, [sp, #32]
  40f1a6:	e72d      	b.n	40f004 <_vfiprintf_r+0x374>
  40f1a8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40f1ac:	f898 3000 	ldrb.w	r3, [r8]
  40f1b0:	e5db      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f1b2:	f898 3000 	ldrb.w	r3, [r8]
  40f1b6:	4642      	mov	r2, r8
  40f1b8:	2b6c      	cmp	r3, #108	; 0x6c
  40f1ba:	bf03      	ittte	eq
  40f1bc:	f108 0801 	addeq.w	r8, r8, #1
  40f1c0:	f04a 0a20 	orreq.w	sl, sl, #32
  40f1c4:	7853      	ldrbeq	r3, [r2, #1]
  40f1c6:	f04a 0a10 	orrne.w	sl, sl, #16
  40f1ca:	e5ce      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f1cc:	f01a 0f20 	tst.w	sl, #32
  40f1d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f1d4:	f000 82f7 	beq.w	40f7c6 <_vfiprintf_r+0xb36>
  40f1d8:	9c08      	ldr	r4, [sp, #32]
  40f1da:	6821      	ldr	r1, [r4, #0]
  40f1dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f1de:	17e5      	asrs	r5, r4, #31
  40f1e0:	462b      	mov	r3, r5
  40f1e2:	9d08      	ldr	r5, [sp, #32]
  40f1e4:	4622      	mov	r2, r4
  40f1e6:	3504      	adds	r5, #4
  40f1e8:	9508      	str	r5, [sp, #32]
  40f1ea:	e9c1 2300 	strd	r2, r3, [r1]
  40f1ee:	e582      	b.n	40ecf6 <_vfiprintf_r+0x66>
  40f1f0:	9c08      	ldr	r4, [sp, #32]
  40f1f2:	46ac      	mov	ip, r5
  40f1f4:	6827      	ldr	r7, [r4, #0]
  40f1f6:	f04f 0500 	mov.w	r5, #0
  40f1fa:	9004      	str	r0, [sp, #16]
  40f1fc:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40f200:	3404      	adds	r4, #4
  40f202:	2f00      	cmp	r7, #0
  40f204:	f000 8332 	beq.w	40f86c <_vfiprintf_r+0xbdc>
  40f208:	f1bc 0f00 	cmp.w	ip, #0
  40f20c:	4638      	mov	r0, r7
  40f20e:	f2c0 8307 	blt.w	40f820 <_vfiprintf_r+0xb90>
  40f212:	4662      	mov	r2, ip
  40f214:	2100      	movs	r1, #0
  40f216:	f8cd c004 	str.w	ip, [sp, #4]
  40f21a:	f002 ff43 	bl	4120a4 <memchr>
  40f21e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40f222:	2800      	cmp	r0, #0
  40f224:	f000 833a 	beq.w	40f89c <_vfiprintf_r+0xc0c>
  40f228:	1bc0      	subs	r0, r0, r7
  40f22a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40f22e:	4560      	cmp	r0, ip
  40f230:	bfa8      	it	ge
  40f232:	4660      	movge	r0, ip
  40f234:	9005      	str	r0, [sp, #20]
  40f236:	9408      	str	r4, [sp, #32]
  40f238:	9507      	str	r5, [sp, #28]
  40f23a:	f04f 0c00 	mov.w	ip, #0
  40f23e:	e65b      	b.n	40eef8 <_vfiprintf_r+0x268>
  40f240:	00414c64 	.word	0x00414c64
  40f244:	00414c10 	.word	0x00414c10
  40f248:	9b08      	ldr	r3, [sp, #32]
  40f24a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f24e:	9004      	str	r0, [sp, #16]
  40f250:	48b2      	ldr	r0, [pc, #712]	; (40f51c <_vfiprintf_r+0x88c>)
  40f252:	681c      	ldr	r4, [r3, #0]
  40f254:	2230      	movs	r2, #48	; 0x30
  40f256:	2378      	movs	r3, #120	; 0x78
  40f258:	f10b 0b04 	add.w	fp, fp, #4
  40f25c:	46ac      	mov	ip, r5
  40f25e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40f262:	f04a 0a02 	orr.w	sl, sl, #2
  40f266:	f8cd b020 	str.w	fp, [sp, #32]
  40f26a:	2500      	movs	r5, #0
  40f26c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40f270:	900a      	str	r0, [sp, #40]	; 0x28
  40f272:	2302      	movs	r3, #2
  40f274:	e61d      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40f276:	f04a 0a20 	orr.w	sl, sl, #32
  40f27a:	f898 3000 	ldrb.w	r3, [r8]
  40f27e:	e574      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f280:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f284:	f8db 0000 	ldr.w	r0, [fp]
  40f288:	f10b 0304 	add.w	r3, fp, #4
  40f28c:	2800      	cmp	r0, #0
  40f28e:	f6ff adf7 	blt.w	40ee80 <_vfiprintf_r+0x1f0>
  40f292:	9308      	str	r3, [sp, #32]
  40f294:	f898 3000 	ldrb.w	r3, [r8]
  40f298:	e567      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f29a:	f898 3000 	ldrb.w	r3, [r8]
  40f29e:	212b      	movs	r1, #43	; 0x2b
  40f2a0:	e563      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f2a2:	f898 3000 	ldrb.w	r3, [r8]
  40f2a6:	f108 0401 	add.w	r4, r8, #1
  40f2aa:	2b2a      	cmp	r3, #42	; 0x2a
  40f2ac:	f000 8305 	beq.w	40f8ba <_vfiprintf_r+0xc2a>
  40f2b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f2b4:	2a09      	cmp	r2, #9
  40f2b6:	bf98      	it	ls
  40f2b8:	2500      	movls	r5, #0
  40f2ba:	f200 82fa 	bhi.w	40f8b2 <_vfiprintf_r+0xc22>
  40f2be:	f814 3b01 	ldrb.w	r3, [r4], #1
  40f2c2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40f2c6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40f2ca:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40f2ce:	2a09      	cmp	r2, #9
  40f2d0:	d9f5      	bls.n	40f2be <_vfiprintf_r+0x62e>
  40f2d2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40f2d6:	46a0      	mov	r8, r4
  40f2d8:	e549      	b.n	40ed6e <_vfiprintf_r+0xde>
  40f2da:	4c90      	ldr	r4, [pc, #576]	; (40f51c <_vfiprintf_r+0x88c>)
  40f2dc:	f01a 0f20 	tst.w	sl, #32
  40f2e0:	9004      	str	r0, [sp, #16]
  40f2e2:	46ac      	mov	ip, r5
  40f2e4:	940a      	str	r4, [sp, #40]	; 0x28
  40f2e6:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f2ea:	f47f af10 	bne.w	40f10e <_vfiprintf_r+0x47e>
  40f2ee:	f01a 0f10 	tst.w	sl, #16
  40f2f2:	f040 81ea 	bne.w	40f6ca <_vfiprintf_r+0xa3a>
  40f2f6:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f2fa:	f000 81e6 	beq.w	40f6ca <_vfiprintf_r+0xa3a>
  40f2fe:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f302:	2500      	movs	r5, #0
  40f304:	f8bb 4000 	ldrh.w	r4, [fp]
  40f308:	f10b 0b04 	add.w	fp, fp, #4
  40f30c:	f8cd b020 	str.w	fp, [sp, #32]
  40f310:	e707      	b.n	40f122 <_vfiprintf_r+0x492>
  40f312:	f898 3000 	ldrb.w	r3, [r8]
  40f316:	2900      	cmp	r1, #0
  40f318:	f47f ad27 	bne.w	40ed6a <_vfiprintf_r+0xda>
  40f31c:	2120      	movs	r1, #32
  40f31e:	e524      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f320:	f04a 0a01 	orr.w	sl, sl, #1
  40f324:	f898 3000 	ldrb.w	r3, [r8]
  40f328:	e51f      	b.n	40ed6a <_vfiprintf_r+0xda>
  40f32a:	9004      	str	r0, [sp, #16]
  40f32c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40f330:	2b00      	cmp	r3, #0
  40f332:	f000 80f9 	beq.w	40f528 <_vfiprintf_r+0x898>
  40f336:	2501      	movs	r5, #1
  40f338:	f04f 0b00 	mov.w	fp, #0
  40f33c:	9503      	str	r5, [sp, #12]
  40f33e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40f342:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40f346:	9505      	str	r5, [sp, #20]
  40f348:	af16      	add	r7, sp, #88	; 0x58
  40f34a:	e70e      	b.n	40f16a <_vfiprintf_r+0x4da>
  40f34c:	9806      	ldr	r0, [sp, #24]
  40f34e:	9902      	ldr	r1, [sp, #8]
  40f350:	aa13      	add	r2, sp, #76	; 0x4c
  40f352:	f7ff fc61 	bl	40ec18 <__sprint_r.part.0>
  40f356:	2800      	cmp	r0, #0
  40f358:	f040 80ed 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f35c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40f35e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f360:	1c43      	adds	r3, r0, #1
  40f362:	46cc      	mov	ip, r9
  40f364:	e5fe      	b.n	40ef64 <_vfiprintf_r+0x2d4>
  40f366:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f368:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f36a:	1c59      	adds	r1, r3, #1
  40f36c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40f370:	b168      	cbz	r0, 40f38e <_vfiprintf_r+0x6fe>
  40f372:	3201      	adds	r2, #1
  40f374:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40f378:	2301      	movs	r3, #1
  40f37a:	2907      	cmp	r1, #7
  40f37c:	9215      	str	r2, [sp, #84]	; 0x54
  40f37e:	9114      	str	r1, [sp, #80]	; 0x50
  40f380:	e886 0009 	stmia.w	r6, {r0, r3}
  40f384:	f300 8160 	bgt.w	40f648 <_vfiprintf_r+0x9b8>
  40f388:	460b      	mov	r3, r1
  40f38a:	3608      	adds	r6, #8
  40f38c:	3101      	adds	r1, #1
  40f38e:	9c07      	ldr	r4, [sp, #28]
  40f390:	b164      	cbz	r4, 40f3ac <_vfiprintf_r+0x71c>
  40f392:	3202      	adds	r2, #2
  40f394:	a812      	add	r0, sp, #72	; 0x48
  40f396:	2302      	movs	r3, #2
  40f398:	2907      	cmp	r1, #7
  40f39a:	9215      	str	r2, [sp, #84]	; 0x54
  40f39c:	9114      	str	r1, [sp, #80]	; 0x50
  40f39e:	e886 0009 	stmia.w	r6, {r0, r3}
  40f3a2:	f300 8157 	bgt.w	40f654 <_vfiprintf_r+0x9c4>
  40f3a6:	460b      	mov	r3, r1
  40f3a8:	3608      	adds	r6, #8
  40f3aa:	3101      	adds	r1, #1
  40f3ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40f3ae:	2d80      	cmp	r5, #128	; 0x80
  40f3b0:	f000 8101 	beq.w	40f5b6 <_vfiprintf_r+0x926>
  40f3b4:	9d05      	ldr	r5, [sp, #20]
  40f3b6:	ebc5 040c 	rsb	r4, r5, ip
  40f3ba:	2c00      	cmp	r4, #0
  40f3bc:	dd2f      	ble.n	40f41e <_vfiprintf_r+0x78e>
  40f3be:	2c10      	cmp	r4, #16
  40f3c0:	4d57      	ldr	r5, [pc, #348]	; (40f520 <_vfiprintf_r+0x890>)
  40f3c2:	dd22      	ble.n	40f40a <_vfiprintf_r+0x77a>
  40f3c4:	4630      	mov	r0, r6
  40f3c6:	f04f 0b10 	mov.w	fp, #16
  40f3ca:	462e      	mov	r6, r5
  40f3cc:	4625      	mov	r5, r4
  40f3ce:	9c06      	ldr	r4, [sp, #24]
  40f3d0:	e006      	b.n	40f3e0 <_vfiprintf_r+0x750>
  40f3d2:	f103 0c02 	add.w	ip, r3, #2
  40f3d6:	3008      	adds	r0, #8
  40f3d8:	460b      	mov	r3, r1
  40f3da:	3d10      	subs	r5, #16
  40f3dc:	2d10      	cmp	r5, #16
  40f3de:	dd10      	ble.n	40f402 <_vfiprintf_r+0x772>
  40f3e0:	1c59      	adds	r1, r3, #1
  40f3e2:	3210      	adds	r2, #16
  40f3e4:	2907      	cmp	r1, #7
  40f3e6:	9215      	str	r2, [sp, #84]	; 0x54
  40f3e8:	e880 0840 	stmia.w	r0, {r6, fp}
  40f3ec:	9114      	str	r1, [sp, #80]	; 0x50
  40f3ee:	ddf0      	ble.n	40f3d2 <_vfiprintf_r+0x742>
  40f3f0:	2a00      	cmp	r2, #0
  40f3f2:	d163      	bne.n	40f4bc <_vfiprintf_r+0x82c>
  40f3f4:	3d10      	subs	r5, #16
  40f3f6:	2d10      	cmp	r5, #16
  40f3f8:	f04f 0c01 	mov.w	ip, #1
  40f3fc:	4613      	mov	r3, r2
  40f3fe:	4648      	mov	r0, r9
  40f400:	dcee      	bgt.n	40f3e0 <_vfiprintf_r+0x750>
  40f402:	462c      	mov	r4, r5
  40f404:	4661      	mov	r1, ip
  40f406:	4635      	mov	r5, r6
  40f408:	4606      	mov	r6, r0
  40f40a:	4422      	add	r2, r4
  40f40c:	2907      	cmp	r1, #7
  40f40e:	9215      	str	r2, [sp, #84]	; 0x54
  40f410:	6035      	str	r5, [r6, #0]
  40f412:	6074      	str	r4, [r6, #4]
  40f414:	9114      	str	r1, [sp, #80]	; 0x50
  40f416:	f300 80c1 	bgt.w	40f59c <_vfiprintf_r+0x90c>
  40f41a:	3608      	adds	r6, #8
  40f41c:	3101      	adds	r1, #1
  40f41e:	9d05      	ldr	r5, [sp, #20]
  40f420:	2907      	cmp	r1, #7
  40f422:	442a      	add	r2, r5
  40f424:	9215      	str	r2, [sp, #84]	; 0x54
  40f426:	6037      	str	r7, [r6, #0]
  40f428:	6075      	str	r5, [r6, #4]
  40f42a:	9114      	str	r1, [sp, #80]	; 0x50
  40f42c:	f340 80c1 	ble.w	40f5b2 <_vfiprintf_r+0x922>
  40f430:	2a00      	cmp	r2, #0
  40f432:	f040 8130 	bne.w	40f696 <_vfiprintf_r+0xa06>
  40f436:	9214      	str	r2, [sp, #80]	; 0x50
  40f438:	464e      	mov	r6, r9
  40f43a:	f01a 0f04 	tst.w	sl, #4
  40f43e:	f000 808b 	beq.w	40f558 <_vfiprintf_r+0x8c8>
  40f442:	9d04      	ldr	r5, [sp, #16]
  40f444:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f448:	ebcb 0405 	rsb	r4, fp, r5
  40f44c:	2c00      	cmp	r4, #0
  40f44e:	f340 8083 	ble.w	40f558 <_vfiprintf_r+0x8c8>
  40f452:	2c10      	cmp	r4, #16
  40f454:	f340 821e 	ble.w	40f894 <_vfiprintf_r+0xc04>
  40f458:	9914      	ldr	r1, [sp, #80]	; 0x50
  40f45a:	4d32      	ldr	r5, [pc, #200]	; (40f524 <_vfiprintf_r+0x894>)
  40f45c:	2710      	movs	r7, #16
  40f45e:	f8dd a018 	ldr.w	sl, [sp, #24]
  40f462:	f8dd b008 	ldr.w	fp, [sp, #8]
  40f466:	e005      	b.n	40f474 <_vfiprintf_r+0x7e4>
  40f468:	1c88      	adds	r0, r1, #2
  40f46a:	3608      	adds	r6, #8
  40f46c:	4619      	mov	r1, r3
  40f46e:	3c10      	subs	r4, #16
  40f470:	2c10      	cmp	r4, #16
  40f472:	dd10      	ble.n	40f496 <_vfiprintf_r+0x806>
  40f474:	1c4b      	adds	r3, r1, #1
  40f476:	3210      	adds	r2, #16
  40f478:	2b07      	cmp	r3, #7
  40f47a:	9215      	str	r2, [sp, #84]	; 0x54
  40f47c:	e886 00a0 	stmia.w	r6, {r5, r7}
  40f480:	9314      	str	r3, [sp, #80]	; 0x50
  40f482:	ddf1      	ble.n	40f468 <_vfiprintf_r+0x7d8>
  40f484:	2a00      	cmp	r2, #0
  40f486:	d17d      	bne.n	40f584 <_vfiprintf_r+0x8f4>
  40f488:	3c10      	subs	r4, #16
  40f48a:	2c10      	cmp	r4, #16
  40f48c:	f04f 0001 	mov.w	r0, #1
  40f490:	4611      	mov	r1, r2
  40f492:	464e      	mov	r6, r9
  40f494:	dcee      	bgt.n	40f474 <_vfiprintf_r+0x7e4>
  40f496:	4422      	add	r2, r4
  40f498:	2807      	cmp	r0, #7
  40f49a:	9215      	str	r2, [sp, #84]	; 0x54
  40f49c:	6035      	str	r5, [r6, #0]
  40f49e:	6074      	str	r4, [r6, #4]
  40f4a0:	9014      	str	r0, [sp, #80]	; 0x50
  40f4a2:	dd59      	ble.n	40f558 <_vfiprintf_r+0x8c8>
  40f4a4:	2a00      	cmp	r2, #0
  40f4a6:	d14f      	bne.n	40f548 <_vfiprintf_r+0x8b8>
  40f4a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f4aa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f4ae:	9d04      	ldr	r5, [sp, #16]
  40f4b0:	45ab      	cmp	fp, r5
  40f4b2:	bfac      	ite	ge
  40f4b4:	445c      	addge	r4, fp
  40f4b6:	1964      	addlt	r4, r4, r5
  40f4b8:	9409      	str	r4, [sp, #36]	; 0x24
  40f4ba:	e05e      	b.n	40f57a <_vfiprintf_r+0x8ea>
  40f4bc:	4620      	mov	r0, r4
  40f4be:	9902      	ldr	r1, [sp, #8]
  40f4c0:	aa13      	add	r2, sp, #76	; 0x4c
  40f4c2:	f7ff fba9 	bl	40ec18 <__sprint_r.part.0>
  40f4c6:	2800      	cmp	r0, #0
  40f4c8:	d135      	bne.n	40f536 <_vfiprintf_r+0x8a6>
  40f4ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f4cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f4ce:	f103 0c01 	add.w	ip, r3, #1
  40f4d2:	4648      	mov	r0, r9
  40f4d4:	e781      	b.n	40f3da <_vfiprintf_r+0x74a>
  40f4d6:	08e0      	lsrs	r0, r4, #3
  40f4d8:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40f4dc:	f004 0207 	and.w	r2, r4, #7
  40f4e0:	08e9      	lsrs	r1, r5, #3
  40f4e2:	3230      	adds	r2, #48	; 0x30
  40f4e4:	ea50 0b01 	orrs.w	fp, r0, r1
  40f4e8:	461f      	mov	r7, r3
  40f4ea:	701a      	strb	r2, [r3, #0]
  40f4ec:	4604      	mov	r4, r0
  40f4ee:	460d      	mov	r5, r1
  40f4f0:	f103 33ff 	add.w	r3, r3, #4294967295
  40f4f4:	d1ef      	bne.n	40f4d6 <_vfiprintf_r+0x846>
  40f4f6:	f01a 0f01 	tst.w	sl, #1
  40f4fa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40f4fe:	4639      	mov	r1, r7
  40f500:	f000 80b9 	beq.w	40f676 <_vfiprintf_r+0x9e6>
  40f504:	2a30      	cmp	r2, #48	; 0x30
  40f506:	f43f acf4 	beq.w	40eef2 <_vfiprintf_r+0x262>
  40f50a:	461f      	mov	r7, r3
  40f50c:	ebc7 0509 	rsb	r5, r7, r9
  40f510:	2330      	movs	r3, #48	; 0x30
  40f512:	9505      	str	r5, [sp, #20]
  40f514:	f801 3c01 	strb.w	r3, [r1, #-1]
  40f518:	e4ee      	b.n	40eef8 <_vfiprintf_r+0x268>
  40f51a:	bf00      	nop
  40f51c:	00414c24 	.word	0x00414c24
  40f520:	00414c54 	.word	0x00414c54
  40f524:	00414c64 	.word	0x00414c64
  40f528:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40f52a:	b123      	cbz	r3, 40f536 <_vfiprintf_r+0x8a6>
  40f52c:	9806      	ldr	r0, [sp, #24]
  40f52e:	9902      	ldr	r1, [sp, #8]
  40f530:	aa13      	add	r2, sp, #76	; 0x4c
  40f532:	f7ff fb71 	bl	40ec18 <__sprint_r.part.0>
  40f536:	9c02      	ldr	r4, [sp, #8]
  40f538:	89a3      	ldrh	r3, [r4, #12]
  40f53a:	065b      	lsls	r3, r3, #25
  40f53c:	f53f ac98 	bmi.w	40ee70 <_vfiprintf_r+0x1e0>
  40f540:	9809      	ldr	r0, [sp, #36]	; 0x24
  40f542:	b031      	add	sp, #196	; 0xc4
  40f544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f548:	9806      	ldr	r0, [sp, #24]
  40f54a:	9902      	ldr	r1, [sp, #8]
  40f54c:	aa13      	add	r2, sp, #76	; 0x4c
  40f54e:	f7ff fb63 	bl	40ec18 <__sprint_r.part.0>
  40f552:	2800      	cmp	r0, #0
  40f554:	d1ef      	bne.n	40f536 <_vfiprintf_r+0x8a6>
  40f556:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f558:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f55a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f55e:	9d04      	ldr	r5, [sp, #16]
  40f560:	45ab      	cmp	fp, r5
  40f562:	bfac      	ite	ge
  40f564:	445c      	addge	r4, fp
  40f566:	1964      	addlt	r4, r4, r5
  40f568:	9409      	str	r4, [sp, #36]	; 0x24
  40f56a:	b132      	cbz	r2, 40f57a <_vfiprintf_r+0x8ea>
  40f56c:	9806      	ldr	r0, [sp, #24]
  40f56e:	9902      	ldr	r1, [sp, #8]
  40f570:	aa13      	add	r2, sp, #76	; 0x4c
  40f572:	f7ff fb51 	bl	40ec18 <__sprint_r.part.0>
  40f576:	2800      	cmp	r0, #0
  40f578:	d1dd      	bne.n	40f536 <_vfiprintf_r+0x8a6>
  40f57a:	2000      	movs	r0, #0
  40f57c:	9014      	str	r0, [sp, #80]	; 0x50
  40f57e:	464e      	mov	r6, r9
  40f580:	f7ff bbb9 	b.w	40ecf6 <_vfiprintf_r+0x66>
  40f584:	4650      	mov	r0, sl
  40f586:	4659      	mov	r1, fp
  40f588:	aa13      	add	r2, sp, #76	; 0x4c
  40f58a:	f7ff fb45 	bl	40ec18 <__sprint_r.part.0>
  40f58e:	2800      	cmp	r0, #0
  40f590:	d1d1      	bne.n	40f536 <_vfiprintf_r+0x8a6>
  40f592:	9914      	ldr	r1, [sp, #80]	; 0x50
  40f594:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f596:	1c48      	adds	r0, r1, #1
  40f598:	464e      	mov	r6, r9
  40f59a:	e768      	b.n	40f46e <_vfiprintf_r+0x7de>
  40f59c:	2a00      	cmp	r2, #0
  40f59e:	f040 80f7 	bne.w	40f790 <_vfiprintf_r+0xb00>
  40f5a2:	9c05      	ldr	r4, [sp, #20]
  40f5a4:	2301      	movs	r3, #1
  40f5a6:	9720      	str	r7, [sp, #128]	; 0x80
  40f5a8:	9421      	str	r4, [sp, #132]	; 0x84
  40f5aa:	9415      	str	r4, [sp, #84]	; 0x54
  40f5ac:	4622      	mov	r2, r4
  40f5ae:	9314      	str	r3, [sp, #80]	; 0x50
  40f5b0:	464e      	mov	r6, r9
  40f5b2:	3608      	adds	r6, #8
  40f5b4:	e741      	b.n	40f43a <_vfiprintf_r+0x7aa>
  40f5b6:	9d04      	ldr	r5, [sp, #16]
  40f5b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40f5bc:	ebcb 0405 	rsb	r4, fp, r5
  40f5c0:	2c00      	cmp	r4, #0
  40f5c2:	f77f aef7 	ble.w	40f3b4 <_vfiprintf_r+0x724>
  40f5c6:	2c10      	cmp	r4, #16
  40f5c8:	4da6      	ldr	r5, [pc, #664]	; (40f864 <_vfiprintf_r+0xbd4>)
  40f5ca:	f340 8170 	ble.w	40f8ae <_vfiprintf_r+0xc1e>
  40f5ce:	4629      	mov	r1, r5
  40f5d0:	f04f 0b10 	mov.w	fp, #16
  40f5d4:	4625      	mov	r5, r4
  40f5d6:	4664      	mov	r4, ip
  40f5d8:	46b4      	mov	ip, r6
  40f5da:	460e      	mov	r6, r1
  40f5dc:	e006      	b.n	40f5ec <_vfiprintf_r+0x95c>
  40f5de:	1c98      	adds	r0, r3, #2
  40f5e0:	f10c 0c08 	add.w	ip, ip, #8
  40f5e4:	460b      	mov	r3, r1
  40f5e6:	3d10      	subs	r5, #16
  40f5e8:	2d10      	cmp	r5, #16
  40f5ea:	dd0f      	ble.n	40f60c <_vfiprintf_r+0x97c>
  40f5ec:	1c59      	adds	r1, r3, #1
  40f5ee:	3210      	adds	r2, #16
  40f5f0:	2907      	cmp	r1, #7
  40f5f2:	9215      	str	r2, [sp, #84]	; 0x54
  40f5f4:	e88c 0840 	stmia.w	ip, {r6, fp}
  40f5f8:	9114      	str	r1, [sp, #80]	; 0x50
  40f5fa:	ddf0      	ble.n	40f5de <_vfiprintf_r+0x94e>
  40f5fc:	b9ba      	cbnz	r2, 40f62e <_vfiprintf_r+0x99e>
  40f5fe:	3d10      	subs	r5, #16
  40f600:	2d10      	cmp	r5, #16
  40f602:	f04f 0001 	mov.w	r0, #1
  40f606:	4613      	mov	r3, r2
  40f608:	46cc      	mov	ip, r9
  40f60a:	dcef      	bgt.n	40f5ec <_vfiprintf_r+0x95c>
  40f60c:	4633      	mov	r3, r6
  40f60e:	4666      	mov	r6, ip
  40f610:	46a4      	mov	ip, r4
  40f612:	462c      	mov	r4, r5
  40f614:	461d      	mov	r5, r3
  40f616:	4422      	add	r2, r4
  40f618:	2807      	cmp	r0, #7
  40f61a:	9215      	str	r2, [sp, #84]	; 0x54
  40f61c:	6035      	str	r5, [r6, #0]
  40f61e:	6074      	str	r4, [r6, #4]
  40f620:	9014      	str	r0, [sp, #80]	; 0x50
  40f622:	f300 80af 	bgt.w	40f784 <_vfiprintf_r+0xaf4>
  40f626:	3608      	adds	r6, #8
  40f628:	1c41      	adds	r1, r0, #1
  40f62a:	4603      	mov	r3, r0
  40f62c:	e6c2      	b.n	40f3b4 <_vfiprintf_r+0x724>
  40f62e:	9806      	ldr	r0, [sp, #24]
  40f630:	9902      	ldr	r1, [sp, #8]
  40f632:	aa13      	add	r2, sp, #76	; 0x4c
  40f634:	f7ff faf0 	bl	40ec18 <__sprint_r.part.0>
  40f638:	2800      	cmp	r0, #0
  40f63a:	f47f af7c 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f63e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f640:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f642:	1c58      	adds	r0, r3, #1
  40f644:	46cc      	mov	ip, r9
  40f646:	e7ce      	b.n	40f5e6 <_vfiprintf_r+0x956>
  40f648:	2a00      	cmp	r2, #0
  40f64a:	d179      	bne.n	40f740 <_vfiprintf_r+0xab0>
  40f64c:	4619      	mov	r1, r3
  40f64e:	464e      	mov	r6, r9
  40f650:	4613      	mov	r3, r2
  40f652:	e69c      	b.n	40f38e <_vfiprintf_r+0x6fe>
  40f654:	2a00      	cmp	r2, #0
  40f656:	f040 8084 	bne.w	40f762 <_vfiprintf_r+0xad2>
  40f65a:	2101      	movs	r1, #1
  40f65c:	4613      	mov	r3, r2
  40f65e:	464e      	mov	r6, r9
  40f660:	e6a4      	b.n	40f3ac <_vfiprintf_r+0x71c>
  40f662:	464f      	mov	r7, r9
  40f664:	e448      	b.n	40eef8 <_vfiprintf_r+0x268>
  40f666:	2d00      	cmp	r5, #0
  40f668:	bf08      	it	eq
  40f66a:	2c0a      	cmpeq	r4, #10
  40f66c:	d246      	bcs.n	40f6fc <_vfiprintf_r+0xa6c>
  40f66e:	3430      	adds	r4, #48	; 0x30
  40f670:	af30      	add	r7, sp, #192	; 0xc0
  40f672:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40f676:	ebc7 0309 	rsb	r3, r7, r9
  40f67a:	9305      	str	r3, [sp, #20]
  40f67c:	e43c      	b.n	40eef8 <_vfiprintf_r+0x268>
  40f67e:	2302      	movs	r3, #2
  40f680:	e417      	b.n	40eeb2 <_vfiprintf_r+0x222>
  40f682:	2a00      	cmp	r2, #0
  40f684:	f040 80af 	bne.w	40f7e6 <_vfiprintf_r+0xb56>
  40f688:	4613      	mov	r3, r2
  40f68a:	2101      	movs	r1, #1
  40f68c:	464e      	mov	r6, r9
  40f68e:	e66d      	b.n	40f36c <_vfiprintf_r+0x6dc>
  40f690:	4644      	mov	r4, r8
  40f692:	f7ff bb58 	b.w	40ed46 <_vfiprintf_r+0xb6>
  40f696:	9806      	ldr	r0, [sp, #24]
  40f698:	9902      	ldr	r1, [sp, #8]
  40f69a:	aa13      	add	r2, sp, #76	; 0x4c
  40f69c:	f7ff fabc 	bl	40ec18 <__sprint_r.part.0>
  40f6a0:	2800      	cmp	r0, #0
  40f6a2:	f47f af48 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f6a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f6a8:	464e      	mov	r6, r9
  40f6aa:	e6c6      	b.n	40f43a <_vfiprintf_r+0x7aa>
  40f6ac:	9d08      	ldr	r5, [sp, #32]
  40f6ae:	682c      	ldr	r4, [r5, #0]
  40f6b0:	3504      	adds	r5, #4
  40f6b2:	9508      	str	r5, [sp, #32]
  40f6b4:	2500      	movs	r5, #0
  40f6b6:	f7ff bbfc 	b.w	40eeb2 <_vfiprintf_r+0x222>
  40f6ba:	9d08      	ldr	r5, [sp, #32]
  40f6bc:	2301      	movs	r3, #1
  40f6be:	682c      	ldr	r4, [r5, #0]
  40f6c0:	3504      	adds	r5, #4
  40f6c2:	9508      	str	r5, [sp, #32]
  40f6c4:	2500      	movs	r5, #0
  40f6c6:	f7ff bbf4 	b.w	40eeb2 <_vfiprintf_r+0x222>
  40f6ca:	9d08      	ldr	r5, [sp, #32]
  40f6cc:	682c      	ldr	r4, [r5, #0]
  40f6ce:	3504      	adds	r5, #4
  40f6d0:	9508      	str	r5, [sp, #32]
  40f6d2:	2500      	movs	r5, #0
  40f6d4:	e525      	b.n	40f122 <_vfiprintf_r+0x492>
  40f6d6:	9d08      	ldr	r5, [sp, #32]
  40f6d8:	682c      	ldr	r4, [r5, #0]
  40f6da:	3504      	adds	r5, #4
  40f6dc:	9508      	str	r5, [sp, #32]
  40f6de:	17e5      	asrs	r5, r4, #31
  40f6e0:	4622      	mov	r2, r4
  40f6e2:	462b      	mov	r3, r5
  40f6e4:	e48e      	b.n	40f004 <_vfiprintf_r+0x374>
  40f6e6:	9806      	ldr	r0, [sp, #24]
  40f6e8:	9902      	ldr	r1, [sp, #8]
  40f6ea:	aa13      	add	r2, sp, #76	; 0x4c
  40f6ec:	f7ff fa94 	bl	40ec18 <__sprint_r.part.0>
  40f6f0:	2800      	cmp	r0, #0
  40f6f2:	f47f af20 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f6f6:	464e      	mov	r6, r9
  40f6f8:	f7ff bb9a 	b.w	40ee30 <_vfiprintf_r+0x1a0>
  40f6fc:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40f700:	9603      	str	r6, [sp, #12]
  40f702:	465e      	mov	r6, fp
  40f704:	46e3      	mov	fp, ip
  40f706:	4620      	mov	r0, r4
  40f708:	4629      	mov	r1, r5
  40f70a:	220a      	movs	r2, #10
  40f70c:	2300      	movs	r3, #0
  40f70e:	f003 fe95 	bl	41343c <__aeabi_uldivmod>
  40f712:	3230      	adds	r2, #48	; 0x30
  40f714:	7032      	strb	r2, [r6, #0]
  40f716:	4620      	mov	r0, r4
  40f718:	4629      	mov	r1, r5
  40f71a:	220a      	movs	r2, #10
  40f71c:	2300      	movs	r3, #0
  40f71e:	f003 fe8d 	bl	41343c <__aeabi_uldivmod>
  40f722:	4604      	mov	r4, r0
  40f724:	460d      	mov	r5, r1
  40f726:	ea54 0005 	orrs.w	r0, r4, r5
  40f72a:	4637      	mov	r7, r6
  40f72c:	f106 36ff 	add.w	r6, r6, #4294967295
  40f730:	d1e9      	bne.n	40f706 <_vfiprintf_r+0xa76>
  40f732:	ebc7 0309 	rsb	r3, r7, r9
  40f736:	46dc      	mov	ip, fp
  40f738:	9e03      	ldr	r6, [sp, #12]
  40f73a:	9305      	str	r3, [sp, #20]
  40f73c:	f7ff bbdc 	b.w	40eef8 <_vfiprintf_r+0x268>
  40f740:	9806      	ldr	r0, [sp, #24]
  40f742:	9902      	ldr	r1, [sp, #8]
  40f744:	aa13      	add	r2, sp, #76	; 0x4c
  40f746:	f8cd c004 	str.w	ip, [sp, #4]
  40f74a:	f7ff fa65 	bl	40ec18 <__sprint_r.part.0>
  40f74e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40f752:	2800      	cmp	r0, #0
  40f754:	f47f aeef 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f758:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f75a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f75c:	1c59      	adds	r1, r3, #1
  40f75e:	464e      	mov	r6, r9
  40f760:	e615      	b.n	40f38e <_vfiprintf_r+0x6fe>
  40f762:	9806      	ldr	r0, [sp, #24]
  40f764:	9902      	ldr	r1, [sp, #8]
  40f766:	aa13      	add	r2, sp, #76	; 0x4c
  40f768:	f8cd c004 	str.w	ip, [sp, #4]
  40f76c:	f7ff fa54 	bl	40ec18 <__sprint_r.part.0>
  40f770:	f8dd c004 	ldr.w	ip, [sp, #4]
  40f774:	2800      	cmp	r0, #0
  40f776:	f47f aede 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f77a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f77c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f77e:	1c59      	adds	r1, r3, #1
  40f780:	464e      	mov	r6, r9
  40f782:	e613      	b.n	40f3ac <_vfiprintf_r+0x71c>
  40f784:	2a00      	cmp	r2, #0
  40f786:	d156      	bne.n	40f836 <_vfiprintf_r+0xba6>
  40f788:	2101      	movs	r1, #1
  40f78a:	4613      	mov	r3, r2
  40f78c:	464e      	mov	r6, r9
  40f78e:	e611      	b.n	40f3b4 <_vfiprintf_r+0x724>
  40f790:	9806      	ldr	r0, [sp, #24]
  40f792:	9902      	ldr	r1, [sp, #8]
  40f794:	aa13      	add	r2, sp, #76	; 0x4c
  40f796:	f7ff fa3f 	bl	40ec18 <__sprint_r.part.0>
  40f79a:	2800      	cmp	r0, #0
  40f79c:	f47f aecb 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f7a0:	9914      	ldr	r1, [sp, #80]	; 0x50
  40f7a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f7a4:	3101      	adds	r1, #1
  40f7a6:	464e      	mov	r6, r9
  40f7a8:	e639      	b.n	40f41e <_vfiprintf_r+0x78e>
  40f7aa:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40f7ae:	4264      	negs	r4, r4
  40f7b0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40f7b4:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40f7b8:	f8cd b01c 	str.w	fp, [sp, #28]
  40f7bc:	f8cd c014 	str.w	ip, [sp, #20]
  40f7c0:	2301      	movs	r3, #1
  40f7c2:	f7ff bb7e 	b.w	40eec2 <_vfiprintf_r+0x232>
  40f7c6:	f01a 0f10 	tst.w	sl, #16
  40f7ca:	d11d      	bne.n	40f808 <_vfiprintf_r+0xb78>
  40f7cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40f7d0:	d058      	beq.n	40f884 <_vfiprintf_r+0xbf4>
  40f7d2:	9d08      	ldr	r5, [sp, #32]
  40f7d4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40f7d8:	682b      	ldr	r3, [r5, #0]
  40f7da:	3504      	adds	r5, #4
  40f7dc:	9508      	str	r5, [sp, #32]
  40f7de:	f8a3 b000 	strh.w	fp, [r3]
  40f7e2:	f7ff ba88 	b.w	40ecf6 <_vfiprintf_r+0x66>
  40f7e6:	9806      	ldr	r0, [sp, #24]
  40f7e8:	9902      	ldr	r1, [sp, #8]
  40f7ea:	aa13      	add	r2, sp, #76	; 0x4c
  40f7ec:	f8cd c004 	str.w	ip, [sp, #4]
  40f7f0:	f7ff fa12 	bl	40ec18 <__sprint_r.part.0>
  40f7f4:	f8dd c004 	ldr.w	ip, [sp, #4]
  40f7f8:	2800      	cmp	r0, #0
  40f7fa:	f47f ae9c 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f7fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f800:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f802:	1c59      	adds	r1, r3, #1
  40f804:	464e      	mov	r6, r9
  40f806:	e5b1      	b.n	40f36c <_vfiprintf_r+0x6dc>
  40f808:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f80c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40f80e:	f8db 3000 	ldr.w	r3, [fp]
  40f812:	f10b 0b04 	add.w	fp, fp, #4
  40f816:	f8cd b020 	str.w	fp, [sp, #32]
  40f81a:	601c      	str	r4, [r3, #0]
  40f81c:	f7ff ba6b 	b.w	40ecf6 <_vfiprintf_r+0x66>
  40f820:	9408      	str	r4, [sp, #32]
  40f822:	f7fc fbcf 	bl	40bfc4 <strlen>
  40f826:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40f82a:	9005      	str	r0, [sp, #20]
  40f82c:	9407      	str	r4, [sp, #28]
  40f82e:	f04f 0c00 	mov.w	ip, #0
  40f832:	f7ff bb61 	b.w	40eef8 <_vfiprintf_r+0x268>
  40f836:	9806      	ldr	r0, [sp, #24]
  40f838:	9902      	ldr	r1, [sp, #8]
  40f83a:	aa13      	add	r2, sp, #76	; 0x4c
  40f83c:	f8cd c004 	str.w	ip, [sp, #4]
  40f840:	f7ff f9ea 	bl	40ec18 <__sprint_r.part.0>
  40f844:	f8dd c004 	ldr.w	ip, [sp, #4]
  40f848:	2800      	cmp	r0, #0
  40f84a:	f47f ae74 	bne.w	40f536 <_vfiprintf_r+0x8a6>
  40f84e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f850:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f852:	1c59      	adds	r1, r3, #1
  40f854:	464e      	mov	r6, r9
  40f856:	e5ad      	b.n	40f3b4 <_vfiprintf_r+0x724>
  40f858:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40f85a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40f85c:	3301      	adds	r3, #1
  40f85e:	4d02      	ldr	r5, [pc, #8]	; (40f868 <_vfiprintf_r+0xbd8>)
  40f860:	f7ff bb9a 	b.w	40ef98 <_vfiprintf_r+0x308>
  40f864:	00414c54 	.word	0x00414c54
  40f868:	00414c64 	.word	0x00414c64
  40f86c:	f1bc 0f06 	cmp.w	ip, #6
  40f870:	bf34      	ite	cc
  40f872:	4663      	movcc	r3, ip
  40f874:	2306      	movcs	r3, #6
  40f876:	9408      	str	r4, [sp, #32]
  40f878:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40f87c:	9305      	str	r3, [sp, #20]
  40f87e:	9403      	str	r4, [sp, #12]
  40f880:	4f16      	ldr	r7, [pc, #88]	; (40f8dc <_vfiprintf_r+0xc4c>)
  40f882:	e472      	b.n	40f16a <_vfiprintf_r+0x4da>
  40f884:	9c08      	ldr	r4, [sp, #32]
  40f886:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40f888:	6823      	ldr	r3, [r4, #0]
  40f88a:	3404      	adds	r4, #4
  40f88c:	9408      	str	r4, [sp, #32]
  40f88e:	601d      	str	r5, [r3, #0]
  40f890:	f7ff ba31 	b.w	40ecf6 <_vfiprintf_r+0x66>
  40f894:	9814      	ldr	r0, [sp, #80]	; 0x50
  40f896:	4d12      	ldr	r5, [pc, #72]	; (40f8e0 <_vfiprintf_r+0xc50>)
  40f898:	3001      	adds	r0, #1
  40f89a:	e5fc      	b.n	40f496 <_vfiprintf_r+0x806>
  40f89c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40f8a0:	f8cd c014 	str.w	ip, [sp, #20]
  40f8a4:	9507      	str	r5, [sp, #28]
  40f8a6:	9408      	str	r4, [sp, #32]
  40f8a8:	4684      	mov	ip, r0
  40f8aa:	f7ff bb25 	b.w	40eef8 <_vfiprintf_r+0x268>
  40f8ae:	4608      	mov	r0, r1
  40f8b0:	e6b1      	b.n	40f616 <_vfiprintf_r+0x986>
  40f8b2:	46a0      	mov	r8, r4
  40f8b4:	2500      	movs	r5, #0
  40f8b6:	f7ff ba5a 	b.w	40ed6e <_vfiprintf_r+0xde>
  40f8ba:	f8dd b020 	ldr.w	fp, [sp, #32]
  40f8be:	f898 3001 	ldrb.w	r3, [r8, #1]
  40f8c2:	f8db 5000 	ldr.w	r5, [fp]
  40f8c6:	f10b 0204 	add.w	r2, fp, #4
  40f8ca:	2d00      	cmp	r5, #0
  40f8cc:	9208      	str	r2, [sp, #32]
  40f8ce:	46a0      	mov	r8, r4
  40f8d0:	f6bf aa4b 	bge.w	40ed6a <_vfiprintf_r+0xda>
  40f8d4:	f04f 35ff 	mov.w	r5, #4294967295
  40f8d8:	f7ff ba47 	b.w	40ed6a <_vfiprintf_r+0xda>
  40f8dc:	00414c38 	.word	0x00414c38
  40f8e0:	00414c64 	.word	0x00414c64

0040f8e4 <__sbprintf>:
  40f8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40f8e8:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40f8ea:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40f8ee:	4688      	mov	r8, r1
  40f8f0:	9719      	str	r7, [sp, #100]	; 0x64
  40f8f2:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40f8f6:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40f8fa:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40f8fe:	9707      	str	r7, [sp, #28]
  40f900:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40f904:	ac1a      	add	r4, sp, #104	; 0x68
  40f906:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40f90a:	f02a 0a02 	bic.w	sl, sl, #2
  40f90e:	2600      	movs	r6, #0
  40f910:	4669      	mov	r1, sp
  40f912:	9400      	str	r4, [sp, #0]
  40f914:	9404      	str	r4, [sp, #16]
  40f916:	9502      	str	r5, [sp, #8]
  40f918:	9505      	str	r5, [sp, #20]
  40f91a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40f91e:	f8ad 900e 	strh.w	r9, [sp, #14]
  40f922:	9709      	str	r7, [sp, #36]	; 0x24
  40f924:	9606      	str	r6, [sp, #24]
  40f926:	4605      	mov	r5, r0
  40f928:	f7ff f9b2 	bl	40ec90 <_vfiprintf_r>
  40f92c:	1e04      	subs	r4, r0, #0
  40f92e:	db07      	blt.n	40f940 <__sbprintf+0x5c>
  40f930:	4628      	mov	r0, r5
  40f932:	4669      	mov	r1, sp
  40f934:	f001 f908 	bl	410b48 <_fflush_r>
  40f938:	42b0      	cmp	r0, r6
  40f93a:	bf18      	it	ne
  40f93c:	f04f 34ff 	movne.w	r4, #4294967295
  40f940:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40f944:	065b      	lsls	r3, r3, #25
  40f946:	d505      	bpl.n	40f954 <__sbprintf+0x70>
  40f948:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40f94c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f950:	f8a8 300c 	strh.w	r3, [r8, #12]
  40f954:	4620      	mov	r0, r4
  40f956:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40f95a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40f95e:	bf00      	nop

0040f960 <_vsprintf_r>:
  40f960:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f962:	b09b      	sub	sp, #108	; 0x6c
  40f964:	460d      	mov	r5, r1
  40f966:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40f96a:	f44f 7702 	mov.w	r7, #520	; 0x208
  40f96e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40f972:	4669      	mov	r1, sp
  40f974:	9500      	str	r5, [sp, #0]
  40f976:	9504      	str	r5, [sp, #16]
  40f978:	f8ad 700c 	strh.w	r7, [sp, #12]
  40f97c:	9402      	str	r4, [sp, #8]
  40f97e:	9405      	str	r4, [sp, #20]
  40f980:	f8ad 600e 	strh.w	r6, [sp, #14]
  40f984:	f7fd fed8 	bl	40d738 <_svfprintf_r>
  40f988:	9b00      	ldr	r3, [sp, #0]
  40f98a:	2200      	movs	r2, #0
  40f98c:	701a      	strb	r2, [r3, #0]
  40f98e:	b01b      	add	sp, #108	; 0x6c
  40f990:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f992:	bf00      	nop

0040f994 <vsprintf>:
  40f994:	b430      	push	{r4, r5}
  40f996:	4c04      	ldr	r4, [pc, #16]	; (40f9a8 <vsprintf+0x14>)
  40f998:	460d      	mov	r5, r1
  40f99a:	4613      	mov	r3, r2
  40f99c:	4601      	mov	r1, r0
  40f99e:	462a      	mov	r2, r5
  40f9a0:	6820      	ldr	r0, [r4, #0]
  40f9a2:	bc30      	pop	{r4, r5}
  40f9a4:	f7ff bfdc 	b.w	40f960 <_vsprintf_r>
  40f9a8:	20000598 	.word	0x20000598

0040f9ac <__swsetup_r>:
  40f9ac:	4b2f      	ldr	r3, [pc, #188]	; (40fa6c <__swsetup_r+0xc0>)
  40f9ae:	b570      	push	{r4, r5, r6, lr}
  40f9b0:	4606      	mov	r6, r0
  40f9b2:	6818      	ldr	r0, [r3, #0]
  40f9b4:	460c      	mov	r4, r1
  40f9b6:	b110      	cbz	r0, 40f9be <__swsetup_r+0x12>
  40f9b8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40f9ba:	2a00      	cmp	r2, #0
  40f9bc:	d036      	beq.n	40fa2c <__swsetup_r+0x80>
  40f9be:	89a5      	ldrh	r5, [r4, #12]
  40f9c0:	b2ab      	uxth	r3, r5
  40f9c2:	0719      	lsls	r1, r3, #28
  40f9c4:	d50c      	bpl.n	40f9e0 <__swsetup_r+0x34>
  40f9c6:	6922      	ldr	r2, [r4, #16]
  40f9c8:	b1aa      	cbz	r2, 40f9f6 <__swsetup_r+0x4a>
  40f9ca:	f013 0101 	ands.w	r1, r3, #1
  40f9ce:	d01e      	beq.n	40fa0e <__swsetup_r+0x62>
  40f9d0:	6963      	ldr	r3, [r4, #20]
  40f9d2:	2100      	movs	r1, #0
  40f9d4:	425b      	negs	r3, r3
  40f9d6:	61a3      	str	r3, [r4, #24]
  40f9d8:	60a1      	str	r1, [r4, #8]
  40f9da:	b1f2      	cbz	r2, 40fa1a <__swsetup_r+0x6e>
  40f9dc:	2000      	movs	r0, #0
  40f9de:	bd70      	pop	{r4, r5, r6, pc}
  40f9e0:	06da      	lsls	r2, r3, #27
  40f9e2:	d53a      	bpl.n	40fa5a <__swsetup_r+0xae>
  40f9e4:	075b      	lsls	r3, r3, #29
  40f9e6:	d424      	bmi.n	40fa32 <__swsetup_r+0x86>
  40f9e8:	6922      	ldr	r2, [r4, #16]
  40f9ea:	f045 0308 	orr.w	r3, r5, #8
  40f9ee:	81a3      	strh	r3, [r4, #12]
  40f9f0:	b29b      	uxth	r3, r3
  40f9f2:	2a00      	cmp	r2, #0
  40f9f4:	d1e9      	bne.n	40f9ca <__swsetup_r+0x1e>
  40f9f6:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40f9fa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40f9fe:	d0e4      	beq.n	40f9ca <__swsetup_r+0x1e>
  40fa00:	4630      	mov	r0, r6
  40fa02:	4621      	mov	r1, r4
  40fa04:	f002 f83a 	bl	411a7c <__smakebuf_r>
  40fa08:	89a3      	ldrh	r3, [r4, #12]
  40fa0a:	6922      	ldr	r2, [r4, #16]
  40fa0c:	e7dd      	b.n	40f9ca <__swsetup_r+0x1e>
  40fa0e:	0798      	lsls	r0, r3, #30
  40fa10:	bf58      	it	pl
  40fa12:	6961      	ldrpl	r1, [r4, #20]
  40fa14:	60a1      	str	r1, [r4, #8]
  40fa16:	2a00      	cmp	r2, #0
  40fa18:	d1e0      	bne.n	40f9dc <__swsetup_r+0x30>
  40fa1a:	89a3      	ldrh	r3, [r4, #12]
  40fa1c:	061a      	lsls	r2, r3, #24
  40fa1e:	d5dd      	bpl.n	40f9dc <__swsetup_r+0x30>
  40fa20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40fa24:	81a3      	strh	r3, [r4, #12]
  40fa26:	f04f 30ff 	mov.w	r0, #4294967295
  40fa2a:	bd70      	pop	{r4, r5, r6, pc}
  40fa2c:	f001 f8a8 	bl	410b80 <__sinit>
  40fa30:	e7c5      	b.n	40f9be <__swsetup_r+0x12>
  40fa32:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40fa34:	b149      	cbz	r1, 40fa4a <__swsetup_r+0x9e>
  40fa36:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40fa3a:	4299      	cmp	r1, r3
  40fa3c:	d003      	beq.n	40fa46 <__swsetup_r+0x9a>
  40fa3e:	4630      	mov	r0, r6
  40fa40:	f001 f9e2 	bl	410e08 <_free_r>
  40fa44:	89a5      	ldrh	r5, [r4, #12]
  40fa46:	2300      	movs	r3, #0
  40fa48:	6323      	str	r3, [r4, #48]	; 0x30
  40fa4a:	6922      	ldr	r2, [r4, #16]
  40fa4c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40fa50:	2100      	movs	r1, #0
  40fa52:	b2ad      	uxth	r5, r5
  40fa54:	6022      	str	r2, [r4, #0]
  40fa56:	6061      	str	r1, [r4, #4]
  40fa58:	e7c7      	b.n	40f9ea <__swsetup_r+0x3e>
  40fa5a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40fa5e:	2309      	movs	r3, #9
  40fa60:	6033      	str	r3, [r6, #0]
  40fa62:	f04f 30ff 	mov.w	r0, #4294967295
  40fa66:	81a5      	strh	r5, [r4, #12]
  40fa68:	bd70      	pop	{r4, r5, r6, pc}
  40fa6a:	bf00      	nop
  40fa6c:	20000598 	.word	0x20000598

0040fa70 <register_fini>:
  40fa70:	4b02      	ldr	r3, [pc, #8]	; (40fa7c <register_fini+0xc>)
  40fa72:	b113      	cbz	r3, 40fa7a <register_fini+0xa>
  40fa74:	4802      	ldr	r0, [pc, #8]	; (40fa80 <register_fini+0x10>)
  40fa76:	f000 b805 	b.w	40fa84 <atexit>
  40fa7a:	4770      	bx	lr
  40fa7c:	00000000 	.word	0x00000000
  40fa80:	00410c7d 	.word	0x00410c7d

0040fa84 <atexit>:
  40fa84:	4601      	mov	r1, r0
  40fa86:	2000      	movs	r0, #0
  40fa88:	4602      	mov	r2, r0
  40fa8a:	4603      	mov	r3, r0
  40fa8c:	f003 bb8a 	b.w	4131a4 <__register_exitproc>

0040fa90 <quorem>:
  40fa90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fa94:	6903      	ldr	r3, [r0, #16]
  40fa96:	690d      	ldr	r5, [r1, #16]
  40fa98:	b083      	sub	sp, #12
  40fa9a:	429d      	cmp	r5, r3
  40fa9c:	4683      	mov	fp, r0
  40fa9e:	f300 808c 	bgt.w	40fbba <quorem+0x12a>
  40faa2:	3d01      	subs	r5, #1
  40faa4:	f101 0414 	add.w	r4, r1, #20
  40faa8:	f100 0a14 	add.w	sl, r0, #20
  40faac:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40fab0:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40fab4:	3201      	adds	r2, #1
  40fab6:	fbb3 f8f2 	udiv	r8, r3, r2
  40faba:	00aa      	lsls	r2, r5, #2
  40fabc:	4691      	mov	r9, r2
  40fabe:	9200      	str	r2, [sp, #0]
  40fac0:	4452      	add	r2, sl
  40fac2:	44a1      	add	r9, r4
  40fac4:	9201      	str	r2, [sp, #4]
  40fac6:	f1b8 0f00 	cmp.w	r8, #0
  40faca:	d03e      	beq.n	40fb4a <quorem+0xba>
  40facc:	2600      	movs	r6, #0
  40face:	4630      	mov	r0, r6
  40fad0:	4622      	mov	r2, r4
  40fad2:	4653      	mov	r3, sl
  40fad4:	468c      	mov	ip, r1
  40fad6:	f852 7b04 	ldr.w	r7, [r2], #4
  40fada:	6819      	ldr	r1, [r3, #0]
  40fadc:	fa1f fe87 	uxth.w	lr, r7
  40fae0:	0c3f      	lsrs	r7, r7, #16
  40fae2:	fb0e 6e08 	mla	lr, lr, r8, r6
  40fae6:	fb07 f608 	mul.w	r6, r7, r8
  40faea:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40faee:	fa1f fe8e 	uxth.w	lr, lr
  40faf2:	ebce 0e00 	rsb	lr, lr, r0
  40faf6:	b28f      	uxth	r7, r1
  40faf8:	b2b0      	uxth	r0, r6
  40fafa:	4477      	add	r7, lr
  40fafc:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40fb00:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40fb04:	b2bf      	uxth	r7, r7
  40fb06:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40fb0a:	4591      	cmp	r9, r2
  40fb0c:	f843 7b04 	str.w	r7, [r3], #4
  40fb10:	ea4f 4020 	mov.w	r0, r0, asr #16
  40fb14:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40fb18:	d2dd      	bcs.n	40fad6 <quorem+0x46>
  40fb1a:	9a00      	ldr	r2, [sp, #0]
  40fb1c:	4661      	mov	r1, ip
  40fb1e:	f85a 3002 	ldr.w	r3, [sl, r2]
  40fb22:	b993      	cbnz	r3, 40fb4a <quorem+0xba>
  40fb24:	9a01      	ldr	r2, [sp, #4]
  40fb26:	1f13      	subs	r3, r2, #4
  40fb28:	459a      	cmp	sl, r3
  40fb2a:	d20c      	bcs.n	40fb46 <quorem+0xb6>
  40fb2c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40fb30:	b94b      	cbnz	r3, 40fb46 <quorem+0xb6>
  40fb32:	f1a2 0308 	sub.w	r3, r2, #8
  40fb36:	e002      	b.n	40fb3e <quorem+0xae>
  40fb38:	681a      	ldr	r2, [r3, #0]
  40fb3a:	3b04      	subs	r3, #4
  40fb3c:	b91a      	cbnz	r2, 40fb46 <quorem+0xb6>
  40fb3e:	459a      	cmp	sl, r3
  40fb40:	f105 35ff 	add.w	r5, r5, #4294967295
  40fb44:	d3f8      	bcc.n	40fb38 <quorem+0xa8>
  40fb46:	f8cb 5010 	str.w	r5, [fp, #16]
  40fb4a:	4658      	mov	r0, fp
  40fb4c:	f002 fdc6 	bl	4126dc <__mcmp>
  40fb50:	2800      	cmp	r0, #0
  40fb52:	db2e      	blt.n	40fbb2 <quorem+0x122>
  40fb54:	f108 0801 	add.w	r8, r8, #1
  40fb58:	4653      	mov	r3, sl
  40fb5a:	2200      	movs	r2, #0
  40fb5c:	f854 6b04 	ldr.w	r6, [r4], #4
  40fb60:	6818      	ldr	r0, [r3, #0]
  40fb62:	b2b1      	uxth	r1, r6
  40fb64:	1a51      	subs	r1, r2, r1
  40fb66:	b287      	uxth	r7, r0
  40fb68:	0c36      	lsrs	r6, r6, #16
  40fb6a:	4439      	add	r1, r7
  40fb6c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40fb70:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40fb74:	b289      	uxth	r1, r1
  40fb76:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40fb7a:	45a1      	cmp	r9, r4
  40fb7c:	f843 1b04 	str.w	r1, [r3], #4
  40fb80:	ea4f 4222 	mov.w	r2, r2, asr #16
  40fb84:	d2ea      	bcs.n	40fb5c <quorem+0xcc>
  40fb86:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40fb8a:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40fb8e:	b982      	cbnz	r2, 40fbb2 <quorem+0x122>
  40fb90:	1f1a      	subs	r2, r3, #4
  40fb92:	4592      	cmp	sl, r2
  40fb94:	d20b      	bcs.n	40fbae <quorem+0x11e>
  40fb96:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40fb9a:	b942      	cbnz	r2, 40fbae <quorem+0x11e>
  40fb9c:	3b08      	subs	r3, #8
  40fb9e:	e002      	b.n	40fba6 <quorem+0x116>
  40fba0:	681a      	ldr	r2, [r3, #0]
  40fba2:	3b04      	subs	r3, #4
  40fba4:	b91a      	cbnz	r2, 40fbae <quorem+0x11e>
  40fba6:	459a      	cmp	sl, r3
  40fba8:	f105 35ff 	add.w	r5, r5, #4294967295
  40fbac:	d3f8      	bcc.n	40fba0 <quorem+0x110>
  40fbae:	f8cb 5010 	str.w	r5, [fp, #16]
  40fbb2:	4640      	mov	r0, r8
  40fbb4:	b003      	add	sp, #12
  40fbb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fbba:	2000      	movs	r0, #0
  40fbbc:	b003      	add	sp, #12
  40fbbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fbc2:	bf00      	nop
  40fbc4:	0000      	movs	r0, r0
	...

0040fbc8 <_dtoa_r>:
  40fbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40fbcc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40fbce:	b09b      	sub	sp, #108	; 0x6c
  40fbd0:	4604      	mov	r4, r0
  40fbd2:	4692      	mov	sl, r2
  40fbd4:	469b      	mov	fp, r3
  40fbd6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40fbd8:	b141      	cbz	r1, 40fbec <_dtoa_r+0x24>
  40fbda:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40fbdc:	2201      	movs	r2, #1
  40fbde:	409a      	lsls	r2, r3
  40fbe0:	604b      	str	r3, [r1, #4]
  40fbe2:	608a      	str	r2, [r1, #8]
  40fbe4:	f002 fb38 	bl	412258 <_Bfree>
  40fbe8:	2300      	movs	r3, #0
  40fbea:	6423      	str	r3, [r4, #64]	; 0x40
  40fbec:	f1bb 0f00 	cmp.w	fp, #0
  40fbf0:	46d9      	mov	r9, fp
  40fbf2:	db33      	blt.n	40fc5c <_dtoa_r+0x94>
  40fbf4:	2300      	movs	r3, #0
  40fbf6:	602b      	str	r3, [r5, #0]
  40fbf8:	4ba5      	ldr	r3, [pc, #660]	; (40fe90 <_dtoa_r+0x2c8>)
  40fbfa:	461a      	mov	r2, r3
  40fbfc:	ea09 0303 	and.w	r3, r9, r3
  40fc00:	4293      	cmp	r3, r2
  40fc02:	d014      	beq.n	40fc2e <_dtoa_r+0x66>
  40fc04:	4650      	mov	r0, sl
  40fc06:	4659      	mov	r1, fp
  40fc08:	2200      	movs	r2, #0
  40fc0a:	2300      	movs	r3, #0
  40fc0c:	f7fb fa3a 	bl	40b084 <__aeabi_dcmpeq>
  40fc10:	4680      	mov	r8, r0
  40fc12:	b348      	cbz	r0, 40fc68 <_dtoa_r+0xa0>
  40fc14:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40fc16:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40fc18:	2301      	movs	r3, #1
  40fc1a:	6033      	str	r3, [r6, #0]
  40fc1c:	2d00      	cmp	r5, #0
  40fc1e:	f000 80ca 	beq.w	40fdb6 <_dtoa_r+0x1ee>
  40fc22:	489c      	ldr	r0, [pc, #624]	; (40fe94 <_dtoa_r+0x2cc>)
  40fc24:	6028      	str	r0, [r5, #0]
  40fc26:	3801      	subs	r0, #1
  40fc28:	b01b      	add	sp, #108	; 0x6c
  40fc2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fc2e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40fc30:	f242 730f 	movw	r3, #9999	; 0x270f
  40fc34:	602b      	str	r3, [r5, #0]
  40fc36:	f1ba 0f00 	cmp.w	sl, #0
  40fc3a:	f000 80a5 	beq.w	40fd88 <_dtoa_r+0x1c0>
  40fc3e:	4896      	ldr	r0, [pc, #600]	; (40fe98 <_dtoa_r+0x2d0>)
  40fc40:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40fc42:	2e00      	cmp	r6, #0
  40fc44:	d0f0      	beq.n	40fc28 <_dtoa_r+0x60>
  40fc46:	78c3      	ldrb	r3, [r0, #3]
  40fc48:	2b00      	cmp	r3, #0
  40fc4a:	f000 80b6 	beq.w	40fdba <_dtoa_r+0x1f2>
  40fc4e:	f100 0308 	add.w	r3, r0, #8
  40fc52:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40fc54:	602b      	str	r3, [r5, #0]
  40fc56:	b01b      	add	sp, #108	; 0x6c
  40fc58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fc5c:	2301      	movs	r3, #1
  40fc5e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40fc62:	602b      	str	r3, [r5, #0]
  40fc64:	46cb      	mov	fp, r9
  40fc66:	e7c7      	b.n	40fbf8 <_dtoa_r+0x30>
  40fc68:	aa19      	add	r2, sp, #100	; 0x64
  40fc6a:	ab18      	add	r3, sp, #96	; 0x60
  40fc6c:	e88d 000c 	stmia.w	sp, {r2, r3}
  40fc70:	4620      	mov	r0, r4
  40fc72:	4652      	mov	r2, sl
  40fc74:	465b      	mov	r3, fp
  40fc76:	f002 fe3d 	bl	4128f4 <__d2b>
  40fc7a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40fc7e:	900a      	str	r0, [sp, #40]	; 0x28
  40fc80:	f040 808b 	bne.w	40fd9a <_dtoa_r+0x1d2>
  40fc84:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40fc86:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40fc88:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40fc8c:	443d      	add	r5, r7
  40fc8e:	429d      	cmp	r5, r3
  40fc90:	f2c0 8295 	blt.w	4101be <_dtoa_r+0x5f6>
  40fc94:	331f      	adds	r3, #31
  40fc96:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40fc9a:	1b5b      	subs	r3, r3, r5
  40fc9c:	fa09 f303 	lsl.w	r3, r9, r3
  40fca0:	fa2a f202 	lsr.w	r2, sl, r2
  40fca4:	ea43 0002 	orr.w	r0, r3, r2
  40fca8:	f7fa ff0e 	bl	40aac8 <__aeabi_ui2d>
  40fcac:	2601      	movs	r6, #1
  40fcae:	3d01      	subs	r5, #1
  40fcb0:	46b8      	mov	r8, r7
  40fcb2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40fcb6:	9616      	str	r6, [sp, #88]	; 0x58
  40fcb8:	2200      	movs	r2, #0
  40fcba:	4b78      	ldr	r3, [pc, #480]	; (40fe9c <_dtoa_r+0x2d4>)
  40fcbc:	f7fa fdc6 	bl	40a84c <__aeabi_dsub>
  40fcc0:	a36d      	add	r3, pc, #436	; (adr r3, 40fe78 <_dtoa_r+0x2b0>)
  40fcc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  40fcc6:	f7fa ff75 	bl	40abb4 <__aeabi_dmul>
  40fcca:	a36d      	add	r3, pc, #436	; (adr r3, 40fe80 <_dtoa_r+0x2b8>)
  40fccc:	e9d3 2300 	ldrd	r2, r3, [r3]
  40fcd0:	f7fa fdbe 	bl	40a850 <__adddf3>
  40fcd4:	4606      	mov	r6, r0
  40fcd6:	4628      	mov	r0, r5
  40fcd8:	460f      	mov	r7, r1
  40fcda:	f7fa ff05 	bl	40aae8 <__aeabi_i2d>
  40fcde:	a36a      	add	r3, pc, #424	; (adr r3, 40fe88 <_dtoa_r+0x2c0>)
  40fce0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40fce4:	f7fa ff66 	bl	40abb4 <__aeabi_dmul>
  40fce8:	4602      	mov	r2, r0
  40fcea:	460b      	mov	r3, r1
  40fcec:	4630      	mov	r0, r6
  40fcee:	4639      	mov	r1, r7
  40fcf0:	f7fa fdae 	bl	40a850 <__adddf3>
  40fcf4:	4606      	mov	r6, r0
  40fcf6:	460f      	mov	r7, r1
  40fcf8:	f7fb f9f6 	bl	40b0e8 <__aeabi_d2iz>
  40fcfc:	4639      	mov	r1, r7
  40fcfe:	9007      	str	r0, [sp, #28]
  40fd00:	2200      	movs	r2, #0
  40fd02:	4630      	mov	r0, r6
  40fd04:	2300      	movs	r3, #0
  40fd06:	f7fb f9c7 	bl	40b098 <__aeabi_dcmplt>
  40fd0a:	2800      	cmp	r0, #0
  40fd0c:	f040 8229 	bne.w	410162 <_dtoa_r+0x59a>
  40fd10:	9e07      	ldr	r6, [sp, #28]
  40fd12:	2e16      	cmp	r6, #22
  40fd14:	f200 8222 	bhi.w	41015c <_dtoa_r+0x594>
  40fd18:	4961      	ldr	r1, [pc, #388]	; (40fea0 <_dtoa_r+0x2d8>)
  40fd1a:	4652      	mov	r2, sl
  40fd1c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40fd20:	465b      	mov	r3, fp
  40fd22:	e9d1 0100 	ldrd	r0, r1, [r1]
  40fd26:	f7fb f9d5 	bl	40b0d4 <__aeabi_dcmpgt>
  40fd2a:	2800      	cmp	r0, #0
  40fd2c:	f000 824c 	beq.w	4101c8 <_dtoa_r+0x600>
  40fd30:	3e01      	subs	r6, #1
  40fd32:	9607      	str	r6, [sp, #28]
  40fd34:	2600      	movs	r6, #0
  40fd36:	960e      	str	r6, [sp, #56]	; 0x38
  40fd38:	ebc5 0508 	rsb	r5, r5, r8
  40fd3c:	3d01      	subs	r5, #1
  40fd3e:	9506      	str	r5, [sp, #24]
  40fd40:	f100 8226 	bmi.w	410190 <_dtoa_r+0x5c8>
  40fd44:	2500      	movs	r5, #0
  40fd46:	9508      	str	r5, [sp, #32]
  40fd48:	9e07      	ldr	r6, [sp, #28]
  40fd4a:	2e00      	cmp	r6, #0
  40fd4c:	f2c0 8217 	blt.w	41017e <_dtoa_r+0x5b6>
  40fd50:	9d06      	ldr	r5, [sp, #24]
  40fd52:	960d      	str	r6, [sp, #52]	; 0x34
  40fd54:	4435      	add	r5, r6
  40fd56:	2600      	movs	r6, #0
  40fd58:	9506      	str	r5, [sp, #24]
  40fd5a:	960c      	str	r6, [sp, #48]	; 0x30
  40fd5c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40fd5e:	2d09      	cmp	r5, #9
  40fd60:	d82d      	bhi.n	40fdbe <_dtoa_r+0x1f6>
  40fd62:	2d05      	cmp	r5, #5
  40fd64:	bfc4      	itt	gt
  40fd66:	3d04      	subgt	r5, #4
  40fd68:	9524      	strgt	r5, [sp, #144]	; 0x90
  40fd6a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40fd6c:	bfc8      	it	gt
  40fd6e:	2500      	movgt	r5, #0
  40fd70:	f1a6 0302 	sub.w	r3, r6, #2
  40fd74:	bfd8      	it	le
  40fd76:	2501      	movle	r5, #1
  40fd78:	2b03      	cmp	r3, #3
  40fd7a:	d822      	bhi.n	40fdc2 <_dtoa_r+0x1fa>
  40fd7c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40fd80:	029e03b7 	.word	0x029e03b7
  40fd84:	049a03c0 	.word	0x049a03c0
  40fd88:	4a46      	ldr	r2, [pc, #280]	; (40fea4 <_dtoa_r+0x2dc>)
  40fd8a:	4b43      	ldr	r3, [pc, #268]	; (40fe98 <_dtoa_r+0x2d0>)
  40fd8c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40fd90:	2800      	cmp	r0, #0
  40fd92:	bf0c      	ite	eq
  40fd94:	4610      	moveq	r0, r2
  40fd96:	4618      	movne	r0, r3
  40fd98:	e752      	b.n	40fc40 <_dtoa_r+0x78>
  40fd9a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40fd9e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40fda2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40fda6:	4650      	mov	r0, sl
  40fda8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40fdac:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40fdb0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40fdb4:	e780      	b.n	40fcb8 <_dtoa_r+0xf0>
  40fdb6:	483c      	ldr	r0, [pc, #240]	; (40fea8 <_dtoa_r+0x2e0>)
  40fdb8:	e736      	b.n	40fc28 <_dtoa_r+0x60>
  40fdba:	1cc3      	adds	r3, r0, #3
  40fdbc:	e749      	b.n	40fc52 <_dtoa_r+0x8a>
  40fdbe:	2500      	movs	r5, #0
  40fdc0:	9524      	str	r5, [sp, #144]	; 0x90
  40fdc2:	2500      	movs	r5, #0
  40fdc4:	6465      	str	r5, [r4, #68]	; 0x44
  40fdc6:	4629      	mov	r1, r5
  40fdc8:	4620      	mov	r0, r4
  40fdca:	f002 fa1f 	bl	41220c <_Balloc>
  40fdce:	f04f 39ff 	mov.w	r9, #4294967295
  40fdd2:	2601      	movs	r6, #1
  40fdd4:	9009      	str	r0, [sp, #36]	; 0x24
  40fdd6:	9525      	str	r5, [sp, #148]	; 0x94
  40fdd8:	6420      	str	r0, [r4, #64]	; 0x40
  40fdda:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40fdde:	960b      	str	r6, [sp, #44]	; 0x2c
  40fde0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40fde2:	2b00      	cmp	r3, #0
  40fde4:	f2c0 80d2 	blt.w	40ff8c <_dtoa_r+0x3c4>
  40fde8:	9e07      	ldr	r6, [sp, #28]
  40fdea:	2e0e      	cmp	r6, #14
  40fdec:	f300 80ce 	bgt.w	40ff8c <_dtoa_r+0x3c4>
  40fdf0:	4b2b      	ldr	r3, [pc, #172]	; (40fea0 <_dtoa_r+0x2d8>)
  40fdf2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40fdf6:	e9d3 0100 	ldrd	r0, r1, [r3]
  40fdfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40fdfe:	9925      	ldr	r1, [sp, #148]	; 0x94
  40fe00:	2900      	cmp	r1, #0
  40fe02:	f2c0 8380 	blt.w	410506 <_dtoa_r+0x93e>
  40fe06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40fe0a:	4659      	mov	r1, fp
  40fe0c:	4650      	mov	r0, sl
  40fe0e:	f7fa fffb 	bl	40ae08 <__aeabi_ddiv>
  40fe12:	f7fb f969 	bl	40b0e8 <__aeabi_d2iz>
  40fe16:	4605      	mov	r5, r0
  40fe18:	f7fa fe66 	bl	40aae8 <__aeabi_i2d>
  40fe1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40fe20:	f7fa fec8 	bl	40abb4 <__aeabi_dmul>
  40fe24:	4602      	mov	r2, r0
  40fe26:	460b      	mov	r3, r1
  40fe28:	4650      	mov	r0, sl
  40fe2a:	4659      	mov	r1, fp
  40fe2c:	f7fa fd0e 	bl	40a84c <__aeabi_dsub>
  40fe30:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40fe32:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40fe36:	f1b9 0f01 	cmp.w	r9, #1
  40fe3a:	4606      	mov	r6, r0
  40fe3c:	460f      	mov	r7, r1
  40fe3e:	7013      	strb	r3, [r2, #0]
  40fe40:	f102 0b01 	add.w	fp, r2, #1
  40fe44:	d064      	beq.n	40ff10 <_dtoa_r+0x348>
  40fe46:	2200      	movs	r2, #0
  40fe48:	4b18      	ldr	r3, [pc, #96]	; (40feac <_dtoa_r+0x2e4>)
  40fe4a:	f7fa feb3 	bl	40abb4 <__aeabi_dmul>
  40fe4e:	2200      	movs	r2, #0
  40fe50:	2300      	movs	r3, #0
  40fe52:	4606      	mov	r6, r0
  40fe54:	460f      	mov	r7, r1
  40fe56:	f7fb f915 	bl	40b084 <__aeabi_dcmpeq>
  40fe5a:	2800      	cmp	r0, #0
  40fe5c:	f040 8081 	bne.w	40ff62 <_dtoa_r+0x39a>
  40fe60:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40fe64:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40fe66:	44c8      	add	r8, r9
  40fe68:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40fe6c:	f105 0902 	add.w	r9, r5, #2
  40fe70:	9403      	str	r4, [sp, #12]
  40fe72:	e028      	b.n	40fec6 <_dtoa_r+0x2fe>
  40fe74:	f3af 8000 	nop.w
  40fe78:	636f4361 	.word	0x636f4361
  40fe7c:	3fd287a7 	.word	0x3fd287a7
  40fe80:	8b60c8b3 	.word	0x8b60c8b3
  40fe84:	3fc68a28 	.word	0x3fc68a28
  40fe88:	509f79fb 	.word	0x509f79fb
  40fe8c:	3fd34413 	.word	0x3fd34413
  40fe90:	7ff00000 	.word	0x7ff00000
  40fe94:	00414c41 	.word	0x00414c41
  40fe98:	00414c80 	.word	0x00414c80
  40fe9c:	3ff80000 	.word	0x3ff80000
  40fea0:	00414d90 	.word	0x00414d90
  40fea4:	00414c74 	.word	0x00414c74
  40fea8:	00414c40 	.word	0x00414c40
  40feac:	40240000 	.word	0x40240000
  40feb0:	f7fa fe80 	bl	40abb4 <__aeabi_dmul>
  40feb4:	2200      	movs	r2, #0
  40feb6:	2300      	movs	r3, #0
  40feb8:	4606      	mov	r6, r0
  40feba:	460f      	mov	r7, r1
  40febc:	f7fb f8e2 	bl	40b084 <__aeabi_dcmpeq>
  40fec0:	2800      	cmp	r0, #0
  40fec2:	f040 83c1 	bne.w	410648 <_dtoa_r+0xa80>
  40fec6:	4652      	mov	r2, sl
  40fec8:	465b      	mov	r3, fp
  40feca:	4630      	mov	r0, r6
  40fecc:	4639      	mov	r1, r7
  40fece:	f7fa ff9b 	bl	40ae08 <__aeabi_ddiv>
  40fed2:	f7fb f909 	bl	40b0e8 <__aeabi_d2iz>
  40fed6:	4605      	mov	r5, r0
  40fed8:	f7fa fe06 	bl	40aae8 <__aeabi_i2d>
  40fedc:	4652      	mov	r2, sl
  40fede:	465b      	mov	r3, fp
  40fee0:	f7fa fe68 	bl	40abb4 <__aeabi_dmul>
  40fee4:	4602      	mov	r2, r0
  40fee6:	460b      	mov	r3, r1
  40fee8:	4630      	mov	r0, r6
  40feea:	4639      	mov	r1, r7
  40feec:	f7fa fcae 	bl	40a84c <__aeabi_dsub>
  40fef0:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40fef4:	45c1      	cmp	r9, r8
  40fef6:	f809 ec01 	strb.w	lr, [r9, #-1]
  40fefa:	464c      	mov	r4, r9
  40fefc:	4606      	mov	r6, r0
  40fefe:	460f      	mov	r7, r1
  40ff00:	f04f 0200 	mov.w	r2, #0
  40ff04:	4ba7      	ldr	r3, [pc, #668]	; (4101a4 <_dtoa_r+0x5dc>)
  40ff06:	f109 0901 	add.w	r9, r9, #1
  40ff0a:	d1d1      	bne.n	40feb0 <_dtoa_r+0x2e8>
  40ff0c:	46a3      	mov	fp, r4
  40ff0e:	9c03      	ldr	r4, [sp, #12]
  40ff10:	4632      	mov	r2, r6
  40ff12:	463b      	mov	r3, r7
  40ff14:	4630      	mov	r0, r6
  40ff16:	4639      	mov	r1, r7
  40ff18:	f7fa fc9a 	bl	40a850 <__adddf3>
  40ff1c:	4606      	mov	r6, r0
  40ff1e:	460f      	mov	r7, r1
  40ff20:	4632      	mov	r2, r6
  40ff22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ff26:	463b      	mov	r3, r7
  40ff28:	f7fb f8b6 	bl	40b098 <__aeabi_dcmplt>
  40ff2c:	b940      	cbnz	r0, 40ff40 <_dtoa_r+0x378>
  40ff2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ff32:	4632      	mov	r2, r6
  40ff34:	463b      	mov	r3, r7
  40ff36:	f7fb f8a5 	bl	40b084 <__aeabi_dcmpeq>
  40ff3a:	b190      	cbz	r0, 40ff62 <_dtoa_r+0x39a>
  40ff3c:	07eb      	lsls	r3, r5, #31
  40ff3e:	d510      	bpl.n	40ff62 <_dtoa_r+0x39a>
  40ff40:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40ff44:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ff46:	e005      	b.n	40ff54 <_dtoa_r+0x38c>
  40ff48:	429a      	cmp	r2, r3
  40ff4a:	f000 8429 	beq.w	4107a0 <_dtoa_r+0xbd8>
  40ff4e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40ff52:	469b      	mov	fp, r3
  40ff54:	2d39      	cmp	r5, #57	; 0x39
  40ff56:	f10b 33ff 	add.w	r3, fp, #4294967295
  40ff5a:	d0f5      	beq.n	40ff48 <_dtoa_r+0x380>
  40ff5c:	1c6a      	adds	r2, r5, #1
  40ff5e:	b2d2      	uxtb	r2, r2
  40ff60:	701a      	strb	r2, [r3, #0]
  40ff62:	4620      	mov	r0, r4
  40ff64:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ff66:	f002 f977 	bl	412258 <_Bfree>
  40ff6a:	9e07      	ldr	r6, [sp, #28]
  40ff6c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ff6e:	1c73      	adds	r3, r6, #1
  40ff70:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ff72:	2200      	movs	r2, #0
  40ff74:	f88b 2000 	strb.w	r2, [fp]
  40ff78:	602b      	str	r3, [r5, #0]
  40ff7a:	2e00      	cmp	r6, #0
  40ff7c:	f000 8325 	beq.w	4105ca <_dtoa_r+0xa02>
  40ff80:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ff82:	f8c6 b000 	str.w	fp, [r6]
  40ff86:	b01b      	add	sp, #108	; 0x6c
  40ff88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ff8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ff8e:	2d00      	cmp	r5, #0
  40ff90:	f000 8103 	beq.w	41019a <_dtoa_r+0x5d2>
  40ff94:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40ff96:	2e01      	cmp	r6, #1
  40ff98:	f340 82dc 	ble.w	410554 <_dtoa_r+0x98c>
  40ff9c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40ff9e:	f109 37ff 	add.w	r7, r9, #4294967295
  40ffa2:	42be      	cmp	r6, r7
  40ffa4:	f2c0 8389 	blt.w	4106ba <_dtoa_r+0xaf2>
  40ffa8:	1bf7      	subs	r7, r6, r7
  40ffaa:	f1b9 0f00 	cmp.w	r9, #0
  40ffae:	f2c0 8487 	blt.w	4108c0 <_dtoa_r+0xcf8>
  40ffb2:	9d08      	ldr	r5, [sp, #32]
  40ffb4:	464b      	mov	r3, r9
  40ffb6:	9e08      	ldr	r6, [sp, #32]
  40ffb8:	4620      	mov	r0, r4
  40ffba:	441e      	add	r6, r3
  40ffbc:	9608      	str	r6, [sp, #32]
  40ffbe:	9e06      	ldr	r6, [sp, #24]
  40ffc0:	2101      	movs	r1, #1
  40ffc2:	441e      	add	r6, r3
  40ffc4:	9606      	str	r6, [sp, #24]
  40ffc6:	f002 fa35 	bl	412434 <__i2b>
  40ffca:	4606      	mov	r6, r0
  40ffcc:	b165      	cbz	r5, 40ffe8 <_dtoa_r+0x420>
  40ffce:	9806      	ldr	r0, [sp, #24]
  40ffd0:	2800      	cmp	r0, #0
  40ffd2:	dd09      	ble.n	40ffe8 <_dtoa_r+0x420>
  40ffd4:	4603      	mov	r3, r0
  40ffd6:	9908      	ldr	r1, [sp, #32]
  40ffd8:	42ab      	cmp	r3, r5
  40ffda:	bfa8      	it	ge
  40ffdc:	462b      	movge	r3, r5
  40ffde:	1ac9      	subs	r1, r1, r3
  40ffe0:	1ac0      	subs	r0, r0, r3
  40ffe2:	9108      	str	r1, [sp, #32]
  40ffe4:	1aed      	subs	r5, r5, r3
  40ffe6:	9006      	str	r0, [sp, #24]
  40ffe8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ffea:	2a00      	cmp	r2, #0
  40ffec:	dd1d      	ble.n	41002a <_dtoa_r+0x462>
  40ffee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40fff0:	2b00      	cmp	r3, #0
  40fff2:	f000 8358 	beq.w	4106a6 <_dtoa_r+0xade>
  40fff6:	2f00      	cmp	r7, #0
  40fff8:	dd11      	ble.n	41001e <_dtoa_r+0x456>
  40fffa:	4631      	mov	r1, r6
  40fffc:	463a      	mov	r2, r7
  40fffe:	4620      	mov	r0, r4
  410000:	f002 fac0 	bl	412584 <__pow5mult>
  410004:	4606      	mov	r6, r0
  410006:	4631      	mov	r1, r6
  410008:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  41000a:	4620      	mov	r0, r4
  41000c:	f002 fa1c 	bl	412448 <__multiply>
  410010:	990a      	ldr	r1, [sp, #40]	; 0x28
  410012:	4680      	mov	r8, r0
  410014:	4620      	mov	r0, r4
  410016:	f002 f91f 	bl	412258 <_Bfree>
  41001a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  41001e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  410022:	ebbe 0207 	subs.w	r2, lr, r7
  410026:	f040 828f 	bne.w	410548 <_dtoa_r+0x980>
  41002a:	4620      	mov	r0, r4
  41002c:	2101      	movs	r1, #1
  41002e:	f002 fa01 	bl	412434 <__i2b>
  410032:	4680      	mov	r8, r0
  410034:	980d      	ldr	r0, [sp, #52]	; 0x34
  410036:	2800      	cmp	r0, #0
  410038:	dd05      	ble.n	410046 <_dtoa_r+0x47e>
  41003a:	4641      	mov	r1, r8
  41003c:	4620      	mov	r0, r4
  41003e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  410040:	f002 faa0 	bl	412584 <__pow5mult>
  410044:	4680      	mov	r8, r0
  410046:	9924      	ldr	r1, [sp, #144]	; 0x90
  410048:	2901      	cmp	r1, #1
  41004a:	f340 82c1 	ble.w	4105d0 <_dtoa_r+0xa08>
  41004e:	2700      	movs	r7, #0
  410050:	980d      	ldr	r0, [sp, #52]	; 0x34
  410052:	2800      	cmp	r0, #0
  410054:	f040 82af 	bne.w	4105b6 <_dtoa_r+0x9ee>
  410058:	2001      	movs	r0, #1
  41005a:	9b06      	ldr	r3, [sp, #24]
  41005c:	4403      	add	r3, r0
  41005e:	f013 031f 	ands.w	r3, r3, #31
  410062:	f000 80a1 	beq.w	4101a8 <_dtoa_r+0x5e0>
  410066:	f1c3 0220 	rsb	r2, r3, #32
  41006a:	2a04      	cmp	r2, #4
  41006c:	f340 84b7 	ble.w	4109de <_dtoa_r+0xe16>
  410070:	9908      	ldr	r1, [sp, #32]
  410072:	9a06      	ldr	r2, [sp, #24]
  410074:	f1c3 031c 	rsb	r3, r3, #28
  410078:	4419      	add	r1, r3
  41007a:	441a      	add	r2, r3
  41007c:	9108      	str	r1, [sp, #32]
  41007e:	441d      	add	r5, r3
  410080:	9206      	str	r2, [sp, #24]
  410082:	9908      	ldr	r1, [sp, #32]
  410084:	2900      	cmp	r1, #0
  410086:	dd05      	ble.n	410094 <_dtoa_r+0x4cc>
  410088:	990a      	ldr	r1, [sp, #40]	; 0x28
  41008a:	9a08      	ldr	r2, [sp, #32]
  41008c:	4620      	mov	r0, r4
  41008e:	f002 fac7 	bl	412620 <__lshift>
  410092:	900a      	str	r0, [sp, #40]	; 0x28
  410094:	9a06      	ldr	r2, [sp, #24]
  410096:	2a00      	cmp	r2, #0
  410098:	dd04      	ble.n	4100a4 <_dtoa_r+0x4dc>
  41009a:	4641      	mov	r1, r8
  41009c:	4620      	mov	r0, r4
  41009e:	f002 fabf 	bl	412620 <__lshift>
  4100a2:	4680      	mov	r8, r0
  4100a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4100a6:	2b00      	cmp	r3, #0
  4100a8:	f040 826a 	bne.w	410580 <_dtoa_r+0x9b8>
  4100ac:	f1b9 0f00 	cmp.w	r9, #0
  4100b0:	f340 82a6 	ble.w	410600 <_dtoa_r+0xa38>
  4100b4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4100b6:	2800      	cmp	r0, #0
  4100b8:	f040 8088 	bne.w	4101cc <_dtoa_r+0x604>
  4100bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4100be:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4100c0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4100c4:	e006      	b.n	4100d4 <_dtoa_r+0x50c>
  4100c6:	4639      	mov	r1, r7
  4100c8:	4620      	mov	r0, r4
  4100ca:	220a      	movs	r2, #10
  4100cc:	2300      	movs	r3, #0
  4100ce:	f002 f8cd 	bl	41226c <__multadd>
  4100d2:	4607      	mov	r7, r0
  4100d4:	4638      	mov	r0, r7
  4100d6:	4641      	mov	r1, r8
  4100d8:	f7ff fcda 	bl	40fa90 <quorem>
  4100dc:	3030      	adds	r0, #48	; 0x30
  4100de:	f80b 0005 	strb.w	r0, [fp, r5]
  4100e2:	3501      	adds	r5, #1
  4100e4:	45a9      	cmp	r9, r5
  4100e6:	dcee      	bgt.n	4100c6 <_dtoa_r+0x4fe>
  4100e8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4100ec:	4682      	mov	sl, r0
  4100ee:	970a      	str	r7, [sp, #40]	; 0x28
  4100f0:	f1b9 0f01 	cmp.w	r9, #1
  4100f4:	bfac      	ite	ge
  4100f6:	44cb      	addge	fp, r9
  4100f8:	f10b 0b01 	addlt.w	fp, fp, #1
  4100fc:	2500      	movs	r5, #0
  4100fe:	990a      	ldr	r1, [sp, #40]	; 0x28
  410100:	2201      	movs	r2, #1
  410102:	4620      	mov	r0, r4
  410104:	f002 fa8c 	bl	412620 <__lshift>
  410108:	4641      	mov	r1, r8
  41010a:	900a      	str	r0, [sp, #40]	; 0x28
  41010c:	f002 fae6 	bl	4126dc <__mcmp>
  410110:	2800      	cmp	r0, #0
  410112:	f340 8309 	ble.w	410728 <_dtoa_r+0xb60>
  410116:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  41011a:	9909      	ldr	r1, [sp, #36]	; 0x24
  41011c:	e005      	b.n	41012a <_dtoa_r+0x562>
  41011e:	4299      	cmp	r1, r3
  410120:	f000 828b 	beq.w	41063a <_dtoa_r+0xa72>
  410124:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  410128:	469b      	mov	fp, r3
  41012a:	2a39      	cmp	r2, #57	; 0x39
  41012c:	f10b 33ff 	add.w	r3, fp, #4294967295
  410130:	d0f5      	beq.n	41011e <_dtoa_r+0x556>
  410132:	3201      	adds	r2, #1
  410134:	701a      	strb	r2, [r3, #0]
  410136:	4641      	mov	r1, r8
  410138:	4620      	mov	r0, r4
  41013a:	f002 f88d 	bl	412258 <_Bfree>
  41013e:	2e00      	cmp	r6, #0
  410140:	f43f af0f 	beq.w	40ff62 <_dtoa_r+0x39a>
  410144:	b12d      	cbz	r5, 410152 <_dtoa_r+0x58a>
  410146:	42b5      	cmp	r5, r6
  410148:	d003      	beq.n	410152 <_dtoa_r+0x58a>
  41014a:	4629      	mov	r1, r5
  41014c:	4620      	mov	r0, r4
  41014e:	f002 f883 	bl	412258 <_Bfree>
  410152:	4631      	mov	r1, r6
  410154:	4620      	mov	r0, r4
  410156:	f002 f87f 	bl	412258 <_Bfree>
  41015a:	e702      	b.n	40ff62 <_dtoa_r+0x39a>
  41015c:	2601      	movs	r6, #1
  41015e:	960e      	str	r6, [sp, #56]	; 0x38
  410160:	e5ea      	b.n	40fd38 <_dtoa_r+0x170>
  410162:	9807      	ldr	r0, [sp, #28]
  410164:	f7fa fcc0 	bl	40aae8 <__aeabi_i2d>
  410168:	4632      	mov	r2, r6
  41016a:	463b      	mov	r3, r7
  41016c:	f7fa ff8a 	bl	40b084 <__aeabi_dcmpeq>
  410170:	2800      	cmp	r0, #0
  410172:	f47f adcd 	bne.w	40fd10 <_dtoa_r+0x148>
  410176:	9e07      	ldr	r6, [sp, #28]
  410178:	3e01      	subs	r6, #1
  41017a:	9607      	str	r6, [sp, #28]
  41017c:	e5c8      	b.n	40fd10 <_dtoa_r+0x148>
  41017e:	9e07      	ldr	r6, [sp, #28]
  410180:	9d08      	ldr	r5, [sp, #32]
  410182:	1bad      	subs	r5, r5, r6
  410184:	9508      	str	r5, [sp, #32]
  410186:	4275      	negs	r5, r6
  410188:	2600      	movs	r6, #0
  41018a:	950c      	str	r5, [sp, #48]	; 0x30
  41018c:	960d      	str	r6, [sp, #52]	; 0x34
  41018e:	e5e5      	b.n	40fd5c <_dtoa_r+0x194>
  410190:	426d      	negs	r5, r5
  410192:	2600      	movs	r6, #0
  410194:	9508      	str	r5, [sp, #32]
  410196:	9606      	str	r6, [sp, #24]
  410198:	e5d6      	b.n	40fd48 <_dtoa_r+0x180>
  41019a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  41019c:	9d08      	ldr	r5, [sp, #32]
  41019e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4101a0:	e714      	b.n	40ffcc <_dtoa_r+0x404>
  4101a2:	bf00      	nop
  4101a4:	40240000 	.word	0x40240000
  4101a8:	231c      	movs	r3, #28
  4101aa:	f8dd e020 	ldr.w	lr, [sp, #32]
  4101ae:	9806      	ldr	r0, [sp, #24]
  4101b0:	449e      	add	lr, r3
  4101b2:	4418      	add	r0, r3
  4101b4:	f8cd e020 	str.w	lr, [sp, #32]
  4101b8:	441d      	add	r5, r3
  4101ba:	9006      	str	r0, [sp, #24]
  4101bc:	e761      	b.n	410082 <_dtoa_r+0x4ba>
  4101be:	48a7      	ldr	r0, [pc, #668]	; (41045c <_dtoa_r+0x894>)
  4101c0:	1b40      	subs	r0, r0, r5
  4101c2:	fa0a f000 	lsl.w	r0, sl, r0
  4101c6:	e56f      	b.n	40fca8 <_dtoa_r+0xe0>
  4101c8:	900e      	str	r0, [sp, #56]	; 0x38
  4101ca:	e5b5      	b.n	40fd38 <_dtoa_r+0x170>
  4101cc:	2d00      	cmp	r5, #0
  4101ce:	dd05      	ble.n	4101dc <_dtoa_r+0x614>
  4101d0:	4631      	mov	r1, r6
  4101d2:	462a      	mov	r2, r5
  4101d4:	4620      	mov	r0, r4
  4101d6:	f002 fa23 	bl	412620 <__lshift>
  4101da:	4606      	mov	r6, r0
  4101dc:	2f00      	cmp	r7, #0
  4101de:	f040 82e9 	bne.w	4107b4 <_dtoa_r+0xbec>
  4101e2:	4637      	mov	r7, r6
  4101e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4101e6:	9809      	ldr	r0, [sp, #36]	; 0x24
  4101e8:	444d      	add	r5, r9
  4101ea:	9508      	str	r5, [sp, #32]
  4101ec:	f00a 0501 	and.w	r5, sl, #1
  4101f0:	950b      	str	r5, [sp, #44]	; 0x2c
  4101f2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4101f6:	1c45      	adds	r5, r0, #1
  4101f8:	e00a      	b.n	410210 <_dtoa_r+0x648>
  4101fa:	f002 f837 	bl	41226c <__multadd>
  4101fe:	4639      	mov	r1, r7
  410200:	4606      	mov	r6, r0
  410202:	220a      	movs	r2, #10
  410204:	4620      	mov	r0, r4
  410206:	2300      	movs	r3, #0
  410208:	f002 f830 	bl	41226c <__multadd>
  41020c:	4607      	mov	r7, r0
  41020e:	3501      	adds	r5, #1
  410210:	4641      	mov	r1, r8
  410212:	4648      	mov	r0, r9
  410214:	f7ff fc3c 	bl	40fa90 <quorem>
  410218:	4631      	mov	r1, r6
  41021a:	4683      	mov	fp, r0
  41021c:	4648      	mov	r0, r9
  41021e:	f002 fa5d 	bl	4126dc <__mcmp>
  410222:	4641      	mov	r1, r8
  410224:	9003      	str	r0, [sp, #12]
  410226:	463a      	mov	r2, r7
  410228:	4620      	mov	r0, r4
  41022a:	f002 fa7b 	bl	412724 <__mdiff>
  41022e:	68c2      	ldr	r2, [r0, #12]
  410230:	1e69      	subs	r1, r5, #1
  410232:	4603      	mov	r3, r0
  410234:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  410238:	9106      	str	r1, [sp, #24]
  41023a:	2a00      	cmp	r2, #0
  41023c:	f040 8193 	bne.w	410566 <_dtoa_r+0x99e>
  410240:	4619      	mov	r1, r3
  410242:	4648      	mov	r0, r9
  410244:	9302      	str	r3, [sp, #8]
  410246:	f002 fa49 	bl	4126dc <__mcmp>
  41024a:	9b02      	ldr	r3, [sp, #8]
  41024c:	4602      	mov	r2, r0
  41024e:	4619      	mov	r1, r3
  410250:	4620      	mov	r0, r4
  410252:	9202      	str	r2, [sp, #8]
  410254:	f002 f800 	bl	412258 <_Bfree>
  410258:	9a02      	ldr	r2, [sp, #8]
  41025a:	b92a      	cbnz	r2, 410268 <_dtoa_r+0x6a0>
  41025c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  41025e:	b91b      	cbnz	r3, 410268 <_dtoa_r+0x6a0>
  410260:	980b      	ldr	r0, [sp, #44]	; 0x2c
  410262:	2800      	cmp	r0, #0
  410264:	f000 8393 	beq.w	41098e <_dtoa_r+0xdc6>
  410268:	9b03      	ldr	r3, [sp, #12]
  41026a:	2b00      	cmp	r3, #0
  41026c:	f2c0 8234 	blt.w	4106d8 <_dtoa_r+0xb10>
  410270:	d105      	bne.n	41027e <_dtoa_r+0x6b6>
  410272:	9824      	ldr	r0, [sp, #144]	; 0x90
  410274:	b918      	cbnz	r0, 41027e <_dtoa_r+0x6b6>
  410276:	990b      	ldr	r1, [sp, #44]	; 0x2c
  410278:	2900      	cmp	r1, #0
  41027a:	f000 822d 	beq.w	4106d8 <_dtoa_r+0xb10>
  41027e:	2a00      	cmp	r2, #0
  410280:	f300 82ac 	bgt.w	4107dc <_dtoa_r+0xc14>
  410284:	f8dd e020 	ldr.w	lr, [sp, #32]
  410288:	f805 ac01 	strb.w	sl, [r5, #-1]
  41028c:	4575      	cmp	r5, lr
  41028e:	46ab      	mov	fp, r5
  410290:	f000 82b4 	beq.w	4107fc <_dtoa_r+0xc34>
  410294:	4649      	mov	r1, r9
  410296:	220a      	movs	r2, #10
  410298:	2300      	movs	r3, #0
  41029a:	4620      	mov	r0, r4
  41029c:	f001 ffe6 	bl	41226c <__multadd>
  4102a0:	42be      	cmp	r6, r7
  4102a2:	4681      	mov	r9, r0
  4102a4:	4631      	mov	r1, r6
  4102a6:	4620      	mov	r0, r4
  4102a8:	f04f 020a 	mov.w	r2, #10
  4102ac:	f04f 0300 	mov.w	r3, #0
  4102b0:	d1a3      	bne.n	4101fa <_dtoa_r+0x632>
  4102b2:	f001 ffdb 	bl	41226c <__multadd>
  4102b6:	4606      	mov	r6, r0
  4102b8:	4607      	mov	r7, r0
  4102ba:	e7a8      	b.n	41020e <_dtoa_r+0x646>
  4102bc:	2600      	movs	r6, #0
  4102be:	960b      	str	r6, [sp, #44]	; 0x2c
  4102c0:	9e07      	ldr	r6, [sp, #28]
  4102c2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  4102c6:	44b6      	add	lr, r6
  4102c8:	f10e 0901 	add.w	r9, lr, #1
  4102cc:	f1b9 0f00 	cmp.w	r9, #0
  4102d0:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  4102d4:	464e      	mov	r6, r9
  4102d6:	f340 8150 	ble.w	41057a <_dtoa_r+0x9b2>
  4102da:	2100      	movs	r1, #0
  4102dc:	2e17      	cmp	r6, #23
  4102de:	6461      	str	r1, [r4, #68]	; 0x44
  4102e0:	d90a      	bls.n	4102f8 <_dtoa_r+0x730>
  4102e2:	2201      	movs	r2, #1
  4102e4:	2304      	movs	r3, #4
  4102e6:	005b      	lsls	r3, r3, #1
  4102e8:	f103 0014 	add.w	r0, r3, #20
  4102ec:	42b0      	cmp	r0, r6
  4102ee:	4611      	mov	r1, r2
  4102f0:	f102 0201 	add.w	r2, r2, #1
  4102f4:	d9f7      	bls.n	4102e6 <_dtoa_r+0x71e>
  4102f6:	6461      	str	r1, [r4, #68]	; 0x44
  4102f8:	4620      	mov	r0, r4
  4102fa:	f001 ff87 	bl	41220c <_Balloc>
  4102fe:	2e0e      	cmp	r6, #14
  410300:	9009      	str	r0, [sp, #36]	; 0x24
  410302:	6420      	str	r0, [r4, #64]	; 0x40
  410304:	f63f ad6c 	bhi.w	40fde0 <_dtoa_r+0x218>
  410308:	2d00      	cmp	r5, #0
  41030a:	f43f ad69 	beq.w	40fde0 <_dtoa_r+0x218>
  41030e:	9d07      	ldr	r5, [sp, #28]
  410310:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  410314:	2d00      	cmp	r5, #0
  410316:	f340 821c 	ble.w	410752 <_dtoa_r+0xb8a>
  41031a:	4b51      	ldr	r3, [pc, #324]	; (410460 <_dtoa_r+0x898>)
  41031c:	f005 020f 	and.w	r2, r5, #15
  410320:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410324:	112d      	asrs	r5, r5, #4
  410326:	e9d3 6700 	ldrd	r6, r7, [r3]
  41032a:	06eb      	lsls	r3, r5, #27
  41032c:	f140 81cd 	bpl.w	4106ca <_dtoa_r+0xb02>
  410330:	4b4c      	ldr	r3, [pc, #304]	; (410464 <_dtoa_r+0x89c>)
  410332:	4650      	mov	r0, sl
  410334:	4659      	mov	r1, fp
  410336:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  41033a:	f7fa fd65 	bl	40ae08 <__aeabi_ddiv>
  41033e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  410342:	f005 050f 	and.w	r5, r5, #15
  410346:	f04f 0803 	mov.w	r8, #3
  41034a:	b18d      	cbz	r5, 410370 <_dtoa_r+0x7a8>
  41034c:	f8df a114 	ldr.w	sl, [pc, #276]	; 410464 <_dtoa_r+0x89c>
  410350:	4630      	mov	r0, r6
  410352:	4639      	mov	r1, r7
  410354:	07ee      	lsls	r6, r5, #31
  410356:	d505      	bpl.n	410364 <_dtoa_r+0x79c>
  410358:	e9da 2300 	ldrd	r2, r3, [sl]
  41035c:	f108 0801 	add.w	r8, r8, #1
  410360:	f7fa fc28 	bl	40abb4 <__aeabi_dmul>
  410364:	106d      	asrs	r5, r5, #1
  410366:	f10a 0a08 	add.w	sl, sl, #8
  41036a:	d1f3      	bne.n	410354 <_dtoa_r+0x78c>
  41036c:	4606      	mov	r6, r0
  41036e:	460f      	mov	r7, r1
  410370:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410374:	4632      	mov	r2, r6
  410376:	463b      	mov	r3, r7
  410378:	f7fa fd46 	bl	40ae08 <__aeabi_ddiv>
  41037c:	4682      	mov	sl, r0
  41037e:	468b      	mov	fp, r1
  410380:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  410382:	b145      	cbz	r5, 410396 <_dtoa_r+0x7ce>
  410384:	4650      	mov	r0, sl
  410386:	4659      	mov	r1, fp
  410388:	2200      	movs	r2, #0
  41038a:	4b37      	ldr	r3, [pc, #220]	; (410468 <_dtoa_r+0x8a0>)
  41038c:	f7fa fe84 	bl	40b098 <__aeabi_dcmplt>
  410390:	2800      	cmp	r0, #0
  410392:	f040 82aa 	bne.w	4108ea <_dtoa_r+0xd22>
  410396:	4640      	mov	r0, r8
  410398:	f7fa fba6 	bl	40aae8 <__aeabi_i2d>
  41039c:	4652      	mov	r2, sl
  41039e:	465b      	mov	r3, fp
  4103a0:	f7fa fc08 	bl	40abb4 <__aeabi_dmul>
  4103a4:	2200      	movs	r2, #0
  4103a6:	4b31      	ldr	r3, [pc, #196]	; (41046c <_dtoa_r+0x8a4>)
  4103a8:	f7fa fa52 	bl	40a850 <__adddf3>
  4103ac:	4606      	mov	r6, r0
  4103ae:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4103b2:	f1b9 0f00 	cmp.w	r9, #0
  4103b6:	f000 815a 	beq.w	41066e <_dtoa_r+0xaa6>
  4103ba:	9d07      	ldr	r5, [sp, #28]
  4103bc:	46c8      	mov	r8, r9
  4103be:	9517      	str	r5, [sp, #92]	; 0x5c
  4103c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4103c2:	2d00      	cmp	r5, #0
  4103c4:	f000 8223 	beq.w	41080e <_dtoa_r+0xc46>
  4103c8:	4b25      	ldr	r3, [pc, #148]	; (410460 <_dtoa_r+0x898>)
  4103ca:	2000      	movs	r0, #0
  4103cc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4103d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4103d4:	4926      	ldr	r1, [pc, #152]	; (410470 <_dtoa_r+0x8a8>)
  4103d6:	f7fa fd17 	bl	40ae08 <__aeabi_ddiv>
  4103da:	4632      	mov	r2, r6
  4103dc:	463b      	mov	r3, r7
  4103de:	f7fa fa35 	bl	40a84c <__aeabi_dsub>
  4103e2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4103e6:	4659      	mov	r1, fp
  4103e8:	4650      	mov	r0, sl
  4103ea:	f7fa fe7d 	bl	40b0e8 <__aeabi_d2iz>
  4103ee:	4605      	mov	r5, r0
  4103f0:	f7fa fb7a 	bl	40aae8 <__aeabi_i2d>
  4103f4:	4602      	mov	r2, r0
  4103f6:	460b      	mov	r3, r1
  4103f8:	4650      	mov	r0, sl
  4103fa:	4659      	mov	r1, fp
  4103fc:	f7fa fa26 	bl	40a84c <__aeabi_dsub>
  410400:	3530      	adds	r5, #48	; 0x30
  410402:	9e09      	ldr	r6, [sp, #36]	; 0x24
  410404:	e9cd 0104 	strd	r0, r1, [sp, #16]
  410408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  41040c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410410:	b2ed      	uxtb	r5, r5
  410412:	7035      	strb	r5, [r6, #0]
  410414:	f106 0b01 	add.w	fp, r6, #1
  410418:	f7fa fe5c 	bl	40b0d4 <__aeabi_dcmpgt>
  41041c:	2800      	cmp	r0, #0
  41041e:	f040 82ab 	bne.w	410978 <_dtoa_r+0xdb0>
  410422:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  410426:	2000      	movs	r0, #0
  410428:	490f      	ldr	r1, [pc, #60]	; (410468 <_dtoa_r+0x8a0>)
  41042a:	f7fa fa0f 	bl	40a84c <__aeabi_dsub>
  41042e:	4602      	mov	r2, r0
  410430:	460b      	mov	r3, r1
  410432:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  410436:	f7fa fe4d 	bl	40b0d4 <__aeabi_dcmpgt>
  41043a:	2800      	cmp	r0, #0
  41043c:	f040 82a2 	bne.w	410984 <_dtoa_r+0xdbc>
  410440:	f1b8 0f01 	cmp.w	r8, #1
  410444:	f340 8181 	ble.w	41074a <_dtoa_r+0xb82>
  410448:	44b0      	add	r8, r6
  41044a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  41044e:	46a2      	mov	sl, r4
  410450:	46c1      	mov	r9, r8
  410452:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  410456:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  41045a:	e019      	b.n	410490 <_dtoa_r+0x8c8>
  41045c:	fffffbee 	.word	0xfffffbee
  410460:	00414d90 	.word	0x00414d90
  410464:	00414e58 	.word	0x00414e58
  410468:	3ff00000 	.word	0x3ff00000
  41046c:	401c0000 	.word	0x401c0000
  410470:	3fe00000 	.word	0x3fe00000
  410474:	2000      	movs	r0, #0
  410476:	49a8      	ldr	r1, [pc, #672]	; (410718 <_dtoa_r+0xb50>)
  410478:	f7fa f9e8 	bl	40a84c <__aeabi_dsub>
  41047c:	4622      	mov	r2, r4
  41047e:	462b      	mov	r3, r5
  410480:	f7fa fe0a 	bl	40b098 <__aeabi_dcmplt>
  410484:	2800      	cmp	r0, #0
  410486:	f040 827b 	bne.w	410980 <_dtoa_r+0xdb8>
  41048a:	45cb      	cmp	fp, r9
  41048c:	f000 815a 	beq.w	410744 <_dtoa_r+0xb7c>
  410490:	4620      	mov	r0, r4
  410492:	4629      	mov	r1, r5
  410494:	2200      	movs	r2, #0
  410496:	4ba1      	ldr	r3, [pc, #644]	; (41071c <_dtoa_r+0xb54>)
  410498:	f7fa fb8c 	bl	40abb4 <__aeabi_dmul>
  41049c:	2200      	movs	r2, #0
  41049e:	4b9f      	ldr	r3, [pc, #636]	; (41071c <_dtoa_r+0xb54>)
  4104a0:	4604      	mov	r4, r0
  4104a2:	460d      	mov	r5, r1
  4104a4:	4630      	mov	r0, r6
  4104a6:	4639      	mov	r1, r7
  4104a8:	f7fa fb84 	bl	40abb4 <__aeabi_dmul>
  4104ac:	460f      	mov	r7, r1
  4104ae:	4606      	mov	r6, r0
  4104b0:	f7fa fe1a 	bl	40b0e8 <__aeabi_d2iz>
  4104b4:	4680      	mov	r8, r0
  4104b6:	f7fa fb17 	bl	40aae8 <__aeabi_i2d>
  4104ba:	4602      	mov	r2, r0
  4104bc:	460b      	mov	r3, r1
  4104be:	4630      	mov	r0, r6
  4104c0:	4639      	mov	r1, r7
  4104c2:	f7fa f9c3 	bl	40a84c <__aeabi_dsub>
  4104c6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4104ca:	fa5f f888 	uxtb.w	r8, r8
  4104ce:	4622      	mov	r2, r4
  4104d0:	462b      	mov	r3, r5
  4104d2:	f80b 8b01 	strb.w	r8, [fp], #1
  4104d6:	4606      	mov	r6, r0
  4104d8:	460f      	mov	r7, r1
  4104da:	f7fa fddd 	bl	40b098 <__aeabi_dcmplt>
  4104de:	4632      	mov	r2, r6
  4104e0:	463b      	mov	r3, r7
  4104e2:	2800      	cmp	r0, #0
  4104e4:	d0c6      	beq.n	410474 <_dtoa_r+0x8ac>
  4104e6:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4104e8:	4654      	mov	r4, sl
  4104ea:	9607      	str	r6, [sp, #28]
  4104ec:	e539      	b.n	40ff62 <_dtoa_r+0x39a>
  4104ee:	2600      	movs	r6, #0
  4104f0:	960b      	str	r6, [sp, #44]	; 0x2c
  4104f2:	9825      	ldr	r0, [sp, #148]	; 0x94
  4104f4:	2800      	cmp	r0, #0
  4104f6:	dd3c      	ble.n	410572 <_dtoa_r+0x9aa>
  4104f8:	4606      	mov	r6, r0
  4104fa:	900f      	str	r0, [sp, #60]	; 0x3c
  4104fc:	4681      	mov	r9, r0
  4104fe:	e6ec      	b.n	4102da <_dtoa_r+0x712>
  410500:	2601      	movs	r6, #1
  410502:	960b      	str	r6, [sp, #44]	; 0x2c
  410504:	e7f5      	b.n	4104f2 <_dtoa_r+0x92a>
  410506:	f1b9 0f00 	cmp.w	r9, #0
  41050a:	f73f ac7c 	bgt.w	40fe06 <_dtoa_r+0x23e>
  41050e:	f040 80c6 	bne.w	41069e <_dtoa_r+0xad6>
  410512:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  410516:	2200      	movs	r2, #0
  410518:	4b81      	ldr	r3, [pc, #516]	; (410720 <_dtoa_r+0xb58>)
  41051a:	f7fa fb4b 	bl	40abb4 <__aeabi_dmul>
  41051e:	4652      	mov	r2, sl
  410520:	465b      	mov	r3, fp
  410522:	f7fa fdcd 	bl	40b0c0 <__aeabi_dcmpge>
  410526:	46c8      	mov	r8, r9
  410528:	464e      	mov	r6, r9
  41052a:	2800      	cmp	r0, #0
  41052c:	d07c      	beq.n	410628 <_dtoa_r+0xa60>
  41052e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  410530:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  410534:	43ed      	mvns	r5, r5
  410536:	9507      	str	r5, [sp, #28]
  410538:	4641      	mov	r1, r8
  41053a:	4620      	mov	r0, r4
  41053c:	f001 fe8c 	bl	412258 <_Bfree>
  410540:	2e00      	cmp	r6, #0
  410542:	f47f ae06 	bne.w	410152 <_dtoa_r+0x58a>
  410546:	e50c      	b.n	40ff62 <_dtoa_r+0x39a>
  410548:	990a      	ldr	r1, [sp, #40]	; 0x28
  41054a:	4620      	mov	r0, r4
  41054c:	f002 f81a 	bl	412584 <__pow5mult>
  410550:	900a      	str	r0, [sp, #40]	; 0x28
  410552:	e56a      	b.n	41002a <_dtoa_r+0x462>
  410554:	9d16      	ldr	r5, [sp, #88]	; 0x58
  410556:	2d00      	cmp	r5, #0
  410558:	f000 81b8 	beq.w	4108cc <_dtoa_r+0xd04>
  41055c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  410560:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  410562:	9d08      	ldr	r5, [sp, #32]
  410564:	e527      	b.n	40ffb6 <_dtoa_r+0x3ee>
  410566:	4601      	mov	r1, r0
  410568:	4620      	mov	r0, r4
  41056a:	f001 fe75 	bl	412258 <_Bfree>
  41056e:	2201      	movs	r2, #1
  410570:	e67a      	b.n	410268 <_dtoa_r+0x6a0>
  410572:	2601      	movs	r6, #1
  410574:	9625      	str	r6, [sp, #148]	; 0x94
  410576:	960f      	str	r6, [sp, #60]	; 0x3c
  410578:	46b1      	mov	r9, r6
  41057a:	2100      	movs	r1, #0
  41057c:	6461      	str	r1, [r4, #68]	; 0x44
  41057e:	e6bb      	b.n	4102f8 <_dtoa_r+0x730>
  410580:	980a      	ldr	r0, [sp, #40]	; 0x28
  410582:	4641      	mov	r1, r8
  410584:	f002 f8aa 	bl	4126dc <__mcmp>
  410588:	2800      	cmp	r0, #0
  41058a:	f6bf ad8f 	bge.w	4100ac <_dtoa_r+0x4e4>
  41058e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  410592:	990a      	ldr	r1, [sp, #40]	; 0x28
  410594:	f10e 3eff 	add.w	lr, lr, #4294967295
  410598:	4620      	mov	r0, r4
  41059a:	220a      	movs	r2, #10
  41059c:	2300      	movs	r3, #0
  41059e:	f8cd e01c 	str.w	lr, [sp, #28]
  4105a2:	f001 fe63 	bl	41226c <__multadd>
  4105a6:	900a      	str	r0, [sp, #40]	; 0x28
  4105a8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4105aa:	2800      	cmp	r0, #0
  4105ac:	f040 8209 	bne.w	4109c2 <_dtoa_r+0xdfa>
  4105b0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4105b4:	e57a      	b.n	4100ac <_dtoa_r+0x4e4>
  4105b6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4105ba:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4105be:	6918      	ldr	r0, [r3, #16]
  4105c0:	f001 feea 	bl	412398 <__hi0bits>
  4105c4:	f1c0 0020 	rsb	r0, r0, #32
  4105c8:	e547      	b.n	41005a <_dtoa_r+0x492>
  4105ca:	9809      	ldr	r0, [sp, #36]	; 0x24
  4105cc:	f7ff bb2c 	b.w	40fc28 <_dtoa_r+0x60>
  4105d0:	f1ba 0f00 	cmp.w	sl, #0
  4105d4:	f47f ad3b 	bne.w	41004e <_dtoa_r+0x486>
  4105d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4105dc:	2b00      	cmp	r3, #0
  4105de:	f040 817c 	bne.w	4108da <_dtoa_r+0xd12>
  4105e2:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4105e6:	0d3f      	lsrs	r7, r7, #20
  4105e8:	053f      	lsls	r7, r7, #20
  4105ea:	2f00      	cmp	r7, #0
  4105ec:	f43f ad30 	beq.w	410050 <_dtoa_r+0x488>
  4105f0:	9a08      	ldr	r2, [sp, #32]
  4105f2:	9b06      	ldr	r3, [sp, #24]
  4105f4:	3201      	adds	r2, #1
  4105f6:	3301      	adds	r3, #1
  4105f8:	9208      	str	r2, [sp, #32]
  4105fa:	9306      	str	r3, [sp, #24]
  4105fc:	2701      	movs	r7, #1
  4105fe:	e527      	b.n	410050 <_dtoa_r+0x488>
  410600:	9924      	ldr	r1, [sp, #144]	; 0x90
  410602:	2902      	cmp	r1, #2
  410604:	f77f ad56 	ble.w	4100b4 <_dtoa_r+0x4ec>
  410608:	f1b9 0f00 	cmp.w	r9, #0
  41060c:	d18f      	bne.n	41052e <_dtoa_r+0x966>
  41060e:	4641      	mov	r1, r8
  410610:	464b      	mov	r3, r9
  410612:	2205      	movs	r2, #5
  410614:	4620      	mov	r0, r4
  410616:	f001 fe29 	bl	41226c <__multadd>
  41061a:	4680      	mov	r8, r0
  41061c:	4641      	mov	r1, r8
  41061e:	980a      	ldr	r0, [sp, #40]	; 0x28
  410620:	f002 f85c 	bl	4126dc <__mcmp>
  410624:	2800      	cmp	r0, #0
  410626:	dd82      	ble.n	41052e <_dtoa_r+0x966>
  410628:	9d07      	ldr	r5, [sp, #28]
  41062a:	2331      	movs	r3, #49	; 0x31
  41062c:	3501      	adds	r5, #1
  41062e:	9507      	str	r5, [sp, #28]
  410630:	9d09      	ldr	r5, [sp, #36]	; 0x24
  410632:	702b      	strb	r3, [r5, #0]
  410634:	f105 0b01 	add.w	fp, r5, #1
  410638:	e77e      	b.n	410538 <_dtoa_r+0x970>
  41063a:	9807      	ldr	r0, [sp, #28]
  41063c:	9909      	ldr	r1, [sp, #36]	; 0x24
  41063e:	2331      	movs	r3, #49	; 0x31
  410640:	3001      	adds	r0, #1
  410642:	9007      	str	r0, [sp, #28]
  410644:	700b      	strb	r3, [r1, #0]
  410646:	e576      	b.n	410136 <_dtoa_r+0x56e>
  410648:	46a3      	mov	fp, r4
  41064a:	9c03      	ldr	r4, [sp, #12]
  41064c:	e489      	b.n	40ff62 <_dtoa_r+0x39a>
  41064e:	4640      	mov	r0, r8
  410650:	f7fa fa4a 	bl	40aae8 <__aeabi_i2d>
  410654:	4602      	mov	r2, r0
  410656:	460b      	mov	r3, r1
  410658:	4650      	mov	r0, sl
  41065a:	4659      	mov	r1, fp
  41065c:	f7fa faaa 	bl	40abb4 <__aeabi_dmul>
  410660:	2200      	movs	r2, #0
  410662:	4b30      	ldr	r3, [pc, #192]	; (410724 <_dtoa_r+0xb5c>)
  410664:	f7fa f8f4 	bl	40a850 <__adddf3>
  410668:	4606      	mov	r6, r0
  41066a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  41066e:	4650      	mov	r0, sl
  410670:	4659      	mov	r1, fp
  410672:	2200      	movs	r2, #0
  410674:	4b2a      	ldr	r3, [pc, #168]	; (410720 <_dtoa_r+0xb58>)
  410676:	f7fa f8e9 	bl	40a84c <__aeabi_dsub>
  41067a:	4632      	mov	r2, r6
  41067c:	463b      	mov	r3, r7
  41067e:	4682      	mov	sl, r0
  410680:	468b      	mov	fp, r1
  410682:	f7fa fd27 	bl	40b0d4 <__aeabi_dcmpgt>
  410686:	2800      	cmp	r0, #0
  410688:	f040 80bd 	bne.w	410806 <_dtoa_r+0xc3e>
  41068c:	4632      	mov	r2, r6
  41068e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  410692:	4650      	mov	r0, sl
  410694:	4659      	mov	r1, fp
  410696:	f7fa fcff 	bl	40b098 <__aeabi_dcmplt>
  41069a:	2800      	cmp	r0, #0
  41069c:	d055      	beq.n	41074a <_dtoa_r+0xb82>
  41069e:	f04f 0800 	mov.w	r8, #0
  4106a2:	4646      	mov	r6, r8
  4106a4:	e743      	b.n	41052e <_dtoa_r+0x966>
  4106a6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4106a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4106aa:	4620      	mov	r0, r4
  4106ac:	f001 ff6a 	bl	412584 <__pow5mult>
  4106b0:	900a      	str	r0, [sp, #40]	; 0x28
  4106b2:	e4ba      	b.n	41002a <_dtoa_r+0x462>
  4106b4:	2601      	movs	r6, #1
  4106b6:	960b      	str	r6, [sp, #44]	; 0x2c
  4106b8:	e602      	b.n	4102c0 <_dtoa_r+0x6f8>
  4106ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4106bc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4106be:	1b7b      	subs	r3, r7, r5
  4106c0:	441e      	add	r6, r3
  4106c2:	970c      	str	r7, [sp, #48]	; 0x30
  4106c4:	960d      	str	r6, [sp, #52]	; 0x34
  4106c6:	2700      	movs	r7, #0
  4106c8:	e46f      	b.n	40ffaa <_dtoa_r+0x3e2>
  4106ca:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4106ce:	f04f 0802 	mov.w	r8, #2
  4106d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4106d6:	e638      	b.n	41034a <_dtoa_r+0x782>
  4106d8:	2a00      	cmp	r2, #0
  4106da:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4106de:	46d9      	mov	r9, fp
  4106e0:	dd11      	ble.n	410706 <_dtoa_r+0xb3e>
  4106e2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4106e4:	2201      	movs	r2, #1
  4106e6:	4620      	mov	r0, r4
  4106e8:	f001 ff9a 	bl	412620 <__lshift>
  4106ec:	4641      	mov	r1, r8
  4106ee:	900a      	str	r0, [sp, #40]	; 0x28
  4106f0:	f001 fff4 	bl	4126dc <__mcmp>
  4106f4:	2800      	cmp	r0, #0
  4106f6:	f340 815d 	ble.w	4109b4 <_dtoa_r+0xdec>
  4106fa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4106fe:	f000 811b 	beq.w	410938 <_dtoa_r+0xd70>
  410702:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  410706:	9b06      	ldr	r3, [sp, #24]
  410708:	4635      	mov	r5, r6
  41070a:	f883 a000 	strb.w	sl, [r3]
  41070e:	f103 0b01 	add.w	fp, r3, #1
  410712:	463e      	mov	r6, r7
  410714:	e50f      	b.n	410136 <_dtoa_r+0x56e>
  410716:	bf00      	nop
  410718:	3ff00000 	.word	0x3ff00000
  41071c:	40240000 	.word	0x40240000
  410720:	40140000 	.word	0x40140000
  410724:	401c0000 	.word	0x401c0000
  410728:	d103      	bne.n	410732 <_dtoa_r+0xb6a>
  41072a:	f01a 0f01 	tst.w	sl, #1
  41072e:	f47f acf2 	bne.w	410116 <_dtoa_r+0x54e>
  410732:	465b      	mov	r3, fp
  410734:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  410738:	469b      	mov	fp, r3
  41073a:	2a30      	cmp	r2, #48	; 0x30
  41073c:	f103 33ff 	add.w	r3, r3, #4294967295
  410740:	d0f8      	beq.n	410734 <_dtoa_r+0xb6c>
  410742:	e4f8      	b.n	410136 <_dtoa_r+0x56e>
  410744:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  410748:	4654      	mov	r4, sl
  41074a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  41074e:	f7ff bb47 	b.w	40fde0 <_dtoa_r+0x218>
  410752:	9e07      	ldr	r6, [sp, #28]
  410754:	4275      	negs	r5, r6
  410756:	2d00      	cmp	r5, #0
  410758:	f000 80c2 	beq.w	4108e0 <_dtoa_r+0xd18>
  41075c:	4ba3      	ldr	r3, [pc, #652]	; (4109ec <_dtoa_r+0xe24>)
  41075e:	f005 020f 	and.w	r2, r5, #15
  410762:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  410766:	e9d3 2300 	ldrd	r2, r3, [r3]
  41076a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  41076e:	f7fa fa21 	bl	40abb4 <__aeabi_dmul>
  410772:	112d      	asrs	r5, r5, #4
  410774:	4682      	mov	sl, r0
  410776:	468b      	mov	fp, r1
  410778:	f000 812e 	beq.w	4109d8 <_dtoa_r+0xe10>
  41077c:	4e9c      	ldr	r6, [pc, #624]	; (4109f0 <_dtoa_r+0xe28>)
  41077e:	f04f 0802 	mov.w	r8, #2
  410782:	07ea      	lsls	r2, r5, #31
  410784:	d505      	bpl.n	410792 <_dtoa_r+0xbca>
  410786:	e9d6 2300 	ldrd	r2, r3, [r6]
  41078a:	f108 0801 	add.w	r8, r8, #1
  41078e:	f7fa fa11 	bl	40abb4 <__aeabi_dmul>
  410792:	106d      	asrs	r5, r5, #1
  410794:	f106 0608 	add.w	r6, r6, #8
  410798:	d1f3      	bne.n	410782 <_dtoa_r+0xbba>
  41079a:	4682      	mov	sl, r0
  41079c:	468b      	mov	fp, r1
  41079e:	e5ef      	b.n	410380 <_dtoa_r+0x7b8>
  4107a0:	9e07      	ldr	r6, [sp, #28]
  4107a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4107a4:	2230      	movs	r2, #48	; 0x30
  4107a6:	702a      	strb	r2, [r5, #0]
  4107a8:	3601      	adds	r6, #1
  4107aa:	2231      	movs	r2, #49	; 0x31
  4107ac:	9607      	str	r6, [sp, #28]
  4107ae:	701a      	strb	r2, [r3, #0]
  4107b0:	f7ff bbd7 	b.w	40ff62 <_dtoa_r+0x39a>
  4107b4:	6871      	ldr	r1, [r6, #4]
  4107b6:	4620      	mov	r0, r4
  4107b8:	f001 fd28 	bl	41220c <_Balloc>
  4107bc:	6933      	ldr	r3, [r6, #16]
  4107be:	4605      	mov	r5, r0
  4107c0:	1c9a      	adds	r2, r3, #2
  4107c2:	0092      	lsls	r2, r2, #2
  4107c4:	f106 010c 	add.w	r1, r6, #12
  4107c8:	300c      	adds	r0, #12
  4107ca:	f7fb f871 	bl	40b8b0 <memcpy>
  4107ce:	4620      	mov	r0, r4
  4107d0:	4629      	mov	r1, r5
  4107d2:	2201      	movs	r2, #1
  4107d4:	f001 ff24 	bl	412620 <__lshift>
  4107d8:	4607      	mov	r7, r0
  4107da:	e503      	b.n	4101e4 <_dtoa_r+0x61c>
  4107dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4107e0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4107e4:	f000 80a8 	beq.w	410938 <_dtoa_r+0xd70>
  4107e8:	9d06      	ldr	r5, [sp, #24]
  4107ea:	f10a 0301 	add.w	r3, sl, #1
  4107ee:	702b      	strb	r3, [r5, #0]
  4107f0:	4635      	mov	r5, r6
  4107f2:	9e06      	ldr	r6, [sp, #24]
  4107f4:	f106 0b01 	add.w	fp, r6, #1
  4107f8:	463e      	mov	r6, r7
  4107fa:	e49c      	b.n	410136 <_dtoa_r+0x56e>
  4107fc:	4635      	mov	r5, r6
  4107fe:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  410802:	463e      	mov	r6, r7
  410804:	e47b      	b.n	4100fe <_dtoa_r+0x536>
  410806:	f04f 0800 	mov.w	r8, #0
  41080a:	4646      	mov	r6, r8
  41080c:	e70c      	b.n	410628 <_dtoa_r+0xa60>
  41080e:	4977      	ldr	r1, [pc, #476]	; (4109ec <_dtoa_r+0xe24>)
  410810:	f108 35ff 	add.w	r5, r8, #4294967295
  410814:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  410818:	4632      	mov	r2, r6
  41081a:	463b      	mov	r3, r7
  41081c:	e9d1 0100 	ldrd	r0, r1, [r1]
  410820:	9510      	str	r5, [sp, #64]	; 0x40
  410822:	f7fa f9c7 	bl	40abb4 <__aeabi_dmul>
  410826:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  41082a:	4659      	mov	r1, fp
  41082c:	4650      	mov	r0, sl
  41082e:	f7fa fc5b 	bl	40b0e8 <__aeabi_d2iz>
  410832:	4605      	mov	r5, r0
  410834:	f7fa f958 	bl	40aae8 <__aeabi_i2d>
  410838:	4602      	mov	r2, r0
  41083a:	460b      	mov	r3, r1
  41083c:	4650      	mov	r0, sl
  41083e:	4659      	mov	r1, fp
  410840:	f7fa f804 	bl	40a84c <__aeabi_dsub>
  410844:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  410848:	3530      	adds	r5, #48	; 0x30
  41084a:	f1b8 0f01 	cmp.w	r8, #1
  41084e:	4606      	mov	r6, r0
  410850:	460f      	mov	r7, r1
  410852:	f88e 5000 	strb.w	r5, [lr]
  410856:	f10e 0b01 	add.w	fp, lr, #1
  41085a:	d01e      	beq.n	41089a <_dtoa_r+0xcd2>
  41085c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  41085e:	1e6b      	subs	r3, r5, #1
  410860:	eb03 0a08 	add.w	sl, r3, r8
  410864:	2200      	movs	r2, #0
  410866:	4b63      	ldr	r3, [pc, #396]	; (4109f4 <_dtoa_r+0xe2c>)
  410868:	f7fa f9a4 	bl	40abb4 <__aeabi_dmul>
  41086c:	460f      	mov	r7, r1
  41086e:	4606      	mov	r6, r0
  410870:	f7fa fc3a 	bl	40b0e8 <__aeabi_d2iz>
  410874:	4680      	mov	r8, r0
  410876:	f7fa f937 	bl	40aae8 <__aeabi_i2d>
  41087a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  41087e:	4602      	mov	r2, r0
  410880:	460b      	mov	r3, r1
  410882:	4630      	mov	r0, r6
  410884:	4639      	mov	r1, r7
  410886:	f7f9 ffe1 	bl	40a84c <__aeabi_dsub>
  41088a:	f805 8f01 	strb.w	r8, [r5, #1]!
  41088e:	4555      	cmp	r5, sl
  410890:	d1e8      	bne.n	410864 <_dtoa_r+0xc9c>
  410892:	9d10      	ldr	r5, [sp, #64]	; 0x40
  410894:	4606      	mov	r6, r0
  410896:	460f      	mov	r7, r1
  410898:	44ab      	add	fp, r5
  41089a:	2200      	movs	r2, #0
  41089c:	4b56      	ldr	r3, [pc, #344]	; (4109f8 <_dtoa_r+0xe30>)
  41089e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4108a2:	f7f9 ffd5 	bl	40a850 <__adddf3>
  4108a6:	4632      	mov	r2, r6
  4108a8:	463b      	mov	r3, r7
  4108aa:	f7fa fbf5 	bl	40b098 <__aeabi_dcmplt>
  4108ae:	2800      	cmp	r0, #0
  4108b0:	d04d      	beq.n	41094e <_dtoa_r+0xd86>
  4108b2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4108b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4108b6:	9607      	str	r6, [sp, #28]
  4108b8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4108bc:	f7ff bb4a 	b.w	40ff54 <_dtoa_r+0x38c>
  4108c0:	9e08      	ldr	r6, [sp, #32]
  4108c2:	2300      	movs	r3, #0
  4108c4:	ebc9 0506 	rsb	r5, r9, r6
  4108c8:	f7ff bb75 	b.w	40ffb6 <_dtoa_r+0x3ee>
  4108cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4108ce:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4108d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4108d4:	9d08      	ldr	r5, [sp, #32]
  4108d6:	f7ff bb6e 	b.w	40ffb6 <_dtoa_r+0x3ee>
  4108da:	4657      	mov	r7, sl
  4108dc:	f7ff bbb8 	b.w	410050 <_dtoa_r+0x488>
  4108e0:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4108e4:	f04f 0802 	mov.w	r8, #2
  4108e8:	e54a      	b.n	410380 <_dtoa_r+0x7b8>
  4108ea:	f1b9 0f00 	cmp.w	r9, #0
  4108ee:	f43f aeae 	beq.w	41064e <_dtoa_r+0xa86>
  4108f2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4108f4:	2e00      	cmp	r6, #0
  4108f6:	f77f af28 	ble.w	41074a <_dtoa_r+0xb82>
  4108fa:	2200      	movs	r2, #0
  4108fc:	4b3d      	ldr	r3, [pc, #244]	; (4109f4 <_dtoa_r+0xe2c>)
  4108fe:	4650      	mov	r0, sl
  410900:	4659      	mov	r1, fp
  410902:	f7fa f957 	bl	40abb4 <__aeabi_dmul>
  410906:	4682      	mov	sl, r0
  410908:	f108 0001 	add.w	r0, r8, #1
  41090c:	468b      	mov	fp, r1
  41090e:	f7fa f8eb 	bl	40aae8 <__aeabi_i2d>
  410912:	4602      	mov	r2, r0
  410914:	460b      	mov	r3, r1
  410916:	4650      	mov	r0, sl
  410918:	4659      	mov	r1, fp
  41091a:	f7fa f94b 	bl	40abb4 <__aeabi_dmul>
  41091e:	2200      	movs	r2, #0
  410920:	4b36      	ldr	r3, [pc, #216]	; (4109fc <_dtoa_r+0xe34>)
  410922:	f7f9 ff95 	bl	40a850 <__adddf3>
  410926:	9d07      	ldr	r5, [sp, #28]
  410928:	4606      	mov	r6, r0
  41092a:	3d01      	subs	r5, #1
  41092c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  410930:	9517      	str	r5, [sp, #92]	; 0x5c
  410932:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  410936:	e543      	b.n	4103c0 <_dtoa_r+0x7f8>
  410938:	4635      	mov	r5, r6
  41093a:	9b06      	ldr	r3, [sp, #24]
  41093c:	9e06      	ldr	r6, [sp, #24]
  41093e:	2239      	movs	r2, #57	; 0x39
  410940:	7032      	strb	r2, [r6, #0]
  410942:	f103 0b01 	add.w	fp, r3, #1
  410946:	463e      	mov	r6, r7
  410948:	9909      	ldr	r1, [sp, #36]	; 0x24
  41094a:	f7ff bbee 	b.w	41012a <_dtoa_r+0x562>
  41094e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  410952:	2000      	movs	r0, #0
  410954:	4928      	ldr	r1, [pc, #160]	; (4109f8 <_dtoa_r+0xe30>)
  410956:	f7f9 ff79 	bl	40a84c <__aeabi_dsub>
  41095a:	4632      	mov	r2, r6
  41095c:	463b      	mov	r3, r7
  41095e:	f7fa fbb9 	bl	40b0d4 <__aeabi_dcmpgt>
  410962:	2800      	cmp	r0, #0
  410964:	f43f aef1 	beq.w	41074a <_dtoa_r+0xb82>
  410968:	465b      	mov	r3, fp
  41096a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  41096e:	469b      	mov	fp, r3
  410970:	2a30      	cmp	r2, #48	; 0x30
  410972:	f103 33ff 	add.w	r3, r3, #4294967295
  410976:	d0f8      	beq.n	41096a <_dtoa_r+0xda2>
  410978:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  41097a:	9507      	str	r5, [sp, #28]
  41097c:	f7ff baf1 	b.w	40ff62 <_dtoa_r+0x39a>
  410980:	4645      	mov	r5, r8
  410982:	4654      	mov	r4, sl
  410984:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  410986:	9a09      	ldr	r2, [sp, #36]	; 0x24
  410988:	9607      	str	r6, [sp, #28]
  41098a:	f7ff bae3 	b.w	40ff54 <_dtoa_r+0x38c>
  41098e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  410992:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  410996:	d0cf      	beq.n	410938 <_dtoa_r+0xd70>
  410998:	9b03      	ldr	r3, [sp, #12]
  41099a:	4635      	mov	r5, r6
  41099c:	2b00      	cmp	r3, #0
  41099e:	9e06      	ldr	r6, [sp, #24]
  4109a0:	bfc8      	it	gt
  4109a2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4109a6:	f886 a000 	strb.w	sl, [r6]
  4109aa:	f106 0b01 	add.w	fp, r6, #1
  4109ae:	463e      	mov	r6, r7
  4109b0:	f7ff bbc1 	b.w	410136 <_dtoa_r+0x56e>
  4109b4:	f47f aea7 	bne.w	410706 <_dtoa_r+0xb3e>
  4109b8:	f01a 0f01 	tst.w	sl, #1
  4109bc:	f43f aea3 	beq.w	410706 <_dtoa_r+0xb3e>
  4109c0:	e69b      	b.n	4106fa <_dtoa_r+0xb32>
  4109c2:	4631      	mov	r1, r6
  4109c4:	4620      	mov	r0, r4
  4109c6:	220a      	movs	r2, #10
  4109c8:	2300      	movs	r3, #0
  4109ca:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4109ce:	f001 fc4d 	bl	41226c <__multadd>
  4109d2:	4606      	mov	r6, r0
  4109d4:	f7ff bb6a 	b.w	4100ac <_dtoa_r+0x4e4>
  4109d8:	f04f 0802 	mov.w	r8, #2
  4109dc:	e4d0      	b.n	410380 <_dtoa_r+0x7b8>
  4109de:	f43f ab50 	beq.w	410082 <_dtoa_r+0x4ba>
  4109e2:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  4109e6:	f7ff bbe0 	b.w	4101aa <_dtoa_r+0x5e2>
  4109ea:	bf00      	nop
  4109ec:	00414d90 	.word	0x00414d90
  4109f0:	00414e58 	.word	0x00414e58
  4109f4:	40240000 	.word	0x40240000
  4109f8:	3fe00000 	.word	0x3fe00000
  4109fc:	401c0000 	.word	0x401c0000

00410a00 <__sflush_r>:
  410a00:	898b      	ldrh	r3, [r1, #12]
  410a02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410a06:	b29a      	uxth	r2, r3
  410a08:	460d      	mov	r5, r1
  410a0a:	0711      	lsls	r1, r2, #28
  410a0c:	4680      	mov	r8, r0
  410a0e:	d43c      	bmi.n	410a8a <__sflush_r+0x8a>
  410a10:	686a      	ldr	r2, [r5, #4]
  410a12:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  410a16:	2a00      	cmp	r2, #0
  410a18:	81ab      	strh	r3, [r5, #12]
  410a1a:	dd59      	ble.n	410ad0 <__sflush_r+0xd0>
  410a1c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  410a1e:	2c00      	cmp	r4, #0
  410a20:	d04b      	beq.n	410aba <__sflush_r+0xba>
  410a22:	b29b      	uxth	r3, r3
  410a24:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  410a28:	2100      	movs	r1, #0
  410a2a:	b292      	uxth	r2, r2
  410a2c:	f8d8 6000 	ldr.w	r6, [r8]
  410a30:	f8c8 1000 	str.w	r1, [r8]
  410a34:	2a00      	cmp	r2, #0
  410a36:	d04f      	beq.n	410ad8 <__sflush_r+0xd8>
  410a38:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  410a3a:	075f      	lsls	r7, r3, #29
  410a3c:	d505      	bpl.n	410a4a <__sflush_r+0x4a>
  410a3e:	6869      	ldr	r1, [r5, #4]
  410a40:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  410a42:	1a52      	subs	r2, r2, r1
  410a44:	b10b      	cbz	r3, 410a4a <__sflush_r+0x4a>
  410a46:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  410a48:	1ad2      	subs	r2, r2, r3
  410a4a:	4640      	mov	r0, r8
  410a4c:	69e9      	ldr	r1, [r5, #28]
  410a4e:	2300      	movs	r3, #0
  410a50:	47a0      	blx	r4
  410a52:	1c44      	adds	r4, r0, #1
  410a54:	d04a      	beq.n	410aec <__sflush_r+0xec>
  410a56:	89ab      	ldrh	r3, [r5, #12]
  410a58:	692a      	ldr	r2, [r5, #16]
  410a5a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  410a5e:	b29b      	uxth	r3, r3
  410a60:	2100      	movs	r1, #0
  410a62:	602a      	str	r2, [r5, #0]
  410a64:	04da      	lsls	r2, r3, #19
  410a66:	81ab      	strh	r3, [r5, #12]
  410a68:	6069      	str	r1, [r5, #4]
  410a6a:	d44c      	bmi.n	410b06 <__sflush_r+0x106>
  410a6c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  410a6e:	f8c8 6000 	str.w	r6, [r8]
  410a72:	b311      	cbz	r1, 410aba <__sflush_r+0xba>
  410a74:	f105 0340 	add.w	r3, r5, #64	; 0x40
  410a78:	4299      	cmp	r1, r3
  410a7a:	d002      	beq.n	410a82 <__sflush_r+0x82>
  410a7c:	4640      	mov	r0, r8
  410a7e:	f000 f9c3 	bl	410e08 <_free_r>
  410a82:	2000      	movs	r0, #0
  410a84:	6328      	str	r0, [r5, #48]	; 0x30
  410a86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410a8a:	692e      	ldr	r6, [r5, #16]
  410a8c:	b1ae      	cbz	r6, 410aba <__sflush_r+0xba>
  410a8e:	0791      	lsls	r1, r2, #30
  410a90:	682c      	ldr	r4, [r5, #0]
  410a92:	bf0c      	ite	eq
  410a94:	696b      	ldreq	r3, [r5, #20]
  410a96:	2300      	movne	r3, #0
  410a98:	602e      	str	r6, [r5, #0]
  410a9a:	1ba4      	subs	r4, r4, r6
  410a9c:	60ab      	str	r3, [r5, #8]
  410a9e:	e00a      	b.n	410ab6 <__sflush_r+0xb6>
  410aa0:	4632      	mov	r2, r6
  410aa2:	4623      	mov	r3, r4
  410aa4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  410aa6:	4640      	mov	r0, r8
  410aa8:	69e9      	ldr	r1, [r5, #28]
  410aaa:	47b8      	blx	r7
  410aac:	2800      	cmp	r0, #0
  410aae:	ebc0 0404 	rsb	r4, r0, r4
  410ab2:	4406      	add	r6, r0
  410ab4:	dd04      	ble.n	410ac0 <__sflush_r+0xc0>
  410ab6:	2c00      	cmp	r4, #0
  410ab8:	dcf2      	bgt.n	410aa0 <__sflush_r+0xa0>
  410aba:	2000      	movs	r0, #0
  410abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410ac0:	89ab      	ldrh	r3, [r5, #12]
  410ac2:	f04f 30ff 	mov.w	r0, #4294967295
  410ac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410aca:	81ab      	strh	r3, [r5, #12]
  410acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410ad0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  410ad2:	2a00      	cmp	r2, #0
  410ad4:	dca2      	bgt.n	410a1c <__sflush_r+0x1c>
  410ad6:	e7f0      	b.n	410aba <__sflush_r+0xba>
  410ad8:	2301      	movs	r3, #1
  410ada:	4640      	mov	r0, r8
  410adc:	69e9      	ldr	r1, [r5, #28]
  410ade:	47a0      	blx	r4
  410ae0:	1c43      	adds	r3, r0, #1
  410ae2:	4602      	mov	r2, r0
  410ae4:	d01e      	beq.n	410b24 <__sflush_r+0x124>
  410ae6:	89ab      	ldrh	r3, [r5, #12]
  410ae8:	6aac      	ldr	r4, [r5, #40]	; 0x28
  410aea:	e7a6      	b.n	410a3a <__sflush_r+0x3a>
  410aec:	f8d8 3000 	ldr.w	r3, [r8]
  410af0:	b95b      	cbnz	r3, 410b0a <__sflush_r+0x10a>
  410af2:	89aa      	ldrh	r2, [r5, #12]
  410af4:	6929      	ldr	r1, [r5, #16]
  410af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  410afa:	b292      	uxth	r2, r2
  410afc:	606b      	str	r3, [r5, #4]
  410afe:	04d3      	lsls	r3, r2, #19
  410b00:	81aa      	strh	r2, [r5, #12]
  410b02:	6029      	str	r1, [r5, #0]
  410b04:	d5b2      	bpl.n	410a6c <__sflush_r+0x6c>
  410b06:	6528      	str	r0, [r5, #80]	; 0x50
  410b08:	e7b0      	b.n	410a6c <__sflush_r+0x6c>
  410b0a:	2b1d      	cmp	r3, #29
  410b0c:	d001      	beq.n	410b12 <__sflush_r+0x112>
  410b0e:	2b16      	cmp	r3, #22
  410b10:	d113      	bne.n	410b3a <__sflush_r+0x13a>
  410b12:	89a9      	ldrh	r1, [r5, #12]
  410b14:	692b      	ldr	r3, [r5, #16]
  410b16:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  410b1a:	2200      	movs	r2, #0
  410b1c:	81a9      	strh	r1, [r5, #12]
  410b1e:	602b      	str	r3, [r5, #0]
  410b20:	606a      	str	r2, [r5, #4]
  410b22:	e7a3      	b.n	410a6c <__sflush_r+0x6c>
  410b24:	f8d8 3000 	ldr.w	r3, [r8]
  410b28:	2b00      	cmp	r3, #0
  410b2a:	d0dc      	beq.n	410ae6 <__sflush_r+0xe6>
  410b2c:	2b1d      	cmp	r3, #29
  410b2e:	d001      	beq.n	410b34 <__sflush_r+0x134>
  410b30:	2b16      	cmp	r3, #22
  410b32:	d1c5      	bne.n	410ac0 <__sflush_r+0xc0>
  410b34:	f8c8 6000 	str.w	r6, [r8]
  410b38:	e7bf      	b.n	410aba <__sflush_r+0xba>
  410b3a:	89ab      	ldrh	r3, [r5, #12]
  410b3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410b40:	81ab      	strh	r3, [r5, #12]
  410b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410b46:	bf00      	nop

00410b48 <_fflush_r>:
  410b48:	b510      	push	{r4, lr}
  410b4a:	4604      	mov	r4, r0
  410b4c:	b082      	sub	sp, #8
  410b4e:	b108      	cbz	r0, 410b54 <_fflush_r+0xc>
  410b50:	6b83      	ldr	r3, [r0, #56]	; 0x38
  410b52:	b153      	cbz	r3, 410b6a <_fflush_r+0x22>
  410b54:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  410b58:	b908      	cbnz	r0, 410b5e <_fflush_r+0x16>
  410b5a:	b002      	add	sp, #8
  410b5c:	bd10      	pop	{r4, pc}
  410b5e:	4620      	mov	r0, r4
  410b60:	b002      	add	sp, #8
  410b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  410b66:	f7ff bf4b 	b.w	410a00 <__sflush_r>
  410b6a:	9101      	str	r1, [sp, #4]
  410b6c:	f000 f808 	bl	410b80 <__sinit>
  410b70:	9901      	ldr	r1, [sp, #4]
  410b72:	e7ef      	b.n	410b54 <_fflush_r+0xc>

00410b74 <_cleanup_r>:
  410b74:	4901      	ldr	r1, [pc, #4]	; (410b7c <_cleanup_r+0x8>)
  410b76:	f000 bb9f 	b.w	4112b8 <_fwalk>
  410b7a:	bf00      	nop
  410b7c:	00413351 	.word	0x00413351

00410b80 <__sinit>:
  410b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410b84:	6b84      	ldr	r4, [r0, #56]	; 0x38
  410b86:	b083      	sub	sp, #12
  410b88:	4607      	mov	r7, r0
  410b8a:	2c00      	cmp	r4, #0
  410b8c:	d165      	bne.n	410c5a <__sinit+0xda>
  410b8e:	687d      	ldr	r5, [r7, #4]
  410b90:	4833      	ldr	r0, [pc, #204]	; (410c60 <__sinit+0xe0>)
  410b92:	2304      	movs	r3, #4
  410b94:	2103      	movs	r1, #3
  410b96:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  410b9a:	63f8      	str	r0, [r7, #60]	; 0x3c
  410b9c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  410ba0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  410ba4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  410ba8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  410bac:	81ab      	strh	r3, [r5, #12]
  410bae:	602c      	str	r4, [r5, #0]
  410bb0:	606c      	str	r4, [r5, #4]
  410bb2:	60ac      	str	r4, [r5, #8]
  410bb4:	666c      	str	r4, [r5, #100]	; 0x64
  410bb6:	81ec      	strh	r4, [r5, #14]
  410bb8:	612c      	str	r4, [r5, #16]
  410bba:	616c      	str	r4, [r5, #20]
  410bbc:	61ac      	str	r4, [r5, #24]
  410bbe:	4621      	mov	r1, r4
  410bc0:	2208      	movs	r2, #8
  410bc2:	f7fa feeb 	bl	40b99c <memset>
  410bc6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 410c64 <__sinit+0xe4>
  410bca:	68be      	ldr	r6, [r7, #8]
  410bcc:	f8df a098 	ldr.w	sl, [pc, #152]	; 410c68 <__sinit+0xe8>
  410bd0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 410c6c <__sinit+0xec>
  410bd4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 410c70 <__sinit+0xf0>
  410bd8:	2301      	movs	r3, #1
  410bda:	2209      	movs	r2, #9
  410bdc:	61ed      	str	r5, [r5, #28]
  410bde:	f8c5 b020 	str.w	fp, [r5, #32]
  410be2:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  410be6:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  410bea:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  410bee:	4621      	mov	r1, r4
  410bf0:	81f3      	strh	r3, [r6, #14]
  410bf2:	81b2      	strh	r2, [r6, #12]
  410bf4:	6034      	str	r4, [r6, #0]
  410bf6:	6074      	str	r4, [r6, #4]
  410bf8:	60b4      	str	r4, [r6, #8]
  410bfa:	6674      	str	r4, [r6, #100]	; 0x64
  410bfc:	6134      	str	r4, [r6, #16]
  410bfe:	6174      	str	r4, [r6, #20]
  410c00:	61b4      	str	r4, [r6, #24]
  410c02:	2208      	movs	r2, #8
  410c04:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  410c08:	9301      	str	r3, [sp, #4]
  410c0a:	f7fa fec7 	bl	40b99c <memset>
  410c0e:	68fd      	ldr	r5, [r7, #12]
  410c10:	2012      	movs	r0, #18
  410c12:	2202      	movs	r2, #2
  410c14:	61f6      	str	r6, [r6, #28]
  410c16:	f8c6 b020 	str.w	fp, [r6, #32]
  410c1a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  410c1e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  410c22:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  410c26:	4621      	mov	r1, r4
  410c28:	81a8      	strh	r0, [r5, #12]
  410c2a:	81ea      	strh	r2, [r5, #14]
  410c2c:	602c      	str	r4, [r5, #0]
  410c2e:	606c      	str	r4, [r5, #4]
  410c30:	60ac      	str	r4, [r5, #8]
  410c32:	666c      	str	r4, [r5, #100]	; 0x64
  410c34:	612c      	str	r4, [r5, #16]
  410c36:	616c      	str	r4, [r5, #20]
  410c38:	61ac      	str	r4, [r5, #24]
  410c3a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  410c3e:	2208      	movs	r2, #8
  410c40:	f7fa feac 	bl	40b99c <memset>
  410c44:	9b01      	ldr	r3, [sp, #4]
  410c46:	61ed      	str	r5, [r5, #28]
  410c48:	f8c5 b020 	str.w	fp, [r5, #32]
  410c4c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  410c50:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  410c54:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  410c58:	63bb      	str	r3, [r7, #56]	; 0x38
  410c5a:	b003      	add	sp, #12
  410c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410c60:	00410b75 	.word	0x00410b75
  410c64:	00412ee5 	.word	0x00412ee5
  410c68:	00412f09 	.word	0x00412f09
  410c6c:	00412f41 	.word	0x00412f41
  410c70:	00412f61 	.word	0x00412f61

00410c74 <__sfp_lock_acquire>:
  410c74:	4770      	bx	lr
  410c76:	bf00      	nop

00410c78 <__sfp_lock_release>:
  410c78:	4770      	bx	lr
  410c7a:	bf00      	nop

00410c7c <__libc_fini_array>:
  410c7c:	b538      	push	{r3, r4, r5, lr}
  410c7e:	4d09      	ldr	r5, [pc, #36]	; (410ca4 <__libc_fini_array+0x28>)
  410c80:	4c09      	ldr	r4, [pc, #36]	; (410ca8 <__libc_fini_array+0x2c>)
  410c82:	1b64      	subs	r4, r4, r5
  410c84:	10a4      	asrs	r4, r4, #2
  410c86:	bf18      	it	ne
  410c88:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  410c8c:	d005      	beq.n	410c9a <__libc_fini_array+0x1e>
  410c8e:	3c01      	subs	r4, #1
  410c90:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  410c94:	4798      	blx	r3
  410c96:	2c00      	cmp	r4, #0
  410c98:	d1f9      	bne.n	410c8e <__libc_fini_array+0x12>
  410c9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  410c9e:	f004 b8ff 	b.w	414ea0 <_fini>
  410ca2:	bf00      	nop
  410ca4:	00414eac 	.word	0x00414eac
  410ca8:	00414eb0 	.word	0x00414eb0

00410cac <_fputwc_r>:
  410cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410cb0:	8993      	ldrh	r3, [r2, #12]
  410cb2:	460f      	mov	r7, r1
  410cb4:	0499      	lsls	r1, r3, #18
  410cb6:	b082      	sub	sp, #8
  410cb8:	4614      	mov	r4, r2
  410cba:	4680      	mov	r8, r0
  410cbc:	d406      	bmi.n	410ccc <_fputwc_r+0x20>
  410cbe:	6e52      	ldr	r2, [r2, #100]	; 0x64
  410cc0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  410cc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  410cc8:	81a3      	strh	r3, [r4, #12]
  410cca:	6662      	str	r2, [r4, #100]	; 0x64
  410ccc:	f000 fecc 	bl	411a68 <__locale_mb_cur_max>
  410cd0:	2801      	cmp	r0, #1
  410cd2:	d03e      	beq.n	410d52 <_fputwc_r+0xa6>
  410cd4:	463a      	mov	r2, r7
  410cd6:	4640      	mov	r0, r8
  410cd8:	a901      	add	r1, sp, #4
  410cda:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  410cde:	f002 fa17 	bl	413110 <_wcrtomb_r>
  410ce2:	1c42      	adds	r2, r0, #1
  410ce4:	4606      	mov	r6, r0
  410ce6:	d02d      	beq.n	410d44 <_fputwc_r+0x98>
  410ce8:	2800      	cmp	r0, #0
  410cea:	d03a      	beq.n	410d62 <_fputwc_r+0xb6>
  410cec:	f89d 1004 	ldrb.w	r1, [sp, #4]
  410cf0:	2500      	movs	r5, #0
  410cf2:	e009      	b.n	410d08 <_fputwc_r+0x5c>
  410cf4:	6823      	ldr	r3, [r4, #0]
  410cf6:	7019      	strb	r1, [r3, #0]
  410cf8:	6823      	ldr	r3, [r4, #0]
  410cfa:	3301      	adds	r3, #1
  410cfc:	6023      	str	r3, [r4, #0]
  410cfe:	3501      	adds	r5, #1
  410d00:	42b5      	cmp	r5, r6
  410d02:	d22e      	bcs.n	410d62 <_fputwc_r+0xb6>
  410d04:	ab01      	add	r3, sp, #4
  410d06:	5ce9      	ldrb	r1, [r5, r3]
  410d08:	68a3      	ldr	r3, [r4, #8]
  410d0a:	3b01      	subs	r3, #1
  410d0c:	2b00      	cmp	r3, #0
  410d0e:	60a3      	str	r3, [r4, #8]
  410d10:	daf0      	bge.n	410cf4 <_fputwc_r+0x48>
  410d12:	69a2      	ldr	r2, [r4, #24]
  410d14:	4293      	cmp	r3, r2
  410d16:	db06      	blt.n	410d26 <_fputwc_r+0x7a>
  410d18:	6823      	ldr	r3, [r4, #0]
  410d1a:	7019      	strb	r1, [r3, #0]
  410d1c:	6823      	ldr	r3, [r4, #0]
  410d1e:	7819      	ldrb	r1, [r3, #0]
  410d20:	3301      	adds	r3, #1
  410d22:	290a      	cmp	r1, #10
  410d24:	d1ea      	bne.n	410cfc <_fputwc_r+0x50>
  410d26:	4640      	mov	r0, r8
  410d28:	4622      	mov	r2, r4
  410d2a:	f002 f99d 	bl	413068 <__swbuf_r>
  410d2e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  410d32:	4258      	negs	r0, r3
  410d34:	4158      	adcs	r0, r3
  410d36:	2800      	cmp	r0, #0
  410d38:	d0e1      	beq.n	410cfe <_fputwc_r+0x52>
  410d3a:	f04f 30ff 	mov.w	r0, #4294967295
  410d3e:	b002      	add	sp, #8
  410d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410d44:	89a3      	ldrh	r3, [r4, #12]
  410d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  410d4a:	81a3      	strh	r3, [r4, #12]
  410d4c:	b002      	add	sp, #8
  410d4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410d52:	1e7b      	subs	r3, r7, #1
  410d54:	2bfe      	cmp	r3, #254	; 0xfe
  410d56:	d8bd      	bhi.n	410cd4 <_fputwc_r+0x28>
  410d58:	b2f9      	uxtb	r1, r7
  410d5a:	4606      	mov	r6, r0
  410d5c:	f88d 1004 	strb.w	r1, [sp, #4]
  410d60:	e7c6      	b.n	410cf0 <_fputwc_r+0x44>
  410d62:	4638      	mov	r0, r7
  410d64:	b002      	add	sp, #8
  410d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410d6a:	bf00      	nop

00410d6c <_malloc_trim_r>:
  410d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  410d6e:	4d23      	ldr	r5, [pc, #140]	; (410dfc <_malloc_trim_r+0x90>)
  410d70:	460f      	mov	r7, r1
  410d72:	4604      	mov	r4, r0
  410d74:	f001 fa46 	bl	412204 <__malloc_lock>
  410d78:	68ab      	ldr	r3, [r5, #8]
  410d7a:	685e      	ldr	r6, [r3, #4]
  410d7c:	f026 0603 	bic.w	r6, r6, #3
  410d80:	1bf1      	subs	r1, r6, r7
  410d82:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  410d86:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  410d8a:	f021 010f 	bic.w	r1, r1, #15
  410d8e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  410d92:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  410d96:	db07      	blt.n	410da8 <_malloc_trim_r+0x3c>
  410d98:	4620      	mov	r0, r4
  410d9a:	2100      	movs	r1, #0
  410d9c:	f002 f88c 	bl	412eb8 <_sbrk_r>
  410da0:	68ab      	ldr	r3, [r5, #8]
  410da2:	4433      	add	r3, r6
  410da4:	4298      	cmp	r0, r3
  410da6:	d004      	beq.n	410db2 <_malloc_trim_r+0x46>
  410da8:	4620      	mov	r0, r4
  410daa:	f001 fa2d 	bl	412208 <__malloc_unlock>
  410dae:	2000      	movs	r0, #0
  410db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  410db2:	4620      	mov	r0, r4
  410db4:	4279      	negs	r1, r7
  410db6:	f002 f87f 	bl	412eb8 <_sbrk_r>
  410dba:	3001      	adds	r0, #1
  410dbc:	d00d      	beq.n	410dda <_malloc_trim_r+0x6e>
  410dbe:	4b10      	ldr	r3, [pc, #64]	; (410e00 <_malloc_trim_r+0x94>)
  410dc0:	68aa      	ldr	r2, [r5, #8]
  410dc2:	6819      	ldr	r1, [r3, #0]
  410dc4:	1bf6      	subs	r6, r6, r7
  410dc6:	f046 0601 	orr.w	r6, r6, #1
  410dca:	4620      	mov	r0, r4
  410dcc:	1bc9      	subs	r1, r1, r7
  410dce:	6056      	str	r6, [r2, #4]
  410dd0:	6019      	str	r1, [r3, #0]
  410dd2:	f001 fa19 	bl	412208 <__malloc_unlock>
  410dd6:	2001      	movs	r0, #1
  410dd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  410dda:	4620      	mov	r0, r4
  410ddc:	2100      	movs	r1, #0
  410dde:	f002 f86b 	bl	412eb8 <_sbrk_r>
  410de2:	68ab      	ldr	r3, [r5, #8]
  410de4:	1ac2      	subs	r2, r0, r3
  410de6:	2a0f      	cmp	r2, #15
  410de8:	ddde      	ble.n	410da8 <_malloc_trim_r+0x3c>
  410dea:	4d06      	ldr	r5, [pc, #24]	; (410e04 <_malloc_trim_r+0x98>)
  410dec:	4904      	ldr	r1, [pc, #16]	; (410e00 <_malloc_trim_r+0x94>)
  410dee:	682d      	ldr	r5, [r5, #0]
  410df0:	f042 0201 	orr.w	r2, r2, #1
  410df4:	1b40      	subs	r0, r0, r5
  410df6:	605a      	str	r2, [r3, #4]
  410df8:	6008      	str	r0, [r1, #0]
  410dfa:	e7d5      	b.n	410da8 <_malloc_trim_r+0x3c>
  410dfc:	200005f8 	.word	0x200005f8
  410e00:	20004530 	.word	0x20004530
  410e04:	20000a04 	.word	0x20000a04

00410e08 <_free_r>:
  410e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410e0c:	460d      	mov	r5, r1
  410e0e:	4606      	mov	r6, r0
  410e10:	2900      	cmp	r1, #0
  410e12:	d055      	beq.n	410ec0 <_free_r+0xb8>
  410e14:	f001 f9f6 	bl	412204 <__malloc_lock>
  410e18:	f855 1c04 	ldr.w	r1, [r5, #-4]
  410e1c:	f8df c170 	ldr.w	ip, [pc, #368]	; 410f90 <_free_r+0x188>
  410e20:	f1a5 0408 	sub.w	r4, r5, #8
  410e24:	f021 0301 	bic.w	r3, r1, #1
  410e28:	18e2      	adds	r2, r4, r3
  410e2a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  410e2e:	6857      	ldr	r7, [r2, #4]
  410e30:	4290      	cmp	r0, r2
  410e32:	f027 0703 	bic.w	r7, r7, #3
  410e36:	d068      	beq.n	410f0a <_free_r+0x102>
  410e38:	f011 0101 	ands.w	r1, r1, #1
  410e3c:	6057      	str	r7, [r2, #4]
  410e3e:	d032      	beq.n	410ea6 <_free_r+0x9e>
  410e40:	2100      	movs	r1, #0
  410e42:	19d0      	adds	r0, r2, r7
  410e44:	6840      	ldr	r0, [r0, #4]
  410e46:	07c0      	lsls	r0, r0, #31
  410e48:	d406      	bmi.n	410e58 <_free_r+0x50>
  410e4a:	443b      	add	r3, r7
  410e4c:	6890      	ldr	r0, [r2, #8]
  410e4e:	2900      	cmp	r1, #0
  410e50:	d04d      	beq.n	410eee <_free_r+0xe6>
  410e52:	68d2      	ldr	r2, [r2, #12]
  410e54:	60c2      	str	r2, [r0, #12]
  410e56:	6090      	str	r0, [r2, #8]
  410e58:	f043 0201 	orr.w	r2, r3, #1
  410e5c:	6062      	str	r2, [r4, #4]
  410e5e:	50e3      	str	r3, [r4, r3]
  410e60:	b9e1      	cbnz	r1, 410e9c <_free_r+0x94>
  410e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  410e66:	d32d      	bcc.n	410ec4 <_free_r+0xbc>
  410e68:	0a5a      	lsrs	r2, r3, #9
  410e6a:	2a04      	cmp	r2, #4
  410e6c:	d869      	bhi.n	410f42 <_free_r+0x13a>
  410e6e:	0998      	lsrs	r0, r3, #6
  410e70:	3038      	adds	r0, #56	; 0x38
  410e72:	0041      	lsls	r1, r0, #1
  410e74:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  410e78:	f8dc 2008 	ldr.w	r2, [ip, #8]
  410e7c:	4944      	ldr	r1, [pc, #272]	; (410f90 <_free_r+0x188>)
  410e7e:	4562      	cmp	r2, ip
  410e80:	d065      	beq.n	410f4e <_free_r+0x146>
  410e82:	6851      	ldr	r1, [r2, #4]
  410e84:	f021 0103 	bic.w	r1, r1, #3
  410e88:	428b      	cmp	r3, r1
  410e8a:	d202      	bcs.n	410e92 <_free_r+0x8a>
  410e8c:	6892      	ldr	r2, [r2, #8]
  410e8e:	4594      	cmp	ip, r2
  410e90:	d1f7      	bne.n	410e82 <_free_r+0x7a>
  410e92:	68d3      	ldr	r3, [r2, #12]
  410e94:	60e3      	str	r3, [r4, #12]
  410e96:	60a2      	str	r2, [r4, #8]
  410e98:	609c      	str	r4, [r3, #8]
  410e9a:	60d4      	str	r4, [r2, #12]
  410e9c:	4630      	mov	r0, r6
  410e9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  410ea2:	f001 b9b1 	b.w	412208 <__malloc_unlock>
  410ea6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  410eaa:	f10c 0808 	add.w	r8, ip, #8
  410eae:	1b64      	subs	r4, r4, r5
  410eb0:	68a0      	ldr	r0, [r4, #8]
  410eb2:	442b      	add	r3, r5
  410eb4:	4540      	cmp	r0, r8
  410eb6:	d042      	beq.n	410f3e <_free_r+0x136>
  410eb8:	68e5      	ldr	r5, [r4, #12]
  410eba:	60c5      	str	r5, [r0, #12]
  410ebc:	60a8      	str	r0, [r5, #8]
  410ebe:	e7c0      	b.n	410e42 <_free_r+0x3a>
  410ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410ec4:	08db      	lsrs	r3, r3, #3
  410ec6:	109a      	asrs	r2, r3, #2
  410ec8:	2001      	movs	r0, #1
  410eca:	4090      	lsls	r0, r2
  410ecc:	f8dc 1004 	ldr.w	r1, [ip, #4]
  410ed0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  410ed4:	689a      	ldr	r2, [r3, #8]
  410ed6:	4301      	orrs	r1, r0
  410ed8:	60a2      	str	r2, [r4, #8]
  410eda:	60e3      	str	r3, [r4, #12]
  410edc:	f8cc 1004 	str.w	r1, [ip, #4]
  410ee0:	4630      	mov	r0, r6
  410ee2:	609c      	str	r4, [r3, #8]
  410ee4:	60d4      	str	r4, [r2, #12]
  410ee6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  410eea:	f001 b98d 	b.w	412208 <__malloc_unlock>
  410eee:	4d29      	ldr	r5, [pc, #164]	; (410f94 <_free_r+0x18c>)
  410ef0:	42a8      	cmp	r0, r5
  410ef2:	d1ae      	bne.n	410e52 <_free_r+0x4a>
  410ef4:	f043 0201 	orr.w	r2, r3, #1
  410ef8:	f8cc 4014 	str.w	r4, [ip, #20]
  410efc:	f8cc 4010 	str.w	r4, [ip, #16]
  410f00:	60e0      	str	r0, [r4, #12]
  410f02:	60a0      	str	r0, [r4, #8]
  410f04:	6062      	str	r2, [r4, #4]
  410f06:	50e3      	str	r3, [r4, r3]
  410f08:	e7c8      	b.n	410e9c <_free_r+0x94>
  410f0a:	441f      	add	r7, r3
  410f0c:	07cb      	lsls	r3, r1, #31
  410f0e:	d407      	bmi.n	410f20 <_free_r+0x118>
  410f10:	f855 1c08 	ldr.w	r1, [r5, #-8]
  410f14:	1a64      	subs	r4, r4, r1
  410f16:	68e3      	ldr	r3, [r4, #12]
  410f18:	68a2      	ldr	r2, [r4, #8]
  410f1a:	440f      	add	r7, r1
  410f1c:	60d3      	str	r3, [r2, #12]
  410f1e:	609a      	str	r2, [r3, #8]
  410f20:	4b1d      	ldr	r3, [pc, #116]	; (410f98 <_free_r+0x190>)
  410f22:	f047 0201 	orr.w	r2, r7, #1
  410f26:	681b      	ldr	r3, [r3, #0]
  410f28:	6062      	str	r2, [r4, #4]
  410f2a:	429f      	cmp	r7, r3
  410f2c:	f8cc 4008 	str.w	r4, [ip, #8]
  410f30:	d3b4      	bcc.n	410e9c <_free_r+0x94>
  410f32:	4b1a      	ldr	r3, [pc, #104]	; (410f9c <_free_r+0x194>)
  410f34:	4630      	mov	r0, r6
  410f36:	6819      	ldr	r1, [r3, #0]
  410f38:	f7ff ff18 	bl	410d6c <_malloc_trim_r>
  410f3c:	e7ae      	b.n	410e9c <_free_r+0x94>
  410f3e:	2101      	movs	r1, #1
  410f40:	e77f      	b.n	410e42 <_free_r+0x3a>
  410f42:	2a14      	cmp	r2, #20
  410f44:	d80b      	bhi.n	410f5e <_free_r+0x156>
  410f46:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  410f4a:	0041      	lsls	r1, r0, #1
  410f4c:	e792      	b.n	410e74 <_free_r+0x6c>
  410f4e:	1080      	asrs	r0, r0, #2
  410f50:	2501      	movs	r5, #1
  410f52:	4085      	lsls	r5, r0
  410f54:	6848      	ldr	r0, [r1, #4]
  410f56:	4613      	mov	r3, r2
  410f58:	4328      	orrs	r0, r5
  410f5a:	6048      	str	r0, [r1, #4]
  410f5c:	e79a      	b.n	410e94 <_free_r+0x8c>
  410f5e:	2a54      	cmp	r2, #84	; 0x54
  410f60:	d803      	bhi.n	410f6a <_free_r+0x162>
  410f62:	0b18      	lsrs	r0, r3, #12
  410f64:	306e      	adds	r0, #110	; 0x6e
  410f66:	0041      	lsls	r1, r0, #1
  410f68:	e784      	b.n	410e74 <_free_r+0x6c>
  410f6a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  410f6e:	d803      	bhi.n	410f78 <_free_r+0x170>
  410f70:	0bd8      	lsrs	r0, r3, #15
  410f72:	3077      	adds	r0, #119	; 0x77
  410f74:	0041      	lsls	r1, r0, #1
  410f76:	e77d      	b.n	410e74 <_free_r+0x6c>
  410f78:	f240 5154 	movw	r1, #1364	; 0x554
  410f7c:	428a      	cmp	r2, r1
  410f7e:	d803      	bhi.n	410f88 <_free_r+0x180>
  410f80:	0c98      	lsrs	r0, r3, #18
  410f82:	307c      	adds	r0, #124	; 0x7c
  410f84:	0041      	lsls	r1, r0, #1
  410f86:	e775      	b.n	410e74 <_free_r+0x6c>
  410f88:	21fc      	movs	r1, #252	; 0xfc
  410f8a:	207e      	movs	r0, #126	; 0x7e
  410f8c:	e772      	b.n	410e74 <_free_r+0x6c>
  410f8e:	bf00      	nop
  410f90:	200005f8 	.word	0x200005f8
  410f94:	20000600 	.word	0x20000600
  410f98:	20000a00 	.word	0x20000a00
  410f9c:	2000452c 	.word	0x2000452c

00410fa0 <__sfvwrite_r>:
  410fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410fa4:	6893      	ldr	r3, [r2, #8]
  410fa6:	b083      	sub	sp, #12
  410fa8:	4616      	mov	r6, r2
  410faa:	4681      	mov	r9, r0
  410fac:	460c      	mov	r4, r1
  410fae:	b32b      	cbz	r3, 410ffc <__sfvwrite_r+0x5c>
  410fb0:	898b      	ldrh	r3, [r1, #12]
  410fb2:	0719      	lsls	r1, r3, #28
  410fb4:	d526      	bpl.n	411004 <__sfvwrite_r+0x64>
  410fb6:	6922      	ldr	r2, [r4, #16]
  410fb8:	b322      	cbz	r2, 411004 <__sfvwrite_r+0x64>
  410fba:	f003 0202 	and.w	r2, r3, #2
  410fbe:	b292      	uxth	r2, r2
  410fc0:	6835      	ldr	r5, [r6, #0]
  410fc2:	2a00      	cmp	r2, #0
  410fc4:	d02c      	beq.n	411020 <__sfvwrite_r+0x80>
  410fc6:	f04f 0a00 	mov.w	sl, #0
  410fca:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 4112b4 <__sfvwrite_r+0x314>
  410fce:	46d0      	mov	r8, sl
  410fd0:	45d8      	cmp	r8, fp
  410fd2:	bf34      	ite	cc
  410fd4:	4643      	movcc	r3, r8
  410fd6:	465b      	movcs	r3, fp
  410fd8:	4652      	mov	r2, sl
  410fda:	4648      	mov	r0, r9
  410fdc:	f1b8 0f00 	cmp.w	r8, #0
  410fe0:	d04f      	beq.n	411082 <__sfvwrite_r+0xe2>
  410fe2:	69e1      	ldr	r1, [r4, #28]
  410fe4:	6a67      	ldr	r7, [r4, #36]	; 0x24
  410fe6:	47b8      	blx	r7
  410fe8:	2800      	cmp	r0, #0
  410fea:	dd56      	ble.n	41109a <__sfvwrite_r+0xfa>
  410fec:	68b3      	ldr	r3, [r6, #8]
  410fee:	4482      	add	sl, r0
  410ff0:	1a1b      	subs	r3, r3, r0
  410ff2:	ebc0 0808 	rsb	r8, r0, r8
  410ff6:	60b3      	str	r3, [r6, #8]
  410ff8:	2b00      	cmp	r3, #0
  410ffa:	d1e9      	bne.n	410fd0 <__sfvwrite_r+0x30>
  410ffc:	2000      	movs	r0, #0
  410ffe:	b003      	add	sp, #12
  411000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411004:	4648      	mov	r0, r9
  411006:	4621      	mov	r1, r4
  411008:	f7fe fcd0 	bl	40f9ac <__swsetup_r>
  41100c:	2800      	cmp	r0, #0
  41100e:	f040 8148 	bne.w	4112a2 <__sfvwrite_r+0x302>
  411012:	89a3      	ldrh	r3, [r4, #12]
  411014:	6835      	ldr	r5, [r6, #0]
  411016:	f003 0202 	and.w	r2, r3, #2
  41101a:	b292      	uxth	r2, r2
  41101c:	2a00      	cmp	r2, #0
  41101e:	d1d2      	bne.n	410fc6 <__sfvwrite_r+0x26>
  411020:	f013 0a01 	ands.w	sl, r3, #1
  411024:	d142      	bne.n	4110ac <__sfvwrite_r+0x10c>
  411026:	46d0      	mov	r8, sl
  411028:	f1b8 0f00 	cmp.w	r8, #0
  41102c:	d023      	beq.n	411076 <__sfvwrite_r+0xd6>
  41102e:	059a      	lsls	r2, r3, #22
  411030:	68a7      	ldr	r7, [r4, #8]
  411032:	d576      	bpl.n	411122 <__sfvwrite_r+0x182>
  411034:	45b8      	cmp	r8, r7
  411036:	f0c0 80a4 	bcc.w	411182 <__sfvwrite_r+0x1e2>
  41103a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  41103e:	f040 80b2 	bne.w	4111a6 <__sfvwrite_r+0x206>
  411042:	6820      	ldr	r0, [r4, #0]
  411044:	46bb      	mov	fp, r7
  411046:	4651      	mov	r1, sl
  411048:	465a      	mov	r2, fp
  41104a:	f001 f875 	bl	412138 <memmove>
  41104e:	68a2      	ldr	r2, [r4, #8]
  411050:	6821      	ldr	r1, [r4, #0]
  411052:	1bd2      	subs	r2, r2, r7
  411054:	eb01 030b 	add.w	r3, r1, fp
  411058:	60a2      	str	r2, [r4, #8]
  41105a:	6023      	str	r3, [r4, #0]
  41105c:	4642      	mov	r2, r8
  41105e:	68b3      	ldr	r3, [r6, #8]
  411060:	4492      	add	sl, r2
  411062:	1a9b      	subs	r3, r3, r2
  411064:	ebc2 0808 	rsb	r8, r2, r8
  411068:	60b3      	str	r3, [r6, #8]
  41106a:	2b00      	cmp	r3, #0
  41106c:	d0c6      	beq.n	410ffc <__sfvwrite_r+0x5c>
  41106e:	89a3      	ldrh	r3, [r4, #12]
  411070:	f1b8 0f00 	cmp.w	r8, #0
  411074:	d1db      	bne.n	41102e <__sfvwrite_r+0x8e>
  411076:	f8d5 a000 	ldr.w	sl, [r5]
  41107a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  41107e:	3508      	adds	r5, #8
  411080:	e7d2      	b.n	411028 <__sfvwrite_r+0x88>
  411082:	f8d5 a000 	ldr.w	sl, [r5]
  411086:	f8d5 8004 	ldr.w	r8, [r5, #4]
  41108a:	3508      	adds	r5, #8
  41108c:	e7a0      	b.n	410fd0 <__sfvwrite_r+0x30>
  41108e:	4648      	mov	r0, r9
  411090:	4621      	mov	r1, r4
  411092:	f7ff fd59 	bl	410b48 <_fflush_r>
  411096:	2800      	cmp	r0, #0
  411098:	d059      	beq.n	41114e <__sfvwrite_r+0x1ae>
  41109a:	89a3      	ldrh	r3, [r4, #12]
  41109c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4110a0:	f04f 30ff 	mov.w	r0, #4294967295
  4110a4:	81a3      	strh	r3, [r4, #12]
  4110a6:	b003      	add	sp, #12
  4110a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4110ac:	4692      	mov	sl, r2
  4110ae:	9201      	str	r2, [sp, #4]
  4110b0:	4693      	mov	fp, r2
  4110b2:	4690      	mov	r8, r2
  4110b4:	f1b8 0f00 	cmp.w	r8, #0
  4110b8:	d02b      	beq.n	411112 <__sfvwrite_r+0x172>
  4110ba:	9f01      	ldr	r7, [sp, #4]
  4110bc:	2f00      	cmp	r7, #0
  4110be:	d064      	beq.n	41118a <__sfvwrite_r+0x1ea>
  4110c0:	6820      	ldr	r0, [r4, #0]
  4110c2:	6921      	ldr	r1, [r4, #16]
  4110c4:	45c2      	cmp	sl, r8
  4110c6:	bf34      	ite	cc
  4110c8:	4653      	movcc	r3, sl
  4110ca:	4643      	movcs	r3, r8
  4110cc:	4288      	cmp	r0, r1
  4110ce:	461f      	mov	r7, r3
  4110d0:	f8d4 c008 	ldr.w	ip, [r4, #8]
  4110d4:	6962      	ldr	r2, [r4, #20]
  4110d6:	d903      	bls.n	4110e0 <__sfvwrite_r+0x140>
  4110d8:	4494      	add	ip, r2
  4110da:	4563      	cmp	r3, ip
  4110dc:	f300 80ae 	bgt.w	41123c <__sfvwrite_r+0x29c>
  4110e0:	4293      	cmp	r3, r2
  4110e2:	db36      	blt.n	411152 <__sfvwrite_r+0x1b2>
  4110e4:	4613      	mov	r3, r2
  4110e6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4110e8:	4648      	mov	r0, r9
  4110ea:	69e1      	ldr	r1, [r4, #28]
  4110ec:	465a      	mov	r2, fp
  4110ee:	47b8      	blx	r7
  4110f0:	1e07      	subs	r7, r0, #0
  4110f2:	ddd2      	ble.n	41109a <__sfvwrite_r+0xfa>
  4110f4:	ebba 0a07 	subs.w	sl, sl, r7
  4110f8:	d03a      	beq.n	411170 <__sfvwrite_r+0x1d0>
  4110fa:	68b3      	ldr	r3, [r6, #8]
  4110fc:	44bb      	add	fp, r7
  4110fe:	1bdb      	subs	r3, r3, r7
  411100:	ebc7 0808 	rsb	r8, r7, r8
  411104:	60b3      	str	r3, [r6, #8]
  411106:	2b00      	cmp	r3, #0
  411108:	f43f af78 	beq.w	410ffc <__sfvwrite_r+0x5c>
  41110c:	f1b8 0f00 	cmp.w	r8, #0
  411110:	d1d3      	bne.n	4110ba <__sfvwrite_r+0x11a>
  411112:	2700      	movs	r7, #0
  411114:	f8d5 b000 	ldr.w	fp, [r5]
  411118:	f8d5 8004 	ldr.w	r8, [r5, #4]
  41111c:	9701      	str	r7, [sp, #4]
  41111e:	3508      	adds	r5, #8
  411120:	e7c8      	b.n	4110b4 <__sfvwrite_r+0x114>
  411122:	6820      	ldr	r0, [r4, #0]
  411124:	6923      	ldr	r3, [r4, #16]
  411126:	4298      	cmp	r0, r3
  411128:	d802      	bhi.n	411130 <__sfvwrite_r+0x190>
  41112a:	6963      	ldr	r3, [r4, #20]
  41112c:	4598      	cmp	r8, r3
  41112e:	d272      	bcs.n	411216 <__sfvwrite_r+0x276>
  411130:	45b8      	cmp	r8, r7
  411132:	bf38      	it	cc
  411134:	4647      	movcc	r7, r8
  411136:	463a      	mov	r2, r7
  411138:	4651      	mov	r1, sl
  41113a:	f000 fffd 	bl	412138 <memmove>
  41113e:	68a3      	ldr	r3, [r4, #8]
  411140:	6822      	ldr	r2, [r4, #0]
  411142:	1bdb      	subs	r3, r3, r7
  411144:	443a      	add	r2, r7
  411146:	60a3      	str	r3, [r4, #8]
  411148:	6022      	str	r2, [r4, #0]
  41114a:	2b00      	cmp	r3, #0
  41114c:	d09f      	beq.n	41108e <__sfvwrite_r+0xee>
  41114e:	463a      	mov	r2, r7
  411150:	e785      	b.n	41105e <__sfvwrite_r+0xbe>
  411152:	461a      	mov	r2, r3
  411154:	4659      	mov	r1, fp
  411156:	9300      	str	r3, [sp, #0]
  411158:	f000 ffee 	bl	412138 <memmove>
  41115c:	9b00      	ldr	r3, [sp, #0]
  41115e:	68a1      	ldr	r1, [r4, #8]
  411160:	6822      	ldr	r2, [r4, #0]
  411162:	1ac9      	subs	r1, r1, r3
  411164:	ebba 0a07 	subs.w	sl, sl, r7
  411168:	4413      	add	r3, r2
  41116a:	60a1      	str	r1, [r4, #8]
  41116c:	6023      	str	r3, [r4, #0]
  41116e:	d1c4      	bne.n	4110fa <__sfvwrite_r+0x15a>
  411170:	4648      	mov	r0, r9
  411172:	4621      	mov	r1, r4
  411174:	f7ff fce8 	bl	410b48 <_fflush_r>
  411178:	2800      	cmp	r0, #0
  41117a:	d18e      	bne.n	41109a <__sfvwrite_r+0xfa>
  41117c:	f8cd a004 	str.w	sl, [sp, #4]
  411180:	e7bb      	b.n	4110fa <__sfvwrite_r+0x15a>
  411182:	6820      	ldr	r0, [r4, #0]
  411184:	4647      	mov	r7, r8
  411186:	46c3      	mov	fp, r8
  411188:	e75d      	b.n	411046 <__sfvwrite_r+0xa6>
  41118a:	4658      	mov	r0, fp
  41118c:	210a      	movs	r1, #10
  41118e:	4642      	mov	r2, r8
  411190:	f000 ff88 	bl	4120a4 <memchr>
  411194:	2800      	cmp	r0, #0
  411196:	d07f      	beq.n	411298 <__sfvwrite_r+0x2f8>
  411198:	f100 0a01 	add.w	sl, r0, #1
  41119c:	2701      	movs	r7, #1
  41119e:	ebcb 0a0a 	rsb	sl, fp, sl
  4111a2:	9701      	str	r7, [sp, #4]
  4111a4:	e78c      	b.n	4110c0 <__sfvwrite_r+0x120>
  4111a6:	6822      	ldr	r2, [r4, #0]
  4111a8:	6921      	ldr	r1, [r4, #16]
  4111aa:	6967      	ldr	r7, [r4, #20]
  4111ac:	ebc1 0c02 	rsb	ip, r1, r2
  4111b0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4111b4:	f10c 0201 	add.w	r2, ip, #1
  4111b8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4111bc:	4442      	add	r2, r8
  4111be:	107f      	asrs	r7, r7, #1
  4111c0:	4297      	cmp	r7, r2
  4111c2:	bf34      	ite	cc
  4111c4:	4617      	movcc	r7, r2
  4111c6:	463a      	movcs	r2, r7
  4111c8:	055b      	lsls	r3, r3, #21
  4111ca:	d54f      	bpl.n	41126c <__sfvwrite_r+0x2cc>
  4111cc:	4611      	mov	r1, r2
  4111ce:	4648      	mov	r0, r9
  4111d0:	f8cd c000 	str.w	ip, [sp]
  4111d4:	f000 fcca 	bl	411b6c <_malloc_r>
  4111d8:	f8dd c000 	ldr.w	ip, [sp]
  4111dc:	4683      	mov	fp, r0
  4111de:	2800      	cmp	r0, #0
  4111e0:	d062      	beq.n	4112a8 <__sfvwrite_r+0x308>
  4111e2:	4662      	mov	r2, ip
  4111e4:	6921      	ldr	r1, [r4, #16]
  4111e6:	f8cd c000 	str.w	ip, [sp]
  4111ea:	f7fa fb61 	bl	40b8b0 <memcpy>
  4111ee:	89a2      	ldrh	r2, [r4, #12]
  4111f0:	f8dd c000 	ldr.w	ip, [sp]
  4111f4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4111f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4111fc:	81a2      	strh	r2, [r4, #12]
  4111fe:	eb0b 000c 	add.w	r0, fp, ip
  411202:	ebcc 0207 	rsb	r2, ip, r7
  411206:	f8c4 b010 	str.w	fp, [r4, #16]
  41120a:	6167      	str	r7, [r4, #20]
  41120c:	6020      	str	r0, [r4, #0]
  41120e:	60a2      	str	r2, [r4, #8]
  411210:	4647      	mov	r7, r8
  411212:	46c3      	mov	fp, r8
  411214:	e717      	b.n	411046 <__sfvwrite_r+0xa6>
  411216:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  41121a:	4590      	cmp	r8, r2
  41121c:	bf38      	it	cc
  41121e:	4642      	movcc	r2, r8
  411220:	fb92 f2f3 	sdiv	r2, r2, r3
  411224:	fb02 f303 	mul.w	r3, r2, r3
  411228:	6a67      	ldr	r7, [r4, #36]	; 0x24
  41122a:	4648      	mov	r0, r9
  41122c:	69e1      	ldr	r1, [r4, #28]
  41122e:	4652      	mov	r2, sl
  411230:	47b8      	blx	r7
  411232:	2800      	cmp	r0, #0
  411234:	f77f af31 	ble.w	41109a <__sfvwrite_r+0xfa>
  411238:	4602      	mov	r2, r0
  41123a:	e710      	b.n	41105e <__sfvwrite_r+0xbe>
  41123c:	4662      	mov	r2, ip
  41123e:	4659      	mov	r1, fp
  411240:	f8cd c000 	str.w	ip, [sp]
  411244:	f000 ff78 	bl	412138 <memmove>
  411248:	f8dd c000 	ldr.w	ip, [sp]
  41124c:	6823      	ldr	r3, [r4, #0]
  41124e:	4648      	mov	r0, r9
  411250:	4463      	add	r3, ip
  411252:	6023      	str	r3, [r4, #0]
  411254:	4621      	mov	r1, r4
  411256:	f8cd c000 	str.w	ip, [sp]
  41125a:	f7ff fc75 	bl	410b48 <_fflush_r>
  41125e:	f8dd c000 	ldr.w	ip, [sp]
  411262:	2800      	cmp	r0, #0
  411264:	f47f af19 	bne.w	41109a <__sfvwrite_r+0xfa>
  411268:	4667      	mov	r7, ip
  41126a:	e743      	b.n	4110f4 <__sfvwrite_r+0x154>
  41126c:	4648      	mov	r0, r9
  41126e:	f8cd c000 	str.w	ip, [sp]
  411272:	f001 fc19 	bl	412aa8 <_realloc_r>
  411276:	f8dd c000 	ldr.w	ip, [sp]
  41127a:	4683      	mov	fp, r0
  41127c:	2800      	cmp	r0, #0
  41127e:	d1be      	bne.n	4111fe <__sfvwrite_r+0x25e>
  411280:	4648      	mov	r0, r9
  411282:	6921      	ldr	r1, [r4, #16]
  411284:	f7ff fdc0 	bl	410e08 <_free_r>
  411288:	89a3      	ldrh	r3, [r4, #12]
  41128a:	220c      	movs	r2, #12
  41128c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  411290:	b29b      	uxth	r3, r3
  411292:	f8c9 2000 	str.w	r2, [r9]
  411296:	e701      	b.n	41109c <__sfvwrite_r+0xfc>
  411298:	2701      	movs	r7, #1
  41129a:	f108 0a01 	add.w	sl, r8, #1
  41129e:	9701      	str	r7, [sp, #4]
  4112a0:	e70e      	b.n	4110c0 <__sfvwrite_r+0x120>
  4112a2:	f04f 30ff 	mov.w	r0, #4294967295
  4112a6:	e6aa      	b.n	410ffe <__sfvwrite_r+0x5e>
  4112a8:	230c      	movs	r3, #12
  4112aa:	f8c9 3000 	str.w	r3, [r9]
  4112ae:	89a3      	ldrh	r3, [r4, #12]
  4112b0:	e6f4      	b.n	41109c <__sfvwrite_r+0xfc>
  4112b2:	bf00      	nop
  4112b4:	7ffffc00 	.word	0x7ffffc00

004112b8 <_fwalk>:
  4112b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4112bc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4112c0:	4688      	mov	r8, r1
  4112c2:	d019      	beq.n	4112f8 <_fwalk+0x40>
  4112c4:	2600      	movs	r6, #0
  4112c6:	687d      	ldr	r5, [r7, #4]
  4112c8:	68bc      	ldr	r4, [r7, #8]
  4112ca:	3d01      	subs	r5, #1
  4112cc:	d40e      	bmi.n	4112ec <_fwalk+0x34>
  4112ce:	89a3      	ldrh	r3, [r4, #12]
  4112d0:	3d01      	subs	r5, #1
  4112d2:	2b01      	cmp	r3, #1
  4112d4:	d906      	bls.n	4112e4 <_fwalk+0x2c>
  4112d6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4112da:	4620      	mov	r0, r4
  4112dc:	3301      	adds	r3, #1
  4112de:	d001      	beq.n	4112e4 <_fwalk+0x2c>
  4112e0:	47c0      	blx	r8
  4112e2:	4306      	orrs	r6, r0
  4112e4:	1c6b      	adds	r3, r5, #1
  4112e6:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4112ea:	d1f0      	bne.n	4112ce <_fwalk+0x16>
  4112ec:	683f      	ldr	r7, [r7, #0]
  4112ee:	2f00      	cmp	r7, #0
  4112f0:	d1e9      	bne.n	4112c6 <_fwalk+0xe>
  4112f2:	4630      	mov	r0, r6
  4112f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4112f8:	463e      	mov	r6, r7
  4112fa:	4630      	mov	r0, r6
  4112fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00411300 <rshift>:
  411300:	6902      	ldr	r2, [r0, #16]
  411302:	114b      	asrs	r3, r1, #5
  411304:	4293      	cmp	r3, r2
  411306:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  41130a:	f100 0814 	add.w	r8, r0, #20
  41130e:	da28      	bge.n	411362 <rshift+0x62>
  411310:	f011 0c1f 	ands.w	ip, r1, #31
  411314:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  411318:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  41131c:	d028      	beq.n	411370 <rshift+0x70>
  41131e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  411322:	1d3b      	adds	r3, r7, #4
  411324:	429a      	cmp	r2, r3
  411326:	fa24 f40c 	lsr.w	r4, r4, ip
  41132a:	f1cc 0120 	rsb	r1, ip, #32
  41132e:	d935      	bls.n	41139c <rshift+0x9c>
  411330:	4645      	mov	r5, r8
  411332:	681e      	ldr	r6, [r3, #0]
  411334:	408e      	lsls	r6, r1
  411336:	4334      	orrs	r4, r6
  411338:	f845 4b04 	str.w	r4, [r5], #4
  41133c:	f853 4b04 	ldr.w	r4, [r3], #4
  411340:	4293      	cmp	r3, r2
  411342:	fa24 f40c 	lsr.w	r4, r4, ip
  411346:	d3f4      	bcc.n	411332 <rshift+0x32>
  411348:	1bd3      	subs	r3, r2, r7
  41134a:	3b05      	subs	r3, #5
  41134c:	f023 0303 	bic.w	r3, r3, #3
  411350:	3304      	adds	r3, #4
  411352:	4443      	add	r3, r8
  411354:	601c      	str	r4, [r3, #0]
  411356:	b104      	cbz	r4, 41135a <rshift+0x5a>
  411358:	3304      	adds	r3, #4
  41135a:	ebc8 0303 	rsb	r3, r8, r3
  41135e:	109b      	asrs	r3, r3, #2
  411360:	e016      	b.n	411390 <rshift+0x90>
  411362:	2300      	movs	r3, #0
  411364:	6103      	str	r3, [r0, #16]
  411366:	2300      	movs	r3, #0
  411368:	6143      	str	r3, [r0, #20]
  41136a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  41136e:	4770      	bx	lr
  411370:	42ba      	cmp	r2, r7
  411372:	d9f6      	bls.n	411362 <rshift+0x62>
  411374:	4641      	mov	r1, r8
  411376:	463b      	mov	r3, r7
  411378:	f853 4b04 	ldr.w	r4, [r3], #4
  41137c:	429a      	cmp	r2, r3
  41137e:	f841 4b04 	str.w	r4, [r1], #4
  411382:	d8f9      	bhi.n	411378 <rshift+0x78>
  411384:	43fb      	mvns	r3, r7
  411386:	4413      	add	r3, r2
  411388:	f023 0303 	bic.w	r3, r3, #3
  41138c:	3304      	adds	r3, #4
  41138e:	109b      	asrs	r3, r3, #2
  411390:	6103      	str	r3, [r0, #16]
  411392:	2b00      	cmp	r3, #0
  411394:	d0e7      	beq.n	411366 <rshift+0x66>
  411396:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  41139a:	4770      	bx	lr
  41139c:	4643      	mov	r3, r8
  41139e:	e7d9      	b.n	411354 <rshift+0x54>

004113a0 <__gethex>:
  4113a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4113a4:	b08b      	sub	sp, #44	; 0x2c
  4113a6:	4688      	mov	r8, r1
  4113a8:	9206      	str	r2, [sp, #24]
  4113aa:	9309      	str	r3, [sp, #36]	; 0x24
  4113ac:	9007      	str	r0, [sp, #28]
  4113ae:	f000 fb61 	bl	411a74 <_localeconv_r>
  4113b2:	6800      	ldr	r0, [r0, #0]
  4113b4:	9002      	str	r0, [sp, #8]
  4113b6:	f7fa fe05 	bl	40bfc4 <strlen>
  4113ba:	f8d8 3000 	ldr.w	r3, [r8]
  4113be:	9902      	ldr	r1, [sp, #8]
  4113c0:	789a      	ldrb	r2, [r3, #2]
  4113c2:	4401      	add	r1, r0
  4113c4:	2a30      	cmp	r2, #48	; 0x30
  4113c6:	9003      	str	r0, [sp, #12]
  4113c8:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  4113cc:	f103 0502 	add.w	r5, r3, #2
  4113d0:	f040 81a4 	bne.w	41171c <__gethex+0x37c>
  4113d4:	3303      	adds	r3, #3
  4113d6:	2700      	movs	r7, #0
  4113d8:	461d      	mov	r5, r3
  4113da:	f813 2b01 	ldrb.w	r2, [r3], #1
  4113de:	3701      	adds	r7, #1
  4113e0:	2a30      	cmp	r2, #48	; 0x30
  4113e2:	d0f9      	beq.n	4113d8 <__gethex+0x38>
  4113e4:	4eb0      	ldr	r6, [pc, #704]	; (4116a8 <__gethex+0x308>)
  4113e6:	5cb4      	ldrb	r4, [r6, r2]
  4113e8:	2c00      	cmp	r4, #0
  4113ea:	f000 80f3 	beq.w	4115d4 <__gethex+0x234>
  4113ee:	782b      	ldrb	r3, [r5, #0]
  4113f0:	f04f 0900 	mov.w	r9, #0
  4113f4:	5cf3      	ldrb	r3, [r6, r3]
  4113f6:	46cb      	mov	fp, r9
  4113f8:	2b00      	cmp	r3, #0
  4113fa:	f000 8197 	beq.w	41172c <__gethex+0x38c>
  4113fe:	1c6b      	adds	r3, r5, #1
  411400:	781a      	ldrb	r2, [r3, #0]
  411402:	461c      	mov	r4, r3
  411404:	5cb2      	ldrb	r2, [r6, r2]
  411406:	3301      	adds	r3, #1
  411408:	2a00      	cmp	r2, #0
  41140a:	d1f9      	bne.n	411400 <__gethex+0x60>
  41140c:	4620      	mov	r0, r4
  41140e:	9902      	ldr	r1, [sp, #8]
  411410:	9a03      	ldr	r2, [sp, #12]
  411412:	f7fa fe07 	bl	40c024 <strncmp>
  411416:	b1e0      	cbz	r0, 411452 <__gethex+0xb2>
  411418:	7823      	ldrb	r3, [r4, #0]
  41141a:	f1bb 0f00 	cmp.w	fp, #0
  41141e:	f000 816b 	beq.w	4116f8 <__gethex+0x358>
  411422:	ebc4 0b0b 	rsb	fp, r4, fp
  411426:	ea4f 028b 	mov.w	r2, fp, lsl #2
  41142a:	9204      	str	r2, [sp, #16]
  41142c:	2b50      	cmp	r3, #80	; 0x50
  41142e:	f000 809e 	beq.w	41156e <__gethex+0x1ce>
  411432:	2b70      	cmp	r3, #112	; 0x70
  411434:	f000 809b 	beq.w	41156e <__gethex+0x1ce>
  411438:	4623      	mov	r3, r4
  41143a:	f8c8 3000 	str.w	r3, [r8]
  41143e:	f1b9 0f00 	cmp.w	r9, #0
  411442:	d00c      	beq.n	41145e <__gethex+0xbe>
  411444:	2f00      	cmp	r7, #0
  411446:	bf0c      	ite	eq
  411448:	2006      	moveq	r0, #6
  41144a:	2000      	movne	r0, #0
  41144c:	b00b      	add	sp, #44	; 0x2c
  41144e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411452:	f1bb 0f00 	cmp.w	fp, #0
  411456:	f000 818b 	beq.w	411770 <__gethex+0x3d0>
  41145a:	7823      	ldrb	r3, [r4, #0]
  41145c:	e7e1      	b.n	411422 <__gethex+0x82>
  41145e:	1b63      	subs	r3, r4, r5
  411460:	3b01      	subs	r3, #1
  411462:	2b07      	cmp	r3, #7
  411464:	4649      	mov	r1, r9
  411466:	dd04      	ble.n	411472 <__gethex+0xd2>
  411468:	105b      	asrs	r3, r3, #1
  41146a:	2b07      	cmp	r3, #7
  41146c:	f101 0101 	add.w	r1, r1, #1
  411470:	dcfa      	bgt.n	411468 <__gethex+0xc8>
  411472:	9807      	ldr	r0, [sp, #28]
  411474:	f000 feca 	bl	41220c <_Balloc>
  411478:	42a5      	cmp	r5, r4
  41147a:	f100 0314 	add.w	r3, r0, #20
  41147e:	9005      	str	r0, [sp, #20]
  411480:	9308      	str	r3, [sp, #32]
  411482:	f080 81cc 	bcs.w	41181e <__gethex+0x47e>
  411486:	469b      	mov	fp, r3
  411488:	9b03      	ldr	r3, [sp, #12]
  41148a:	f04f 0900 	mov.w	r9, #0
  41148e:	464f      	mov	r7, r9
  411490:	f1c3 0c01 	rsb	ip, r3, #1
  411494:	e00f      	b.n	4114b6 <__gethex+0x116>
  411496:	2f20      	cmp	r7, #32
  411498:	d060      	beq.n	41155c <__gethex+0x1bc>
  41149a:	463a      	mov	r2, r7
  41149c:	3704      	adds	r7, #4
  41149e:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4114a2:	4545      	cmp	r5, r8
  4114a4:	5cf3      	ldrb	r3, [r6, r3]
  4114a6:	f003 030f 	and.w	r3, r3, #15
  4114aa:	fa03 f302 	lsl.w	r3, r3, r2
  4114ae:	ea49 0903 	orr.w	r9, r9, r3
  4114b2:	d21a      	bcs.n	4114ea <__gethex+0x14a>
  4114b4:	4644      	mov	r4, r8
  4114b6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4114ba:	f104 38ff 	add.w	r8, r4, #4294967295
  4114be:	4553      	cmp	r3, sl
  4114c0:	d1e9      	bne.n	411496 <__gethex+0xf6>
  4114c2:	eb08 030c 	add.w	r3, r8, ip
  4114c6:	429d      	cmp	r5, r3
  4114c8:	d8e5      	bhi.n	411496 <__gethex+0xf6>
  4114ca:	4618      	mov	r0, r3
  4114cc:	9902      	ldr	r1, [sp, #8]
  4114ce:	9a03      	ldr	r2, [sp, #12]
  4114d0:	9301      	str	r3, [sp, #4]
  4114d2:	f8cd c000 	str.w	ip, [sp]
  4114d6:	f7fa fda5 	bl	40c024 <strncmp>
  4114da:	9b01      	ldr	r3, [sp, #4]
  4114dc:	f8dd c000 	ldr.w	ip, [sp]
  4114e0:	2800      	cmp	r0, #0
  4114e2:	d1d8      	bne.n	411496 <__gethex+0xf6>
  4114e4:	4698      	mov	r8, r3
  4114e6:	4545      	cmp	r5, r8
  4114e8:	d3e4      	bcc.n	4114b4 <__gethex+0x114>
  4114ea:	9b08      	ldr	r3, [sp, #32]
  4114ec:	f84b 9b04 	str.w	r9, [fp], #4
  4114f0:	9805      	ldr	r0, [sp, #20]
  4114f2:	ebc3 0b0b 	rsb	fp, r3, fp
  4114f6:	ea4f 03ab 	mov.w	r3, fp, asr #2
  4114fa:	6103      	str	r3, [r0, #16]
  4114fc:	4648      	mov	r0, r9
  4114fe:	015d      	lsls	r5, r3, #5
  411500:	f000 ff4a 	bl	412398 <__hi0bits>
  411504:	9906      	ldr	r1, [sp, #24]
  411506:	1a28      	subs	r0, r5, r0
  411508:	680c      	ldr	r4, [r1, #0]
  41150a:	42a0      	cmp	r0, r4
  41150c:	f300 80ce 	bgt.w	4116ac <__gethex+0x30c>
  411510:	f2c0 80f5 	blt.w	4116fe <__gethex+0x35e>
  411514:	2600      	movs	r6, #0
  411516:	9806      	ldr	r0, [sp, #24]
  411518:	9904      	ldr	r1, [sp, #16]
  41151a:	6883      	ldr	r3, [r0, #8]
  41151c:	4299      	cmp	r1, r3
  41151e:	f300 8091 	bgt.w	411644 <__gethex+0x2a4>
  411522:	9806      	ldr	r0, [sp, #24]
  411524:	9904      	ldr	r1, [sp, #16]
  411526:	6843      	ldr	r3, [r0, #4]
  411528:	4299      	cmp	r1, r3
  41152a:	f280 80a1 	bge.w	411670 <__gethex+0x2d0>
  41152e:	1a5d      	subs	r5, r3, r1
  411530:	42ac      	cmp	r4, r5
  411532:	f300 80fd 	bgt.w	411730 <__gethex+0x390>
  411536:	68c2      	ldr	r2, [r0, #12]
  411538:	2a02      	cmp	r2, #2
  41153a:	f000 8186 	beq.w	41184a <__gethex+0x4aa>
  41153e:	2a03      	cmp	r2, #3
  411540:	f000 8154 	beq.w	4117ec <__gethex+0x44c>
  411544:	2a01      	cmp	r2, #1
  411546:	f000 8171 	beq.w	41182c <__gethex+0x48c>
  41154a:	9807      	ldr	r0, [sp, #28]
  41154c:	9905      	ldr	r1, [sp, #20]
  41154e:	f000 fe83 	bl	412258 <_Bfree>
  411552:	9a14      	ldr	r2, [sp, #80]	; 0x50
  411554:	2300      	movs	r3, #0
  411556:	6013      	str	r3, [r2, #0]
  411558:	2050      	movs	r0, #80	; 0x50
  41155a:	e777      	b.n	41144c <__gethex+0xac>
  41155c:	f8cb 9000 	str.w	r9, [fp]
  411560:	f04f 0900 	mov.w	r9, #0
  411564:	f10b 0b04 	add.w	fp, fp, #4
  411568:	464a      	mov	r2, r9
  41156a:	2704      	movs	r7, #4
  41156c:	e797      	b.n	41149e <__gethex+0xfe>
  41156e:	7863      	ldrb	r3, [r4, #1]
  411570:	2b2b      	cmp	r3, #43	; 0x2b
  411572:	f000 8096 	beq.w	4116a2 <__gethex+0x302>
  411576:	2b2d      	cmp	r3, #45	; 0x2d
  411578:	d06f      	beq.n	41165a <__gethex+0x2ba>
  41157a:	1c60      	adds	r0, r4, #1
  41157c:	f04f 0b00 	mov.w	fp, #0
  411580:	5cf2      	ldrb	r2, [r6, r3]
  411582:	4b49      	ldr	r3, [pc, #292]	; (4116a8 <__gethex+0x308>)
  411584:	1e51      	subs	r1, r2, #1
  411586:	2918      	cmp	r1, #24
  411588:	f63f af56 	bhi.w	411438 <__gethex+0x98>
  41158c:	7841      	ldrb	r1, [r0, #1]
  41158e:	3a10      	subs	r2, #16
  411590:	5c59      	ldrb	r1, [r3, r1]
  411592:	1c43      	adds	r3, r0, #1
  411594:	f101 3cff 	add.w	ip, r1, #4294967295
  411598:	f1bc 0f18 	cmp.w	ip, #24
  41159c:	d812      	bhi.n	4115c4 <__gethex+0x224>
  41159e:	3002      	adds	r0, #2
  4115a0:	f890 c000 	ldrb.w	ip, [r0]
  4115a4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4115a8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4115ac:	f816 100c 	ldrb.w	r1, [r6, ip]
  4115b0:	4603      	mov	r3, r0
  4115b2:	f101 3cff 	add.w	ip, r1, #4294967295
  4115b6:	f1bc 0f18 	cmp.w	ip, #24
  4115ba:	f1a2 0210 	sub.w	r2, r2, #16
  4115be:	f100 0001 	add.w	r0, r0, #1
  4115c2:	d9ed      	bls.n	4115a0 <__gethex+0x200>
  4115c4:	f1bb 0f00 	cmp.w	fp, #0
  4115c8:	d000      	beq.n	4115cc <__gethex+0x22c>
  4115ca:	4252      	negs	r2, r2
  4115cc:	9804      	ldr	r0, [sp, #16]
  4115ce:	4410      	add	r0, r2
  4115d0:	9004      	str	r0, [sp, #16]
  4115d2:	e732      	b.n	41143a <__gethex+0x9a>
  4115d4:	4628      	mov	r0, r5
  4115d6:	9902      	ldr	r1, [sp, #8]
  4115d8:	9a03      	ldr	r2, [sp, #12]
  4115da:	f7fa fd23 	bl	40c024 <strncmp>
  4115de:	2800      	cmp	r0, #0
  4115e0:	d140      	bne.n	411664 <__gethex+0x2c4>
  4115e2:	9803      	ldr	r0, [sp, #12]
  4115e4:	5c2b      	ldrb	r3, [r5, r0]
  4115e6:	4604      	mov	r4, r0
  4115e8:	5cf2      	ldrb	r2, [r6, r3]
  4115ea:	442c      	add	r4, r5
  4115ec:	2a00      	cmp	r2, #0
  4115ee:	f000 8097 	beq.w	411720 <__gethex+0x380>
  4115f2:	2b30      	cmp	r3, #48	; 0x30
  4115f4:	f040 8142 	bne.w	41187c <__gethex+0x4dc>
  4115f8:	1c62      	adds	r2, r4, #1
  4115fa:	7813      	ldrb	r3, [r2, #0]
  4115fc:	4615      	mov	r5, r2
  4115fe:	2b30      	cmp	r3, #48	; 0x30
  411600:	f102 0201 	add.w	r2, r2, #1
  411604:	d0f9      	beq.n	4115fa <__gethex+0x25a>
  411606:	5cf3      	ldrb	r3, [r6, r3]
  411608:	f1d3 0901 	rsbs	r9, r3, #1
  41160c:	46a3      	mov	fp, r4
  41160e:	bf38      	it	cc
  411610:	f04f 0900 	movcc.w	r9, #0
  411614:	2701      	movs	r7, #1
  411616:	e6ef      	b.n	4113f8 <__gethex+0x58>
  411618:	4447      	add	r7, r8
  41161a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  41161e:	f000 febb 	bl	412398 <__hi0bits>
  411622:	f1c4 0320 	rsb	r3, r4, #32
  411626:	4298      	cmp	r0, r3
  411628:	f280 80dc 	bge.w	4117e4 <__gethex+0x444>
  41162c:	9805      	ldr	r0, [sp, #20]
  41162e:	2101      	movs	r1, #1
  411630:	f7ff fe66 	bl	411300 <rshift>
  411634:	9806      	ldr	r0, [sp, #24]
  411636:	9904      	ldr	r1, [sp, #16]
  411638:	6883      	ldr	r3, [r0, #8]
  41163a:	3101      	adds	r1, #1
  41163c:	4299      	cmp	r1, r3
  41163e:	9104      	str	r1, [sp, #16]
  411640:	f340 80d0 	ble.w	4117e4 <__gethex+0x444>
  411644:	9807      	ldr	r0, [sp, #28]
  411646:	9905      	ldr	r1, [sp, #20]
  411648:	f000 fe06 	bl	412258 <_Bfree>
  41164c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  41164e:	2300      	movs	r3, #0
  411650:	20a3      	movs	r0, #163	; 0xa3
  411652:	6013      	str	r3, [r2, #0]
  411654:	b00b      	add	sp, #44	; 0x2c
  411656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41165a:	f04f 0b01 	mov.w	fp, #1
  41165e:	78a3      	ldrb	r3, [r4, #2]
  411660:	1ca0      	adds	r0, r4, #2
  411662:	e78d      	b.n	411580 <__gethex+0x1e0>
  411664:	9404      	str	r4, [sp, #16]
  411666:	782b      	ldrb	r3, [r5, #0]
  411668:	462c      	mov	r4, r5
  41166a:	f04f 0901 	mov.w	r9, #1
  41166e:	e6dd      	b.n	41142c <__gethex+0x8c>
  411670:	2501      	movs	r5, #1
  411672:	b166      	cbz	r6, 41168e <__gethex+0x2ee>
  411674:	9806      	ldr	r0, [sp, #24]
  411676:	68c3      	ldr	r3, [r0, #12]
  411678:	2b02      	cmp	r3, #2
  41167a:	f000 808a 	beq.w	411792 <__gethex+0x3f2>
  41167e:	2b03      	cmp	r3, #3
  411680:	f000 808b 	beq.w	41179a <__gethex+0x3fa>
  411684:	2b01      	cmp	r3, #1
  411686:	f000 80c1 	beq.w	41180c <__gethex+0x46c>
  41168a:	f045 0510 	orr.w	r5, r5, #16
  41168e:	9b05      	ldr	r3, [sp, #20]
  411690:	9814      	ldr	r0, [sp, #80]	; 0x50
  411692:	9909      	ldr	r1, [sp, #36]	; 0x24
  411694:	6003      	str	r3, [r0, #0]
  411696:	9b04      	ldr	r3, [sp, #16]
  411698:	4628      	mov	r0, r5
  41169a:	600b      	str	r3, [r1, #0]
  41169c:	b00b      	add	sp, #44	; 0x2c
  41169e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4116a2:	f04f 0b00 	mov.w	fp, #0
  4116a6:	e7da      	b.n	41165e <__gethex+0x2be>
  4116a8:	00414c84 	.word	0x00414c84
  4116ac:	1b05      	subs	r5, r0, r4
  4116ae:	4629      	mov	r1, r5
  4116b0:	9805      	ldr	r0, [sp, #20]
  4116b2:	f001 f9c9 	bl	412a48 <__any_on>
  4116b6:	2800      	cmp	r0, #0
  4116b8:	d036      	beq.n	411728 <__gethex+0x388>
  4116ba:	1e6b      	subs	r3, r5, #1
  4116bc:	f003 011f 	and.w	r1, r3, #31
  4116c0:	2601      	movs	r6, #1
  4116c2:	fa06 f101 	lsl.w	r1, r6, r1
  4116c6:	9808      	ldr	r0, [sp, #32]
  4116c8:	115a      	asrs	r2, r3, #5
  4116ca:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4116ce:	4211      	tst	r1, r2
  4116d0:	d00a      	beq.n	4116e8 <__gethex+0x348>
  4116d2:	42b3      	cmp	r3, r6
  4116d4:	f340 80a8 	ble.w	411828 <__gethex+0x488>
  4116d8:	9805      	ldr	r0, [sp, #20]
  4116da:	1ea9      	subs	r1, r5, #2
  4116dc:	f001 f9b4 	bl	412a48 <__any_on>
  4116e0:	2800      	cmp	r0, #0
  4116e2:	f000 80a1 	beq.w	411828 <__gethex+0x488>
  4116e6:	2603      	movs	r6, #3
  4116e8:	9b04      	ldr	r3, [sp, #16]
  4116ea:	4629      	mov	r1, r5
  4116ec:	442b      	add	r3, r5
  4116ee:	9805      	ldr	r0, [sp, #20]
  4116f0:	9304      	str	r3, [sp, #16]
  4116f2:	f7ff fe05 	bl	411300 <rshift>
  4116f6:	e70e      	b.n	411516 <__gethex+0x176>
  4116f8:	f8cd b010 	str.w	fp, [sp, #16]
  4116fc:	e696      	b.n	41142c <__gethex+0x8c>
  4116fe:	1a25      	subs	r5, r4, r0
  411700:	9905      	ldr	r1, [sp, #20]
  411702:	462a      	mov	r2, r5
  411704:	9807      	ldr	r0, [sp, #28]
  411706:	f000 ff8b 	bl	412620 <__lshift>
  41170a:	9b04      	ldr	r3, [sp, #16]
  41170c:	9005      	str	r0, [sp, #20]
  41170e:	1b5b      	subs	r3, r3, r5
  411710:	9304      	str	r3, [sp, #16]
  411712:	f100 0314 	add.w	r3, r0, #20
  411716:	9308      	str	r3, [sp, #32]
  411718:	2600      	movs	r6, #0
  41171a:	e6fc      	b.n	411516 <__gethex+0x176>
  41171c:	2700      	movs	r7, #0
  41171e:	e661      	b.n	4113e4 <__gethex+0x44>
  411720:	9204      	str	r2, [sp, #16]
  411722:	f04f 0901 	mov.w	r9, #1
  411726:	e681      	b.n	41142c <__gethex+0x8c>
  411728:	4606      	mov	r6, r0
  41172a:	e7dd      	b.n	4116e8 <__gethex+0x348>
  41172c:	462c      	mov	r4, r5
  41172e:	e66d      	b.n	41140c <__gethex+0x6c>
  411730:	1e6f      	subs	r7, r5, #1
  411732:	2e00      	cmp	r6, #0
  411734:	d158      	bne.n	4117e8 <__gethex+0x448>
  411736:	2f00      	cmp	r7, #0
  411738:	dd04      	ble.n	411744 <__gethex+0x3a4>
  41173a:	9805      	ldr	r0, [sp, #20]
  41173c:	4639      	mov	r1, r7
  41173e:	f001 f983 	bl	412a48 <__any_on>
  411742:	4606      	mov	r6, r0
  411744:	f007 031f 	and.w	r3, r7, #31
  411748:	2201      	movs	r2, #1
  41174a:	409a      	lsls	r2, r3
  41174c:	9808      	ldr	r0, [sp, #32]
  41174e:	117f      	asrs	r7, r7, #5
  411750:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  411754:	4629      	mov	r1, r5
  411756:	421a      	tst	r2, r3
  411758:	9805      	ldr	r0, [sp, #20]
  41175a:	bf18      	it	ne
  41175c:	f046 0602 	orrne.w	r6, r6, #2
  411760:	f7ff fdce 	bl	411300 <rshift>
  411764:	9b06      	ldr	r3, [sp, #24]
  411766:	1b64      	subs	r4, r4, r5
  411768:	685b      	ldr	r3, [r3, #4]
  41176a:	2502      	movs	r5, #2
  41176c:	9304      	str	r3, [sp, #16]
  41176e:	e780      	b.n	411672 <__gethex+0x2d2>
  411770:	9903      	ldr	r1, [sp, #12]
  411772:	5c63      	ldrb	r3, [r4, r1]
  411774:	468b      	mov	fp, r1
  411776:	5cf2      	ldrb	r2, [r6, r3]
  411778:	44a3      	add	fp, r4
  41177a:	2a00      	cmp	r2, #0
  41177c:	f000 8081 	beq.w	411882 <__gethex+0x4e2>
  411780:	f10b 0201 	add.w	r2, fp, #1
  411784:	7813      	ldrb	r3, [r2, #0]
  411786:	4614      	mov	r4, r2
  411788:	5cf1      	ldrb	r1, [r6, r3]
  41178a:	3201      	adds	r2, #1
  41178c:	2900      	cmp	r1, #0
  41178e:	d1f9      	bne.n	411784 <__gethex+0x3e4>
  411790:	e647      	b.n	411422 <__gethex+0x82>
  411792:	9a15      	ldr	r2, [sp, #84]	; 0x54
  411794:	f1c2 0201 	rsb	r2, r2, #1
  411798:	9215      	str	r2, [sp, #84]	; 0x54
  41179a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  41179c:	2b00      	cmp	r3, #0
  41179e:	f43f af74 	beq.w	41168a <__gethex+0x2ea>
  4117a2:	9b05      	ldr	r3, [sp, #20]
  4117a4:	2000      	movs	r0, #0
  4117a6:	691e      	ldr	r6, [r3, #16]
  4117a8:	9b08      	ldr	r3, [sp, #32]
  4117aa:	ea4f 0886 	mov.w	r8, r6, lsl #2
  4117ae:	461f      	mov	r7, r3
  4117b0:	4447      	add	r7, r8
  4117b2:	e003      	b.n	4117bc <__gethex+0x41c>
  4117b4:	429f      	cmp	r7, r3
  4117b6:	f843 0c04 	str.w	r0, [r3, #-4]
  4117ba:	d94a      	bls.n	411852 <__gethex+0x4b2>
  4117bc:	4619      	mov	r1, r3
  4117be:	f853 2b04 	ldr.w	r2, [r3], #4
  4117c2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4117c6:	d0f5      	beq.n	4117b4 <__gethex+0x414>
  4117c8:	3201      	adds	r2, #1
  4117ca:	9f08      	ldr	r7, [sp, #32]
  4117cc:	600a      	str	r2, [r1, #0]
  4117ce:	2d02      	cmp	r5, #2
  4117d0:	d04d      	beq.n	41186e <__gethex+0x4ce>
  4117d2:	9a05      	ldr	r2, [sp, #20]
  4117d4:	6913      	ldr	r3, [r2, #16]
  4117d6:	429e      	cmp	r6, r3
  4117d8:	f6ff af28 	blt.w	41162c <__gethex+0x28c>
  4117dc:	f014 041f 	ands.w	r4, r4, #31
  4117e0:	f47f af1a 	bne.w	411618 <__gethex+0x278>
  4117e4:	2521      	movs	r5, #33	; 0x21
  4117e6:	e752      	b.n	41168e <__gethex+0x2ee>
  4117e8:	2601      	movs	r6, #1
  4117ea:	e7ab      	b.n	411744 <__gethex+0x3a4>
  4117ec:	9915      	ldr	r1, [sp, #84]	; 0x54
  4117ee:	2900      	cmp	r1, #0
  4117f0:	f43f aeab 	beq.w	41154a <__gethex+0x1aa>
  4117f4:	9809      	ldr	r0, [sp, #36]	; 0x24
  4117f6:	2201      	movs	r2, #1
  4117f8:	6003      	str	r3, [r0, #0]
  4117fa:	9b05      	ldr	r3, [sp, #20]
  4117fc:	9914      	ldr	r1, [sp, #80]	; 0x50
  4117fe:	611a      	str	r2, [r3, #16]
  411800:	9b08      	ldr	r3, [sp, #32]
  411802:	2062      	movs	r0, #98	; 0x62
  411804:	601a      	str	r2, [r3, #0]
  411806:	9b05      	ldr	r3, [sp, #20]
  411808:	600b      	str	r3, [r1, #0]
  41180a:	e61f      	b.n	41144c <__gethex+0xac>
  41180c:	07b2      	lsls	r2, r6, #30
  41180e:	f57f af3c 	bpl.w	41168a <__gethex+0x2ea>
  411812:	9908      	ldr	r1, [sp, #32]
  411814:	680b      	ldr	r3, [r1, #0]
  411816:	4333      	orrs	r3, r6
  411818:	07db      	lsls	r3, r3, #31
  41181a:	d4c2      	bmi.n	4117a2 <__gethex+0x402>
  41181c:	e735      	b.n	41168a <__gethex+0x2ea>
  41181e:	f8dd b020 	ldr.w	fp, [sp, #32]
  411822:	f04f 0900 	mov.w	r9, #0
  411826:	e660      	b.n	4114ea <__gethex+0x14a>
  411828:	2602      	movs	r6, #2
  41182a:	e75d      	b.n	4116e8 <__gethex+0x348>
  41182c:	42a5      	cmp	r5, r4
  41182e:	f47f ae8c 	bne.w	41154a <__gethex+0x1aa>
  411832:	2c01      	cmp	r4, #1
  411834:	ddde      	ble.n	4117f4 <__gethex+0x454>
  411836:	1e61      	subs	r1, r4, #1
  411838:	9805      	ldr	r0, [sp, #20]
  41183a:	f001 f905 	bl	412a48 <__any_on>
  41183e:	2800      	cmp	r0, #0
  411840:	f43f ae83 	beq.w	41154a <__gethex+0x1aa>
  411844:	9a06      	ldr	r2, [sp, #24]
  411846:	6853      	ldr	r3, [r2, #4]
  411848:	e7d4      	b.n	4117f4 <__gethex+0x454>
  41184a:	9815      	ldr	r0, [sp, #84]	; 0x54
  41184c:	2800      	cmp	r0, #0
  41184e:	d0d1      	beq.n	4117f4 <__gethex+0x454>
  411850:	e67b      	b.n	41154a <__gethex+0x1aa>
  411852:	9805      	ldr	r0, [sp, #20]
  411854:	6883      	ldr	r3, [r0, #8]
  411856:	429e      	cmp	r6, r3
  411858:	da15      	bge.n	411886 <__gethex+0x4e6>
  41185a:	9f08      	ldr	r7, [sp, #32]
  41185c:	4633      	mov	r3, r6
  41185e:	9805      	ldr	r0, [sp, #20]
  411860:	1c5a      	adds	r2, r3, #1
  411862:	2101      	movs	r1, #1
  411864:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  411868:	6102      	str	r2, [r0, #16]
  41186a:	6159      	str	r1, [r3, #20]
  41186c:	e7af      	b.n	4117ce <__gethex+0x42e>
  41186e:	9906      	ldr	r1, [sp, #24]
  411870:	680b      	ldr	r3, [r1, #0]
  411872:	3b01      	subs	r3, #1
  411874:	42a3      	cmp	r3, r4
  411876:	d01c      	beq.n	4118b2 <__gethex+0x512>
  411878:	2522      	movs	r5, #34	; 0x22
  41187a:	e708      	b.n	41168e <__gethex+0x2ee>
  41187c:	4613      	mov	r3, r2
  41187e:	4625      	mov	r5, r4
  411880:	e6c2      	b.n	411608 <__gethex+0x268>
  411882:	465c      	mov	r4, fp
  411884:	e5cd      	b.n	411422 <__gethex+0x82>
  411886:	6841      	ldr	r1, [r0, #4]
  411888:	9807      	ldr	r0, [sp, #28]
  41188a:	3101      	adds	r1, #1
  41188c:	f000 fcbe 	bl	41220c <_Balloc>
  411890:	9905      	ldr	r1, [sp, #20]
  411892:	4607      	mov	r7, r0
  411894:	690b      	ldr	r3, [r1, #16]
  411896:	300c      	adds	r0, #12
  411898:	1c9a      	adds	r2, r3, #2
  41189a:	0092      	lsls	r2, r2, #2
  41189c:	310c      	adds	r1, #12
  41189e:	f7fa f807 	bl	40b8b0 <memcpy>
  4118a2:	9807      	ldr	r0, [sp, #28]
  4118a4:	9905      	ldr	r1, [sp, #20]
  4118a6:	f000 fcd7 	bl	412258 <_Bfree>
  4118aa:	9705      	str	r7, [sp, #20]
  4118ac:	693b      	ldr	r3, [r7, #16]
  4118ae:	3714      	adds	r7, #20
  4118b0:	e7d5      	b.n	41185e <__gethex+0x4be>
  4118b2:	f004 031f 	and.w	r3, r4, #31
  4118b6:	2201      	movs	r2, #1
  4118b8:	409a      	lsls	r2, r3
  4118ba:	1164      	asrs	r4, r4, #5
  4118bc:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  4118c0:	421a      	tst	r2, r3
  4118c2:	bf14      	ite	ne
  4118c4:	2521      	movne	r5, #33	; 0x21
  4118c6:	2522      	moveq	r5, #34	; 0x22
  4118c8:	e6e1      	b.n	41168e <__gethex+0x2ee>
  4118ca:	bf00      	nop

004118cc <__hexnan>:
  4118cc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4118d0:	680b      	ldr	r3, [r1, #0]
  4118d2:	4691      	mov	r9, r2
  4118d4:	115a      	asrs	r2, r3, #5
  4118d6:	b084      	sub	sp, #16
  4118d8:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  4118dc:	f013 031f 	ands.w	r3, r3, #31
  4118e0:	9200      	str	r2, [sp, #0]
  4118e2:	bf18      	it	ne
  4118e4:	3204      	addne	r2, #4
  4118e6:	9001      	str	r0, [sp, #4]
  4118e8:	bf18      	it	ne
  4118ea:	9200      	strne	r2, [sp, #0]
  4118ec:	9900      	ldr	r1, [sp, #0]
  4118ee:	9a01      	ldr	r2, [sp, #4]
  4118f0:	9303      	str	r3, [sp, #12]
  4118f2:	2300      	movs	r3, #0
  4118f4:	1f0f      	subs	r7, r1, #4
  4118f6:	f841 3c04 	str.w	r3, [r1, #-4]
  4118fa:	6811      	ldr	r1, [r2, #0]
  4118fc:	469a      	mov	sl, r3
  4118fe:	461d      	mov	r5, r3
  411900:	461e      	mov	r6, r3
  411902:	784b      	ldrb	r3, [r1, #1]
  411904:	46bc      	mov	ip, r7
  411906:	4638      	mov	r0, r7
  411908:	f8df 8150 	ldr.w	r8, [pc, #336]	; 411a5c <__hexnan+0x190>
  41190c:	9702      	str	r7, [sp, #8]
  41190e:	b33b      	cbz	r3, 411960 <__hexnan+0x94>
  411910:	f818 2003 	ldrb.w	r2, [r8, r3]
  411914:	2a00      	cmp	r2, #0
  411916:	d148      	bne.n	4119aa <__hexnan+0xde>
  411918:	2b20      	cmp	r3, #32
  41191a:	d866      	bhi.n	4119ea <__hexnan+0x11e>
  41191c:	42ae      	cmp	r6, r5
  41191e:	dd1b      	ble.n	411958 <__hexnan+0x8c>
  411920:	4560      	cmp	r0, ip
  411922:	d215      	bcs.n	411950 <__hexnan+0x84>
  411924:	f1ba 0f07 	cmp.w	sl, #7
  411928:	dc12      	bgt.n	411950 <__hexnan+0x84>
  41192a:	f1ca 0a08 	rsb	sl, sl, #8
  41192e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  411932:	6802      	ldr	r2, [r0, #0]
  411934:	f1ca 0b20 	rsb	fp, sl, #32
  411938:	4603      	mov	r3, r0
  41193a:	685c      	ldr	r4, [r3, #4]
  41193c:	fa04 f70b 	lsl.w	r7, r4, fp
  411940:	4317      	orrs	r7, r2
  411942:	fa24 f20a 	lsr.w	r2, r4, sl
  411946:	601f      	str	r7, [r3, #0]
  411948:	f843 2f04 	str.w	r2, [r3, #4]!
  41194c:	459c      	cmp	ip, r3
  41194e:	d8f4      	bhi.n	41193a <__hexnan+0x6e>
  411950:	4548      	cmp	r0, r9
  411952:	d841      	bhi.n	4119d8 <__hexnan+0x10c>
  411954:	f04f 0a08 	mov.w	sl, #8
  411958:	3101      	adds	r1, #1
  41195a:	784b      	ldrb	r3, [r1, #1]
  41195c:	2b00      	cmp	r3, #0
  41195e:	d1d7      	bne.n	411910 <__hexnan+0x44>
  411960:	9f02      	ldr	r7, [sp, #8]
  411962:	2e00      	cmp	r6, #0
  411964:	d044      	beq.n	4119f0 <__hexnan+0x124>
  411966:	4560      	cmp	r0, ip
  411968:	d202      	bcs.n	411970 <__hexnan+0xa4>
  41196a:	f1ba 0f07 	cmp.w	sl, #7
  41196e:	dd61      	ble.n	411a34 <__hexnan+0x168>
  411970:	4581      	cmp	r9, r0
  411972:	d242      	bcs.n	4119fa <__hexnan+0x12e>
  411974:	464b      	mov	r3, r9
  411976:	f850 2b04 	ldr.w	r2, [r0], #4
  41197a:	4287      	cmp	r7, r0
  41197c:	f843 2b04 	str.w	r2, [r3], #4
  411980:	d2f9      	bcs.n	411976 <__hexnan+0xaa>
  411982:	2200      	movs	r2, #0
  411984:	f843 2b04 	str.w	r2, [r3], #4
  411988:	429f      	cmp	r7, r3
  41198a:	d2fb      	bcs.n	411984 <__hexnan+0xb8>
  41198c:	9900      	ldr	r1, [sp, #0]
  41198e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  411992:	b92b      	cbnz	r3, 4119a0 <__hexnan+0xd4>
  411994:	45b9      	cmp	r9, r7
  411996:	d040      	beq.n	411a1a <__hexnan+0x14e>
  411998:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  41199c:	2b00      	cmp	r3, #0
  41199e:	d0f9      	beq.n	411994 <__hexnan+0xc8>
  4119a0:	2005      	movs	r0, #5
  4119a2:	b004      	add	sp, #16
  4119a4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4119a8:	4770      	bx	lr
  4119aa:	f10a 0a01 	add.w	sl, sl, #1
  4119ae:	f1ba 0f08 	cmp.w	sl, #8
  4119b2:	f106 0601 	add.w	r6, r6, #1
  4119b6:	dc06      	bgt.n	4119c6 <__hexnan+0xfa>
  4119b8:	6803      	ldr	r3, [r0, #0]
  4119ba:	011b      	lsls	r3, r3, #4
  4119bc:	f002 020f 	and.w	r2, r2, #15
  4119c0:	431a      	orrs	r2, r3
  4119c2:	6002      	str	r2, [r0, #0]
  4119c4:	e7c8      	b.n	411958 <__hexnan+0x8c>
  4119c6:	4548      	cmp	r0, r9
  4119c8:	d9c6      	bls.n	411958 <__hexnan+0x8c>
  4119ca:	2300      	movs	r3, #0
  4119cc:	f840 3c04 	str.w	r3, [r0, #-4]
  4119d0:	f04f 0a01 	mov.w	sl, #1
  4119d4:	3804      	subs	r0, #4
  4119d6:	e7f1      	b.n	4119bc <__hexnan+0xf0>
  4119d8:	2300      	movs	r3, #0
  4119da:	f1a0 0c04 	sub.w	ip, r0, #4
  4119de:	f840 3c04 	str.w	r3, [r0, #-4]
  4119e2:	4635      	mov	r5, r6
  4119e4:	4660      	mov	r0, ip
  4119e6:	469a      	mov	sl, r3
  4119e8:	e7b6      	b.n	411958 <__hexnan+0x8c>
  4119ea:	2b29      	cmp	r3, #41	; 0x29
  4119ec:	9f02      	ldr	r7, [sp, #8]
  4119ee:	d01b      	beq.n	411a28 <__hexnan+0x15c>
  4119f0:	2004      	movs	r0, #4
  4119f2:	b004      	add	sp, #16
  4119f4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4119f8:	4770      	bx	lr
  4119fa:	9a03      	ldr	r2, [sp, #12]
  4119fc:	2a00      	cmp	r2, #0
  4119fe:	d0c5      	beq.n	41198c <__hexnan+0xc0>
  411a00:	9a03      	ldr	r2, [sp, #12]
  411a02:	9900      	ldr	r1, [sp, #0]
  411a04:	f1c2 0320 	rsb	r3, r2, #32
  411a08:	f04f 32ff 	mov.w	r2, #4294967295
  411a0c:	40da      	lsrs	r2, r3
  411a0e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  411a12:	4013      	ands	r3, r2
  411a14:	f841 3c04 	str.w	r3, [r1, #-4]
  411a18:	e7bb      	b.n	411992 <__hexnan+0xc6>
  411a1a:	2301      	movs	r3, #1
  411a1c:	2005      	movs	r0, #5
  411a1e:	603b      	str	r3, [r7, #0]
  411a20:	b004      	add	sp, #16
  411a22:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411a26:	4770      	bx	lr
  411a28:	9a01      	ldr	r2, [sp, #4]
  411a2a:	3102      	adds	r1, #2
  411a2c:	6011      	str	r1, [r2, #0]
  411a2e:	2e00      	cmp	r6, #0
  411a30:	d199      	bne.n	411966 <__hexnan+0x9a>
  411a32:	e7dd      	b.n	4119f0 <__hexnan+0x124>
  411a34:	f1ca 0508 	rsb	r5, sl, #8
  411a38:	00ad      	lsls	r5, r5, #2
  411a3a:	6802      	ldr	r2, [r0, #0]
  411a3c:	f1c5 0620 	rsb	r6, r5, #32
  411a40:	4603      	mov	r3, r0
  411a42:	6859      	ldr	r1, [r3, #4]
  411a44:	fa01 f406 	lsl.w	r4, r1, r6
  411a48:	4314      	orrs	r4, r2
  411a4a:	fa21 f205 	lsr.w	r2, r1, r5
  411a4e:	601c      	str	r4, [r3, #0]
  411a50:	f843 2f04 	str.w	r2, [r3, #4]!
  411a54:	4563      	cmp	r3, ip
  411a56:	d3f4      	bcc.n	411a42 <__hexnan+0x176>
  411a58:	e78a      	b.n	411970 <__hexnan+0xa4>
  411a5a:	bf00      	nop
  411a5c:	00414c84 	.word	0x00414c84

00411a60 <__locale_charset>:
  411a60:	4800      	ldr	r0, [pc, #0]	; (411a64 <__locale_charset+0x4>)
  411a62:	4770      	bx	lr
  411a64:	200005d4 	.word	0x200005d4

00411a68 <__locale_mb_cur_max>:
  411a68:	4b01      	ldr	r3, [pc, #4]	; (411a70 <__locale_mb_cur_max+0x8>)
  411a6a:	6818      	ldr	r0, [r3, #0]
  411a6c:	4770      	bx	lr
  411a6e:	bf00      	nop
  411a70:	200005f4 	.word	0x200005f4

00411a74 <_localeconv_r>:
  411a74:	4800      	ldr	r0, [pc, #0]	; (411a78 <_localeconv_r+0x4>)
  411a76:	4770      	bx	lr
  411a78:	2000059c 	.word	0x2000059c

00411a7c <__smakebuf_r>:
  411a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  411a7e:	898b      	ldrh	r3, [r1, #12]
  411a80:	b091      	sub	sp, #68	; 0x44
  411a82:	b29a      	uxth	r2, r3
  411a84:	0796      	lsls	r6, r2, #30
  411a86:	460c      	mov	r4, r1
  411a88:	4605      	mov	r5, r0
  411a8a:	d437      	bmi.n	411afc <__smakebuf_r+0x80>
  411a8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411a90:	2900      	cmp	r1, #0
  411a92:	db17      	blt.n	411ac4 <__smakebuf_r+0x48>
  411a94:	aa01      	add	r2, sp, #4
  411a96:	f001 fc63 	bl	413360 <_fstat_r>
  411a9a:	2800      	cmp	r0, #0
  411a9c:	db10      	blt.n	411ac0 <__smakebuf_r+0x44>
  411a9e:	9b02      	ldr	r3, [sp, #8]
  411aa0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  411aa4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  411aa8:	424f      	negs	r7, r1
  411aaa:	414f      	adcs	r7, r1
  411aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  411ab0:	d02c      	beq.n	411b0c <__smakebuf_r+0x90>
  411ab2:	89a3      	ldrh	r3, [r4, #12]
  411ab4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  411ab8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  411abc:	81a3      	strh	r3, [r4, #12]
  411abe:	e00b      	b.n	411ad8 <__smakebuf_r+0x5c>
  411ac0:	89a3      	ldrh	r3, [r4, #12]
  411ac2:	b29a      	uxth	r2, r3
  411ac4:	f012 0f80 	tst.w	r2, #128	; 0x80
  411ac8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  411acc:	81a3      	strh	r3, [r4, #12]
  411ace:	bf14      	ite	ne
  411ad0:	2640      	movne	r6, #64	; 0x40
  411ad2:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  411ad6:	2700      	movs	r7, #0
  411ad8:	4628      	mov	r0, r5
  411ada:	4631      	mov	r1, r6
  411adc:	f000 f846 	bl	411b6c <_malloc_r>
  411ae0:	89a3      	ldrh	r3, [r4, #12]
  411ae2:	2800      	cmp	r0, #0
  411ae4:	d029      	beq.n	411b3a <__smakebuf_r+0xbe>
  411ae6:	4a1b      	ldr	r2, [pc, #108]	; (411b54 <__smakebuf_r+0xd8>)
  411ae8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  411aec:	63ea      	str	r2, [r5, #60]	; 0x3c
  411aee:	81a3      	strh	r3, [r4, #12]
  411af0:	6020      	str	r0, [r4, #0]
  411af2:	6120      	str	r0, [r4, #16]
  411af4:	6166      	str	r6, [r4, #20]
  411af6:	b9a7      	cbnz	r7, 411b22 <__smakebuf_r+0xa6>
  411af8:	b011      	add	sp, #68	; 0x44
  411afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411afc:	f101 0343 	add.w	r3, r1, #67	; 0x43
  411b00:	2201      	movs	r2, #1
  411b02:	600b      	str	r3, [r1, #0]
  411b04:	610b      	str	r3, [r1, #16]
  411b06:	614a      	str	r2, [r1, #20]
  411b08:	b011      	add	sp, #68	; 0x44
  411b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411b0c:	4a12      	ldr	r2, [pc, #72]	; (411b58 <__smakebuf_r+0xdc>)
  411b0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  411b10:	4293      	cmp	r3, r2
  411b12:	d1ce      	bne.n	411ab2 <__smakebuf_r+0x36>
  411b14:	89a3      	ldrh	r3, [r4, #12]
  411b16:	f44f 6680 	mov.w	r6, #1024	; 0x400
  411b1a:	4333      	orrs	r3, r6
  411b1c:	81a3      	strh	r3, [r4, #12]
  411b1e:	64e6      	str	r6, [r4, #76]	; 0x4c
  411b20:	e7da      	b.n	411ad8 <__smakebuf_r+0x5c>
  411b22:	4628      	mov	r0, r5
  411b24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411b28:	f001 fc2e 	bl	413388 <_isatty_r>
  411b2c:	2800      	cmp	r0, #0
  411b2e:	d0e3      	beq.n	411af8 <__smakebuf_r+0x7c>
  411b30:	89a3      	ldrh	r3, [r4, #12]
  411b32:	f043 0301 	orr.w	r3, r3, #1
  411b36:	81a3      	strh	r3, [r4, #12]
  411b38:	e7de      	b.n	411af8 <__smakebuf_r+0x7c>
  411b3a:	059a      	lsls	r2, r3, #22
  411b3c:	d4dc      	bmi.n	411af8 <__smakebuf_r+0x7c>
  411b3e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  411b42:	f043 0302 	orr.w	r3, r3, #2
  411b46:	2101      	movs	r1, #1
  411b48:	81a3      	strh	r3, [r4, #12]
  411b4a:	6022      	str	r2, [r4, #0]
  411b4c:	6122      	str	r2, [r4, #16]
  411b4e:	6161      	str	r1, [r4, #20]
  411b50:	e7d2      	b.n	411af8 <__smakebuf_r+0x7c>
  411b52:	bf00      	nop
  411b54:	00410b75 	.word	0x00410b75
  411b58:	00412f41 	.word	0x00412f41

00411b5c <malloc>:
  411b5c:	4b02      	ldr	r3, [pc, #8]	; (411b68 <malloc+0xc>)
  411b5e:	4601      	mov	r1, r0
  411b60:	6818      	ldr	r0, [r3, #0]
  411b62:	f000 b803 	b.w	411b6c <_malloc_r>
  411b66:	bf00      	nop
  411b68:	20000598 	.word	0x20000598

00411b6c <_malloc_r>:
  411b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411b70:	f101 050b 	add.w	r5, r1, #11
  411b74:	2d16      	cmp	r5, #22
  411b76:	b083      	sub	sp, #12
  411b78:	4606      	mov	r6, r0
  411b7a:	d927      	bls.n	411bcc <_malloc_r+0x60>
  411b7c:	f035 0507 	bics.w	r5, r5, #7
  411b80:	d427      	bmi.n	411bd2 <_malloc_r+0x66>
  411b82:	42a9      	cmp	r1, r5
  411b84:	d825      	bhi.n	411bd2 <_malloc_r+0x66>
  411b86:	4630      	mov	r0, r6
  411b88:	f000 fb3c 	bl	412204 <__malloc_lock>
  411b8c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  411b90:	d226      	bcs.n	411be0 <_malloc_r+0x74>
  411b92:	4fc1      	ldr	r7, [pc, #772]	; (411e98 <_malloc_r+0x32c>)
  411b94:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  411b98:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  411b9c:	68dc      	ldr	r4, [r3, #12]
  411b9e:	429c      	cmp	r4, r3
  411ba0:	f000 81d2 	beq.w	411f48 <_malloc_r+0x3dc>
  411ba4:	6863      	ldr	r3, [r4, #4]
  411ba6:	68e2      	ldr	r2, [r4, #12]
  411ba8:	f023 0303 	bic.w	r3, r3, #3
  411bac:	4423      	add	r3, r4
  411bae:	6858      	ldr	r0, [r3, #4]
  411bb0:	68a1      	ldr	r1, [r4, #8]
  411bb2:	f040 0501 	orr.w	r5, r0, #1
  411bb6:	60ca      	str	r2, [r1, #12]
  411bb8:	4630      	mov	r0, r6
  411bba:	6091      	str	r1, [r2, #8]
  411bbc:	605d      	str	r5, [r3, #4]
  411bbe:	f000 fb23 	bl	412208 <__malloc_unlock>
  411bc2:	3408      	adds	r4, #8
  411bc4:	4620      	mov	r0, r4
  411bc6:	b003      	add	sp, #12
  411bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411bcc:	2510      	movs	r5, #16
  411bce:	42a9      	cmp	r1, r5
  411bd0:	d9d9      	bls.n	411b86 <_malloc_r+0x1a>
  411bd2:	2400      	movs	r4, #0
  411bd4:	230c      	movs	r3, #12
  411bd6:	4620      	mov	r0, r4
  411bd8:	6033      	str	r3, [r6, #0]
  411bda:	b003      	add	sp, #12
  411bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411be0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  411be4:	f000 8089 	beq.w	411cfa <_malloc_r+0x18e>
  411be8:	f1bc 0f04 	cmp.w	ip, #4
  411bec:	f200 8160 	bhi.w	411eb0 <_malloc_r+0x344>
  411bf0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  411bf4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  411bf8:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411bfc:	4fa6      	ldr	r7, [pc, #664]	; (411e98 <_malloc_r+0x32c>)
  411bfe:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  411c02:	68cc      	ldr	r4, [r1, #12]
  411c04:	42a1      	cmp	r1, r4
  411c06:	d105      	bne.n	411c14 <_malloc_r+0xa8>
  411c08:	e00c      	b.n	411c24 <_malloc_r+0xb8>
  411c0a:	2b00      	cmp	r3, #0
  411c0c:	da79      	bge.n	411d02 <_malloc_r+0x196>
  411c0e:	68e4      	ldr	r4, [r4, #12]
  411c10:	42a1      	cmp	r1, r4
  411c12:	d007      	beq.n	411c24 <_malloc_r+0xb8>
  411c14:	6862      	ldr	r2, [r4, #4]
  411c16:	f022 0203 	bic.w	r2, r2, #3
  411c1a:	1b53      	subs	r3, r2, r5
  411c1c:	2b0f      	cmp	r3, #15
  411c1e:	ddf4      	ble.n	411c0a <_malloc_r+0x9e>
  411c20:	f10c 3cff 	add.w	ip, ip, #4294967295
  411c24:	f10c 0c01 	add.w	ip, ip, #1
  411c28:	4b9b      	ldr	r3, [pc, #620]	; (411e98 <_malloc_r+0x32c>)
  411c2a:	693c      	ldr	r4, [r7, #16]
  411c2c:	f103 0e08 	add.w	lr, r3, #8
  411c30:	4574      	cmp	r4, lr
  411c32:	f000 817e 	beq.w	411f32 <_malloc_r+0x3c6>
  411c36:	6861      	ldr	r1, [r4, #4]
  411c38:	f021 0103 	bic.w	r1, r1, #3
  411c3c:	1b4a      	subs	r2, r1, r5
  411c3e:	2a0f      	cmp	r2, #15
  411c40:	f300 8164 	bgt.w	411f0c <_malloc_r+0x3a0>
  411c44:	2a00      	cmp	r2, #0
  411c46:	f8c3 e014 	str.w	lr, [r3, #20]
  411c4a:	f8c3 e010 	str.w	lr, [r3, #16]
  411c4e:	da69      	bge.n	411d24 <_malloc_r+0x1b8>
  411c50:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  411c54:	f080 813a 	bcs.w	411ecc <_malloc_r+0x360>
  411c58:	08c9      	lsrs	r1, r1, #3
  411c5a:	108a      	asrs	r2, r1, #2
  411c5c:	f04f 0801 	mov.w	r8, #1
  411c60:	fa08 f802 	lsl.w	r8, r8, r2
  411c64:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  411c68:	685a      	ldr	r2, [r3, #4]
  411c6a:	6888      	ldr	r0, [r1, #8]
  411c6c:	ea48 0202 	orr.w	r2, r8, r2
  411c70:	60a0      	str	r0, [r4, #8]
  411c72:	60e1      	str	r1, [r4, #12]
  411c74:	605a      	str	r2, [r3, #4]
  411c76:	608c      	str	r4, [r1, #8]
  411c78:	60c4      	str	r4, [r0, #12]
  411c7a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  411c7e:	2001      	movs	r0, #1
  411c80:	4098      	lsls	r0, r3
  411c82:	4290      	cmp	r0, r2
  411c84:	d85b      	bhi.n	411d3e <_malloc_r+0x1d2>
  411c86:	4202      	tst	r2, r0
  411c88:	d106      	bne.n	411c98 <_malloc_r+0x12c>
  411c8a:	f02c 0c03 	bic.w	ip, ip, #3
  411c8e:	0040      	lsls	r0, r0, #1
  411c90:	4202      	tst	r2, r0
  411c92:	f10c 0c04 	add.w	ip, ip, #4
  411c96:	d0fa      	beq.n	411c8e <_malloc_r+0x122>
  411c98:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  411c9c:	4644      	mov	r4, r8
  411c9e:	46e1      	mov	r9, ip
  411ca0:	68e3      	ldr	r3, [r4, #12]
  411ca2:	429c      	cmp	r4, r3
  411ca4:	d107      	bne.n	411cb6 <_malloc_r+0x14a>
  411ca6:	e146      	b.n	411f36 <_malloc_r+0x3ca>
  411ca8:	2a00      	cmp	r2, #0
  411caa:	f280 8157 	bge.w	411f5c <_malloc_r+0x3f0>
  411cae:	68db      	ldr	r3, [r3, #12]
  411cb0:	429c      	cmp	r4, r3
  411cb2:	f000 8140 	beq.w	411f36 <_malloc_r+0x3ca>
  411cb6:	6859      	ldr	r1, [r3, #4]
  411cb8:	f021 0103 	bic.w	r1, r1, #3
  411cbc:	1b4a      	subs	r2, r1, r5
  411cbe:	2a0f      	cmp	r2, #15
  411cc0:	ddf2      	ble.n	411ca8 <_malloc_r+0x13c>
  411cc2:	461c      	mov	r4, r3
  411cc4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  411cc8:	68d9      	ldr	r1, [r3, #12]
  411cca:	f045 0901 	orr.w	r9, r5, #1
  411cce:	f042 0801 	orr.w	r8, r2, #1
  411cd2:	441d      	add	r5, r3
  411cd4:	f8c3 9004 	str.w	r9, [r3, #4]
  411cd8:	4630      	mov	r0, r6
  411cda:	f8cc 100c 	str.w	r1, [ip, #12]
  411cde:	f8c1 c008 	str.w	ip, [r1, #8]
  411ce2:	617d      	str	r5, [r7, #20]
  411ce4:	613d      	str	r5, [r7, #16]
  411ce6:	f8c5 e00c 	str.w	lr, [r5, #12]
  411cea:	f8c5 e008 	str.w	lr, [r5, #8]
  411cee:	f8c5 8004 	str.w	r8, [r5, #4]
  411cf2:	50aa      	str	r2, [r5, r2]
  411cf4:	f000 fa88 	bl	412208 <__malloc_unlock>
  411cf8:	e764      	b.n	411bc4 <_malloc_r+0x58>
  411cfa:	217e      	movs	r1, #126	; 0x7e
  411cfc:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  411d00:	e77c      	b.n	411bfc <_malloc_r+0x90>
  411d02:	4422      	add	r2, r4
  411d04:	6850      	ldr	r0, [r2, #4]
  411d06:	68e3      	ldr	r3, [r4, #12]
  411d08:	68a1      	ldr	r1, [r4, #8]
  411d0a:	f040 0501 	orr.w	r5, r0, #1
  411d0e:	60cb      	str	r3, [r1, #12]
  411d10:	4630      	mov	r0, r6
  411d12:	6099      	str	r1, [r3, #8]
  411d14:	6055      	str	r5, [r2, #4]
  411d16:	f000 fa77 	bl	412208 <__malloc_unlock>
  411d1a:	3408      	adds	r4, #8
  411d1c:	4620      	mov	r0, r4
  411d1e:	b003      	add	sp, #12
  411d20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411d24:	4421      	add	r1, r4
  411d26:	684b      	ldr	r3, [r1, #4]
  411d28:	4630      	mov	r0, r6
  411d2a:	f043 0301 	orr.w	r3, r3, #1
  411d2e:	604b      	str	r3, [r1, #4]
  411d30:	f000 fa6a 	bl	412208 <__malloc_unlock>
  411d34:	3408      	adds	r4, #8
  411d36:	4620      	mov	r0, r4
  411d38:	b003      	add	sp, #12
  411d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411d3e:	68bc      	ldr	r4, [r7, #8]
  411d40:	6863      	ldr	r3, [r4, #4]
  411d42:	f023 0903 	bic.w	r9, r3, #3
  411d46:	45a9      	cmp	r9, r5
  411d48:	d304      	bcc.n	411d54 <_malloc_r+0x1e8>
  411d4a:	ebc5 0309 	rsb	r3, r5, r9
  411d4e:	2b0f      	cmp	r3, #15
  411d50:	f300 8091 	bgt.w	411e76 <_malloc_r+0x30a>
  411d54:	4b51      	ldr	r3, [pc, #324]	; (411e9c <_malloc_r+0x330>)
  411d56:	4a52      	ldr	r2, [pc, #328]	; (411ea0 <_malloc_r+0x334>)
  411d58:	6819      	ldr	r1, [r3, #0]
  411d5a:	6813      	ldr	r3, [r2, #0]
  411d5c:	eb05 0a01 	add.w	sl, r5, r1
  411d60:	3301      	adds	r3, #1
  411d62:	eb04 0b09 	add.w	fp, r4, r9
  411d66:	f000 8161 	beq.w	41202c <_malloc_r+0x4c0>
  411d6a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  411d6e:	f10a 0a0f 	add.w	sl, sl, #15
  411d72:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  411d76:	f02a 0a0f 	bic.w	sl, sl, #15
  411d7a:	4630      	mov	r0, r6
  411d7c:	4651      	mov	r1, sl
  411d7e:	9201      	str	r2, [sp, #4]
  411d80:	f001 f89a 	bl	412eb8 <_sbrk_r>
  411d84:	f1b0 3fff 	cmp.w	r0, #4294967295
  411d88:	4680      	mov	r8, r0
  411d8a:	9a01      	ldr	r2, [sp, #4]
  411d8c:	f000 8101 	beq.w	411f92 <_malloc_r+0x426>
  411d90:	4583      	cmp	fp, r0
  411d92:	f200 80fb 	bhi.w	411f8c <_malloc_r+0x420>
  411d96:	f8df c114 	ldr.w	ip, [pc, #276]	; 411eac <_malloc_r+0x340>
  411d9a:	45c3      	cmp	fp, r8
  411d9c:	f8dc 3000 	ldr.w	r3, [ip]
  411da0:	4453      	add	r3, sl
  411da2:	f8cc 3000 	str.w	r3, [ip]
  411da6:	f000 814a 	beq.w	41203e <_malloc_r+0x4d2>
  411daa:	6812      	ldr	r2, [r2, #0]
  411dac:	493c      	ldr	r1, [pc, #240]	; (411ea0 <_malloc_r+0x334>)
  411dae:	3201      	adds	r2, #1
  411db0:	bf1b      	ittet	ne
  411db2:	ebcb 0b08 	rsbne	fp, fp, r8
  411db6:	445b      	addne	r3, fp
  411db8:	f8c1 8000 	streq.w	r8, [r1]
  411dbc:	f8cc 3000 	strne.w	r3, [ip]
  411dc0:	f018 0307 	ands.w	r3, r8, #7
  411dc4:	f000 8114 	beq.w	411ff0 <_malloc_r+0x484>
  411dc8:	f1c3 0208 	rsb	r2, r3, #8
  411dcc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  411dd0:	4490      	add	r8, r2
  411dd2:	3308      	adds	r3, #8
  411dd4:	44c2      	add	sl, r8
  411dd6:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  411dda:	ebca 0a03 	rsb	sl, sl, r3
  411dde:	4651      	mov	r1, sl
  411de0:	4630      	mov	r0, r6
  411de2:	f8cd c004 	str.w	ip, [sp, #4]
  411de6:	f001 f867 	bl	412eb8 <_sbrk_r>
  411dea:	1c43      	adds	r3, r0, #1
  411dec:	f8dd c004 	ldr.w	ip, [sp, #4]
  411df0:	f000 8135 	beq.w	41205e <_malloc_r+0x4f2>
  411df4:	ebc8 0200 	rsb	r2, r8, r0
  411df8:	4452      	add	r2, sl
  411dfa:	f042 0201 	orr.w	r2, r2, #1
  411dfe:	f8dc 3000 	ldr.w	r3, [ip]
  411e02:	42bc      	cmp	r4, r7
  411e04:	4453      	add	r3, sl
  411e06:	f8c7 8008 	str.w	r8, [r7, #8]
  411e0a:	f8cc 3000 	str.w	r3, [ip]
  411e0e:	f8c8 2004 	str.w	r2, [r8, #4]
  411e12:	f8df a098 	ldr.w	sl, [pc, #152]	; 411eac <_malloc_r+0x340>
  411e16:	d015      	beq.n	411e44 <_malloc_r+0x2d8>
  411e18:	f1b9 0f0f 	cmp.w	r9, #15
  411e1c:	f240 80eb 	bls.w	411ff6 <_malloc_r+0x48a>
  411e20:	6861      	ldr	r1, [r4, #4]
  411e22:	f1a9 020c 	sub.w	r2, r9, #12
  411e26:	f022 0207 	bic.w	r2, r2, #7
  411e2a:	f001 0101 	and.w	r1, r1, #1
  411e2e:	ea42 0e01 	orr.w	lr, r2, r1
  411e32:	2005      	movs	r0, #5
  411e34:	18a1      	adds	r1, r4, r2
  411e36:	2a0f      	cmp	r2, #15
  411e38:	f8c4 e004 	str.w	lr, [r4, #4]
  411e3c:	6048      	str	r0, [r1, #4]
  411e3e:	6088      	str	r0, [r1, #8]
  411e40:	f200 8111 	bhi.w	412066 <_malloc_r+0x4fa>
  411e44:	4a17      	ldr	r2, [pc, #92]	; (411ea4 <_malloc_r+0x338>)
  411e46:	68bc      	ldr	r4, [r7, #8]
  411e48:	6811      	ldr	r1, [r2, #0]
  411e4a:	428b      	cmp	r3, r1
  411e4c:	bf88      	it	hi
  411e4e:	6013      	strhi	r3, [r2, #0]
  411e50:	4a15      	ldr	r2, [pc, #84]	; (411ea8 <_malloc_r+0x33c>)
  411e52:	6811      	ldr	r1, [r2, #0]
  411e54:	428b      	cmp	r3, r1
  411e56:	bf88      	it	hi
  411e58:	6013      	strhi	r3, [r2, #0]
  411e5a:	6862      	ldr	r2, [r4, #4]
  411e5c:	f022 0203 	bic.w	r2, r2, #3
  411e60:	4295      	cmp	r5, r2
  411e62:	ebc5 0302 	rsb	r3, r5, r2
  411e66:	d801      	bhi.n	411e6c <_malloc_r+0x300>
  411e68:	2b0f      	cmp	r3, #15
  411e6a:	dc04      	bgt.n	411e76 <_malloc_r+0x30a>
  411e6c:	4630      	mov	r0, r6
  411e6e:	f000 f9cb 	bl	412208 <__malloc_unlock>
  411e72:	2400      	movs	r4, #0
  411e74:	e6a6      	b.n	411bc4 <_malloc_r+0x58>
  411e76:	f045 0201 	orr.w	r2, r5, #1
  411e7a:	f043 0301 	orr.w	r3, r3, #1
  411e7e:	4425      	add	r5, r4
  411e80:	6062      	str	r2, [r4, #4]
  411e82:	4630      	mov	r0, r6
  411e84:	60bd      	str	r5, [r7, #8]
  411e86:	606b      	str	r3, [r5, #4]
  411e88:	f000 f9be 	bl	412208 <__malloc_unlock>
  411e8c:	3408      	adds	r4, #8
  411e8e:	4620      	mov	r0, r4
  411e90:	b003      	add	sp, #12
  411e92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  411e96:	bf00      	nop
  411e98:	200005f8 	.word	0x200005f8
  411e9c:	2000452c 	.word	0x2000452c
  411ea0:	20000a04 	.word	0x20000a04
  411ea4:	20004528 	.word	0x20004528
  411ea8:	20004524 	.word	0x20004524
  411eac:	20004530 	.word	0x20004530
  411eb0:	f1bc 0f14 	cmp.w	ip, #20
  411eb4:	d961      	bls.n	411f7a <_malloc_r+0x40e>
  411eb6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  411eba:	f200 808f 	bhi.w	411fdc <_malloc_r+0x470>
  411ebe:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  411ec2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  411ec6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411eca:	e697      	b.n	411bfc <_malloc_r+0x90>
  411ecc:	0a4b      	lsrs	r3, r1, #9
  411ece:	2b04      	cmp	r3, #4
  411ed0:	d958      	bls.n	411f84 <_malloc_r+0x418>
  411ed2:	2b14      	cmp	r3, #20
  411ed4:	f200 80ad 	bhi.w	412032 <_malloc_r+0x4c6>
  411ed8:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  411edc:	0050      	lsls	r0, r2, #1
  411ede:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  411ee2:	6883      	ldr	r3, [r0, #8]
  411ee4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4120a0 <_malloc_r+0x534>
  411ee8:	4283      	cmp	r3, r0
  411eea:	f000 808a 	beq.w	412002 <_malloc_r+0x496>
  411eee:	685a      	ldr	r2, [r3, #4]
  411ef0:	f022 0203 	bic.w	r2, r2, #3
  411ef4:	4291      	cmp	r1, r2
  411ef6:	d202      	bcs.n	411efe <_malloc_r+0x392>
  411ef8:	689b      	ldr	r3, [r3, #8]
  411efa:	4298      	cmp	r0, r3
  411efc:	d1f7      	bne.n	411eee <_malloc_r+0x382>
  411efe:	68d9      	ldr	r1, [r3, #12]
  411f00:	687a      	ldr	r2, [r7, #4]
  411f02:	60e1      	str	r1, [r4, #12]
  411f04:	60a3      	str	r3, [r4, #8]
  411f06:	608c      	str	r4, [r1, #8]
  411f08:	60dc      	str	r4, [r3, #12]
  411f0a:	e6b6      	b.n	411c7a <_malloc_r+0x10e>
  411f0c:	f045 0701 	orr.w	r7, r5, #1
  411f10:	f042 0101 	orr.w	r1, r2, #1
  411f14:	4425      	add	r5, r4
  411f16:	6067      	str	r7, [r4, #4]
  411f18:	4630      	mov	r0, r6
  411f1a:	615d      	str	r5, [r3, #20]
  411f1c:	611d      	str	r5, [r3, #16]
  411f1e:	f8c5 e00c 	str.w	lr, [r5, #12]
  411f22:	f8c5 e008 	str.w	lr, [r5, #8]
  411f26:	6069      	str	r1, [r5, #4]
  411f28:	50aa      	str	r2, [r5, r2]
  411f2a:	3408      	adds	r4, #8
  411f2c:	f000 f96c 	bl	412208 <__malloc_unlock>
  411f30:	e648      	b.n	411bc4 <_malloc_r+0x58>
  411f32:	685a      	ldr	r2, [r3, #4]
  411f34:	e6a1      	b.n	411c7a <_malloc_r+0x10e>
  411f36:	f109 0901 	add.w	r9, r9, #1
  411f3a:	f019 0f03 	tst.w	r9, #3
  411f3e:	f104 0408 	add.w	r4, r4, #8
  411f42:	f47f aead 	bne.w	411ca0 <_malloc_r+0x134>
  411f46:	e02d      	b.n	411fa4 <_malloc_r+0x438>
  411f48:	f104 0308 	add.w	r3, r4, #8
  411f4c:	6964      	ldr	r4, [r4, #20]
  411f4e:	42a3      	cmp	r3, r4
  411f50:	bf08      	it	eq
  411f52:	f10c 0c02 	addeq.w	ip, ip, #2
  411f56:	f43f ae67 	beq.w	411c28 <_malloc_r+0xbc>
  411f5a:	e623      	b.n	411ba4 <_malloc_r+0x38>
  411f5c:	4419      	add	r1, r3
  411f5e:	6848      	ldr	r0, [r1, #4]
  411f60:	461c      	mov	r4, r3
  411f62:	f854 2f08 	ldr.w	r2, [r4, #8]!
  411f66:	68db      	ldr	r3, [r3, #12]
  411f68:	f040 0501 	orr.w	r5, r0, #1
  411f6c:	604d      	str	r5, [r1, #4]
  411f6e:	4630      	mov	r0, r6
  411f70:	60d3      	str	r3, [r2, #12]
  411f72:	609a      	str	r2, [r3, #8]
  411f74:	f000 f948 	bl	412208 <__malloc_unlock>
  411f78:	e624      	b.n	411bc4 <_malloc_r+0x58>
  411f7a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  411f7e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411f82:	e63b      	b.n	411bfc <_malloc_r+0x90>
  411f84:	098a      	lsrs	r2, r1, #6
  411f86:	3238      	adds	r2, #56	; 0x38
  411f88:	0050      	lsls	r0, r2, #1
  411f8a:	e7a8      	b.n	411ede <_malloc_r+0x372>
  411f8c:	42bc      	cmp	r4, r7
  411f8e:	f43f af02 	beq.w	411d96 <_malloc_r+0x22a>
  411f92:	68bc      	ldr	r4, [r7, #8]
  411f94:	6862      	ldr	r2, [r4, #4]
  411f96:	f022 0203 	bic.w	r2, r2, #3
  411f9a:	e761      	b.n	411e60 <_malloc_r+0x2f4>
  411f9c:	f8d8 8000 	ldr.w	r8, [r8]
  411fa0:	4598      	cmp	r8, r3
  411fa2:	d17a      	bne.n	41209a <_malloc_r+0x52e>
  411fa4:	f01c 0f03 	tst.w	ip, #3
  411fa8:	f1a8 0308 	sub.w	r3, r8, #8
  411fac:	f10c 3cff 	add.w	ip, ip, #4294967295
  411fb0:	d1f4      	bne.n	411f9c <_malloc_r+0x430>
  411fb2:	687b      	ldr	r3, [r7, #4]
  411fb4:	ea23 0300 	bic.w	r3, r3, r0
  411fb8:	607b      	str	r3, [r7, #4]
  411fba:	0040      	lsls	r0, r0, #1
  411fbc:	4298      	cmp	r0, r3
  411fbe:	f63f aebe 	bhi.w	411d3e <_malloc_r+0x1d2>
  411fc2:	2800      	cmp	r0, #0
  411fc4:	f43f aebb 	beq.w	411d3e <_malloc_r+0x1d2>
  411fc8:	4203      	tst	r3, r0
  411fca:	46cc      	mov	ip, r9
  411fcc:	f47f ae64 	bne.w	411c98 <_malloc_r+0x12c>
  411fd0:	0040      	lsls	r0, r0, #1
  411fd2:	4203      	tst	r3, r0
  411fd4:	f10c 0c04 	add.w	ip, ip, #4
  411fd8:	d0fa      	beq.n	411fd0 <_malloc_r+0x464>
  411fda:	e65d      	b.n	411c98 <_malloc_r+0x12c>
  411fdc:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  411fe0:	d819      	bhi.n	412016 <_malloc_r+0x4aa>
  411fe2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  411fe6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  411fea:	ea4f 014c 	mov.w	r1, ip, lsl #1
  411fee:	e605      	b.n	411bfc <_malloc_r+0x90>
  411ff0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  411ff4:	e6ee      	b.n	411dd4 <_malloc_r+0x268>
  411ff6:	2301      	movs	r3, #1
  411ff8:	f8c8 3004 	str.w	r3, [r8, #4]
  411ffc:	4644      	mov	r4, r8
  411ffe:	2200      	movs	r2, #0
  412000:	e72e      	b.n	411e60 <_malloc_r+0x2f4>
  412002:	1092      	asrs	r2, r2, #2
  412004:	2001      	movs	r0, #1
  412006:	4090      	lsls	r0, r2
  412008:	f8d8 2004 	ldr.w	r2, [r8, #4]
  41200c:	4619      	mov	r1, r3
  41200e:	4302      	orrs	r2, r0
  412010:	f8c8 2004 	str.w	r2, [r8, #4]
  412014:	e775      	b.n	411f02 <_malloc_r+0x396>
  412016:	f240 5354 	movw	r3, #1364	; 0x554
  41201a:	459c      	cmp	ip, r3
  41201c:	d81b      	bhi.n	412056 <_malloc_r+0x4ea>
  41201e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  412022:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  412026:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41202a:	e5e7      	b.n	411bfc <_malloc_r+0x90>
  41202c:	f10a 0a10 	add.w	sl, sl, #16
  412030:	e6a3      	b.n	411d7a <_malloc_r+0x20e>
  412032:	2b54      	cmp	r3, #84	; 0x54
  412034:	d81f      	bhi.n	412076 <_malloc_r+0x50a>
  412036:	0b0a      	lsrs	r2, r1, #12
  412038:	326e      	adds	r2, #110	; 0x6e
  41203a:	0050      	lsls	r0, r2, #1
  41203c:	e74f      	b.n	411ede <_malloc_r+0x372>
  41203e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  412042:	2900      	cmp	r1, #0
  412044:	f47f aeb1 	bne.w	411daa <_malloc_r+0x23e>
  412048:	eb0a 0109 	add.w	r1, sl, r9
  41204c:	68ba      	ldr	r2, [r7, #8]
  41204e:	f041 0101 	orr.w	r1, r1, #1
  412052:	6051      	str	r1, [r2, #4]
  412054:	e6f6      	b.n	411e44 <_malloc_r+0x2d8>
  412056:	21fc      	movs	r1, #252	; 0xfc
  412058:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  41205c:	e5ce      	b.n	411bfc <_malloc_r+0x90>
  41205e:	2201      	movs	r2, #1
  412060:	f04f 0a00 	mov.w	sl, #0
  412064:	e6cb      	b.n	411dfe <_malloc_r+0x292>
  412066:	f104 0108 	add.w	r1, r4, #8
  41206a:	4630      	mov	r0, r6
  41206c:	f7fe fecc 	bl	410e08 <_free_r>
  412070:	f8da 3000 	ldr.w	r3, [sl]
  412074:	e6e6      	b.n	411e44 <_malloc_r+0x2d8>
  412076:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  41207a:	d803      	bhi.n	412084 <_malloc_r+0x518>
  41207c:	0bca      	lsrs	r2, r1, #15
  41207e:	3277      	adds	r2, #119	; 0x77
  412080:	0050      	lsls	r0, r2, #1
  412082:	e72c      	b.n	411ede <_malloc_r+0x372>
  412084:	f240 5254 	movw	r2, #1364	; 0x554
  412088:	4293      	cmp	r3, r2
  41208a:	d803      	bhi.n	412094 <_malloc_r+0x528>
  41208c:	0c8a      	lsrs	r2, r1, #18
  41208e:	327c      	adds	r2, #124	; 0x7c
  412090:	0050      	lsls	r0, r2, #1
  412092:	e724      	b.n	411ede <_malloc_r+0x372>
  412094:	20fc      	movs	r0, #252	; 0xfc
  412096:	227e      	movs	r2, #126	; 0x7e
  412098:	e721      	b.n	411ede <_malloc_r+0x372>
  41209a:	687b      	ldr	r3, [r7, #4]
  41209c:	e78d      	b.n	411fba <_malloc_r+0x44e>
  41209e:	bf00      	nop
  4120a0:	200005f8 	.word	0x200005f8

004120a4 <memchr>:
  4120a4:	0783      	lsls	r3, r0, #30
  4120a6:	b470      	push	{r4, r5, r6}
  4120a8:	b2c9      	uxtb	r1, r1
  4120aa:	d040      	beq.n	41212e <memchr+0x8a>
  4120ac:	1e54      	subs	r4, r2, #1
  4120ae:	b32a      	cbz	r2, 4120fc <memchr+0x58>
  4120b0:	7803      	ldrb	r3, [r0, #0]
  4120b2:	428b      	cmp	r3, r1
  4120b4:	d023      	beq.n	4120fe <memchr+0x5a>
  4120b6:	1c43      	adds	r3, r0, #1
  4120b8:	e004      	b.n	4120c4 <memchr+0x20>
  4120ba:	b1fc      	cbz	r4, 4120fc <memchr+0x58>
  4120bc:	7805      	ldrb	r5, [r0, #0]
  4120be:	4614      	mov	r4, r2
  4120c0:	428d      	cmp	r5, r1
  4120c2:	d01c      	beq.n	4120fe <memchr+0x5a>
  4120c4:	f013 0f03 	tst.w	r3, #3
  4120c8:	4618      	mov	r0, r3
  4120ca:	f104 32ff 	add.w	r2, r4, #4294967295
  4120ce:	f103 0301 	add.w	r3, r3, #1
  4120d2:	d1f2      	bne.n	4120ba <memchr+0x16>
  4120d4:	2c03      	cmp	r4, #3
  4120d6:	d814      	bhi.n	412102 <memchr+0x5e>
  4120d8:	1e65      	subs	r5, r4, #1
  4120da:	b354      	cbz	r4, 412132 <memchr+0x8e>
  4120dc:	7803      	ldrb	r3, [r0, #0]
  4120de:	428b      	cmp	r3, r1
  4120e0:	d00d      	beq.n	4120fe <memchr+0x5a>
  4120e2:	1c42      	adds	r2, r0, #1
  4120e4:	2300      	movs	r3, #0
  4120e6:	e002      	b.n	4120ee <memchr+0x4a>
  4120e8:	7804      	ldrb	r4, [r0, #0]
  4120ea:	428c      	cmp	r4, r1
  4120ec:	d007      	beq.n	4120fe <memchr+0x5a>
  4120ee:	42ab      	cmp	r3, r5
  4120f0:	4610      	mov	r0, r2
  4120f2:	f103 0301 	add.w	r3, r3, #1
  4120f6:	f102 0201 	add.w	r2, r2, #1
  4120fa:	d1f5      	bne.n	4120e8 <memchr+0x44>
  4120fc:	2000      	movs	r0, #0
  4120fe:	bc70      	pop	{r4, r5, r6}
  412100:	4770      	bx	lr
  412102:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  412106:	4603      	mov	r3, r0
  412108:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  41210c:	681a      	ldr	r2, [r3, #0]
  41210e:	4618      	mov	r0, r3
  412110:	4072      	eors	r2, r6
  412112:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  412116:	ea25 0202 	bic.w	r2, r5, r2
  41211a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  41211e:	f103 0304 	add.w	r3, r3, #4
  412122:	d1d9      	bne.n	4120d8 <memchr+0x34>
  412124:	3c04      	subs	r4, #4
  412126:	2c03      	cmp	r4, #3
  412128:	4618      	mov	r0, r3
  41212a:	d8ef      	bhi.n	41210c <memchr+0x68>
  41212c:	e7d4      	b.n	4120d8 <memchr+0x34>
  41212e:	4614      	mov	r4, r2
  412130:	e7d0      	b.n	4120d4 <memchr+0x30>
  412132:	4620      	mov	r0, r4
  412134:	e7e3      	b.n	4120fe <memchr+0x5a>
  412136:	bf00      	nop

00412138 <memmove>:
  412138:	4288      	cmp	r0, r1
  41213a:	b4f0      	push	{r4, r5, r6, r7}
  41213c:	d910      	bls.n	412160 <memmove+0x28>
  41213e:	188c      	adds	r4, r1, r2
  412140:	42a0      	cmp	r0, r4
  412142:	d20d      	bcs.n	412160 <memmove+0x28>
  412144:	1885      	adds	r5, r0, r2
  412146:	1e53      	subs	r3, r2, #1
  412148:	b142      	cbz	r2, 41215c <memmove+0x24>
  41214a:	4621      	mov	r1, r4
  41214c:	462a      	mov	r2, r5
  41214e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  412152:	3b01      	subs	r3, #1
  412154:	f802 4d01 	strb.w	r4, [r2, #-1]!
  412158:	1c5c      	adds	r4, r3, #1
  41215a:	d1f8      	bne.n	41214e <memmove+0x16>
  41215c:	bcf0      	pop	{r4, r5, r6, r7}
  41215e:	4770      	bx	lr
  412160:	2a0f      	cmp	r2, #15
  412162:	d944      	bls.n	4121ee <memmove+0xb6>
  412164:	ea40 0301 	orr.w	r3, r0, r1
  412168:	079b      	lsls	r3, r3, #30
  41216a:	d144      	bne.n	4121f6 <memmove+0xbe>
  41216c:	f1a2 0710 	sub.w	r7, r2, #16
  412170:	093f      	lsrs	r7, r7, #4
  412172:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  412176:	3610      	adds	r6, #16
  412178:	460c      	mov	r4, r1
  41217a:	4603      	mov	r3, r0
  41217c:	6825      	ldr	r5, [r4, #0]
  41217e:	3310      	adds	r3, #16
  412180:	f843 5c10 	str.w	r5, [r3, #-16]
  412184:	6865      	ldr	r5, [r4, #4]
  412186:	3410      	adds	r4, #16
  412188:	f843 5c0c 	str.w	r5, [r3, #-12]
  41218c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  412190:	f843 5c08 	str.w	r5, [r3, #-8]
  412194:	f854 5c04 	ldr.w	r5, [r4, #-4]
  412198:	f843 5c04 	str.w	r5, [r3, #-4]
  41219c:	42b3      	cmp	r3, r6
  41219e:	d1ed      	bne.n	41217c <memmove+0x44>
  4121a0:	1c7b      	adds	r3, r7, #1
  4121a2:	f002 0c0f 	and.w	ip, r2, #15
  4121a6:	011b      	lsls	r3, r3, #4
  4121a8:	f1bc 0f03 	cmp.w	ip, #3
  4121ac:	4419      	add	r1, r3
  4121ae:	4403      	add	r3, r0
  4121b0:	d923      	bls.n	4121fa <memmove+0xc2>
  4121b2:	460e      	mov	r6, r1
  4121b4:	461d      	mov	r5, r3
  4121b6:	4664      	mov	r4, ip
  4121b8:	f856 7b04 	ldr.w	r7, [r6], #4
  4121bc:	3c04      	subs	r4, #4
  4121be:	2c03      	cmp	r4, #3
  4121c0:	f845 7b04 	str.w	r7, [r5], #4
  4121c4:	d8f8      	bhi.n	4121b8 <memmove+0x80>
  4121c6:	f1ac 0404 	sub.w	r4, ip, #4
  4121ca:	f024 0403 	bic.w	r4, r4, #3
  4121ce:	3404      	adds	r4, #4
  4121d0:	f002 0203 	and.w	r2, r2, #3
  4121d4:	4423      	add	r3, r4
  4121d6:	4421      	add	r1, r4
  4121d8:	2a00      	cmp	r2, #0
  4121da:	d0bf      	beq.n	41215c <memmove+0x24>
  4121dc:	441a      	add	r2, r3
  4121de:	f811 4b01 	ldrb.w	r4, [r1], #1
  4121e2:	f803 4b01 	strb.w	r4, [r3], #1
  4121e6:	4293      	cmp	r3, r2
  4121e8:	d1f9      	bne.n	4121de <memmove+0xa6>
  4121ea:	bcf0      	pop	{r4, r5, r6, r7}
  4121ec:	4770      	bx	lr
  4121ee:	4603      	mov	r3, r0
  4121f0:	2a00      	cmp	r2, #0
  4121f2:	d1f3      	bne.n	4121dc <memmove+0xa4>
  4121f4:	e7b2      	b.n	41215c <memmove+0x24>
  4121f6:	4603      	mov	r3, r0
  4121f8:	e7f0      	b.n	4121dc <memmove+0xa4>
  4121fa:	4662      	mov	r2, ip
  4121fc:	2a00      	cmp	r2, #0
  4121fe:	d1ed      	bne.n	4121dc <memmove+0xa4>
  412200:	e7ac      	b.n	41215c <memmove+0x24>
  412202:	bf00      	nop

00412204 <__malloc_lock>:
  412204:	4770      	bx	lr
  412206:	bf00      	nop

00412208 <__malloc_unlock>:
  412208:	4770      	bx	lr
  41220a:	bf00      	nop

0041220c <_Balloc>:
  41220c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  41220e:	b570      	push	{r4, r5, r6, lr}
  412210:	4605      	mov	r5, r0
  412212:	460c      	mov	r4, r1
  412214:	b14a      	cbz	r2, 41222a <_Balloc+0x1e>
  412216:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  41221a:	b180      	cbz	r0, 41223e <_Balloc+0x32>
  41221c:	6801      	ldr	r1, [r0, #0]
  41221e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  412222:	2200      	movs	r2, #0
  412224:	6102      	str	r2, [r0, #16]
  412226:	60c2      	str	r2, [r0, #12]
  412228:	bd70      	pop	{r4, r5, r6, pc}
  41222a:	2221      	movs	r2, #33	; 0x21
  41222c:	2104      	movs	r1, #4
  41222e:	f001 f80d 	bl	41324c <_calloc_r>
  412232:	64e8      	str	r0, [r5, #76]	; 0x4c
  412234:	4602      	mov	r2, r0
  412236:	2800      	cmp	r0, #0
  412238:	d1ed      	bne.n	412216 <_Balloc+0xa>
  41223a:	2000      	movs	r0, #0
  41223c:	bd70      	pop	{r4, r5, r6, pc}
  41223e:	2101      	movs	r1, #1
  412240:	fa01 f604 	lsl.w	r6, r1, r4
  412244:	1d72      	adds	r2, r6, #5
  412246:	4628      	mov	r0, r5
  412248:	0092      	lsls	r2, r2, #2
  41224a:	f000 ffff 	bl	41324c <_calloc_r>
  41224e:	2800      	cmp	r0, #0
  412250:	d0f3      	beq.n	41223a <_Balloc+0x2e>
  412252:	6044      	str	r4, [r0, #4]
  412254:	6086      	str	r6, [r0, #8]
  412256:	e7e4      	b.n	412222 <_Balloc+0x16>

00412258 <_Bfree>:
  412258:	b131      	cbz	r1, 412268 <_Bfree+0x10>
  41225a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  41225c:	684a      	ldr	r2, [r1, #4]
  41225e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  412262:	6008      	str	r0, [r1, #0]
  412264:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  412268:	4770      	bx	lr
  41226a:	bf00      	nop

0041226c <__multadd>:
  41226c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  412270:	690f      	ldr	r7, [r1, #16]
  412272:	b083      	sub	sp, #12
  412274:	4688      	mov	r8, r1
  412276:	4681      	mov	r9, r0
  412278:	f101 0514 	add.w	r5, r1, #20
  41227c:	2400      	movs	r4, #0
  41227e:	682e      	ldr	r6, [r5, #0]
  412280:	3401      	adds	r4, #1
  412282:	b2b1      	uxth	r1, r6
  412284:	0c36      	lsrs	r6, r6, #16
  412286:	fb02 3301 	mla	r3, r2, r1, r3
  41228a:	fb02 f606 	mul.w	r6, r2, r6
  41228e:	b299      	uxth	r1, r3
  412290:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  412294:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  412298:	42a7      	cmp	r7, r4
  41229a:	f845 1b04 	str.w	r1, [r5], #4
  41229e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4122a2:	dcec      	bgt.n	41227e <__multadd+0x12>
  4122a4:	b14b      	cbz	r3, 4122ba <__multadd+0x4e>
  4122a6:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4122aa:	4297      	cmp	r7, r2
  4122ac:	da09      	bge.n	4122c2 <__multadd+0x56>
  4122ae:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  4122b2:	3701      	adds	r7, #1
  4122b4:	6153      	str	r3, [r2, #20]
  4122b6:	f8c8 7010 	str.w	r7, [r8, #16]
  4122ba:	4640      	mov	r0, r8
  4122bc:	b003      	add	sp, #12
  4122be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4122c2:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4122c6:	4648      	mov	r0, r9
  4122c8:	3101      	adds	r1, #1
  4122ca:	9301      	str	r3, [sp, #4]
  4122cc:	f7ff ff9e 	bl	41220c <_Balloc>
  4122d0:	f8d8 2010 	ldr.w	r2, [r8, #16]
  4122d4:	f108 010c 	add.w	r1, r8, #12
  4122d8:	3202      	adds	r2, #2
  4122da:	4604      	mov	r4, r0
  4122dc:	0092      	lsls	r2, r2, #2
  4122de:	300c      	adds	r0, #12
  4122e0:	f7f9 fae6 	bl	40b8b0 <memcpy>
  4122e4:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  4122e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4122ec:	9b01      	ldr	r3, [sp, #4]
  4122ee:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4122f2:	f8c8 0000 	str.w	r0, [r8]
  4122f6:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  4122fa:	46a0      	mov	r8, r4
  4122fc:	e7d7      	b.n	4122ae <__multadd+0x42>
  4122fe:	bf00      	nop

00412300 <__s2b>:
  412300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  412304:	4699      	mov	r9, r3
  412306:	4b23      	ldr	r3, [pc, #140]	; (412394 <__s2b+0x94>)
  412308:	f109 0408 	add.w	r4, r9, #8
  41230c:	fb83 5304 	smull	r5, r3, r3, r4
  412310:	17e4      	asrs	r4, r4, #31
  412312:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  412316:	2b01      	cmp	r3, #1
  412318:	4607      	mov	r7, r0
  41231a:	460c      	mov	r4, r1
  41231c:	4690      	mov	r8, r2
  41231e:	9e08      	ldr	r6, [sp, #32]
  412320:	dd35      	ble.n	41238e <__s2b+0x8e>
  412322:	2501      	movs	r5, #1
  412324:	2100      	movs	r1, #0
  412326:	006d      	lsls	r5, r5, #1
  412328:	42ab      	cmp	r3, r5
  41232a:	f101 0101 	add.w	r1, r1, #1
  41232e:	dcfa      	bgt.n	412326 <__s2b+0x26>
  412330:	4638      	mov	r0, r7
  412332:	f7ff ff6b 	bl	41220c <_Balloc>
  412336:	2301      	movs	r3, #1
  412338:	f1b8 0f09 	cmp.w	r8, #9
  41233c:	6146      	str	r6, [r0, #20]
  41233e:	6103      	str	r3, [r0, #16]
  412340:	dd21      	ble.n	412386 <__s2b+0x86>
  412342:	f104 0609 	add.w	r6, r4, #9
  412346:	4635      	mov	r5, r6
  412348:	4444      	add	r4, r8
  41234a:	f815 3b01 	ldrb.w	r3, [r5], #1
  41234e:	4601      	mov	r1, r0
  412350:	3b30      	subs	r3, #48	; 0x30
  412352:	4638      	mov	r0, r7
  412354:	220a      	movs	r2, #10
  412356:	f7ff ff89 	bl	41226c <__multadd>
  41235a:	42a5      	cmp	r5, r4
  41235c:	d1f5      	bne.n	41234a <__s2b+0x4a>
  41235e:	eb06 0408 	add.w	r4, r6, r8
  412362:	3c08      	subs	r4, #8
  412364:	45c1      	cmp	r9, r8
  412366:	dd0c      	ble.n	412382 <__s2b+0x82>
  412368:	ebc8 0809 	rsb	r8, r8, r9
  41236c:	44a0      	add	r8, r4
  41236e:	f814 3b01 	ldrb.w	r3, [r4], #1
  412372:	4601      	mov	r1, r0
  412374:	3b30      	subs	r3, #48	; 0x30
  412376:	4638      	mov	r0, r7
  412378:	220a      	movs	r2, #10
  41237a:	f7ff ff77 	bl	41226c <__multadd>
  41237e:	4544      	cmp	r4, r8
  412380:	d1f5      	bne.n	41236e <__s2b+0x6e>
  412382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  412386:	340a      	adds	r4, #10
  412388:	f04f 0809 	mov.w	r8, #9
  41238c:	e7ea      	b.n	412364 <__s2b+0x64>
  41238e:	2100      	movs	r1, #0
  412390:	e7ce      	b.n	412330 <__s2b+0x30>
  412392:	bf00      	nop
  412394:	38e38e39 	.word	0x38e38e39

00412398 <__hi0bits>:
  412398:	0c03      	lsrs	r3, r0, #16
  41239a:	041b      	lsls	r3, r3, #16
  41239c:	b9b3      	cbnz	r3, 4123cc <__hi0bits+0x34>
  41239e:	0400      	lsls	r0, r0, #16
  4123a0:	2310      	movs	r3, #16
  4123a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4123a6:	bf04      	itt	eq
  4123a8:	0200      	lsleq	r0, r0, #8
  4123aa:	3308      	addeq	r3, #8
  4123ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4123b0:	bf04      	itt	eq
  4123b2:	0100      	lsleq	r0, r0, #4
  4123b4:	3304      	addeq	r3, #4
  4123b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4123ba:	bf04      	itt	eq
  4123bc:	0080      	lsleq	r0, r0, #2
  4123be:	3302      	addeq	r3, #2
  4123c0:	2800      	cmp	r0, #0
  4123c2:	db07      	blt.n	4123d4 <__hi0bits+0x3c>
  4123c4:	0042      	lsls	r2, r0, #1
  4123c6:	d403      	bmi.n	4123d0 <__hi0bits+0x38>
  4123c8:	2020      	movs	r0, #32
  4123ca:	4770      	bx	lr
  4123cc:	2300      	movs	r3, #0
  4123ce:	e7e8      	b.n	4123a2 <__hi0bits+0xa>
  4123d0:	1c58      	adds	r0, r3, #1
  4123d2:	4770      	bx	lr
  4123d4:	4618      	mov	r0, r3
  4123d6:	4770      	bx	lr

004123d8 <__lo0bits>:
  4123d8:	6803      	ldr	r3, [r0, #0]
  4123da:	f013 0207 	ands.w	r2, r3, #7
  4123de:	d007      	beq.n	4123f0 <__lo0bits+0x18>
  4123e0:	07d9      	lsls	r1, r3, #31
  4123e2:	d420      	bmi.n	412426 <__lo0bits+0x4e>
  4123e4:	079a      	lsls	r2, r3, #30
  4123e6:	d420      	bmi.n	41242a <__lo0bits+0x52>
  4123e8:	089b      	lsrs	r3, r3, #2
  4123ea:	6003      	str	r3, [r0, #0]
  4123ec:	2002      	movs	r0, #2
  4123ee:	4770      	bx	lr
  4123f0:	b299      	uxth	r1, r3
  4123f2:	b909      	cbnz	r1, 4123f8 <__lo0bits+0x20>
  4123f4:	0c1b      	lsrs	r3, r3, #16
  4123f6:	2210      	movs	r2, #16
  4123f8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4123fc:	bf04      	itt	eq
  4123fe:	0a1b      	lsreq	r3, r3, #8
  412400:	3208      	addeq	r2, #8
  412402:	0719      	lsls	r1, r3, #28
  412404:	bf04      	itt	eq
  412406:	091b      	lsreq	r3, r3, #4
  412408:	3204      	addeq	r2, #4
  41240a:	0799      	lsls	r1, r3, #30
  41240c:	bf04      	itt	eq
  41240e:	089b      	lsreq	r3, r3, #2
  412410:	3202      	addeq	r2, #2
  412412:	07d9      	lsls	r1, r3, #31
  412414:	d404      	bmi.n	412420 <__lo0bits+0x48>
  412416:	085b      	lsrs	r3, r3, #1
  412418:	d101      	bne.n	41241e <__lo0bits+0x46>
  41241a:	2020      	movs	r0, #32
  41241c:	4770      	bx	lr
  41241e:	3201      	adds	r2, #1
  412420:	6003      	str	r3, [r0, #0]
  412422:	4610      	mov	r0, r2
  412424:	4770      	bx	lr
  412426:	2000      	movs	r0, #0
  412428:	4770      	bx	lr
  41242a:	085b      	lsrs	r3, r3, #1
  41242c:	6003      	str	r3, [r0, #0]
  41242e:	2001      	movs	r0, #1
  412430:	4770      	bx	lr
  412432:	bf00      	nop

00412434 <__i2b>:
  412434:	b510      	push	{r4, lr}
  412436:	460c      	mov	r4, r1
  412438:	2101      	movs	r1, #1
  41243a:	f7ff fee7 	bl	41220c <_Balloc>
  41243e:	2201      	movs	r2, #1
  412440:	6144      	str	r4, [r0, #20]
  412442:	6102      	str	r2, [r0, #16]
  412444:	bd10      	pop	{r4, pc}
  412446:	bf00      	nop

00412448 <__multiply>:
  412448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  41244c:	690d      	ldr	r5, [r1, #16]
  41244e:	f8d2 9010 	ldr.w	r9, [r2, #16]
  412452:	b085      	sub	sp, #20
  412454:	454d      	cmp	r5, r9
  412456:	460c      	mov	r4, r1
  412458:	4692      	mov	sl, r2
  41245a:	da04      	bge.n	412466 <__multiply+0x1e>
  41245c:	462a      	mov	r2, r5
  41245e:	4654      	mov	r4, sl
  412460:	464d      	mov	r5, r9
  412462:	468a      	mov	sl, r1
  412464:	4691      	mov	r9, r2
  412466:	68a3      	ldr	r3, [r4, #8]
  412468:	eb05 0709 	add.w	r7, r5, r9
  41246c:	6861      	ldr	r1, [r4, #4]
  41246e:	429f      	cmp	r7, r3
  412470:	bfc8      	it	gt
  412472:	3101      	addgt	r1, #1
  412474:	f7ff feca 	bl	41220c <_Balloc>
  412478:	f100 0614 	add.w	r6, r0, #20
  41247c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  412480:	4546      	cmp	r6, r8
  412482:	9001      	str	r0, [sp, #4]
  412484:	d205      	bcs.n	412492 <__multiply+0x4a>
  412486:	4633      	mov	r3, r6
  412488:	2000      	movs	r0, #0
  41248a:	f843 0b04 	str.w	r0, [r3], #4
  41248e:	4598      	cmp	r8, r3
  412490:	d8fb      	bhi.n	41248a <__multiply+0x42>
  412492:	f10a 0c14 	add.w	ip, sl, #20
  412496:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  41249a:	3414      	adds	r4, #20
  41249c:	45cc      	cmp	ip, r9
  41249e:	9400      	str	r4, [sp, #0]
  4124a0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4124a4:	d25b      	bcs.n	41255e <__multiply+0x116>
  4124a6:	f8cd 8008 	str.w	r8, [sp, #8]
  4124aa:	9703      	str	r7, [sp, #12]
  4124ac:	46c8      	mov	r8, r9
  4124ae:	f85c 3b04 	ldr.w	r3, [ip], #4
  4124b2:	b29c      	uxth	r4, r3
  4124b4:	b324      	cbz	r4, 412500 <__multiply+0xb8>
  4124b6:	9a00      	ldr	r2, [sp, #0]
  4124b8:	4633      	mov	r3, r6
  4124ba:	f04f 0900 	mov.w	r9, #0
  4124be:	e000      	b.n	4124c2 <__multiply+0x7a>
  4124c0:	460b      	mov	r3, r1
  4124c2:	f852 7b04 	ldr.w	r7, [r2], #4
  4124c6:	6819      	ldr	r1, [r3, #0]
  4124c8:	fa1f fb87 	uxth.w	fp, r7
  4124cc:	fa1f fa81 	uxth.w	sl, r1
  4124d0:	0c38      	lsrs	r0, r7, #16
  4124d2:	0c09      	lsrs	r1, r1, #16
  4124d4:	fb04 aa0b 	mla	sl, r4, fp, sl
  4124d8:	fb04 1000 	mla	r0, r4, r0, r1
  4124dc:	44d1      	add	r9, sl
  4124de:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4124e2:	fa1f f989 	uxth.w	r9, r9
  4124e6:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4124ea:	4619      	mov	r1, r3
  4124ec:	4295      	cmp	r5, r2
  4124ee:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4124f2:	f841 7b04 	str.w	r7, [r1], #4
  4124f6:	d8e3      	bhi.n	4124c0 <__multiply+0x78>
  4124f8:	f8c3 9004 	str.w	r9, [r3, #4]
  4124fc:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  412500:	ea5f 4913 	movs.w	r9, r3, lsr #16
  412504:	d024      	beq.n	412550 <__multiply+0x108>
  412506:	f8d6 a000 	ldr.w	sl, [r6]
  41250a:	9b00      	ldr	r3, [sp, #0]
  41250c:	4650      	mov	r0, sl
  41250e:	4631      	mov	r1, r6
  412510:	f04f 0b00 	mov.w	fp, #0
  412514:	e000      	b.n	412518 <__multiply+0xd0>
  412516:	4611      	mov	r1, r2
  412518:	881a      	ldrh	r2, [r3, #0]
  41251a:	0c00      	lsrs	r0, r0, #16
  41251c:	fb09 0002 	mla	r0, r9, r2, r0
  412520:	fa1f fa8a 	uxth.w	sl, sl
  412524:	4483      	add	fp, r0
  412526:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  41252a:	460a      	mov	r2, r1
  41252c:	f842 0b04 	str.w	r0, [r2], #4
  412530:	f853 7b04 	ldr.w	r7, [r3], #4
  412534:	6848      	ldr	r0, [r1, #4]
  412536:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  41253a:	b284      	uxth	r4, r0
  41253c:	fb09 4a0a 	mla	sl, r9, sl, r4
  412540:	429d      	cmp	r5, r3
  412542:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  412546:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  41254a:	d8e4      	bhi.n	412516 <__multiply+0xce>
  41254c:	f8c1 a004 	str.w	sl, [r1, #4]
  412550:	45e0      	cmp	r8, ip
  412552:	f106 0604 	add.w	r6, r6, #4
  412556:	d8aa      	bhi.n	4124ae <__multiply+0x66>
  412558:	f8dd 8008 	ldr.w	r8, [sp, #8]
  41255c:	9f03      	ldr	r7, [sp, #12]
  41255e:	2f00      	cmp	r7, #0
  412560:	dd0a      	ble.n	412578 <__multiply+0x130>
  412562:	f858 3c04 	ldr.w	r3, [r8, #-4]
  412566:	f1a8 0804 	sub.w	r8, r8, #4
  41256a:	b11b      	cbz	r3, 412574 <__multiply+0x12c>
  41256c:	e004      	b.n	412578 <__multiply+0x130>
  41256e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  412572:	b90b      	cbnz	r3, 412578 <__multiply+0x130>
  412574:	3f01      	subs	r7, #1
  412576:	d1fa      	bne.n	41256e <__multiply+0x126>
  412578:	9b01      	ldr	r3, [sp, #4]
  41257a:	4618      	mov	r0, r3
  41257c:	611f      	str	r7, [r3, #16]
  41257e:	b005      	add	sp, #20
  412580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00412584 <__pow5mult>:
  412584:	f012 0303 	ands.w	r3, r2, #3
  412588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41258c:	4614      	mov	r4, r2
  41258e:	4607      	mov	r7, r0
  412590:	460e      	mov	r6, r1
  412592:	d12c      	bne.n	4125ee <__pow5mult+0x6a>
  412594:	10a4      	asrs	r4, r4, #2
  412596:	d01c      	beq.n	4125d2 <__pow5mult+0x4e>
  412598:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  41259a:	2d00      	cmp	r5, #0
  41259c:	d030      	beq.n	412600 <__pow5mult+0x7c>
  41259e:	f04f 0800 	mov.w	r8, #0
  4125a2:	e004      	b.n	4125ae <__pow5mult+0x2a>
  4125a4:	1064      	asrs	r4, r4, #1
  4125a6:	d014      	beq.n	4125d2 <__pow5mult+0x4e>
  4125a8:	6828      	ldr	r0, [r5, #0]
  4125aa:	b1a8      	cbz	r0, 4125d8 <__pow5mult+0x54>
  4125ac:	4605      	mov	r5, r0
  4125ae:	07e3      	lsls	r3, r4, #31
  4125b0:	d5f8      	bpl.n	4125a4 <__pow5mult+0x20>
  4125b2:	4638      	mov	r0, r7
  4125b4:	4631      	mov	r1, r6
  4125b6:	462a      	mov	r2, r5
  4125b8:	f7ff ff46 	bl	412448 <__multiply>
  4125bc:	b1ae      	cbz	r6, 4125ea <__pow5mult+0x66>
  4125be:	6872      	ldr	r2, [r6, #4]
  4125c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4125c2:	1064      	asrs	r4, r4, #1
  4125c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4125c8:	6031      	str	r1, [r6, #0]
  4125ca:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4125ce:	4606      	mov	r6, r0
  4125d0:	d1ea      	bne.n	4125a8 <__pow5mult+0x24>
  4125d2:	4630      	mov	r0, r6
  4125d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4125d8:	4638      	mov	r0, r7
  4125da:	4629      	mov	r1, r5
  4125dc:	462a      	mov	r2, r5
  4125de:	f7ff ff33 	bl	412448 <__multiply>
  4125e2:	6028      	str	r0, [r5, #0]
  4125e4:	f8c0 8000 	str.w	r8, [r0]
  4125e8:	e7e0      	b.n	4125ac <__pow5mult+0x28>
  4125ea:	4606      	mov	r6, r0
  4125ec:	e7da      	b.n	4125a4 <__pow5mult+0x20>
  4125ee:	4a0b      	ldr	r2, [pc, #44]	; (41261c <__pow5mult+0x98>)
  4125f0:	3b01      	subs	r3, #1
  4125f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4125f6:	2300      	movs	r3, #0
  4125f8:	f7ff fe38 	bl	41226c <__multadd>
  4125fc:	4606      	mov	r6, r0
  4125fe:	e7c9      	b.n	412594 <__pow5mult+0x10>
  412600:	2101      	movs	r1, #1
  412602:	4638      	mov	r0, r7
  412604:	f7ff fe02 	bl	41220c <_Balloc>
  412608:	f240 2171 	movw	r1, #625	; 0x271
  41260c:	2201      	movs	r2, #1
  41260e:	2300      	movs	r3, #0
  412610:	6141      	str	r1, [r0, #20]
  412612:	6102      	str	r2, [r0, #16]
  412614:	4605      	mov	r5, r0
  412616:	64b8      	str	r0, [r7, #72]	; 0x48
  412618:	6003      	str	r3, [r0, #0]
  41261a:	e7c0      	b.n	41259e <__pow5mult+0x1a>
  41261c:	00414e80 	.word	0x00414e80

00412620 <__lshift>:
  412620:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412624:	690b      	ldr	r3, [r1, #16]
  412626:	ea4f 1a62 	mov.w	sl, r2, asr #5
  41262a:	eb0a 0903 	add.w	r9, sl, r3
  41262e:	688b      	ldr	r3, [r1, #8]
  412630:	f109 0601 	add.w	r6, r9, #1
  412634:	429e      	cmp	r6, r3
  412636:	460f      	mov	r7, r1
  412638:	4693      	mov	fp, r2
  41263a:	4680      	mov	r8, r0
  41263c:	6849      	ldr	r1, [r1, #4]
  41263e:	dd04      	ble.n	41264a <__lshift+0x2a>
  412640:	005b      	lsls	r3, r3, #1
  412642:	429e      	cmp	r6, r3
  412644:	f101 0101 	add.w	r1, r1, #1
  412648:	dcfa      	bgt.n	412640 <__lshift+0x20>
  41264a:	4640      	mov	r0, r8
  41264c:	f7ff fdde 	bl	41220c <_Balloc>
  412650:	f1ba 0f00 	cmp.w	sl, #0
  412654:	f100 0414 	add.w	r4, r0, #20
  412658:	dd09      	ble.n	41266e <__lshift+0x4e>
  41265a:	2300      	movs	r3, #0
  41265c:	461a      	mov	r2, r3
  41265e:	4625      	mov	r5, r4
  412660:	3301      	adds	r3, #1
  412662:	4553      	cmp	r3, sl
  412664:	f845 2b04 	str.w	r2, [r5], #4
  412668:	d1fa      	bne.n	412660 <__lshift+0x40>
  41266a:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  41266e:	693a      	ldr	r2, [r7, #16]
  412670:	f107 0314 	add.w	r3, r7, #20
  412674:	f01b 0b1f 	ands.w	fp, fp, #31
  412678:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  41267c:	d021      	beq.n	4126c2 <__lshift+0xa2>
  41267e:	f1cb 0a20 	rsb	sl, fp, #32
  412682:	2200      	movs	r2, #0
  412684:	e000      	b.n	412688 <__lshift+0x68>
  412686:	462c      	mov	r4, r5
  412688:	6819      	ldr	r1, [r3, #0]
  41268a:	4625      	mov	r5, r4
  41268c:	fa01 f10b 	lsl.w	r1, r1, fp
  412690:	430a      	orrs	r2, r1
  412692:	f845 2b04 	str.w	r2, [r5], #4
  412696:	f853 2b04 	ldr.w	r2, [r3], #4
  41269a:	4563      	cmp	r3, ip
  41269c:	fa22 f20a 	lsr.w	r2, r2, sl
  4126a0:	d3f1      	bcc.n	412686 <__lshift+0x66>
  4126a2:	6062      	str	r2, [r4, #4]
  4126a4:	b10a      	cbz	r2, 4126aa <__lshift+0x8a>
  4126a6:	f109 0602 	add.w	r6, r9, #2
  4126aa:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4126ae:	687a      	ldr	r2, [r7, #4]
  4126b0:	3e01      	subs	r6, #1
  4126b2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4126b6:	6106      	str	r6, [r0, #16]
  4126b8:	6039      	str	r1, [r7, #0]
  4126ba:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4126be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4126c2:	f853 2b04 	ldr.w	r2, [r3], #4
  4126c6:	459c      	cmp	ip, r3
  4126c8:	f844 2b04 	str.w	r2, [r4], #4
  4126cc:	d9ed      	bls.n	4126aa <__lshift+0x8a>
  4126ce:	f853 2b04 	ldr.w	r2, [r3], #4
  4126d2:	459c      	cmp	ip, r3
  4126d4:	f844 2b04 	str.w	r2, [r4], #4
  4126d8:	d8f3      	bhi.n	4126c2 <__lshift+0xa2>
  4126da:	e7e6      	b.n	4126aa <__lshift+0x8a>

004126dc <__mcmp>:
  4126dc:	6902      	ldr	r2, [r0, #16]
  4126de:	690b      	ldr	r3, [r1, #16]
  4126e0:	b410      	push	{r4}
  4126e2:	1ad2      	subs	r2, r2, r3
  4126e4:	d115      	bne.n	412712 <__mcmp+0x36>
  4126e6:	009b      	lsls	r3, r3, #2
  4126e8:	3014      	adds	r0, #20
  4126ea:	3114      	adds	r1, #20
  4126ec:	4419      	add	r1, r3
  4126ee:	4403      	add	r3, r0
  4126f0:	e001      	b.n	4126f6 <__mcmp+0x1a>
  4126f2:	4298      	cmp	r0, r3
  4126f4:	d211      	bcs.n	41271a <__mcmp+0x3e>
  4126f6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4126fa:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4126fe:	42a2      	cmp	r2, r4
  412700:	d0f7      	beq.n	4126f2 <__mcmp+0x16>
  412702:	4294      	cmp	r4, r2
  412704:	bf94      	ite	ls
  412706:	2001      	movls	r0, #1
  412708:	f04f 30ff 	movhi.w	r0, #4294967295
  41270c:	f85d 4b04 	ldr.w	r4, [sp], #4
  412710:	4770      	bx	lr
  412712:	4610      	mov	r0, r2
  412714:	f85d 4b04 	ldr.w	r4, [sp], #4
  412718:	4770      	bx	lr
  41271a:	2000      	movs	r0, #0
  41271c:	f85d 4b04 	ldr.w	r4, [sp], #4
  412720:	4770      	bx	lr
  412722:	bf00      	nop

00412724 <__mdiff>:
  412724:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  412728:	460d      	mov	r5, r1
  41272a:	4604      	mov	r4, r0
  41272c:	4611      	mov	r1, r2
  41272e:	4628      	mov	r0, r5
  412730:	4616      	mov	r6, r2
  412732:	f7ff ffd3 	bl	4126dc <__mcmp>
  412736:	1e07      	subs	r7, r0, #0
  412738:	d056      	beq.n	4127e8 <__mdiff+0xc4>
  41273a:	db4f      	blt.n	4127dc <__mdiff+0xb8>
  41273c:	f04f 0900 	mov.w	r9, #0
  412740:	6869      	ldr	r1, [r5, #4]
  412742:	4620      	mov	r0, r4
  412744:	f7ff fd62 	bl	41220c <_Balloc>
  412748:	692f      	ldr	r7, [r5, #16]
  41274a:	6932      	ldr	r2, [r6, #16]
  41274c:	3514      	adds	r5, #20
  41274e:	3614      	adds	r6, #20
  412750:	f8c0 900c 	str.w	r9, [r0, #12]
  412754:	f100 0314 	add.w	r3, r0, #20
  412758:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  41275c:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  412760:	2100      	movs	r1, #0
  412762:	f855 4b04 	ldr.w	r4, [r5], #4
  412766:	f856 2b04 	ldr.w	r2, [r6], #4
  41276a:	fa1f fa84 	uxth.w	sl, r4
  41276e:	448a      	add	sl, r1
  412770:	fa1f f982 	uxth.w	r9, r2
  412774:	0c11      	lsrs	r1, r2, #16
  412776:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  41277a:	ebc9 020a 	rsb	r2, r9, sl
  41277e:	eb01 4122 	add.w	r1, r1, r2, asr #16
  412782:	b292      	uxth	r2, r2
  412784:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  412788:	45b0      	cmp	r8, r6
  41278a:	f843 2b04 	str.w	r2, [r3], #4
  41278e:	ea4f 4121 	mov.w	r1, r1, asr #16
  412792:	462c      	mov	r4, r5
  412794:	d8e5      	bhi.n	412762 <__mdiff+0x3e>
  412796:	45ac      	cmp	ip, r5
  412798:	4698      	mov	r8, r3
  41279a:	d915      	bls.n	4127c8 <__mdiff+0xa4>
  41279c:	f854 6b04 	ldr.w	r6, [r4], #4
  4127a0:	b2b2      	uxth	r2, r6
  4127a2:	4411      	add	r1, r2
  4127a4:	0c36      	lsrs	r6, r6, #16
  4127a6:	eb06 4621 	add.w	r6, r6, r1, asr #16
  4127aa:	b289      	uxth	r1, r1
  4127ac:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  4127b0:	45a4      	cmp	ip, r4
  4127b2:	f843 2b04 	str.w	r2, [r3], #4
  4127b6:	ea4f 4126 	mov.w	r1, r6, asr #16
  4127ba:	d8ef      	bhi.n	41279c <__mdiff+0x78>
  4127bc:	43eb      	mvns	r3, r5
  4127be:	4463      	add	r3, ip
  4127c0:	f023 0303 	bic.w	r3, r3, #3
  4127c4:	3304      	adds	r3, #4
  4127c6:	4443      	add	r3, r8
  4127c8:	3b04      	subs	r3, #4
  4127ca:	b922      	cbnz	r2, 4127d6 <__mdiff+0xb2>
  4127cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4127d0:	3f01      	subs	r7, #1
  4127d2:	2a00      	cmp	r2, #0
  4127d4:	d0fa      	beq.n	4127cc <__mdiff+0xa8>
  4127d6:	6107      	str	r7, [r0, #16]
  4127d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4127dc:	462b      	mov	r3, r5
  4127de:	f04f 0901 	mov.w	r9, #1
  4127e2:	4635      	mov	r5, r6
  4127e4:	461e      	mov	r6, r3
  4127e6:	e7ab      	b.n	412740 <__mdiff+0x1c>
  4127e8:	4620      	mov	r0, r4
  4127ea:	4639      	mov	r1, r7
  4127ec:	f7ff fd0e 	bl	41220c <_Balloc>
  4127f0:	2301      	movs	r3, #1
  4127f2:	6147      	str	r7, [r0, #20]
  4127f4:	6103      	str	r3, [r0, #16]
  4127f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4127fa:	bf00      	nop

004127fc <__ulp>:
  4127fc:	4b0e      	ldr	r3, [pc, #56]	; (412838 <__ulp+0x3c>)
  4127fe:	400b      	ands	r3, r1
  412800:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  412804:	2b00      	cmp	r3, #0
  412806:	dd02      	ble.n	41280e <__ulp+0x12>
  412808:	4619      	mov	r1, r3
  41280a:	2000      	movs	r0, #0
  41280c:	4770      	bx	lr
  41280e:	425b      	negs	r3, r3
  412810:	151b      	asrs	r3, r3, #20
  412812:	2b13      	cmp	r3, #19
  412814:	dd0a      	ble.n	41282c <__ulp+0x30>
  412816:	2b32      	cmp	r3, #50	; 0x32
  412818:	bfdd      	ittte	le
  41281a:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  41281e:	2201      	movle	r2, #1
  412820:	fa02 f303 	lslle.w	r3, r2, r3
  412824:	2301      	movgt	r3, #1
  412826:	2100      	movs	r1, #0
  412828:	4618      	mov	r0, r3
  41282a:	4770      	bx	lr
  41282c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  412830:	fa42 f103 	asr.w	r1, r2, r3
  412834:	2000      	movs	r0, #0
  412836:	4770      	bx	lr
  412838:	7ff00000 	.word	0x7ff00000

0041283c <__b2d>:
  41283c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41283e:	6904      	ldr	r4, [r0, #16]
  412840:	f100 0614 	add.w	r6, r0, #20
  412844:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  412848:	f854 5c04 	ldr.w	r5, [r4, #-4]
  41284c:	460f      	mov	r7, r1
  41284e:	4628      	mov	r0, r5
  412850:	f7ff fda2 	bl	412398 <__hi0bits>
  412854:	f1c0 0320 	rsb	r3, r0, #32
  412858:	280a      	cmp	r0, #10
  41285a:	603b      	str	r3, [r7, #0]
  41285c:	f1a4 0104 	sub.w	r1, r4, #4
  412860:	dc19      	bgt.n	412896 <__b2d+0x5a>
  412862:	428e      	cmp	r6, r1
  412864:	f1c0 070b 	rsb	r7, r0, #11
  412868:	bf38      	it	cc
  41286a:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  41286e:	fa25 fc07 	lsr.w	ip, r5, r7
  412872:	f100 0015 	add.w	r0, r0, #21
  412876:	bf38      	it	cc
  412878:	fa21 f707 	lsrcc.w	r7, r1, r7
  41287c:	fa05 f500 	lsl.w	r5, r5, r0
  412880:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  412884:	bf28      	it	cs
  412886:	2700      	movcs	r7, #0
  412888:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  41288c:	ea47 0205 	orr.w	r2, r7, r5
  412890:	4610      	mov	r0, r2
  412892:	4619      	mov	r1, r3
  412894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  412896:	428e      	cmp	r6, r1
  412898:	bf36      	itet	cc
  41289a:	f1a4 0108 	subcc.w	r1, r4, #8
  41289e:	2400      	movcs	r4, #0
  4128a0:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  4128a4:	f1b0 070b 	subs.w	r7, r0, #11
  4128a8:	d01b      	beq.n	4128e2 <__b2d+0xa6>
  4128aa:	42b1      	cmp	r1, r6
  4128ac:	bf88      	it	hi
  4128ae:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  4128b2:	fa05 f507 	lsl.w	r5, r5, r7
  4128b6:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4128ba:	fa24 fc00 	lsr.w	ip, r4, r0
  4128be:	bf88      	it	hi
  4128c0:	fa21 f000 	lsrhi.w	r0, r1, r0
  4128c4:	fa04 f407 	lsl.w	r4, r4, r7
  4128c8:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  4128cc:	bf98      	it	ls
  4128ce:	2000      	movls	r0, #0
  4128d0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  4128d4:	ea45 030c 	orr.w	r3, r5, ip
  4128d8:	ea40 0204 	orr.w	r2, r0, r4
  4128dc:	4610      	mov	r0, r2
  4128de:	4619      	mov	r1, r3
  4128e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4128e2:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  4128e6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4128ea:	4622      	mov	r2, r4
  4128ec:	4610      	mov	r0, r2
  4128ee:	4619      	mov	r1, r3
  4128f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4128f2:	bf00      	nop

004128f4 <__d2b>:
  4128f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4128f8:	2101      	movs	r1, #1
  4128fa:	b083      	sub	sp, #12
  4128fc:	461d      	mov	r5, r3
  4128fe:	f3c3 560a 	ubfx	r6, r3, #20, #11
  412902:	4614      	mov	r4, r2
  412904:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  412906:	f7ff fc81 	bl	41220c <_Balloc>
  41290a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  41290e:	4680      	mov	r8, r0
  412910:	b10e      	cbz	r6, 412916 <__d2b+0x22>
  412912:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  412916:	9301      	str	r3, [sp, #4]
  412918:	b324      	cbz	r4, 412964 <__d2b+0x70>
  41291a:	a802      	add	r0, sp, #8
  41291c:	f840 4d08 	str.w	r4, [r0, #-8]!
  412920:	4668      	mov	r0, sp
  412922:	f7ff fd59 	bl	4123d8 <__lo0bits>
  412926:	2800      	cmp	r0, #0
  412928:	d135      	bne.n	412996 <__d2b+0xa2>
  41292a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  41292e:	f8c8 2014 	str.w	r2, [r8, #20]
  412932:	2b00      	cmp	r3, #0
  412934:	bf0c      	ite	eq
  412936:	2401      	moveq	r4, #1
  412938:	2402      	movne	r4, #2
  41293a:	f8c8 3018 	str.w	r3, [r8, #24]
  41293e:	f8c8 4010 	str.w	r4, [r8, #16]
  412942:	b9de      	cbnz	r6, 41297c <__d2b+0x88>
  412944:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  412948:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  41294c:	6038      	str	r0, [r7, #0]
  41294e:	6918      	ldr	r0, [r3, #16]
  412950:	f7ff fd22 	bl	412398 <__hi0bits>
  412954:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  412956:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  41295a:	6018      	str	r0, [r3, #0]
  41295c:	4640      	mov	r0, r8
  41295e:	b003      	add	sp, #12
  412960:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412964:	a801      	add	r0, sp, #4
  412966:	f7ff fd37 	bl	4123d8 <__lo0bits>
  41296a:	9b01      	ldr	r3, [sp, #4]
  41296c:	2401      	movs	r4, #1
  41296e:	3020      	adds	r0, #32
  412970:	f8c8 3014 	str.w	r3, [r8, #20]
  412974:	f8c8 4010 	str.w	r4, [r8, #16]
  412978:	2e00      	cmp	r6, #0
  41297a:	d0e3      	beq.n	412944 <__d2b+0x50>
  41297c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  412980:	eb09 0300 	add.w	r3, r9, r0
  412984:	603b      	str	r3, [r7, #0]
  412986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  412988:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  41298c:	6018      	str	r0, [r3, #0]
  41298e:	4640      	mov	r0, r8
  412990:	b003      	add	sp, #12
  412992:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  412996:	9b01      	ldr	r3, [sp, #4]
  412998:	f1c0 0120 	rsb	r1, r0, #32
  41299c:	fa03 f101 	lsl.w	r1, r3, r1
  4129a0:	40c3      	lsrs	r3, r0
  4129a2:	9a00      	ldr	r2, [sp, #0]
  4129a4:	9301      	str	r3, [sp, #4]
  4129a6:	430a      	orrs	r2, r1
  4129a8:	f8c8 2014 	str.w	r2, [r8, #20]
  4129ac:	e7c1      	b.n	412932 <__d2b+0x3e>
  4129ae:	bf00      	nop

004129b0 <__ratio>:
  4129b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4129b2:	b083      	sub	sp, #12
  4129b4:	460e      	mov	r6, r1
  4129b6:	4669      	mov	r1, sp
  4129b8:	4607      	mov	r7, r0
  4129ba:	f7ff ff3f 	bl	41283c <__b2d>
  4129be:	4604      	mov	r4, r0
  4129c0:	460d      	mov	r5, r1
  4129c2:	4630      	mov	r0, r6
  4129c4:	a901      	add	r1, sp, #4
  4129c6:	f7ff ff39 	bl	41283c <__b2d>
  4129ca:	693f      	ldr	r7, [r7, #16]
  4129cc:	6936      	ldr	r6, [r6, #16]
  4129ce:	4602      	mov	r2, r0
  4129d0:	460b      	mov	r3, r1
  4129d2:	ebc6 0e07 	rsb	lr, r6, r7
  4129d6:	e89d 0003 	ldmia.w	sp, {r0, r1}
  4129da:	1a41      	subs	r1, r0, r1
  4129dc:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  4129e0:	f1be 0f00 	cmp.w	lr, #0
  4129e4:	dd08      	ble.n	4129f8 <__ratio+0x48>
  4129e6:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  4129ea:	460d      	mov	r5, r1
  4129ec:	4620      	mov	r0, r4
  4129ee:	4629      	mov	r1, r5
  4129f0:	f7f8 fa0a 	bl	40ae08 <__aeabi_ddiv>
  4129f4:	b003      	add	sp, #12
  4129f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4129f8:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  4129fc:	463b      	mov	r3, r7
  4129fe:	e7f5      	b.n	4129ec <__ratio+0x3c>

00412a00 <__copybits>:
  412a00:	b470      	push	{r4, r5, r6}
  412a02:	6915      	ldr	r5, [r2, #16]
  412a04:	f102 0314 	add.w	r3, r2, #20
  412a08:	3901      	subs	r1, #1
  412a0a:	114e      	asrs	r6, r1, #5
  412a0c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  412a10:	3601      	adds	r6, #1
  412a12:	42ab      	cmp	r3, r5
  412a14:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  412a18:	d20c      	bcs.n	412a34 <__copybits+0x34>
  412a1a:	4601      	mov	r1, r0
  412a1c:	f853 4b04 	ldr.w	r4, [r3], #4
  412a20:	429d      	cmp	r5, r3
  412a22:	f841 4b04 	str.w	r4, [r1], #4
  412a26:	d8f9      	bhi.n	412a1c <__copybits+0x1c>
  412a28:	1aab      	subs	r3, r5, r2
  412a2a:	3b15      	subs	r3, #21
  412a2c:	f023 0303 	bic.w	r3, r3, #3
  412a30:	3304      	adds	r3, #4
  412a32:	4418      	add	r0, r3
  412a34:	4286      	cmp	r6, r0
  412a36:	d904      	bls.n	412a42 <__copybits+0x42>
  412a38:	2300      	movs	r3, #0
  412a3a:	f840 3b04 	str.w	r3, [r0], #4
  412a3e:	4286      	cmp	r6, r0
  412a40:	d8fb      	bhi.n	412a3a <__copybits+0x3a>
  412a42:	bc70      	pop	{r4, r5, r6}
  412a44:	4770      	bx	lr
  412a46:	bf00      	nop

00412a48 <__any_on>:
  412a48:	6903      	ldr	r3, [r0, #16]
  412a4a:	114a      	asrs	r2, r1, #5
  412a4c:	4293      	cmp	r3, r2
  412a4e:	b410      	push	{r4}
  412a50:	f100 0414 	add.w	r4, r0, #20
  412a54:	da10      	bge.n	412a78 <__any_on+0x30>
  412a56:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  412a5a:	429c      	cmp	r4, r3
  412a5c:	d221      	bcs.n	412aa2 <__any_on+0x5a>
  412a5e:	f853 0c04 	ldr.w	r0, [r3, #-4]
  412a62:	3b04      	subs	r3, #4
  412a64:	b118      	cbz	r0, 412a6e <__any_on+0x26>
  412a66:	e015      	b.n	412a94 <__any_on+0x4c>
  412a68:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  412a6c:	b992      	cbnz	r2, 412a94 <__any_on+0x4c>
  412a6e:	429c      	cmp	r4, r3
  412a70:	d3fa      	bcc.n	412a68 <__any_on+0x20>
  412a72:	f85d 4b04 	ldr.w	r4, [sp], #4
  412a76:	4770      	bx	lr
  412a78:	dd10      	ble.n	412a9c <__any_on+0x54>
  412a7a:	f011 011f 	ands.w	r1, r1, #31
  412a7e:	d00d      	beq.n	412a9c <__any_on+0x54>
  412a80:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  412a84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412a88:	fa20 f201 	lsr.w	r2, r0, r1
  412a8c:	fa02 f101 	lsl.w	r1, r2, r1
  412a90:	4281      	cmp	r1, r0
  412a92:	d0e2      	beq.n	412a5a <__any_on+0x12>
  412a94:	2001      	movs	r0, #1
  412a96:	f85d 4b04 	ldr.w	r4, [sp], #4
  412a9a:	4770      	bx	lr
  412a9c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  412aa0:	e7db      	b.n	412a5a <__any_on+0x12>
  412aa2:	2000      	movs	r0, #0
  412aa4:	e7e5      	b.n	412a72 <__any_on+0x2a>
  412aa6:	bf00      	nop

00412aa8 <_realloc_r>:
  412aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412aac:	460c      	mov	r4, r1
  412aae:	b083      	sub	sp, #12
  412ab0:	4690      	mov	r8, r2
  412ab2:	4681      	mov	r9, r0
  412ab4:	2900      	cmp	r1, #0
  412ab6:	f000 80ba 	beq.w	412c2e <_realloc_r+0x186>
  412aba:	f7ff fba3 	bl	412204 <__malloc_lock>
  412abe:	f108 060b 	add.w	r6, r8, #11
  412ac2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412ac6:	2e16      	cmp	r6, #22
  412ac8:	f023 0503 	bic.w	r5, r3, #3
  412acc:	f1a4 0708 	sub.w	r7, r4, #8
  412ad0:	d84b      	bhi.n	412b6a <_realloc_r+0xc2>
  412ad2:	2110      	movs	r1, #16
  412ad4:	460e      	mov	r6, r1
  412ad6:	45b0      	cmp	r8, r6
  412ad8:	d84c      	bhi.n	412b74 <_realloc_r+0xcc>
  412ada:	428d      	cmp	r5, r1
  412adc:	da51      	bge.n	412b82 <_realloc_r+0xda>
  412ade:	f8df b384 	ldr.w	fp, [pc, #900]	; 412e64 <_realloc_r+0x3bc>
  412ae2:	1978      	adds	r0, r7, r5
  412ae4:	f8db e008 	ldr.w	lr, [fp, #8]
  412ae8:	4586      	cmp	lr, r0
  412aea:	f000 80a6 	beq.w	412c3a <_realloc_r+0x192>
  412aee:	6842      	ldr	r2, [r0, #4]
  412af0:	f022 0c01 	bic.w	ip, r2, #1
  412af4:	4484      	add	ip, r0
  412af6:	f8dc c004 	ldr.w	ip, [ip, #4]
  412afa:	f01c 0f01 	tst.w	ip, #1
  412afe:	d054      	beq.n	412baa <_realloc_r+0x102>
  412b00:	2200      	movs	r2, #0
  412b02:	4610      	mov	r0, r2
  412b04:	07db      	lsls	r3, r3, #31
  412b06:	d46f      	bmi.n	412be8 <_realloc_r+0x140>
  412b08:	f854 3c08 	ldr.w	r3, [r4, #-8]
  412b0c:	ebc3 0a07 	rsb	sl, r3, r7
  412b10:	f8da 3004 	ldr.w	r3, [sl, #4]
  412b14:	f023 0303 	bic.w	r3, r3, #3
  412b18:	442b      	add	r3, r5
  412b1a:	2800      	cmp	r0, #0
  412b1c:	d062      	beq.n	412be4 <_realloc_r+0x13c>
  412b1e:	4570      	cmp	r0, lr
  412b20:	f000 80e9 	beq.w	412cf6 <_realloc_r+0x24e>
  412b24:	eb02 0e03 	add.w	lr, r2, r3
  412b28:	458e      	cmp	lr, r1
  412b2a:	db5b      	blt.n	412be4 <_realloc_r+0x13c>
  412b2c:	68c3      	ldr	r3, [r0, #12]
  412b2e:	6882      	ldr	r2, [r0, #8]
  412b30:	46d0      	mov	r8, sl
  412b32:	60d3      	str	r3, [r2, #12]
  412b34:	609a      	str	r2, [r3, #8]
  412b36:	f858 1f08 	ldr.w	r1, [r8, #8]!
  412b3a:	f8da 300c 	ldr.w	r3, [sl, #12]
  412b3e:	1f2a      	subs	r2, r5, #4
  412b40:	2a24      	cmp	r2, #36	; 0x24
  412b42:	60cb      	str	r3, [r1, #12]
  412b44:	6099      	str	r1, [r3, #8]
  412b46:	f200 8123 	bhi.w	412d90 <_realloc_r+0x2e8>
  412b4a:	2a13      	cmp	r2, #19
  412b4c:	f240 80b0 	bls.w	412cb0 <_realloc_r+0x208>
  412b50:	6823      	ldr	r3, [r4, #0]
  412b52:	2a1b      	cmp	r2, #27
  412b54:	f8ca 3008 	str.w	r3, [sl, #8]
  412b58:	6863      	ldr	r3, [r4, #4]
  412b5a:	f8ca 300c 	str.w	r3, [sl, #12]
  412b5e:	f200 812b 	bhi.w	412db8 <_realloc_r+0x310>
  412b62:	3408      	adds	r4, #8
  412b64:	f10a 0310 	add.w	r3, sl, #16
  412b68:	e0a3      	b.n	412cb2 <_realloc_r+0x20a>
  412b6a:	f026 0607 	bic.w	r6, r6, #7
  412b6e:	2e00      	cmp	r6, #0
  412b70:	4631      	mov	r1, r6
  412b72:	dab0      	bge.n	412ad6 <_realloc_r+0x2e>
  412b74:	230c      	movs	r3, #12
  412b76:	2000      	movs	r0, #0
  412b78:	f8c9 3000 	str.w	r3, [r9]
  412b7c:	b003      	add	sp, #12
  412b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412b82:	46a0      	mov	r8, r4
  412b84:	1baa      	subs	r2, r5, r6
  412b86:	2a0f      	cmp	r2, #15
  412b88:	f003 0301 	and.w	r3, r3, #1
  412b8c:	d81a      	bhi.n	412bc4 <_realloc_r+0x11c>
  412b8e:	432b      	orrs	r3, r5
  412b90:	607b      	str	r3, [r7, #4]
  412b92:	443d      	add	r5, r7
  412b94:	686b      	ldr	r3, [r5, #4]
  412b96:	f043 0301 	orr.w	r3, r3, #1
  412b9a:	606b      	str	r3, [r5, #4]
  412b9c:	4648      	mov	r0, r9
  412b9e:	f7ff fb33 	bl	412208 <__malloc_unlock>
  412ba2:	4640      	mov	r0, r8
  412ba4:	b003      	add	sp, #12
  412ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  412baa:	f022 0203 	bic.w	r2, r2, #3
  412bae:	eb02 0c05 	add.w	ip, r2, r5
  412bb2:	458c      	cmp	ip, r1
  412bb4:	dba6      	blt.n	412b04 <_realloc_r+0x5c>
  412bb6:	68c2      	ldr	r2, [r0, #12]
  412bb8:	6881      	ldr	r1, [r0, #8]
  412bba:	46a0      	mov	r8, r4
  412bbc:	60ca      	str	r2, [r1, #12]
  412bbe:	4665      	mov	r5, ip
  412bc0:	6091      	str	r1, [r2, #8]
  412bc2:	e7df      	b.n	412b84 <_realloc_r+0xdc>
  412bc4:	19b9      	adds	r1, r7, r6
  412bc6:	4333      	orrs	r3, r6
  412bc8:	f042 0001 	orr.w	r0, r2, #1
  412bcc:	607b      	str	r3, [r7, #4]
  412bce:	440a      	add	r2, r1
  412bd0:	6048      	str	r0, [r1, #4]
  412bd2:	6853      	ldr	r3, [r2, #4]
  412bd4:	3108      	adds	r1, #8
  412bd6:	f043 0301 	orr.w	r3, r3, #1
  412bda:	6053      	str	r3, [r2, #4]
  412bdc:	4648      	mov	r0, r9
  412bde:	f7fe f913 	bl	410e08 <_free_r>
  412be2:	e7db      	b.n	412b9c <_realloc_r+0xf4>
  412be4:	428b      	cmp	r3, r1
  412be6:	da33      	bge.n	412c50 <_realloc_r+0x1a8>
  412be8:	4641      	mov	r1, r8
  412bea:	4648      	mov	r0, r9
  412bec:	f7fe ffbe 	bl	411b6c <_malloc_r>
  412bf0:	4680      	mov	r8, r0
  412bf2:	2800      	cmp	r0, #0
  412bf4:	d0d2      	beq.n	412b9c <_realloc_r+0xf4>
  412bf6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412bfa:	f1a0 0108 	sub.w	r1, r0, #8
  412bfe:	f023 0201 	bic.w	r2, r3, #1
  412c02:	443a      	add	r2, r7
  412c04:	4291      	cmp	r1, r2
  412c06:	f000 80bc 	beq.w	412d82 <_realloc_r+0x2da>
  412c0a:	1f2a      	subs	r2, r5, #4
  412c0c:	2a24      	cmp	r2, #36	; 0x24
  412c0e:	d86e      	bhi.n	412cee <_realloc_r+0x246>
  412c10:	2a13      	cmp	r2, #19
  412c12:	d842      	bhi.n	412c9a <_realloc_r+0x1f2>
  412c14:	4603      	mov	r3, r0
  412c16:	4622      	mov	r2, r4
  412c18:	6811      	ldr	r1, [r2, #0]
  412c1a:	6019      	str	r1, [r3, #0]
  412c1c:	6851      	ldr	r1, [r2, #4]
  412c1e:	6059      	str	r1, [r3, #4]
  412c20:	6892      	ldr	r2, [r2, #8]
  412c22:	609a      	str	r2, [r3, #8]
  412c24:	4621      	mov	r1, r4
  412c26:	4648      	mov	r0, r9
  412c28:	f7fe f8ee 	bl	410e08 <_free_r>
  412c2c:	e7b6      	b.n	412b9c <_realloc_r+0xf4>
  412c2e:	4611      	mov	r1, r2
  412c30:	b003      	add	sp, #12
  412c32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412c36:	f7fe bf99 	b.w	411b6c <_malloc_r>
  412c3a:	f8de 2004 	ldr.w	r2, [lr, #4]
  412c3e:	f106 0c10 	add.w	ip, r6, #16
  412c42:	f022 0203 	bic.w	r2, r2, #3
  412c46:	1950      	adds	r0, r2, r5
  412c48:	4560      	cmp	r0, ip
  412c4a:	da3d      	bge.n	412cc8 <_realloc_r+0x220>
  412c4c:	4670      	mov	r0, lr
  412c4e:	e759      	b.n	412b04 <_realloc_r+0x5c>
  412c50:	46d0      	mov	r8, sl
  412c52:	f858 0f08 	ldr.w	r0, [r8, #8]!
  412c56:	f8da 100c 	ldr.w	r1, [sl, #12]
  412c5a:	1f2a      	subs	r2, r5, #4
  412c5c:	2a24      	cmp	r2, #36	; 0x24
  412c5e:	60c1      	str	r1, [r0, #12]
  412c60:	6088      	str	r0, [r1, #8]
  412c62:	f200 80a0 	bhi.w	412da6 <_realloc_r+0x2fe>
  412c66:	2a13      	cmp	r2, #19
  412c68:	f240 809b 	bls.w	412da2 <_realloc_r+0x2fa>
  412c6c:	6821      	ldr	r1, [r4, #0]
  412c6e:	2a1b      	cmp	r2, #27
  412c70:	f8ca 1008 	str.w	r1, [sl, #8]
  412c74:	6861      	ldr	r1, [r4, #4]
  412c76:	f8ca 100c 	str.w	r1, [sl, #12]
  412c7a:	f200 80b2 	bhi.w	412de2 <_realloc_r+0x33a>
  412c7e:	3408      	adds	r4, #8
  412c80:	f10a 0210 	add.w	r2, sl, #16
  412c84:	6821      	ldr	r1, [r4, #0]
  412c86:	461d      	mov	r5, r3
  412c88:	6011      	str	r1, [r2, #0]
  412c8a:	6861      	ldr	r1, [r4, #4]
  412c8c:	4657      	mov	r7, sl
  412c8e:	6051      	str	r1, [r2, #4]
  412c90:	68a3      	ldr	r3, [r4, #8]
  412c92:	6093      	str	r3, [r2, #8]
  412c94:	f8da 3004 	ldr.w	r3, [sl, #4]
  412c98:	e774      	b.n	412b84 <_realloc_r+0xdc>
  412c9a:	6823      	ldr	r3, [r4, #0]
  412c9c:	2a1b      	cmp	r2, #27
  412c9e:	6003      	str	r3, [r0, #0]
  412ca0:	6863      	ldr	r3, [r4, #4]
  412ca2:	6043      	str	r3, [r0, #4]
  412ca4:	d862      	bhi.n	412d6c <_realloc_r+0x2c4>
  412ca6:	f100 0308 	add.w	r3, r0, #8
  412caa:	f104 0208 	add.w	r2, r4, #8
  412cae:	e7b3      	b.n	412c18 <_realloc_r+0x170>
  412cb0:	4643      	mov	r3, r8
  412cb2:	6822      	ldr	r2, [r4, #0]
  412cb4:	4675      	mov	r5, lr
  412cb6:	601a      	str	r2, [r3, #0]
  412cb8:	6862      	ldr	r2, [r4, #4]
  412cba:	4657      	mov	r7, sl
  412cbc:	605a      	str	r2, [r3, #4]
  412cbe:	68a2      	ldr	r2, [r4, #8]
  412cc0:	609a      	str	r2, [r3, #8]
  412cc2:	f8da 3004 	ldr.w	r3, [sl, #4]
  412cc6:	e75d      	b.n	412b84 <_realloc_r+0xdc>
  412cc8:	1b83      	subs	r3, r0, r6
  412cca:	4437      	add	r7, r6
  412ccc:	f043 0301 	orr.w	r3, r3, #1
  412cd0:	f8cb 7008 	str.w	r7, [fp, #8]
  412cd4:	607b      	str	r3, [r7, #4]
  412cd6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  412cda:	4648      	mov	r0, r9
  412cdc:	f003 0301 	and.w	r3, r3, #1
  412ce0:	431e      	orrs	r6, r3
  412ce2:	f844 6c04 	str.w	r6, [r4, #-4]
  412ce6:	f7ff fa8f 	bl	412208 <__malloc_unlock>
  412cea:	4620      	mov	r0, r4
  412cec:	e75a      	b.n	412ba4 <_realloc_r+0xfc>
  412cee:	4621      	mov	r1, r4
  412cf0:	f7ff fa22 	bl	412138 <memmove>
  412cf4:	e796      	b.n	412c24 <_realloc_r+0x17c>
  412cf6:	eb02 0c03 	add.w	ip, r2, r3
  412cfa:	f106 0210 	add.w	r2, r6, #16
  412cfe:	4594      	cmp	ip, r2
  412d00:	f6ff af70 	blt.w	412be4 <_realloc_r+0x13c>
  412d04:	4657      	mov	r7, sl
  412d06:	f857 1f08 	ldr.w	r1, [r7, #8]!
  412d0a:	f8da 300c 	ldr.w	r3, [sl, #12]
  412d0e:	1f2a      	subs	r2, r5, #4
  412d10:	2a24      	cmp	r2, #36	; 0x24
  412d12:	60cb      	str	r3, [r1, #12]
  412d14:	6099      	str	r1, [r3, #8]
  412d16:	f200 8086 	bhi.w	412e26 <_realloc_r+0x37e>
  412d1a:	2a13      	cmp	r2, #19
  412d1c:	d977      	bls.n	412e0e <_realloc_r+0x366>
  412d1e:	6823      	ldr	r3, [r4, #0]
  412d20:	2a1b      	cmp	r2, #27
  412d22:	f8ca 3008 	str.w	r3, [sl, #8]
  412d26:	6863      	ldr	r3, [r4, #4]
  412d28:	f8ca 300c 	str.w	r3, [sl, #12]
  412d2c:	f200 8084 	bhi.w	412e38 <_realloc_r+0x390>
  412d30:	3408      	adds	r4, #8
  412d32:	f10a 0310 	add.w	r3, sl, #16
  412d36:	6822      	ldr	r2, [r4, #0]
  412d38:	601a      	str	r2, [r3, #0]
  412d3a:	6862      	ldr	r2, [r4, #4]
  412d3c:	605a      	str	r2, [r3, #4]
  412d3e:	68a2      	ldr	r2, [r4, #8]
  412d40:	609a      	str	r2, [r3, #8]
  412d42:	ebc6 020c 	rsb	r2, r6, ip
  412d46:	eb0a 0306 	add.w	r3, sl, r6
  412d4a:	f042 0201 	orr.w	r2, r2, #1
  412d4e:	f8cb 3008 	str.w	r3, [fp, #8]
  412d52:	605a      	str	r2, [r3, #4]
  412d54:	f8da 3004 	ldr.w	r3, [sl, #4]
  412d58:	4648      	mov	r0, r9
  412d5a:	f003 0301 	and.w	r3, r3, #1
  412d5e:	431e      	orrs	r6, r3
  412d60:	f8ca 6004 	str.w	r6, [sl, #4]
  412d64:	f7ff fa50 	bl	412208 <__malloc_unlock>
  412d68:	4638      	mov	r0, r7
  412d6a:	e71b      	b.n	412ba4 <_realloc_r+0xfc>
  412d6c:	68a3      	ldr	r3, [r4, #8]
  412d6e:	2a24      	cmp	r2, #36	; 0x24
  412d70:	6083      	str	r3, [r0, #8]
  412d72:	68e3      	ldr	r3, [r4, #12]
  412d74:	60c3      	str	r3, [r0, #12]
  412d76:	d02b      	beq.n	412dd0 <_realloc_r+0x328>
  412d78:	f100 0310 	add.w	r3, r0, #16
  412d7c:	f104 0210 	add.w	r2, r4, #16
  412d80:	e74a      	b.n	412c18 <_realloc_r+0x170>
  412d82:	f850 2c04 	ldr.w	r2, [r0, #-4]
  412d86:	46a0      	mov	r8, r4
  412d88:	f022 0203 	bic.w	r2, r2, #3
  412d8c:	4415      	add	r5, r2
  412d8e:	e6f9      	b.n	412b84 <_realloc_r+0xdc>
  412d90:	4621      	mov	r1, r4
  412d92:	4640      	mov	r0, r8
  412d94:	4675      	mov	r5, lr
  412d96:	4657      	mov	r7, sl
  412d98:	f7ff f9ce 	bl	412138 <memmove>
  412d9c:	f8da 3004 	ldr.w	r3, [sl, #4]
  412da0:	e6f0      	b.n	412b84 <_realloc_r+0xdc>
  412da2:	4642      	mov	r2, r8
  412da4:	e76e      	b.n	412c84 <_realloc_r+0x1dc>
  412da6:	4621      	mov	r1, r4
  412da8:	4640      	mov	r0, r8
  412daa:	461d      	mov	r5, r3
  412dac:	4657      	mov	r7, sl
  412dae:	f7ff f9c3 	bl	412138 <memmove>
  412db2:	f8da 3004 	ldr.w	r3, [sl, #4]
  412db6:	e6e5      	b.n	412b84 <_realloc_r+0xdc>
  412db8:	68a3      	ldr	r3, [r4, #8]
  412dba:	2a24      	cmp	r2, #36	; 0x24
  412dbc:	f8ca 3010 	str.w	r3, [sl, #16]
  412dc0:	68e3      	ldr	r3, [r4, #12]
  412dc2:	f8ca 3014 	str.w	r3, [sl, #20]
  412dc6:	d018      	beq.n	412dfa <_realloc_r+0x352>
  412dc8:	3410      	adds	r4, #16
  412dca:	f10a 0318 	add.w	r3, sl, #24
  412dce:	e770      	b.n	412cb2 <_realloc_r+0x20a>
  412dd0:	6922      	ldr	r2, [r4, #16]
  412dd2:	f100 0318 	add.w	r3, r0, #24
  412dd6:	6102      	str	r2, [r0, #16]
  412dd8:	6961      	ldr	r1, [r4, #20]
  412dda:	f104 0218 	add.w	r2, r4, #24
  412dde:	6141      	str	r1, [r0, #20]
  412de0:	e71a      	b.n	412c18 <_realloc_r+0x170>
  412de2:	68a1      	ldr	r1, [r4, #8]
  412de4:	2a24      	cmp	r2, #36	; 0x24
  412de6:	f8ca 1010 	str.w	r1, [sl, #16]
  412dea:	68e1      	ldr	r1, [r4, #12]
  412dec:	f8ca 1014 	str.w	r1, [sl, #20]
  412df0:	d00f      	beq.n	412e12 <_realloc_r+0x36a>
  412df2:	3410      	adds	r4, #16
  412df4:	f10a 0218 	add.w	r2, sl, #24
  412df8:	e744      	b.n	412c84 <_realloc_r+0x1dc>
  412dfa:	6922      	ldr	r2, [r4, #16]
  412dfc:	f10a 0320 	add.w	r3, sl, #32
  412e00:	f8ca 2018 	str.w	r2, [sl, #24]
  412e04:	6962      	ldr	r2, [r4, #20]
  412e06:	3418      	adds	r4, #24
  412e08:	f8ca 201c 	str.w	r2, [sl, #28]
  412e0c:	e751      	b.n	412cb2 <_realloc_r+0x20a>
  412e0e:	463b      	mov	r3, r7
  412e10:	e791      	b.n	412d36 <_realloc_r+0x28e>
  412e12:	6921      	ldr	r1, [r4, #16]
  412e14:	f10a 0220 	add.w	r2, sl, #32
  412e18:	f8ca 1018 	str.w	r1, [sl, #24]
  412e1c:	6961      	ldr	r1, [r4, #20]
  412e1e:	3418      	adds	r4, #24
  412e20:	f8ca 101c 	str.w	r1, [sl, #28]
  412e24:	e72e      	b.n	412c84 <_realloc_r+0x1dc>
  412e26:	4621      	mov	r1, r4
  412e28:	4638      	mov	r0, r7
  412e2a:	f8cd c004 	str.w	ip, [sp, #4]
  412e2e:	f7ff f983 	bl	412138 <memmove>
  412e32:	f8dd c004 	ldr.w	ip, [sp, #4]
  412e36:	e784      	b.n	412d42 <_realloc_r+0x29a>
  412e38:	68a3      	ldr	r3, [r4, #8]
  412e3a:	2a24      	cmp	r2, #36	; 0x24
  412e3c:	f8ca 3010 	str.w	r3, [sl, #16]
  412e40:	68e3      	ldr	r3, [r4, #12]
  412e42:	f8ca 3014 	str.w	r3, [sl, #20]
  412e46:	d003      	beq.n	412e50 <_realloc_r+0x3a8>
  412e48:	3410      	adds	r4, #16
  412e4a:	f10a 0318 	add.w	r3, sl, #24
  412e4e:	e772      	b.n	412d36 <_realloc_r+0x28e>
  412e50:	6922      	ldr	r2, [r4, #16]
  412e52:	f10a 0320 	add.w	r3, sl, #32
  412e56:	f8ca 2018 	str.w	r2, [sl, #24]
  412e5a:	6962      	ldr	r2, [r4, #20]
  412e5c:	3418      	adds	r4, #24
  412e5e:	f8ca 201c 	str.w	r2, [sl, #28]
  412e62:	e768      	b.n	412d36 <_realloc_r+0x28e>
  412e64:	200005f8 	.word	0x200005f8

00412e68 <__fpclassifyd>:
  412e68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  412e6c:	b410      	push	{r4}
  412e6e:	d008      	beq.n	412e82 <__fpclassifyd+0x1a>
  412e70:	4a0f      	ldr	r2, [pc, #60]	; (412eb0 <__fpclassifyd+0x48>)
  412e72:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  412e76:	4294      	cmp	r4, r2
  412e78:	d80a      	bhi.n	412e90 <__fpclassifyd+0x28>
  412e7a:	2004      	movs	r0, #4
  412e7c:	f85d 4b04 	ldr.w	r4, [sp], #4
  412e80:	4770      	bx	lr
  412e82:	2800      	cmp	r0, #0
  412e84:	bf0c      	ite	eq
  412e86:	2002      	moveq	r0, #2
  412e88:	2003      	movne	r0, #3
  412e8a:	f85d 4b04 	ldr.w	r4, [sp], #4
  412e8e:	4770      	bx	lr
  412e90:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  412e94:	d201      	bcs.n	412e9a <__fpclassifyd+0x32>
  412e96:	2003      	movs	r0, #3
  412e98:	e7f7      	b.n	412e8a <__fpclassifyd+0x22>
  412e9a:	4a06      	ldr	r2, [pc, #24]	; (412eb4 <__fpclassifyd+0x4c>)
  412e9c:	4293      	cmp	r3, r2
  412e9e:	d001      	beq.n	412ea4 <__fpclassifyd+0x3c>
  412ea0:	2000      	movs	r0, #0
  412ea2:	e7f2      	b.n	412e8a <__fpclassifyd+0x22>
  412ea4:	f1d0 0001 	rsbs	r0, r0, #1
  412ea8:	bf38      	it	cc
  412eaa:	2000      	movcc	r0, #0
  412eac:	e7ed      	b.n	412e8a <__fpclassifyd+0x22>
  412eae:	bf00      	nop
  412eb0:	7fdfffff 	.word	0x7fdfffff
  412eb4:	7ff00000 	.word	0x7ff00000

00412eb8 <_sbrk_r>:
  412eb8:	b538      	push	{r3, r4, r5, lr}
  412eba:	4c07      	ldr	r4, [pc, #28]	; (412ed8 <_sbrk_r+0x20>)
  412ebc:	2300      	movs	r3, #0
  412ebe:	4605      	mov	r5, r0
  412ec0:	4608      	mov	r0, r1
  412ec2:	6023      	str	r3, [r4, #0]
  412ec4:	f7f2 ffcc 	bl	405e60 <_sbrk>
  412ec8:	1c43      	adds	r3, r0, #1
  412eca:	d000      	beq.n	412ece <_sbrk_r+0x16>
  412ecc:	bd38      	pop	{r3, r4, r5, pc}
  412ece:	6823      	ldr	r3, [r4, #0]
  412ed0:	2b00      	cmp	r3, #0
  412ed2:	d0fb      	beq.n	412ecc <_sbrk_r+0x14>
  412ed4:	602b      	str	r3, [r5, #0]
  412ed6:	bd38      	pop	{r3, r4, r5, pc}
  412ed8:	20004650 	.word	0x20004650

00412edc <nanf>:
  412edc:	4800      	ldr	r0, [pc, #0]	; (412ee0 <nanf+0x4>)
  412ede:	4770      	bx	lr
  412ee0:	7fc00000 	.word	0x7fc00000

00412ee4 <__sread>:
  412ee4:	b510      	push	{r4, lr}
  412ee6:	460c      	mov	r4, r1
  412ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  412eec:	f000 fa72 	bl	4133d4 <_read_r>
  412ef0:	2800      	cmp	r0, #0
  412ef2:	db03      	blt.n	412efc <__sread+0x18>
  412ef4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  412ef6:	4403      	add	r3, r0
  412ef8:	6523      	str	r3, [r4, #80]	; 0x50
  412efa:	bd10      	pop	{r4, pc}
  412efc:	89a3      	ldrh	r3, [r4, #12]
  412efe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  412f02:	81a3      	strh	r3, [r4, #12]
  412f04:	bd10      	pop	{r4, pc}
  412f06:	bf00      	nop

00412f08 <__swrite>:
  412f08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  412f0c:	460c      	mov	r4, r1
  412f0e:	8989      	ldrh	r1, [r1, #12]
  412f10:	461d      	mov	r5, r3
  412f12:	05cb      	lsls	r3, r1, #23
  412f14:	4616      	mov	r6, r2
  412f16:	4607      	mov	r7, r0
  412f18:	d506      	bpl.n	412f28 <__swrite+0x20>
  412f1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  412f1e:	2200      	movs	r2, #0
  412f20:	2302      	movs	r3, #2
  412f22:	f000 fa43 	bl	4133ac <_lseek_r>
  412f26:	89a1      	ldrh	r1, [r4, #12]
  412f28:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  412f2c:	81a1      	strh	r1, [r4, #12]
  412f2e:	4638      	mov	r0, r7
  412f30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  412f34:	4632      	mov	r2, r6
  412f36:	462b      	mov	r3, r5
  412f38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  412f3c:	f000 b91e 	b.w	41317c <_write_r>

00412f40 <__sseek>:
  412f40:	b510      	push	{r4, lr}
  412f42:	460c      	mov	r4, r1
  412f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  412f48:	f000 fa30 	bl	4133ac <_lseek_r>
  412f4c:	89a3      	ldrh	r3, [r4, #12]
  412f4e:	1c42      	adds	r2, r0, #1
  412f50:	bf0e      	itee	eq
  412f52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  412f56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  412f5a:	6520      	strne	r0, [r4, #80]	; 0x50
  412f5c:	81a3      	strh	r3, [r4, #12]
  412f5e:	bd10      	pop	{r4, pc}

00412f60 <__sclose>:
  412f60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  412f64:	f000 b9a2 	b.w	4132ac <_close_r>

00412f68 <__ssprint_r>:
  412f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  412f6c:	6894      	ldr	r4, [r2, #8]
  412f6e:	b083      	sub	sp, #12
  412f70:	4692      	mov	sl, r2
  412f72:	4680      	mov	r8, r0
  412f74:	460d      	mov	r5, r1
  412f76:	6816      	ldr	r6, [r2, #0]
  412f78:	2c00      	cmp	r4, #0
  412f7a:	d06f      	beq.n	41305c <__ssprint_r+0xf4>
  412f7c:	f04f 0b00 	mov.w	fp, #0
  412f80:	6808      	ldr	r0, [r1, #0]
  412f82:	688b      	ldr	r3, [r1, #8]
  412f84:	465c      	mov	r4, fp
  412f86:	2c00      	cmp	r4, #0
  412f88:	d043      	beq.n	413012 <__ssprint_r+0xaa>
  412f8a:	429c      	cmp	r4, r3
  412f8c:	461f      	mov	r7, r3
  412f8e:	d345      	bcc.n	41301c <__ssprint_r+0xb4>
  412f90:	89ab      	ldrh	r3, [r5, #12]
  412f92:	f413 6f90 	tst.w	r3, #1152	; 0x480
  412f96:	d044      	beq.n	413022 <__ssprint_r+0xba>
  412f98:	696f      	ldr	r7, [r5, #20]
  412f9a:	6929      	ldr	r1, [r5, #16]
  412f9c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  412fa0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  412fa4:	ebc1 0900 	rsb	r9, r1, r0
  412fa8:	1c62      	adds	r2, r4, #1
  412faa:	107f      	asrs	r7, r7, #1
  412fac:	444a      	add	r2, r9
  412fae:	4297      	cmp	r7, r2
  412fb0:	bf34      	ite	cc
  412fb2:	4617      	movcc	r7, r2
  412fb4:	463a      	movcs	r2, r7
  412fb6:	055b      	lsls	r3, r3, #21
  412fb8:	d535      	bpl.n	413026 <__ssprint_r+0xbe>
  412fba:	4611      	mov	r1, r2
  412fbc:	4640      	mov	r0, r8
  412fbe:	f7fe fdd5 	bl	411b6c <_malloc_r>
  412fc2:	2800      	cmp	r0, #0
  412fc4:	d039      	beq.n	41303a <__ssprint_r+0xd2>
  412fc6:	6929      	ldr	r1, [r5, #16]
  412fc8:	464a      	mov	r2, r9
  412fca:	9001      	str	r0, [sp, #4]
  412fcc:	f7f8 fc70 	bl	40b8b0 <memcpy>
  412fd0:	89aa      	ldrh	r2, [r5, #12]
  412fd2:	9b01      	ldr	r3, [sp, #4]
  412fd4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  412fd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  412fdc:	81aa      	strh	r2, [r5, #12]
  412fde:	ebc9 0207 	rsb	r2, r9, r7
  412fe2:	eb03 0009 	add.w	r0, r3, r9
  412fe6:	616f      	str	r7, [r5, #20]
  412fe8:	612b      	str	r3, [r5, #16]
  412fea:	6028      	str	r0, [r5, #0]
  412fec:	60aa      	str	r2, [r5, #8]
  412fee:	4627      	mov	r7, r4
  412ff0:	46a1      	mov	r9, r4
  412ff2:	464a      	mov	r2, r9
  412ff4:	4659      	mov	r1, fp
  412ff6:	f7ff f89f 	bl	412138 <memmove>
  412ffa:	f8da 2008 	ldr.w	r2, [sl, #8]
  412ffe:	68ab      	ldr	r3, [r5, #8]
  413000:	6828      	ldr	r0, [r5, #0]
  413002:	1bdb      	subs	r3, r3, r7
  413004:	4448      	add	r0, r9
  413006:	1b14      	subs	r4, r2, r4
  413008:	60ab      	str	r3, [r5, #8]
  41300a:	6028      	str	r0, [r5, #0]
  41300c:	f8ca 4008 	str.w	r4, [sl, #8]
  413010:	b324      	cbz	r4, 41305c <__ssprint_r+0xf4>
  413012:	f8d6 b000 	ldr.w	fp, [r6]
  413016:	6874      	ldr	r4, [r6, #4]
  413018:	3608      	adds	r6, #8
  41301a:	e7b4      	b.n	412f86 <__ssprint_r+0x1e>
  41301c:	4627      	mov	r7, r4
  41301e:	46a1      	mov	r9, r4
  413020:	e7e7      	b.n	412ff2 <__ssprint_r+0x8a>
  413022:	46b9      	mov	r9, r7
  413024:	e7e5      	b.n	412ff2 <__ssprint_r+0x8a>
  413026:	4640      	mov	r0, r8
  413028:	f7ff fd3e 	bl	412aa8 <_realloc_r>
  41302c:	4603      	mov	r3, r0
  41302e:	2800      	cmp	r0, #0
  413030:	d1d5      	bne.n	412fde <__ssprint_r+0x76>
  413032:	4640      	mov	r0, r8
  413034:	6929      	ldr	r1, [r5, #16]
  413036:	f7fd fee7 	bl	410e08 <_free_r>
  41303a:	89aa      	ldrh	r2, [r5, #12]
  41303c:	230c      	movs	r3, #12
  41303e:	f8c8 3000 	str.w	r3, [r8]
  413042:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  413046:	2300      	movs	r3, #0
  413048:	f04f 30ff 	mov.w	r0, #4294967295
  41304c:	81aa      	strh	r2, [r5, #12]
  41304e:	f8ca 3008 	str.w	r3, [sl, #8]
  413052:	f8ca 3004 	str.w	r3, [sl, #4]
  413056:	b003      	add	sp, #12
  413058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41305c:	4620      	mov	r0, r4
  41305e:	f8ca 4004 	str.w	r4, [sl, #4]
  413062:	b003      	add	sp, #12
  413064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00413068 <__swbuf_r>:
  413068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41306a:	460d      	mov	r5, r1
  41306c:	4614      	mov	r4, r2
  41306e:	4607      	mov	r7, r0
  413070:	b110      	cbz	r0, 413078 <__swbuf_r+0x10>
  413072:	6b83      	ldr	r3, [r0, #56]	; 0x38
  413074:	2b00      	cmp	r3, #0
  413076:	d048      	beq.n	41310a <__swbuf_r+0xa2>
  413078:	89a2      	ldrh	r2, [r4, #12]
  41307a:	69a0      	ldr	r0, [r4, #24]
  41307c:	b293      	uxth	r3, r2
  41307e:	60a0      	str	r0, [r4, #8]
  413080:	0718      	lsls	r0, r3, #28
  413082:	d538      	bpl.n	4130f6 <__swbuf_r+0x8e>
  413084:	6926      	ldr	r6, [r4, #16]
  413086:	2e00      	cmp	r6, #0
  413088:	d035      	beq.n	4130f6 <__swbuf_r+0x8e>
  41308a:	0499      	lsls	r1, r3, #18
  41308c:	b2ed      	uxtb	r5, r5
  41308e:	d515      	bpl.n	4130bc <__swbuf_r+0x54>
  413090:	6823      	ldr	r3, [r4, #0]
  413092:	6962      	ldr	r2, [r4, #20]
  413094:	1b9e      	subs	r6, r3, r6
  413096:	4296      	cmp	r6, r2
  413098:	da1c      	bge.n	4130d4 <__swbuf_r+0x6c>
  41309a:	3601      	adds	r6, #1
  41309c:	68a2      	ldr	r2, [r4, #8]
  41309e:	1c59      	adds	r1, r3, #1
  4130a0:	3a01      	subs	r2, #1
  4130a2:	60a2      	str	r2, [r4, #8]
  4130a4:	6021      	str	r1, [r4, #0]
  4130a6:	701d      	strb	r5, [r3, #0]
  4130a8:	6963      	ldr	r3, [r4, #20]
  4130aa:	42b3      	cmp	r3, r6
  4130ac:	d01a      	beq.n	4130e4 <__swbuf_r+0x7c>
  4130ae:	89a3      	ldrh	r3, [r4, #12]
  4130b0:	07db      	lsls	r3, r3, #31
  4130b2:	d501      	bpl.n	4130b8 <__swbuf_r+0x50>
  4130b4:	2d0a      	cmp	r5, #10
  4130b6:	d015      	beq.n	4130e4 <__swbuf_r+0x7c>
  4130b8:	4628      	mov	r0, r5
  4130ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4130bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4130be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4130c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4130c6:	6663      	str	r3, [r4, #100]	; 0x64
  4130c8:	6823      	ldr	r3, [r4, #0]
  4130ca:	81a2      	strh	r2, [r4, #12]
  4130cc:	6962      	ldr	r2, [r4, #20]
  4130ce:	1b9e      	subs	r6, r3, r6
  4130d0:	4296      	cmp	r6, r2
  4130d2:	dbe2      	blt.n	41309a <__swbuf_r+0x32>
  4130d4:	4638      	mov	r0, r7
  4130d6:	4621      	mov	r1, r4
  4130d8:	f7fd fd36 	bl	410b48 <_fflush_r>
  4130dc:	b940      	cbnz	r0, 4130f0 <__swbuf_r+0x88>
  4130de:	6823      	ldr	r3, [r4, #0]
  4130e0:	2601      	movs	r6, #1
  4130e2:	e7db      	b.n	41309c <__swbuf_r+0x34>
  4130e4:	4638      	mov	r0, r7
  4130e6:	4621      	mov	r1, r4
  4130e8:	f7fd fd2e 	bl	410b48 <_fflush_r>
  4130ec:	2800      	cmp	r0, #0
  4130ee:	d0e3      	beq.n	4130b8 <__swbuf_r+0x50>
  4130f0:	f04f 30ff 	mov.w	r0, #4294967295
  4130f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4130f6:	4638      	mov	r0, r7
  4130f8:	4621      	mov	r1, r4
  4130fa:	f7fc fc57 	bl	40f9ac <__swsetup_r>
  4130fe:	2800      	cmp	r0, #0
  413100:	d1f6      	bne.n	4130f0 <__swbuf_r+0x88>
  413102:	89a2      	ldrh	r2, [r4, #12]
  413104:	6926      	ldr	r6, [r4, #16]
  413106:	b293      	uxth	r3, r2
  413108:	e7bf      	b.n	41308a <__swbuf_r+0x22>
  41310a:	f7fd fd39 	bl	410b80 <__sinit>
  41310e:	e7b3      	b.n	413078 <__swbuf_r+0x10>

00413110 <_wcrtomb_r>:
  413110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  413114:	461e      	mov	r6, r3
  413116:	b086      	sub	sp, #24
  413118:	460c      	mov	r4, r1
  41311a:	4605      	mov	r5, r0
  41311c:	4617      	mov	r7, r2
  41311e:	4b0f      	ldr	r3, [pc, #60]	; (41315c <_wcrtomb_r+0x4c>)
  413120:	b191      	cbz	r1, 413148 <_wcrtomb_r+0x38>
  413122:	f8d3 8000 	ldr.w	r8, [r3]
  413126:	f7fe fc9b 	bl	411a60 <__locale_charset>
  41312a:	9600      	str	r6, [sp, #0]
  41312c:	4603      	mov	r3, r0
  41312e:	4621      	mov	r1, r4
  413130:	463a      	mov	r2, r7
  413132:	4628      	mov	r0, r5
  413134:	47c0      	blx	r8
  413136:	1c43      	adds	r3, r0, #1
  413138:	d103      	bne.n	413142 <_wcrtomb_r+0x32>
  41313a:	2200      	movs	r2, #0
  41313c:	238a      	movs	r3, #138	; 0x8a
  41313e:	6032      	str	r2, [r6, #0]
  413140:	602b      	str	r3, [r5, #0]
  413142:	b006      	add	sp, #24
  413144:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  413148:	681f      	ldr	r7, [r3, #0]
  41314a:	f7fe fc89 	bl	411a60 <__locale_charset>
  41314e:	9600      	str	r6, [sp, #0]
  413150:	4603      	mov	r3, r0
  413152:	4622      	mov	r2, r4
  413154:	4628      	mov	r0, r5
  413156:	a903      	add	r1, sp, #12
  413158:	47b8      	blx	r7
  41315a:	e7ec      	b.n	413136 <_wcrtomb_r+0x26>
  41315c:	20000a08 	.word	0x20000a08

00413160 <__ascii_wctomb>:
  413160:	b121      	cbz	r1, 41316c <__ascii_wctomb+0xc>
  413162:	2aff      	cmp	r2, #255	; 0xff
  413164:	d804      	bhi.n	413170 <__ascii_wctomb+0x10>
  413166:	700a      	strb	r2, [r1, #0]
  413168:	2001      	movs	r0, #1
  41316a:	4770      	bx	lr
  41316c:	4608      	mov	r0, r1
  41316e:	4770      	bx	lr
  413170:	238a      	movs	r3, #138	; 0x8a
  413172:	6003      	str	r3, [r0, #0]
  413174:	f04f 30ff 	mov.w	r0, #4294967295
  413178:	4770      	bx	lr
  41317a:	bf00      	nop

0041317c <_write_r>:
  41317c:	b570      	push	{r4, r5, r6, lr}
  41317e:	4c08      	ldr	r4, [pc, #32]	; (4131a0 <_write_r+0x24>)
  413180:	4606      	mov	r6, r0
  413182:	2500      	movs	r5, #0
  413184:	4608      	mov	r0, r1
  413186:	4611      	mov	r1, r2
  413188:	461a      	mov	r2, r3
  41318a:	6025      	str	r5, [r4, #0]
  41318c:	f7f0 fd7e 	bl	403c8c <_write>
  413190:	1c43      	adds	r3, r0, #1
  413192:	d000      	beq.n	413196 <_write_r+0x1a>
  413194:	bd70      	pop	{r4, r5, r6, pc}
  413196:	6823      	ldr	r3, [r4, #0]
  413198:	2b00      	cmp	r3, #0
  41319a:	d0fb      	beq.n	413194 <_write_r+0x18>
  41319c:	6033      	str	r3, [r6, #0]
  41319e:	bd70      	pop	{r4, r5, r6, pc}
  4131a0:	20004650 	.word	0x20004650

004131a4 <__register_exitproc>:
  4131a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4131a6:	4c27      	ldr	r4, [pc, #156]	; (413244 <__register_exitproc+0xa0>)
  4131a8:	b085      	sub	sp, #20
  4131aa:	6826      	ldr	r6, [r4, #0]
  4131ac:	4607      	mov	r7, r0
  4131ae:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4131b2:	2c00      	cmp	r4, #0
  4131b4:	d040      	beq.n	413238 <__register_exitproc+0x94>
  4131b6:	6865      	ldr	r5, [r4, #4]
  4131b8:	2d1f      	cmp	r5, #31
  4131ba:	dd1e      	ble.n	4131fa <__register_exitproc+0x56>
  4131bc:	4822      	ldr	r0, [pc, #136]	; (413248 <__register_exitproc+0xa4>)
  4131be:	b918      	cbnz	r0, 4131c8 <__register_exitproc+0x24>
  4131c0:	f04f 30ff 	mov.w	r0, #4294967295
  4131c4:	b005      	add	sp, #20
  4131c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4131c8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4131cc:	9103      	str	r1, [sp, #12]
  4131ce:	9202      	str	r2, [sp, #8]
  4131d0:	9301      	str	r3, [sp, #4]
  4131d2:	f7fe fcc3 	bl	411b5c <malloc>
  4131d6:	9903      	ldr	r1, [sp, #12]
  4131d8:	4604      	mov	r4, r0
  4131da:	9a02      	ldr	r2, [sp, #8]
  4131dc:	9b01      	ldr	r3, [sp, #4]
  4131de:	2800      	cmp	r0, #0
  4131e0:	d0ee      	beq.n	4131c0 <__register_exitproc+0x1c>
  4131e2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  4131e6:	2000      	movs	r0, #0
  4131e8:	6025      	str	r5, [r4, #0]
  4131ea:	6060      	str	r0, [r4, #4]
  4131ec:	4605      	mov	r5, r0
  4131ee:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  4131f2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  4131f6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  4131fa:	b93f      	cbnz	r7, 41320c <__register_exitproc+0x68>
  4131fc:	1c6b      	adds	r3, r5, #1
  4131fe:	2000      	movs	r0, #0
  413200:	3502      	adds	r5, #2
  413202:	6063      	str	r3, [r4, #4]
  413204:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  413208:	b005      	add	sp, #20
  41320a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41320c:	2601      	movs	r6, #1
  41320e:	40ae      	lsls	r6, r5
  413210:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  413214:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  413218:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  41321c:	2f02      	cmp	r7, #2
  41321e:	ea42 0206 	orr.w	r2, r2, r6
  413222:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  413226:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  41322a:	d1e7      	bne.n	4131fc <__register_exitproc+0x58>
  41322c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  413230:	431e      	orrs	r6, r3
  413232:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  413236:	e7e1      	b.n	4131fc <__register_exitproc+0x58>
  413238:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  41323c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  413240:	e7b9      	b.n	4131b6 <__register_exitproc+0x12>
  413242:	bf00      	nop
  413244:	00414b88 	.word	0x00414b88
  413248:	00411b5d 	.word	0x00411b5d

0041324c <_calloc_r>:
  41324c:	b510      	push	{r4, lr}
  41324e:	fb02 f101 	mul.w	r1, r2, r1
  413252:	f7fe fc8b 	bl	411b6c <_malloc_r>
  413256:	4604      	mov	r4, r0
  413258:	b168      	cbz	r0, 413276 <_calloc_r+0x2a>
  41325a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  41325e:	f022 0203 	bic.w	r2, r2, #3
  413262:	3a04      	subs	r2, #4
  413264:	2a24      	cmp	r2, #36	; 0x24
  413266:	d818      	bhi.n	41329a <_calloc_r+0x4e>
  413268:	2a13      	cmp	r2, #19
  41326a:	d806      	bhi.n	41327a <_calloc_r+0x2e>
  41326c:	4603      	mov	r3, r0
  41326e:	2200      	movs	r2, #0
  413270:	601a      	str	r2, [r3, #0]
  413272:	605a      	str	r2, [r3, #4]
  413274:	609a      	str	r2, [r3, #8]
  413276:	4620      	mov	r0, r4
  413278:	bd10      	pop	{r4, pc}
  41327a:	2300      	movs	r3, #0
  41327c:	2a1b      	cmp	r2, #27
  41327e:	6003      	str	r3, [r0, #0]
  413280:	6043      	str	r3, [r0, #4]
  413282:	d90f      	bls.n	4132a4 <_calloc_r+0x58>
  413284:	2a24      	cmp	r2, #36	; 0x24
  413286:	6083      	str	r3, [r0, #8]
  413288:	60c3      	str	r3, [r0, #12]
  41328a:	bf05      	ittet	eq
  41328c:	6103      	streq	r3, [r0, #16]
  41328e:	6143      	streq	r3, [r0, #20]
  413290:	f100 0310 	addne.w	r3, r0, #16
  413294:	f100 0318 	addeq.w	r3, r0, #24
  413298:	e7e9      	b.n	41326e <_calloc_r+0x22>
  41329a:	2100      	movs	r1, #0
  41329c:	f7f8 fb7e 	bl	40b99c <memset>
  4132a0:	4620      	mov	r0, r4
  4132a2:	bd10      	pop	{r4, pc}
  4132a4:	f100 0308 	add.w	r3, r0, #8
  4132a8:	e7e1      	b.n	41326e <_calloc_r+0x22>
  4132aa:	bf00      	nop

004132ac <_close_r>:
  4132ac:	b538      	push	{r3, r4, r5, lr}
  4132ae:	4c07      	ldr	r4, [pc, #28]	; (4132cc <_close_r+0x20>)
  4132b0:	2300      	movs	r3, #0
  4132b2:	4605      	mov	r5, r0
  4132b4:	4608      	mov	r0, r1
  4132b6:	6023      	str	r3, [r4, #0]
  4132b8:	f7f2 fdfe 	bl	405eb8 <_close>
  4132bc:	1c43      	adds	r3, r0, #1
  4132be:	d000      	beq.n	4132c2 <_close_r+0x16>
  4132c0:	bd38      	pop	{r3, r4, r5, pc}
  4132c2:	6823      	ldr	r3, [r4, #0]
  4132c4:	2b00      	cmp	r3, #0
  4132c6:	d0fb      	beq.n	4132c0 <_close_r+0x14>
  4132c8:	602b      	str	r3, [r5, #0]
  4132ca:	bd38      	pop	{r3, r4, r5, pc}
  4132cc:	20004650 	.word	0x20004650

004132d0 <_fclose_r>:
  4132d0:	b570      	push	{r4, r5, r6, lr}
  4132d2:	460c      	mov	r4, r1
  4132d4:	4605      	mov	r5, r0
  4132d6:	b131      	cbz	r1, 4132e6 <_fclose_r+0x16>
  4132d8:	b110      	cbz	r0, 4132e0 <_fclose_r+0x10>
  4132da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4132dc:	2b00      	cmp	r3, #0
  4132de:	d02f      	beq.n	413340 <_fclose_r+0x70>
  4132e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4132e4:	b90b      	cbnz	r3, 4132ea <_fclose_r+0x1a>
  4132e6:	2000      	movs	r0, #0
  4132e8:	bd70      	pop	{r4, r5, r6, pc}
  4132ea:	4628      	mov	r0, r5
  4132ec:	4621      	mov	r1, r4
  4132ee:	f7fd fc2b 	bl	410b48 <_fflush_r>
  4132f2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4132f4:	4606      	mov	r6, r0
  4132f6:	b133      	cbz	r3, 413306 <_fclose_r+0x36>
  4132f8:	4628      	mov	r0, r5
  4132fa:	69e1      	ldr	r1, [r4, #28]
  4132fc:	4798      	blx	r3
  4132fe:	2800      	cmp	r0, #0
  413300:	bfb8      	it	lt
  413302:	f04f 36ff 	movlt.w	r6, #4294967295
  413306:	89a3      	ldrh	r3, [r4, #12]
  413308:	061b      	lsls	r3, r3, #24
  41330a:	d41c      	bmi.n	413346 <_fclose_r+0x76>
  41330c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  41330e:	b141      	cbz	r1, 413322 <_fclose_r+0x52>
  413310:	f104 0340 	add.w	r3, r4, #64	; 0x40
  413314:	4299      	cmp	r1, r3
  413316:	d002      	beq.n	41331e <_fclose_r+0x4e>
  413318:	4628      	mov	r0, r5
  41331a:	f7fd fd75 	bl	410e08 <_free_r>
  41331e:	2300      	movs	r3, #0
  413320:	6323      	str	r3, [r4, #48]	; 0x30
  413322:	6c61      	ldr	r1, [r4, #68]	; 0x44
  413324:	b121      	cbz	r1, 413330 <_fclose_r+0x60>
  413326:	4628      	mov	r0, r5
  413328:	f7fd fd6e 	bl	410e08 <_free_r>
  41332c:	2300      	movs	r3, #0
  41332e:	6463      	str	r3, [r4, #68]	; 0x44
  413330:	f7fd fca0 	bl	410c74 <__sfp_lock_acquire>
  413334:	2300      	movs	r3, #0
  413336:	81a3      	strh	r3, [r4, #12]
  413338:	f7fd fc9e 	bl	410c78 <__sfp_lock_release>
  41333c:	4630      	mov	r0, r6
  41333e:	bd70      	pop	{r4, r5, r6, pc}
  413340:	f7fd fc1e 	bl	410b80 <__sinit>
  413344:	e7cc      	b.n	4132e0 <_fclose_r+0x10>
  413346:	4628      	mov	r0, r5
  413348:	6921      	ldr	r1, [r4, #16]
  41334a:	f7fd fd5d 	bl	410e08 <_free_r>
  41334e:	e7dd      	b.n	41330c <_fclose_r+0x3c>

00413350 <fclose>:
  413350:	4b02      	ldr	r3, [pc, #8]	; (41335c <fclose+0xc>)
  413352:	4601      	mov	r1, r0
  413354:	6818      	ldr	r0, [r3, #0]
  413356:	f7ff bfbb 	b.w	4132d0 <_fclose_r>
  41335a:	bf00      	nop
  41335c:	20000598 	.word	0x20000598

00413360 <_fstat_r>:
  413360:	b538      	push	{r3, r4, r5, lr}
  413362:	4c08      	ldr	r4, [pc, #32]	; (413384 <_fstat_r+0x24>)
  413364:	2300      	movs	r3, #0
  413366:	4605      	mov	r5, r0
  413368:	4608      	mov	r0, r1
  41336a:	4611      	mov	r1, r2
  41336c:	6023      	str	r3, [r4, #0]
  41336e:	f7f2 fdaf 	bl	405ed0 <_fstat>
  413372:	1c43      	adds	r3, r0, #1
  413374:	d000      	beq.n	413378 <_fstat_r+0x18>
  413376:	bd38      	pop	{r3, r4, r5, pc}
  413378:	6823      	ldr	r3, [r4, #0]
  41337a:	2b00      	cmp	r3, #0
  41337c:	d0fb      	beq.n	413376 <_fstat_r+0x16>
  41337e:	602b      	str	r3, [r5, #0]
  413380:	bd38      	pop	{r3, r4, r5, pc}
  413382:	bf00      	nop
  413384:	20004650 	.word	0x20004650

00413388 <_isatty_r>:
  413388:	b538      	push	{r3, r4, r5, lr}
  41338a:	4c07      	ldr	r4, [pc, #28]	; (4133a8 <_isatty_r+0x20>)
  41338c:	2300      	movs	r3, #0
  41338e:	4605      	mov	r5, r0
  413390:	4608      	mov	r0, r1
  413392:	6023      	str	r3, [r4, #0]
  413394:	f7f2 fdac 	bl	405ef0 <_isatty>
  413398:	1c43      	adds	r3, r0, #1
  41339a:	d000      	beq.n	41339e <_isatty_r+0x16>
  41339c:	bd38      	pop	{r3, r4, r5, pc}
  41339e:	6823      	ldr	r3, [r4, #0]
  4133a0:	2b00      	cmp	r3, #0
  4133a2:	d0fb      	beq.n	41339c <_isatty_r+0x14>
  4133a4:	602b      	str	r3, [r5, #0]
  4133a6:	bd38      	pop	{r3, r4, r5, pc}
  4133a8:	20004650 	.word	0x20004650

004133ac <_lseek_r>:
  4133ac:	b570      	push	{r4, r5, r6, lr}
  4133ae:	4c08      	ldr	r4, [pc, #32]	; (4133d0 <_lseek_r+0x24>)
  4133b0:	4606      	mov	r6, r0
  4133b2:	2500      	movs	r5, #0
  4133b4:	4608      	mov	r0, r1
  4133b6:	4611      	mov	r1, r2
  4133b8:	461a      	mov	r2, r3
  4133ba:	6025      	str	r5, [r4, #0]
  4133bc:	f7f2 fda4 	bl	405f08 <_lseek>
  4133c0:	1c43      	adds	r3, r0, #1
  4133c2:	d000      	beq.n	4133c6 <_lseek_r+0x1a>
  4133c4:	bd70      	pop	{r4, r5, r6, pc}
  4133c6:	6823      	ldr	r3, [r4, #0]
  4133c8:	2b00      	cmp	r3, #0
  4133ca:	d0fb      	beq.n	4133c4 <_lseek_r+0x18>
  4133cc:	6033      	str	r3, [r6, #0]
  4133ce:	bd70      	pop	{r4, r5, r6, pc}
  4133d0:	20004650 	.word	0x20004650

004133d4 <_read_r>:
  4133d4:	b570      	push	{r4, r5, r6, lr}
  4133d6:	4c08      	ldr	r4, [pc, #32]	; (4133f8 <_read_r+0x24>)
  4133d8:	4606      	mov	r6, r0
  4133da:	2500      	movs	r5, #0
  4133dc:	4608      	mov	r0, r1
  4133de:	4611      	mov	r1, r2
  4133e0:	461a      	mov	r2, r3
  4133e2:	6025      	str	r5, [r4, #0]
  4133e4:	f7f0 fc26 	bl	403c34 <_read>
  4133e8:	1c43      	adds	r3, r0, #1
  4133ea:	d000      	beq.n	4133ee <_read_r+0x1a>
  4133ec:	bd70      	pop	{r4, r5, r6, pc}
  4133ee:	6823      	ldr	r3, [r4, #0]
  4133f0:	2b00      	cmp	r3, #0
  4133f2:	d0fb      	beq.n	4133ec <_read_r+0x18>
  4133f4:	6033      	str	r3, [r6, #0]
  4133f6:	bd70      	pop	{r4, r5, r6, pc}
  4133f8:	20004650 	.word	0x20004650

004133fc <__aeabi_d2uiz>:
  4133fc:	004a      	lsls	r2, r1, #1
  4133fe:	d211      	bcs.n	413424 <__aeabi_d2uiz+0x28>
  413400:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  413404:	d211      	bcs.n	41342a <__aeabi_d2uiz+0x2e>
  413406:	d50d      	bpl.n	413424 <__aeabi_d2uiz+0x28>
  413408:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  41340c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  413410:	d40e      	bmi.n	413430 <__aeabi_d2uiz+0x34>
  413412:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  413416:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  41341a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  41341e:	fa23 f002 	lsr.w	r0, r3, r2
  413422:	4770      	bx	lr
  413424:	f04f 0000 	mov.w	r0, #0
  413428:	4770      	bx	lr
  41342a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  41342e:	d102      	bne.n	413436 <__aeabi_d2uiz+0x3a>
  413430:	f04f 30ff 	mov.w	r0, #4294967295
  413434:	4770      	bx	lr
  413436:	f04f 0000 	mov.w	r0, #0
  41343a:	4770      	bx	lr

0041343c <__aeabi_uldivmod>:
  41343c:	b94b      	cbnz	r3, 413452 <__aeabi_uldivmod+0x16>
  41343e:	b942      	cbnz	r2, 413452 <__aeabi_uldivmod+0x16>
  413440:	2900      	cmp	r1, #0
  413442:	bf08      	it	eq
  413444:	2800      	cmpeq	r0, #0
  413446:	d002      	beq.n	41344e <__aeabi_uldivmod+0x12>
  413448:	f04f 31ff 	mov.w	r1, #4294967295
  41344c:	4608      	mov	r0, r1
  41344e:	f000 b83b 	b.w	4134c8 <__aeabi_idiv0>
  413452:	b082      	sub	sp, #8
  413454:	46ec      	mov	ip, sp
  413456:	e92d 5000 	stmdb	sp!, {ip, lr}
  41345a:	f000 f81d 	bl	413498 <__gnu_uldivmod_helper>
  41345e:	f8dd e004 	ldr.w	lr, [sp, #4]
  413462:	b002      	add	sp, #8
  413464:	bc0c      	pop	{r2, r3}
  413466:	4770      	bx	lr

00413468 <__gnu_ldivmod_helper>:
  413468:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  41346c:	9e08      	ldr	r6, [sp, #32]
  41346e:	4614      	mov	r4, r2
  413470:	461d      	mov	r5, r3
  413472:	4680      	mov	r8, r0
  413474:	4689      	mov	r9, r1
  413476:	f000 f829 	bl	4134cc <__divdi3>
  41347a:	fb04 f301 	mul.w	r3, r4, r1
  41347e:	fba4 ab00 	umull	sl, fp, r4, r0
  413482:	fb00 3205 	mla	r2, r0, r5, r3
  413486:	4493      	add	fp, r2
  413488:	ebb8 080a 	subs.w	r8, r8, sl
  41348c:	eb69 090b 	sbc.w	r9, r9, fp
  413490:	e9c6 8900 	strd	r8, r9, [r6]
  413494:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00413498 <__gnu_uldivmod_helper>:
  413498:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  41349c:	9e08      	ldr	r6, [sp, #32]
  41349e:	4614      	mov	r4, r2
  4134a0:	461d      	mov	r5, r3
  4134a2:	4680      	mov	r8, r0
  4134a4:	4689      	mov	r9, r1
  4134a6:	f000 f961 	bl	41376c <__udivdi3>
  4134aa:	fb00 f505 	mul.w	r5, r0, r5
  4134ae:	fba0 ab04 	umull	sl, fp, r0, r4
  4134b2:	fb04 5401 	mla	r4, r4, r1, r5
  4134b6:	44a3      	add	fp, r4
  4134b8:	ebb8 080a 	subs.w	r8, r8, sl
  4134bc:	eb69 090b 	sbc.w	r9, r9, fp
  4134c0:	e9c6 8900 	strd	r8, r9, [r6]
  4134c4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

004134c8 <__aeabi_idiv0>:
  4134c8:	4770      	bx	lr
  4134ca:	bf00      	nop

004134cc <__divdi3>:
  4134cc:	2900      	cmp	r1, #0
  4134ce:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4134d2:	f2c0 80a1 	blt.w	413618 <__divdi3+0x14c>
  4134d6:	2400      	movs	r4, #0
  4134d8:	2b00      	cmp	r3, #0
  4134da:	f2c0 8098 	blt.w	41360e <__divdi3+0x142>
  4134de:	4615      	mov	r5, r2
  4134e0:	4606      	mov	r6, r0
  4134e2:	460f      	mov	r7, r1
  4134e4:	2b00      	cmp	r3, #0
  4134e6:	d13f      	bne.n	413568 <__divdi3+0x9c>
  4134e8:	428a      	cmp	r2, r1
  4134ea:	d958      	bls.n	41359e <__divdi3+0xd2>
  4134ec:	fab2 f382 	clz	r3, r2
  4134f0:	b14b      	cbz	r3, 413506 <__divdi3+0x3a>
  4134f2:	f1c3 0220 	rsb	r2, r3, #32
  4134f6:	fa01 f703 	lsl.w	r7, r1, r3
  4134fa:	fa20 f202 	lsr.w	r2, r0, r2
  4134fe:	409d      	lsls	r5, r3
  413500:	fa00 f603 	lsl.w	r6, r0, r3
  413504:	4317      	orrs	r7, r2
  413506:	0c29      	lsrs	r1, r5, #16
  413508:	fbb7 f2f1 	udiv	r2, r7, r1
  41350c:	fb01 7712 	mls	r7, r1, r2, r7
  413510:	b2a8      	uxth	r0, r5
  413512:	fb00 f302 	mul.w	r3, r0, r2
  413516:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  41351a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  41351e:	42bb      	cmp	r3, r7
  413520:	d909      	bls.n	413536 <__divdi3+0x6a>
  413522:	197f      	adds	r7, r7, r5
  413524:	f102 3cff 	add.w	ip, r2, #4294967295
  413528:	f080 8105 	bcs.w	413736 <__divdi3+0x26a>
  41352c:	42bb      	cmp	r3, r7
  41352e:	f240 8102 	bls.w	413736 <__divdi3+0x26a>
  413532:	3a02      	subs	r2, #2
  413534:	442f      	add	r7, r5
  413536:	1aff      	subs	r7, r7, r3
  413538:	fbb7 f3f1 	udiv	r3, r7, r1
  41353c:	fb01 7113 	mls	r1, r1, r3, r7
  413540:	fb00 f003 	mul.w	r0, r0, r3
  413544:	b2b6      	uxth	r6, r6
  413546:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  41354a:	4288      	cmp	r0, r1
  41354c:	d908      	bls.n	413560 <__divdi3+0x94>
  41354e:	1949      	adds	r1, r1, r5
  413550:	f103 37ff 	add.w	r7, r3, #4294967295
  413554:	f080 80f1 	bcs.w	41373a <__divdi3+0x26e>
  413558:	4288      	cmp	r0, r1
  41355a:	f240 80ee 	bls.w	41373a <__divdi3+0x26e>
  41355e:	3b02      	subs	r3, #2
  413560:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  413564:	2300      	movs	r3, #0
  413566:	e003      	b.n	413570 <__divdi3+0xa4>
  413568:	428b      	cmp	r3, r1
  41356a:	d90a      	bls.n	413582 <__divdi3+0xb6>
  41356c:	2300      	movs	r3, #0
  41356e:	461a      	mov	r2, r3
  413570:	4610      	mov	r0, r2
  413572:	4619      	mov	r1, r3
  413574:	b114      	cbz	r4, 41357c <__divdi3+0xb0>
  413576:	4240      	negs	r0, r0
  413578:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41357c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  413580:	4770      	bx	lr
  413582:	fab3 f883 	clz	r8, r3
  413586:	f1b8 0f00 	cmp.w	r8, #0
  41358a:	f040 8088 	bne.w	41369e <__divdi3+0x1d2>
  41358e:	428b      	cmp	r3, r1
  413590:	d302      	bcc.n	413598 <__divdi3+0xcc>
  413592:	4282      	cmp	r2, r0
  413594:	f200 80e2 	bhi.w	41375c <__divdi3+0x290>
  413598:	2300      	movs	r3, #0
  41359a:	2201      	movs	r2, #1
  41359c:	e7e8      	b.n	413570 <__divdi3+0xa4>
  41359e:	b912      	cbnz	r2, 4135a6 <__divdi3+0xda>
  4135a0:	2301      	movs	r3, #1
  4135a2:	fbb3 f5f2 	udiv	r5, r3, r2
  4135a6:	fab5 f285 	clz	r2, r5
  4135aa:	2a00      	cmp	r2, #0
  4135ac:	d13a      	bne.n	413624 <__divdi3+0x158>
  4135ae:	1b7f      	subs	r7, r7, r5
  4135b0:	0c28      	lsrs	r0, r5, #16
  4135b2:	fa1f fc85 	uxth.w	ip, r5
  4135b6:	2301      	movs	r3, #1
  4135b8:	fbb7 f1f0 	udiv	r1, r7, r0
  4135bc:	fb00 7711 	mls	r7, r0, r1, r7
  4135c0:	fb0c f201 	mul.w	r2, ip, r1
  4135c4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  4135c8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  4135cc:	42ba      	cmp	r2, r7
  4135ce:	d907      	bls.n	4135e0 <__divdi3+0x114>
  4135d0:	197f      	adds	r7, r7, r5
  4135d2:	f101 38ff 	add.w	r8, r1, #4294967295
  4135d6:	d202      	bcs.n	4135de <__divdi3+0x112>
  4135d8:	42ba      	cmp	r2, r7
  4135da:	f200 80c4 	bhi.w	413766 <__divdi3+0x29a>
  4135de:	4641      	mov	r1, r8
  4135e0:	1abf      	subs	r7, r7, r2
  4135e2:	fbb7 f2f0 	udiv	r2, r7, r0
  4135e6:	fb00 7012 	mls	r0, r0, r2, r7
  4135ea:	fb0c fc02 	mul.w	ip, ip, r2
  4135ee:	b2b6      	uxth	r6, r6
  4135f0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  4135f4:	4584      	cmp	ip, r0
  4135f6:	d907      	bls.n	413608 <__divdi3+0x13c>
  4135f8:	1940      	adds	r0, r0, r5
  4135fa:	f102 37ff 	add.w	r7, r2, #4294967295
  4135fe:	d202      	bcs.n	413606 <__divdi3+0x13a>
  413600:	4584      	cmp	ip, r0
  413602:	f200 80ae 	bhi.w	413762 <__divdi3+0x296>
  413606:	463a      	mov	r2, r7
  413608:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  41360c:	e7b0      	b.n	413570 <__divdi3+0xa4>
  41360e:	43e4      	mvns	r4, r4
  413610:	4252      	negs	r2, r2
  413612:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  413616:	e762      	b.n	4134de <__divdi3+0x12>
  413618:	4240      	negs	r0, r0
  41361a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  41361e:	f04f 34ff 	mov.w	r4, #4294967295
  413622:	e759      	b.n	4134d8 <__divdi3+0xc>
  413624:	4095      	lsls	r5, r2
  413626:	f1c2 0920 	rsb	r9, r2, #32
  41362a:	fa27 f109 	lsr.w	r1, r7, r9
  41362e:	fa26 f909 	lsr.w	r9, r6, r9
  413632:	4097      	lsls	r7, r2
  413634:	0c28      	lsrs	r0, r5, #16
  413636:	fbb1 f8f0 	udiv	r8, r1, r0
  41363a:	fb00 1118 	mls	r1, r0, r8, r1
  41363e:	fa1f fc85 	uxth.w	ip, r5
  413642:	fb0c f308 	mul.w	r3, ip, r8
  413646:	ea49 0907 	orr.w	r9, r9, r7
  41364a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  41364e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  413652:	428b      	cmp	r3, r1
  413654:	fa06 f602 	lsl.w	r6, r6, r2
  413658:	d908      	bls.n	41366c <__divdi3+0x1a0>
  41365a:	1949      	adds	r1, r1, r5
  41365c:	f108 32ff 	add.w	r2, r8, #4294967295
  413660:	d27a      	bcs.n	413758 <__divdi3+0x28c>
  413662:	428b      	cmp	r3, r1
  413664:	d978      	bls.n	413758 <__divdi3+0x28c>
  413666:	f1a8 0802 	sub.w	r8, r8, #2
  41366a:	4429      	add	r1, r5
  41366c:	1ac9      	subs	r1, r1, r3
  41366e:	fbb1 f3f0 	udiv	r3, r1, r0
  413672:	fb00 1713 	mls	r7, r0, r3, r1
  413676:	fb0c f203 	mul.w	r2, ip, r3
  41367a:	fa1f f989 	uxth.w	r9, r9
  41367e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  413682:	42ba      	cmp	r2, r7
  413684:	d907      	bls.n	413696 <__divdi3+0x1ca>
  413686:	197f      	adds	r7, r7, r5
  413688:	f103 31ff 	add.w	r1, r3, #4294967295
  41368c:	d260      	bcs.n	413750 <__divdi3+0x284>
  41368e:	42ba      	cmp	r2, r7
  413690:	d95e      	bls.n	413750 <__divdi3+0x284>
  413692:	3b02      	subs	r3, #2
  413694:	442f      	add	r7, r5
  413696:	1abf      	subs	r7, r7, r2
  413698:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  41369c:	e78c      	b.n	4135b8 <__divdi3+0xec>
  41369e:	f1c8 0220 	rsb	r2, r8, #32
  4136a2:	fa25 f102 	lsr.w	r1, r5, r2
  4136a6:	fa03 fc08 	lsl.w	ip, r3, r8
  4136aa:	fa27 f302 	lsr.w	r3, r7, r2
  4136ae:	fa20 f202 	lsr.w	r2, r0, r2
  4136b2:	fa07 f708 	lsl.w	r7, r7, r8
  4136b6:	ea41 0c0c 	orr.w	ip, r1, ip
  4136ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
  4136be:	fbb3 f1f9 	udiv	r1, r3, r9
  4136c2:	fb09 3311 	mls	r3, r9, r1, r3
  4136c6:	fa1f fa8c 	uxth.w	sl, ip
  4136ca:	fb0a fb01 	mul.w	fp, sl, r1
  4136ce:	4317      	orrs	r7, r2
  4136d0:	0c3a      	lsrs	r2, r7, #16
  4136d2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  4136d6:	459b      	cmp	fp, r3
  4136d8:	fa05 f008 	lsl.w	r0, r5, r8
  4136dc:	d908      	bls.n	4136f0 <__divdi3+0x224>
  4136de:	eb13 030c 	adds.w	r3, r3, ip
  4136e2:	f101 32ff 	add.w	r2, r1, #4294967295
  4136e6:	d235      	bcs.n	413754 <__divdi3+0x288>
  4136e8:	459b      	cmp	fp, r3
  4136ea:	d933      	bls.n	413754 <__divdi3+0x288>
  4136ec:	3902      	subs	r1, #2
  4136ee:	4463      	add	r3, ip
  4136f0:	ebcb 0303 	rsb	r3, fp, r3
  4136f4:	fbb3 f2f9 	udiv	r2, r3, r9
  4136f8:	fb09 3312 	mls	r3, r9, r2, r3
  4136fc:	fb0a fa02 	mul.w	sl, sl, r2
  413700:	b2bf      	uxth	r7, r7
  413702:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  413706:	45ba      	cmp	sl, r7
  413708:	d908      	bls.n	41371c <__divdi3+0x250>
  41370a:	eb17 070c 	adds.w	r7, r7, ip
  41370e:	f102 33ff 	add.w	r3, r2, #4294967295
  413712:	d21b      	bcs.n	41374c <__divdi3+0x280>
  413714:	45ba      	cmp	sl, r7
  413716:	d919      	bls.n	41374c <__divdi3+0x280>
  413718:	3a02      	subs	r2, #2
  41371a:	4467      	add	r7, ip
  41371c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  413720:	fba5 0100 	umull	r0, r1, r5, r0
  413724:	ebca 0707 	rsb	r7, sl, r7
  413728:	428f      	cmp	r7, r1
  41372a:	f04f 0300 	mov.w	r3, #0
  41372e:	d30a      	bcc.n	413746 <__divdi3+0x27a>
  413730:	d005      	beq.n	41373e <__divdi3+0x272>
  413732:	462a      	mov	r2, r5
  413734:	e71c      	b.n	413570 <__divdi3+0xa4>
  413736:	4662      	mov	r2, ip
  413738:	e6fd      	b.n	413536 <__divdi3+0x6a>
  41373a:	463b      	mov	r3, r7
  41373c:	e710      	b.n	413560 <__divdi3+0x94>
  41373e:	fa06 f608 	lsl.w	r6, r6, r8
  413742:	4286      	cmp	r6, r0
  413744:	d2f5      	bcs.n	413732 <__divdi3+0x266>
  413746:	1e6a      	subs	r2, r5, #1
  413748:	2300      	movs	r3, #0
  41374a:	e711      	b.n	413570 <__divdi3+0xa4>
  41374c:	461a      	mov	r2, r3
  41374e:	e7e5      	b.n	41371c <__divdi3+0x250>
  413750:	460b      	mov	r3, r1
  413752:	e7a0      	b.n	413696 <__divdi3+0x1ca>
  413754:	4611      	mov	r1, r2
  413756:	e7cb      	b.n	4136f0 <__divdi3+0x224>
  413758:	4690      	mov	r8, r2
  41375a:	e787      	b.n	41366c <__divdi3+0x1a0>
  41375c:	4643      	mov	r3, r8
  41375e:	4642      	mov	r2, r8
  413760:	e706      	b.n	413570 <__divdi3+0xa4>
  413762:	3a02      	subs	r2, #2
  413764:	e750      	b.n	413608 <__divdi3+0x13c>
  413766:	3902      	subs	r1, #2
  413768:	442f      	add	r7, r5
  41376a:	e739      	b.n	4135e0 <__divdi3+0x114>

0041376c <__udivdi3>:
  41376c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  413770:	4614      	mov	r4, r2
  413772:	4605      	mov	r5, r0
  413774:	460e      	mov	r6, r1
  413776:	2b00      	cmp	r3, #0
  413778:	d143      	bne.n	413802 <__udivdi3+0x96>
  41377a:	428a      	cmp	r2, r1
  41377c:	d953      	bls.n	413826 <__udivdi3+0xba>
  41377e:	fab2 f782 	clz	r7, r2
  413782:	b157      	cbz	r7, 41379a <__udivdi3+0x2e>
  413784:	f1c7 0620 	rsb	r6, r7, #32
  413788:	fa20 f606 	lsr.w	r6, r0, r6
  41378c:	fa01 f307 	lsl.w	r3, r1, r7
  413790:	fa02 f407 	lsl.w	r4, r2, r7
  413794:	fa00 f507 	lsl.w	r5, r0, r7
  413798:	431e      	orrs	r6, r3
  41379a:	0c21      	lsrs	r1, r4, #16
  41379c:	fbb6 f2f1 	udiv	r2, r6, r1
  4137a0:	fb01 6612 	mls	r6, r1, r2, r6
  4137a4:	b2a0      	uxth	r0, r4
  4137a6:	fb00 f302 	mul.w	r3, r0, r2
  4137aa:	0c2f      	lsrs	r7, r5, #16
  4137ac:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  4137b0:	42b3      	cmp	r3, r6
  4137b2:	d909      	bls.n	4137c8 <__udivdi3+0x5c>
  4137b4:	1936      	adds	r6, r6, r4
  4137b6:	f102 37ff 	add.w	r7, r2, #4294967295
  4137ba:	f080 80fd 	bcs.w	4139b8 <__udivdi3+0x24c>
  4137be:	42b3      	cmp	r3, r6
  4137c0:	f240 80fa 	bls.w	4139b8 <__udivdi3+0x24c>
  4137c4:	3a02      	subs	r2, #2
  4137c6:	4426      	add	r6, r4
  4137c8:	1af6      	subs	r6, r6, r3
  4137ca:	fbb6 f3f1 	udiv	r3, r6, r1
  4137ce:	fb01 6113 	mls	r1, r1, r3, r6
  4137d2:	fb00 f003 	mul.w	r0, r0, r3
  4137d6:	b2ad      	uxth	r5, r5
  4137d8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  4137dc:	4288      	cmp	r0, r1
  4137de:	d908      	bls.n	4137f2 <__udivdi3+0x86>
  4137e0:	1909      	adds	r1, r1, r4
  4137e2:	f103 36ff 	add.w	r6, r3, #4294967295
  4137e6:	f080 80e9 	bcs.w	4139bc <__udivdi3+0x250>
  4137ea:	4288      	cmp	r0, r1
  4137ec:	f240 80e6 	bls.w	4139bc <__udivdi3+0x250>
  4137f0:	3b02      	subs	r3, #2
  4137f2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4137f6:	2300      	movs	r3, #0
  4137f8:	4610      	mov	r0, r2
  4137fa:	4619      	mov	r1, r3
  4137fc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  413800:	4770      	bx	lr
  413802:	428b      	cmp	r3, r1
  413804:	d84c      	bhi.n	4138a0 <__udivdi3+0x134>
  413806:	fab3 f683 	clz	r6, r3
  41380a:	2e00      	cmp	r6, #0
  41380c:	d14f      	bne.n	4138ae <__udivdi3+0x142>
  41380e:	428b      	cmp	r3, r1
  413810:	d302      	bcc.n	413818 <__udivdi3+0xac>
  413812:	4282      	cmp	r2, r0
  413814:	f200 80dd 	bhi.w	4139d2 <__udivdi3+0x266>
  413818:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41381c:	2300      	movs	r3, #0
  41381e:	2201      	movs	r2, #1
  413820:	4610      	mov	r0, r2
  413822:	4619      	mov	r1, r3
  413824:	4770      	bx	lr
  413826:	b912      	cbnz	r2, 41382e <__udivdi3+0xc2>
  413828:	2401      	movs	r4, #1
  41382a:	fbb4 f4f2 	udiv	r4, r4, r2
  41382e:	fab4 f284 	clz	r2, r4
  413832:	2a00      	cmp	r2, #0
  413834:	f040 8082 	bne.w	41393c <__udivdi3+0x1d0>
  413838:	1b09      	subs	r1, r1, r4
  41383a:	0c26      	lsrs	r6, r4, #16
  41383c:	b2a7      	uxth	r7, r4
  41383e:	2301      	movs	r3, #1
  413840:	fbb1 f0f6 	udiv	r0, r1, r6
  413844:	fb06 1110 	mls	r1, r6, r0, r1
  413848:	fb07 f200 	mul.w	r2, r7, r0
  41384c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  413850:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  413854:	428a      	cmp	r2, r1
  413856:	d907      	bls.n	413868 <__udivdi3+0xfc>
  413858:	1909      	adds	r1, r1, r4
  41385a:	f100 3cff 	add.w	ip, r0, #4294967295
  41385e:	d202      	bcs.n	413866 <__udivdi3+0xfa>
  413860:	428a      	cmp	r2, r1
  413862:	f200 80c8 	bhi.w	4139f6 <__udivdi3+0x28a>
  413866:	4660      	mov	r0, ip
  413868:	1a89      	subs	r1, r1, r2
  41386a:	fbb1 f2f6 	udiv	r2, r1, r6
  41386e:	fb06 1112 	mls	r1, r6, r2, r1
  413872:	fb07 f702 	mul.w	r7, r7, r2
  413876:	b2ad      	uxth	r5, r5
  413878:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  41387c:	42af      	cmp	r7, r5
  41387e:	d908      	bls.n	413892 <__udivdi3+0x126>
  413880:	192c      	adds	r4, r5, r4
  413882:	f102 31ff 	add.w	r1, r2, #4294967295
  413886:	f080 809b 	bcs.w	4139c0 <__udivdi3+0x254>
  41388a:	42a7      	cmp	r7, r4
  41388c:	f240 8098 	bls.w	4139c0 <__udivdi3+0x254>
  413890:	3a02      	subs	r2, #2
  413892:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  413896:	4610      	mov	r0, r2
  413898:	4619      	mov	r1, r3
  41389a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  41389e:	4770      	bx	lr
  4138a0:	2300      	movs	r3, #0
  4138a2:	461a      	mov	r2, r3
  4138a4:	4610      	mov	r0, r2
  4138a6:	4619      	mov	r1, r3
  4138a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4138ac:	4770      	bx	lr
  4138ae:	f1c6 0520 	rsb	r5, r6, #32
  4138b2:	fa22 f705 	lsr.w	r7, r2, r5
  4138b6:	fa03 f406 	lsl.w	r4, r3, r6
  4138ba:	fa21 f305 	lsr.w	r3, r1, r5
  4138be:	fa01 fb06 	lsl.w	fp, r1, r6
  4138c2:	fa20 f505 	lsr.w	r5, r0, r5
  4138c6:	433c      	orrs	r4, r7
  4138c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4138cc:	fbb3 fcf8 	udiv	ip, r3, r8
  4138d0:	fb08 331c 	mls	r3, r8, ip, r3
  4138d4:	fa1f f984 	uxth.w	r9, r4
  4138d8:	fb09 fa0c 	mul.w	sl, r9, ip
  4138dc:	ea45 0b0b 	orr.w	fp, r5, fp
  4138e0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  4138e4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  4138e8:	459a      	cmp	sl, r3
  4138ea:	fa02 f206 	lsl.w	r2, r2, r6
  4138ee:	d904      	bls.n	4138fa <__udivdi3+0x18e>
  4138f0:	191b      	adds	r3, r3, r4
  4138f2:	f10c 35ff 	add.w	r5, ip, #4294967295
  4138f6:	d36f      	bcc.n	4139d8 <__udivdi3+0x26c>
  4138f8:	46ac      	mov	ip, r5
  4138fa:	ebca 0303 	rsb	r3, sl, r3
  4138fe:	fbb3 f5f8 	udiv	r5, r3, r8
  413902:	fb08 3315 	mls	r3, r8, r5, r3
  413906:	fb09 f905 	mul.w	r9, r9, r5
  41390a:	fa1f fb8b 	uxth.w	fp, fp
  41390e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  413912:	45b9      	cmp	r9, r7
  413914:	d904      	bls.n	413920 <__udivdi3+0x1b4>
  413916:	193f      	adds	r7, r7, r4
  413918:	f105 33ff 	add.w	r3, r5, #4294967295
  41391c:	d362      	bcc.n	4139e4 <__udivdi3+0x278>
  41391e:	461d      	mov	r5, r3
  413920:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  413924:	fbac 2302 	umull	r2, r3, ip, r2
  413928:	ebc9 0707 	rsb	r7, r9, r7
  41392c:	429f      	cmp	r7, r3
  41392e:	f04f 0500 	mov.w	r5, #0
  413932:	d34a      	bcc.n	4139ca <__udivdi3+0x25e>
  413934:	d046      	beq.n	4139c4 <__udivdi3+0x258>
  413936:	4662      	mov	r2, ip
  413938:	462b      	mov	r3, r5
  41393a:	e75d      	b.n	4137f8 <__udivdi3+0x8c>
  41393c:	4094      	lsls	r4, r2
  41393e:	f1c2 0920 	rsb	r9, r2, #32
  413942:	fa21 fc09 	lsr.w	ip, r1, r9
  413946:	4091      	lsls	r1, r2
  413948:	fa20 f909 	lsr.w	r9, r0, r9
  41394c:	0c26      	lsrs	r6, r4, #16
  41394e:	fbbc f8f6 	udiv	r8, ip, r6
  413952:	fb06 cc18 	mls	ip, r6, r8, ip
  413956:	b2a7      	uxth	r7, r4
  413958:	fb07 f308 	mul.w	r3, r7, r8
  41395c:	ea49 0901 	orr.w	r9, r9, r1
  413960:	ea4f 4119 	mov.w	r1, r9, lsr #16
  413964:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  413968:	4563      	cmp	r3, ip
  41396a:	fa00 f502 	lsl.w	r5, r0, r2
  41396e:	d909      	bls.n	413984 <__udivdi3+0x218>
  413970:	eb1c 0c04 	adds.w	ip, ip, r4
  413974:	f108 32ff 	add.w	r2, r8, #4294967295
  413978:	d23b      	bcs.n	4139f2 <__udivdi3+0x286>
  41397a:	4563      	cmp	r3, ip
  41397c:	d939      	bls.n	4139f2 <__udivdi3+0x286>
  41397e:	f1a8 0802 	sub.w	r8, r8, #2
  413982:	44a4      	add	ip, r4
  413984:	ebc3 0c0c 	rsb	ip, r3, ip
  413988:	fbbc f3f6 	udiv	r3, ip, r6
  41398c:	fb06 c113 	mls	r1, r6, r3, ip
  413990:	fb07 f203 	mul.w	r2, r7, r3
  413994:	fa1f f989 	uxth.w	r9, r9
  413998:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  41399c:	428a      	cmp	r2, r1
  41399e:	d907      	bls.n	4139b0 <__udivdi3+0x244>
  4139a0:	1909      	adds	r1, r1, r4
  4139a2:	f103 30ff 	add.w	r0, r3, #4294967295
  4139a6:	d222      	bcs.n	4139ee <__udivdi3+0x282>
  4139a8:	428a      	cmp	r2, r1
  4139aa:	d920      	bls.n	4139ee <__udivdi3+0x282>
  4139ac:	3b02      	subs	r3, #2
  4139ae:	4421      	add	r1, r4
  4139b0:	1a89      	subs	r1, r1, r2
  4139b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4139b6:	e743      	b.n	413840 <__udivdi3+0xd4>
  4139b8:	463a      	mov	r2, r7
  4139ba:	e705      	b.n	4137c8 <__udivdi3+0x5c>
  4139bc:	4633      	mov	r3, r6
  4139be:	e718      	b.n	4137f2 <__udivdi3+0x86>
  4139c0:	460a      	mov	r2, r1
  4139c2:	e766      	b.n	413892 <__udivdi3+0x126>
  4139c4:	40b0      	lsls	r0, r6
  4139c6:	4290      	cmp	r0, r2
  4139c8:	d2b5      	bcs.n	413936 <__udivdi3+0x1ca>
  4139ca:	f10c 32ff 	add.w	r2, ip, #4294967295
  4139ce:	2300      	movs	r3, #0
  4139d0:	e712      	b.n	4137f8 <__udivdi3+0x8c>
  4139d2:	4633      	mov	r3, r6
  4139d4:	4632      	mov	r2, r6
  4139d6:	e70f      	b.n	4137f8 <__udivdi3+0x8c>
  4139d8:	459a      	cmp	sl, r3
  4139da:	d98d      	bls.n	4138f8 <__udivdi3+0x18c>
  4139dc:	f1ac 0c02 	sub.w	ip, ip, #2
  4139e0:	4423      	add	r3, r4
  4139e2:	e78a      	b.n	4138fa <__udivdi3+0x18e>
  4139e4:	45b9      	cmp	r9, r7
  4139e6:	d99a      	bls.n	41391e <__udivdi3+0x1b2>
  4139e8:	3d02      	subs	r5, #2
  4139ea:	4427      	add	r7, r4
  4139ec:	e798      	b.n	413920 <__udivdi3+0x1b4>
  4139ee:	4603      	mov	r3, r0
  4139f0:	e7de      	b.n	4139b0 <__udivdi3+0x244>
  4139f2:	4690      	mov	r8, r2
  4139f4:	e7c6      	b.n	413984 <__udivdi3+0x218>
  4139f6:	3802      	subs	r0, #2
  4139f8:	4421      	add	r1, r4
  4139fa:	e735      	b.n	413868 <__udivdi3+0xfc>

004139fc <functionsMap>:
  4139fc:	6f67 0000 0000 0000 0000 0000 0000 0000     go..............
	...
  413a1c:	1b35 0040 6f67 6552 6573 0074 0000 0000     5.@.goReset.....
	...
  413a40:	8889 0040 5474 746f 6c61 6153 706d 656c     ..@.tTotalSample
	...
  413a64:	1a59 0040 5474 7361 536b 6d61 6c70 0065     Y.@.tTaskSample.
	...
  413a88:	86ed 0040 616b 516c 6e41 6c67 0065 0000     ..@.kalQAngle...
	...
  413aac:	8f3d 0040 616b 516c 6942 7361 0000 0000     =.@.kalQBias....
	...
  413ad0:	8f6d 0040 616b 526c 654d 7361 7275 0065     m.@.kalRMeasure.
	...
  413af4:	8f9d 0040 6c61 6870 4361 6946 746c 7265     ..@.alphaCFilter
	...
  413b18:	8c99 0040 666f 7366 7465 6341 6563 586c     ..@.offsetAccelX
	...
  413b3c:	8d2d 0040 666f 7366 7465 6341 6563 596c     -.@.offsetAccelY
	...
  413b60:	8d59 0040 666f 7366 7465 6341 6563 5a6c     Y.@.offsetAccelZ
	...
  413b84:	8d85 0040 666f 7366 7465 7947 6f72 0058     ..@.offsetGyroX.
	...
  413ba8:	8db1 0040 666f 7366 7465 7947 6f72 0059     ..@.offsetGyroY.
	...
  413bcc:	8ddd 0040 666f 7366 7465 7947 6f72 005a     ..@.offsetGyroZ.
	...
  413bf0:	8e09 0040 6e65 0064 0000 0000 0000 0000     ..@.end.........
	...
  413c14:	02fd 0040 003b 0000 4309 4d4f 414d 444e     ..@.;....COMMAND
  413c24:	5520 4b4e 4f4e 0d57 000a 0000 4509 5252      UNKNOW......ERR
  413c34:	524f 4320 4d4f 414d 444e 5b20 7325 0d5d     OR COMMAND [%s].
  413c44:	000a 0000 5754 2049 6e69 7469 4520 7272     ....TWI init Err
  413c54:	726f 0021 4441 4c58 6920 696e 2074 7245     or!.ADXL init Er
  413c64:	6f72 2172 0000 0000 5449 2047 6e69 7469     ror!....ITG init
  413c74:	4520 7272 726f 0021 0000 0000 0000 0000      Error!.........
  413c84:	000a 0000 0f03 0000 4d49 2055 7246 6565     ........IMU Free
  413c94:	5452 534f 0000 0000 6341 6c65 0a3a 3d58     RTOS....Acel:.X=
  413ca4:	3025 332e 2066 476d 590a 253d 2e30 6633     %0.3f mG.Y=%0.3f
  413cb4:	6d20 0a47 7947 6f72 0a3a 3025 332e 2066      mG.Gyro:.%0.3f 
  413cc4:	7247 7561 2f73 0073 6e41 6c67 2065 7550     Graus/s.Angle Pu
  413cd4:	6572 0a3a 3025 332e 2066 7247 7561 0a73     re:.%0.3f Graus.
  413ce4:	6e41 6c67 2065 6f43 706d 3a2e 250a 2e30     Angle Comp.:.%0.
  413cf4:	6633 4720 6172 7375 410a 676e 656c 4b20     3f Graus.Angle K
  413d04:	6c61 616d 3a6e 250a 2e30 6633 4720 6172     alman:.%0.3f Gra
  413d14:	7375 0000 5453 504f 000d 0000 6954 656d     us..STOP....Time
  413d24:	2072 203d 3025 332e 2066 6573 6f63 646e     r = %0.3f second
  413d34:	0d73 000a 6954 656d 2072 6156 756c 2065     s...Timer Value 
  413d44:	7245 6f72 2072 255b 5d66 0a0d 0000 0000     Error [%f]......
  413d54:	3025 342e 3b66 3025 342e 3b66 3025 342e     %0.4f;%0.4f;%0.4
  413d64:	3b66 3025 342e 3b66 3025 342e 3b66 3025     f;%0.4f;%0.4f;%0
  413d74:	342e 3b66 3025 342e 3b66 3025 342e 3b66     .4f;%0.4f;%0.4f;
  413d84:	3025 342e 3b66 3025 342e 3b66 0a0d 0000     %0.4f;%0.4f;....
  413d94:	6954 656d 4972 554d 0000 0000               TimerIMU....

00413da0 <null_dma_control>:
	...

00413da8 <all_twi_definitions>:
  413da8:	8000 4001 8100 4001 0013 0000 0013 0000     ...@...@........

00413db8 <all_uart_definitions>:
  413db8:	0600 400e 0700 400e 0008 0000 0008 0000     ...@...@........

00413dc8 <LED_DESCRIPTOR>:
  413dc8:	0017 0000 0000 0000 002e 0000 0000 0000     ................
  413dd8:	0019 0000 0000 0000 0000 0000 0001 0000     ................

00413de8 <p_uc_charset10x14>:
	...
  413e04:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  413e14:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  413e24:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  413e34:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  413e44:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  413e54:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  413e64:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  413e74:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  413e8c:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  413e9c:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  413eac:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  413ebc:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  413ecc:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  413edc:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  413eec:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  413efc:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  413f14:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  413f24:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  413f34:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  413f44:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  413f54:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  413f64:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  413f74:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  413f84:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  413f94:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  413fa4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  413fb4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  413fc4:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  413fd4:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  413fe4:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  413ff4:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  414004:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  414014:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  414024:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  414034:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  414044:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  414054:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  414064:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  414074:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  414084:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  414094:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4140a4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4140b4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4140c4:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4140d4:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4140e4:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4140f4:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  414104:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  414114:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  414124:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  414134:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  414144:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  414154:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  414164:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  414174:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  414184:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  414194:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4141a4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4141b4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4141c4:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4141d4:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4141e4:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4141f4:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  414204:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  414214:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  414224:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  414234:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  414244:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  414254:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  414264:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  414274:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  414284:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  414294:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4142a4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4142b4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4142c4:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4142d4:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4142e4:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4142f4:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  414304:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  414314:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  414324:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  414334:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  414344:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  414354:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  414364:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  414374:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  414384:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  414394:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4143a4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4143b4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4143c4:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4143d4:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4143e4:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4143f4:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  414404:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  414414:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  414424:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  414434:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  414444:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  414454:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  414464:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  414474:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  414484:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  414494:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4144a4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4144b4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4144c4:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4144d4:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4144e4:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4144f4:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  414504:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  414514:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  414524:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  414534:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  414544:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  414554:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  414564:	fcff fcff 4449 454c 0000 0000 0a0d 0000     ....IDLE........
  414574:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
  414584:	000a 0000 6d54 2072 7653 0063 4d49 5355     ....Tmr Svc.IMUS
  414594:	6d61 6c70 2065 203d 7525 6d20 0d73 000a     ample = %u ms...
  4145a4:	4d49 5355 6d61 6c70 2065 6156 756c 2065     IMUSample Value 
  4145b4:	7245 6f72 2072 255b 5d66 0a0d 0000 0000     Error [%f]......
  4145c4:	6954 656d 4972 554d 0000 0000 7245 6f72     TimerIMU....Erro
  4145d4:	2072 4d49 2155 0000 6c41 6870 2061 6f43     r IMU!..Alpha Co
  4145e4:	706d 2e6c 4620 6c69 6574 0072 7325 3d20     mpl. Filter.%s =
  4145f4:	2520 2e30 6635 0a0d 0000 0000 7325 5620      %0.5f......%s V
  414604:	6c61 6575 4520 7272 726f 5b20 6625 0d5d     alue Error [%f].
  414614:	000a 0000 6341 6563 4f6c 6666 6573 5874     ....AccelOffsetX
  414624:	0000 0000 6341 6563 4f6c 6666 6573 5974     ....AccelOffsetY
  414634:	0000 0000 6341 6563 4f6c 6666 6573 5a74     ....AccelOffsetZ
  414644:	0000 0000 7947 6f72 664f 7366 7465 0058     ....GyroOffsetX.
  414654:	7947 6f72 664f 7366 7465 0059 7947 6f72     GyroOffsetY.Gyro
  414664:	664f 7366 7465 005a 6341 6563 006c 0000     OffsetZ.Accel...
  414674:	7947 6f72 0000 0000 7257 6e6f 2067 7375     Gyro....Wrong us
  414684:	2065 6d63 4864 6e61 6c64 7265 664f 7366     e cmdHandlerOffs
  414694:	7465 0a0d 0000 0000 4151 676e 656c 0000     et......QAngle..
  4146a4:	4251 6169 0073 0000 4d52 6165 7573 6572     QBias...RMeasure
  4146b4:	0000 0000 7473 6361 206b 766f 7265 6c66     ....stack overfl
  4146c4:	776f 2520 2078 7325 0a0d 0000 2d2d 202d     ow %x %s....--- 
  4146d4:	754e 626d 7265 6f20 2066 6154 6b73 3a73     Number of Tasks:
  4146e4:	2520 0a75 0000 0000 614e 656d 0909 7453      %u.....Name..St
  4146f4:	7461 0965 7250 6f69 0972 7453 6361 096b     ate.Prior.Stack.
  414704:	754e 0a6d 0000 0000 7246 6565 4820 6165     Num.....Free Hea
  414714:	3a70 2520 0a75 0000 6f43 736e 6c6f 2065     p: %u...Console 
  414724:	4b4f 0a21 0000 0000 6f4d 696e 6f74 0072     OK!.....Monitor.
  414734:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414744:	4d20 6e6f 7469 726f 7420 7361 0d6b 000a      Monitor task...
  414754:	6154 6b73 4d20 6e6f 7469 726f 4320 6572     Task Monitor Cre
  414764:	7461 6465 0a21 0000 654c 3064 0000 0000     ated!...Led0....
  414774:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414784:	7420 7365 2074 656c 2064 6174 6b73 0a0d      test led task..
  414794:	0000 0000 6154 6b73 4c20 6465 2030 7243     ....Task Led0 Cr
  4147a4:	6165 6574 2164 000a 4d49 5f55 0054 0000     eated!..IMU_T...
  4147b4:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  4147c4:	7420 7365 2074 4d49 5455 7361 0d6b 000a      test IMUTask...
  4147d4:	6154 6b73 4920 554d 545f 4320 6572 7461     Task IMU_T Creat
  4147e4:	6465 0a21 0000 0000 434c 5f44 0054 0000     ed!.....LCD_T...
  4147f4:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414804:	7420 7365 2074 434c 5444 7361 0d6b 000a      test LCDTask...
  414814:	6154 6b73 4c20 4443 545f 4320 6572 7461     Task LCD_T Creat
  414824:	6465 0a21 0000 0000 5854 545f 0000 0000     ed!.....TX_T....
  414834:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  414844:	7420 7365 2074 5854 545f 7361 0d6b 000a      test TX_Task...
  414854:	6154 6b73 5420 5f58 2054 7243 6165 6574     Task TX_T Create
  414864:	2164 000a 5852 545f 0000 0000 6146 6c69     d!..RX_T....Fail
  414874:	6465 7420 206f 7263 6165 6574 7420 7365     ed to create tes
  414884:	2074 5852 545f 7361 0d6b 000a 6154 6b73     t RX_Task...Task
  414894:	5220 5f58 2054 7243 6165 6574 2164 000a      RX_T Created!..

004148a4 <npio2_hw>:
  4148a4:	21fb 3ff9 21fb 4009 d97c 4012 21fb 4019     .!.?.!.@|..@.!.@
  4148b4:	6a7a 401f d97c 4022 fdbb 4025 21fb 4029     zj.@|."@..%@.!)@
  4148c4:	463a 402c 6a7a 402f 475c 4031 d97c 4032     :F,@zj/@\G1@|.2@
  4148d4:	6b9c 4034 fdbb 4035 8fdb 4037 21fb 4039     .k4@..5@..7@.!9@
  4148e4:	b41b 403a 463a 403c d85a 403d 6a7a 403f     ..:@:F<@Z.=@zj?@
  4148f4:	7e4c 4040 475c 4041 106c 4042 d97c 4042     L~@@\GA@l.B@|.B@
  414904:	a28c 4043 6b9c 4044 34ac 4045 fdbb 4045     ..C@.kD@.4E@..E@
  414914:	c6cb 4046 8fdb 4047 58eb 4048 21fb 4049     ..F@..G@.XH@.!I@

00414924 <two_over_pi>:
  414924:	f983 00a2 4e44 006e 29fc 0015 57d1 0027     ....DNn..)...W'.
  414934:	34dd 00f5 db62 00c0 993c 0095 9041 0043     .4..b...<...A.C.
  414944:	5163 00fe debb 00ab 61b7 00c5 6e3a 0024     cQ.......a..:n$.
  414954:	4dd2 0042 0649 00e0 ea09 002e 921c 00d1     .MB.I...........
  414964:	1deb 00fe b129 001c 3ee8 00a7 35f5 0082     ....)....>...5..
  414974:	bb44 002e e99c 0084 26b4 0070 7e41 005f     D........&p.A~_.
  414984:	91d6 0039 8353 0039 f49c 0039 5f8b 0084     ..9.S.9...9.._..
  414994:	f928 00bd 1ff8 003b ffde 0097 980f 0005     (.....;.........
  4149a4:	2f11 00ef 5a0a 008b 1f6d 006d 7ecf 0036     ./...Z..m.m..~6.
  4149b4:	cb09 0027 4f46 00b7 669e 003f ea2d 005f     ..'.FO...f?.-._.
  4149c4:	27ba 0075 ebe5 00c7 7b3d 00f1 39f7 0007     .'u.....={...9..
  4149d4:	5292 008a 6bfb 00ea b11f 005f 5d08 008d     .R...k...._..]..
  4149e4:	0330 0056 fc7b 0046 abf0 006b bc20 00cf     0.V.{.F...k. ...
  4149f4:	f436 009a a9e3 001d 615e 0091 1b08 00e6     6.......^a......
  414a04:	9985 0065 14a0 005f 408d 0068 d880 00ff     ..e..._..@h.....
  414a14:	7327 004d 0606 0031 56ca 0015 a8c9 0073     'sM...1..V....s.
  414a24:	e27b 0060 8c6b 00c0                         {.`.k...

00414a2c <init_jk>:
  414a2c:	0002 0000 0003 0000 0004 0000 0006 0000     ................
  414a3c:	0000 0000                                   ....

00414a40 <PIo2>:
  414a40:	0000 4000 21fb 3ff9 0000 0000 442d 3e74     ...@.!.?....-Dt>
  414a50:	0000 8000 4698 3cf8 0000 6000 cc51 3b78     .....F.<...`Q.x;
  414a60:	0000 8000 1b83 39f0 0000 4000 2520 387a     .......9...@ %z8
  414a70:	0000 8000 8222 36e3 0000 0000 f31d 3569     ...."..6......i5

00414a80 <_ctype_>:
  414a80:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  414a90:	2020 2020 2020 2020 2020 2020 2020 2020                     
  414aa0:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  414ab0:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  414ac0:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  414ad0:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  414ae0:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  414af0:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  414b00:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
  414b84:	0043 0000                                   C...

00414b88 <_global_impure_ptr>:
  414b88:	0170 2000                                   p.. 

00414b8c <fpi.5238>:
  414b8c:	0035 0000 fbce ffff 03cb 0000 0001 0000     5...............
  414b9c:	0000 0000 666e 0000 6e69 7469 0079 0000     ....nf..inity...
  414bac:	6e61 0000                                   an..

00414bb0 <fpinan.5274>:
  414bb0:	0034 0000 fbce ffff 03cb 0000 0001 0000     4...............
	...

00414bc8 <tinytens>:
  414bc8:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
  414bd8:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
  414be8:	6f43 64ac 0628 1168                         Co.d(.h.

00414bf0 <zeroes.6763>:
  414bf0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  414c00:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  414c10:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  414c20:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  414c30:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  414c40:	0030 0000                                   0...

00414c44 <blanks.6762>:
  414c44:	2020 2020 2020 2020 2020 2020 2020 2020                     

00414c54 <zeroes.6721>:
  414c54:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00414c64 <blanks.6720>:
  414c64:	2020 2020 2020 2020 2020 2020 2020 2020                     
  414c74:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00414c84 <__hexdig>:
	...
  414cb4:	1110 1312 1514 1716 1918 0000 0000 0000     ................
  414cc4:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  414ce4:	1a00 1c1b 1e1d 001f 0000 0000 0000 0000     ................
	...
  414d84:	4f50 4953 0058 0000 002e 0000               POSIX.......

00414d90 <__mprec_tens>:
  414d90:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  414da0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  414db0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  414dc0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  414dd0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  414de0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  414df0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  414e00:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  414e10:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  414e20:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  414e30:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  414e40:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  414e50:	9db4 79d9 7843 44ea                         ...yCx.D

00414e58 <__mprec_bigtens>:
  414e58:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  414e68:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  414e78:	bf3c 7f73 4fdd 7515                         <.s..O.u

00414e80 <p05.5269>:
  414e80:	0005 0000 0019 0000 007d 0000               ........}...

00414e8c <_init>:
  414e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  414e8e:	bf00      	nop
  414e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
  414e92:	bc08      	pop	{r3}
  414e94:	469e      	mov	lr, r3
  414e96:	4770      	bx	lr

00414e98 <__init_array_start>:
  414e98:	0040fa71 	.word	0x0040fa71

00414e9c <__frame_dummy_init_array_entry>:
  414e9c:	004000e9                                ..@.

00414ea0 <_fini>:
  414ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  414ea2:	bf00      	nop
  414ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  414ea6:	bc08      	pop	{r3}
  414ea8:	469e      	mov	lr, r3
  414eaa:	4770      	bx	lr

00414eac <__fini_array_start>:
  414eac:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000150 	.word	0x20000150
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff
20000124:	00000000 	.word	0x00000000

20000128 <alpha>:
20000128:	ac710cb3 3fe6db8b                       ..q....?

20000130 <offsetAcel>:
20000130:	43e88000 44908000 00000000              ...C...D....

2000013c <offsetGyro>:
2000013c:	3e3851ec 00000000 00000000              .Q8>........

20000148 <sizeRecBuf>:
20000148:	00000032                                2...

2000014c <timer>:
2000014c:	000003e8                                ....

20000150 <SystemCoreClock>:
20000150:	003d0900                                ..=.

20000154 <uxCriticalNesting>:
20000154:	aaaaaaaa                                ....

20000158 <xFreeBytesRemaining>:
20000158:	000035f0                                .5..

2000015c <xNextTaskUnblockTime>:
2000015c:	ffffffff                                ....

20000160 <dt>:
20000160:	47ae147b 3f947ae1                       {..G.z.?

20000168 <timerIMU>:
20000168:	00000014                                ....

2000016c <__ctype_ptr__>:
2000016c:	00414a80                                .JA.

20000170 <impure_data>:
20000170:	00000000 2000045c 200004c4 2000052c     ....\.. ... ,.. 
	...
200001a4:	00414b84 00000000 00000000 00000000     .KA.............
	...
20000218:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000228:	0005deec 0000000b 00000000 00000000     ................
	...

20000598 <_impure_ptr>:
20000598:	20000170                                p.. 

2000059c <lconv>:
2000059c:	00414d8c 00414c20 00414c20 00414c20     .MA. LA. LA. LA.
200005ac:	00414c20 00414c20 00414c20 00414c20      LA. LA. LA. LA.
200005bc:	00414c20 00414c20 ffffffff ffffffff      LA. LA.........
200005cc:	ffffffff 0000ffff                       ........

200005d4 <lc_ctype_charset>:
200005d4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005f4 <__mb_cur_max>:
200005f4:	00000001                                ....

200005f8 <__malloc_av_>:
	...
20000600:	200005f8 200005f8 20000600 20000600     ... ... ... ... 
20000610:	20000608 20000608 20000610 20000610     ... ... ... ... 
20000620:	20000618 20000618 20000620 20000620     ... ...  ..  .. 
20000630:	20000628 20000628 20000630 20000630     (.. (.. 0.. 0.. 
20000640:	20000638 20000638 20000640 20000640     8.. 8.. @.. @.. 
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 
20000980:	20000978 20000978 20000980 20000980     x.. x.. ... ... 
20000990:	20000988 20000988 20000990 20000990     ... ... ... ... 
200009a0:	20000998 20000998 200009a0 200009a0     ... ... ... ... 
200009b0:	200009a8 200009a8 200009b0 200009b0     ... ... ... ... 
200009c0:	200009b8 200009b8 200009c0 200009c0     ... ... ... ... 
200009d0:	200009c8 200009c8 200009d0 200009d0     ... ... ... ... 
200009e0:	200009d8 200009d8 200009e0 200009e0     ... ... ... ... 
200009f0:	200009e8 200009e8 200009f0 200009f0     ... ... ... ... 

20000a00 <__malloc_trim_threshold>:
20000a00:	00020000                                ....

20000a04 <__malloc_sbrk_base>:
20000a04:	ffffffff                                ....

20000a08 <__wctomb>:
20000a08:	00413161                                a1A.
