// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vmycpu_top_inst_cache.h"

VL_ATTR_COLD void Vmycpu_top_inst_cache___eval_initial__TOP__mycpu_top__inst_cache(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___eval_initial__TOP__mycpu_top__inst_cache\n"); );
}

VL_ATTR_COLD void Vmycpu_top_inst_cache___stl_sequent__TOP__mycpu_top__inst_cache__2(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___stl_sequent__TOP__mycpu_top__inst_cache__2\n"); );
    // Body
    vlSelf->__PVT__io_sram_write_en = ((IData)(vlSelf->__PVT__io_inst_buffer_full)
                                        ? 0U : (IData)(vlSelf->__PVT___io_sram_write_en_T_5));
    vlSelf->__PVT___stage2_stall_T_5 = (1U & (~ (IData)(vlSelf->__PVT__io_inst_buffer_full)));
    vlSelf->__PVT__io_sram_rdata_L = (((IData)(vlSelf->__PVT___stage2_stall_T_5) 
                                       & (IData)(vlSelf->__PVT__has_stage2_stall))
                                       ? vlSelf->__PVT__access_sram_rdata_L
                                       : vlSelf->__PVT__sram_rdata_L_Reg);
    vlSelf->__PVT__stage2_stall = (((1U == (IData)(vlSelf->__PVT__access_work_state)) 
                                    | (4U == (IData)(vlSelf->__PVT__access_work_state))) 
                                   & (IData)(vlSelf->__PVT___stage2_stall_T_5));
    vlSelf->__PVT__io_stage2_stall = (((1U == (IData)(vlSelf->__PVT__access_work_state)) 
                                       | (4U == (IData)(vlSelf->__PVT__access_work_state))) 
                                      & (IData)(vlSelf->__PVT___stage2_stall_T_5));
}

VL_ATTR_COLD void Vmycpu_top_inst_cache___stl_sequent__TOP__mycpu_top__inst_cache__3(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___stl_sequent__TOP__mycpu_top__inst_cache__3\n"); );
    // Body
    vlSelf->__PVT__stage1_flush = ((~ (IData)(vlSelf->__PVT__io_sram_req)) 
                                   & (IData)(vlSelf->__PVT__io_stage1_valid_flush));
    vlSelf->__PVT___stage1_sram_req_reg_T_1 = ((IData)(vlSelf->__PVT__io_sram_req) 
                                               | (IData)(vlSelf->__PVT__stage1_flush));
}

VL_ATTR_COLD void Vmycpu_top_inst_cache___ctor_var_reset(Vmycpu_top_inst_cache* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+        Vmycpu_top_inst_cache___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clock = 0;
    vlSelf->__PVT__reset = 0;
    vlSelf->__PVT__io_port_araddr = 0;
    vlSelf->__PVT__io_port_arlen = 0;
    vlSelf->__PVT__io_port_arburst = 0;
    vlSelf->__PVT__io_port_arvalid = 0;
    vlSelf->__PVT__io_port_arready = 0;
    vlSelf->__PVT__io_port_rdata = 0;
    vlSelf->__PVT__io_port_rlast = 0;
    vlSelf->__PVT__io_port_rvalid = 0;
    vlSelf->__PVT__io_stage2_flush = 0;
    vlSelf->__PVT__io_stage2_stall = 0;
    vlSelf->__PVT__io_stage1_valid_flush = 0;
    vlSelf->__PVT__io_inst_ready_to_use = 0;
    vlSelf->__PVT__io_inst_buffer_full = 0;
    vlSelf->__PVT__io_v_addr_for_tlb = 0;
    vlSelf->__PVT__io_p_addr_for_tlb = 0;
    vlSelf->__PVT__io_sram_req = 0;
    vlSelf->__PVT__io_sram_addr = 0;
    vlSelf->__PVT__io_sram_write_en = 0;
    vlSelf->__PVT__io_sram_rdata_L = 0;
    vlSelf->__PVT__io_sram_cache = 0;
    vlSelf->__PVT__icache_tag_clock = 0;
    vlSelf->__PVT__icache_tag_reset = 0;
    vlSelf->__PVT__icache_tag_io_wen = 0;
    vlSelf->__PVT__icache_tag_io_wdata = 0;
    vlSelf->__PVT__icache_tag_io_addr = 0;
    vlSelf->__PVT__icache_tag_io_hit = 0;
    vlSelf->__PVT__icache_tag_io_valid = 0;
    vlSelf->__PVT__icache_tag_1_clock = 0;
    vlSelf->__PVT__icache_tag_1_reset = 0;
    vlSelf->__PVT__icache_tag_1_io_wen = 0;
    vlSelf->__PVT__icache_tag_1_io_wdata = 0;
    vlSelf->__PVT__icache_tag_1_io_addr = 0;
    vlSelf->__PVT__icache_tag_1_io_hit = 0;
    vlSelf->__PVT__icache_tag_1_io_valid = 0;
    vlSelf->__PVT__icache_data_clock = 0;
    vlSelf->__PVT__icache_data_reset = 0;
    vlSelf->__PVT__icache_data_io_wen = 0;
    vlSelf->__PVT__icache_data_io_addr = 0;
    vlSelf->__PVT__icache_data_io_wdata = 0;
    vlSelf->__PVT__icache_data_io_rdata = 0;
    vlSelf->__PVT__icache_data_1_clock = 0;
    vlSelf->__PVT__icache_data_1_reset = 0;
    vlSelf->__PVT__icache_data_1_io_wen = 0;
    vlSelf->__PVT__icache_data_1_io_addr = 0;
    vlSelf->__PVT__icache_data_1_io_wdata = 0;
    vlSelf->__PVT__icache_data_1_io_rdata = 0;
    vlSelf->__PVT__icache_data_2_clock = 0;
    vlSelf->__PVT__icache_data_2_reset = 0;
    vlSelf->__PVT__icache_data_2_io_wen = 0;
    vlSelf->__PVT__icache_data_2_io_addr = 0;
    vlSelf->__PVT__icache_data_2_io_wdata = 0;
    vlSelf->__PVT__icache_data_2_io_rdata = 0;
    vlSelf->__PVT__icache_data_3_clock = 0;
    vlSelf->__PVT__icache_data_3_reset = 0;
    vlSelf->__PVT__icache_data_3_io_wen = 0;
    vlSelf->__PVT__icache_data_3_io_addr = 0;
    vlSelf->__PVT__icache_data_3_io_wdata = 0;
    vlSelf->__PVT__icache_data_3_io_rdata = 0;
    vlSelf->__PVT__icache_data_4_clock = 0;
    vlSelf->__PVT__icache_data_4_reset = 0;
    vlSelf->__PVT__icache_data_4_io_wen = 0;
    vlSelf->__PVT__icache_data_4_io_addr = 0;
    vlSelf->__PVT__icache_data_4_io_wdata = 0;
    vlSelf->__PVT__icache_data_4_io_rdata = 0;
    vlSelf->__PVT__icache_data_5_clock = 0;
    vlSelf->__PVT__icache_data_5_reset = 0;
    vlSelf->__PVT__icache_data_5_io_wen = 0;
    vlSelf->__PVT__icache_data_5_io_addr = 0;
    vlSelf->__PVT__icache_data_5_io_wdata = 0;
    vlSelf->__PVT__icache_data_5_io_rdata = 0;
    vlSelf->__PVT__icache_data_6_clock = 0;
    vlSelf->__PVT__icache_data_6_reset = 0;
    vlSelf->__PVT__icache_data_6_io_wen = 0;
    vlSelf->__PVT__icache_data_6_io_addr = 0;
    vlSelf->__PVT__icache_data_6_io_wdata = 0;
    vlSelf->__PVT__icache_data_6_io_rdata = 0;
    vlSelf->__PVT__icache_data_7_clock = 0;
    vlSelf->__PVT__icache_data_7_reset = 0;
    vlSelf->__PVT__icache_data_7_io_wen = 0;
    vlSelf->__PVT__icache_data_7_io_addr = 0;
    vlSelf->__PVT__icache_data_7_io_wdata = 0;
    vlSelf->__PVT__icache_data_7_io_rdata = 0;
    vlSelf->__PVT__icache_data_8_clock = 0;
    vlSelf->__PVT__icache_data_8_reset = 0;
    vlSelf->__PVT__icache_data_8_io_wen = 0;
    vlSelf->__PVT__icache_data_8_io_addr = 0;
    vlSelf->__PVT__icache_data_8_io_wdata = 0;
    vlSelf->__PVT__icache_data_8_io_rdata = 0;
    vlSelf->__PVT__icache_data_9_clock = 0;
    vlSelf->__PVT__icache_data_9_reset = 0;
    vlSelf->__PVT__icache_data_9_io_wen = 0;
    vlSelf->__PVT__icache_data_9_io_addr = 0;
    vlSelf->__PVT__icache_data_9_io_wdata = 0;
    vlSelf->__PVT__icache_data_9_io_rdata = 0;
    vlSelf->__PVT__icache_data_10_clock = 0;
    vlSelf->__PVT__icache_data_10_reset = 0;
    vlSelf->__PVT__icache_data_10_io_wen = 0;
    vlSelf->__PVT__icache_data_10_io_addr = 0;
    vlSelf->__PVT__icache_data_10_io_wdata = 0;
    vlSelf->__PVT__icache_data_10_io_rdata = 0;
    vlSelf->__PVT__icache_data_11_clock = 0;
    vlSelf->__PVT__icache_data_11_reset = 0;
    vlSelf->__PVT__icache_data_11_io_wen = 0;
    vlSelf->__PVT__icache_data_11_io_addr = 0;
    vlSelf->__PVT__icache_data_11_io_wdata = 0;
    vlSelf->__PVT__icache_data_11_io_rdata = 0;
    vlSelf->__PVT__icache_data_12_clock = 0;
    vlSelf->__PVT__icache_data_12_reset = 0;
    vlSelf->__PVT__icache_data_12_io_wen = 0;
    vlSelf->__PVT__icache_data_12_io_addr = 0;
    vlSelf->__PVT__icache_data_12_io_wdata = 0;
    vlSelf->__PVT__icache_data_12_io_rdata = 0;
    vlSelf->__PVT__icache_data_13_clock = 0;
    vlSelf->__PVT__icache_data_13_reset = 0;
    vlSelf->__PVT__icache_data_13_io_wen = 0;
    vlSelf->__PVT__icache_data_13_io_addr = 0;
    vlSelf->__PVT__icache_data_13_io_wdata = 0;
    vlSelf->__PVT__icache_data_13_io_rdata = 0;
    vlSelf->__PVT__icache_data_14_clock = 0;
    vlSelf->__PVT__icache_data_14_reset = 0;
    vlSelf->__PVT__icache_data_14_io_wen = 0;
    vlSelf->__PVT__icache_data_14_io_addr = 0;
    vlSelf->__PVT__icache_data_14_io_wdata = 0;
    vlSelf->__PVT__icache_data_14_io_rdata = 0;
    vlSelf->__PVT__icache_data_15_clock = 0;
    vlSelf->__PVT__icache_data_15_reset = 0;
    vlSelf->__PVT__icache_data_15_io_wen = 0;
    vlSelf->__PVT__icache_data_15_io_addr = 0;
    vlSelf->__PVT__icache_data_15_io_wdata = 0;
    vlSelf->__PVT__icache_data_15_io_rdata = 0;
    vlSelf->__PVT__lru_0 = 0;
    vlSelf->__PVT__lru_1 = 0;
    vlSelf->__PVT__lru_2 = 0;
    vlSelf->__PVT__lru_3 = 0;
    vlSelf->__PVT__lru_4 = 0;
    vlSelf->__PVT__lru_5 = 0;
    vlSelf->__PVT__lru_6 = 0;
    vlSelf->__PVT__lru_7 = 0;
    vlSelf->__PVT__lru_8 = 0;
    vlSelf->__PVT__lru_9 = 0;
    vlSelf->__PVT__lru_10 = 0;
    vlSelf->__PVT__lru_11 = 0;
    vlSelf->__PVT__lru_12 = 0;
    vlSelf->__PVT__lru_13 = 0;
    vlSelf->__PVT__lru_14 = 0;
    vlSelf->__PVT__lru_15 = 0;
    vlSelf->__PVT__lru_16 = 0;
    vlSelf->__PVT__lru_17 = 0;
    vlSelf->__PVT__lru_18 = 0;
    vlSelf->__PVT__lru_19 = 0;
    vlSelf->__PVT__lru_20 = 0;
    vlSelf->__PVT__lru_21 = 0;
    vlSelf->__PVT__lru_22 = 0;
    vlSelf->__PVT__lru_23 = 0;
    vlSelf->__PVT__lru_24 = 0;
    vlSelf->__PVT__lru_25 = 0;
    vlSelf->__PVT__lru_26 = 0;
    vlSelf->__PVT__lru_27 = 0;
    vlSelf->__PVT__lru_28 = 0;
    vlSelf->__PVT__lru_29 = 0;
    vlSelf->__PVT__lru_30 = 0;
    vlSelf->__PVT__lru_31 = 0;
    vlSelf->__PVT__lru_32 = 0;
    vlSelf->__PVT__lru_33 = 0;
    vlSelf->__PVT__lru_34 = 0;
    vlSelf->__PVT__lru_35 = 0;
    vlSelf->__PVT__lru_36 = 0;
    vlSelf->__PVT__lru_37 = 0;
    vlSelf->__PVT__lru_38 = 0;
    vlSelf->__PVT__lru_39 = 0;
    vlSelf->__PVT__lru_40 = 0;
    vlSelf->__PVT__lru_41 = 0;
    vlSelf->__PVT__lru_42 = 0;
    vlSelf->__PVT__lru_43 = 0;
    vlSelf->__PVT__lru_44 = 0;
    vlSelf->__PVT__lru_45 = 0;
    vlSelf->__PVT__lru_46 = 0;
    vlSelf->__PVT__lru_47 = 0;
    vlSelf->__PVT__lru_48 = 0;
    vlSelf->__PVT__lru_49 = 0;
    vlSelf->__PVT__lru_50 = 0;
    vlSelf->__PVT__lru_51 = 0;
    vlSelf->__PVT__lru_52 = 0;
    vlSelf->__PVT__lru_53 = 0;
    vlSelf->__PVT__lru_54 = 0;
    vlSelf->__PVT__lru_55 = 0;
    vlSelf->__PVT__lru_56 = 0;
    vlSelf->__PVT__lru_57 = 0;
    vlSelf->__PVT__lru_58 = 0;
    vlSelf->__PVT__lru_59 = 0;
    vlSelf->__PVT__lru_60 = 0;
    vlSelf->__PVT__lru_61 = 0;
    vlSelf->__PVT__lru_62 = 0;
    vlSelf->__PVT__lru_63 = 0;
    vlSelf->__PVT__lru_64 = 0;
    vlSelf->__PVT__lru_65 = 0;
    vlSelf->__PVT__lru_66 = 0;
    vlSelf->__PVT__lru_67 = 0;
    vlSelf->__PVT__lru_68 = 0;
    vlSelf->__PVT__lru_69 = 0;
    vlSelf->__PVT__lru_70 = 0;
    vlSelf->__PVT__lru_71 = 0;
    vlSelf->__PVT__lru_72 = 0;
    vlSelf->__PVT__lru_73 = 0;
    vlSelf->__PVT__lru_74 = 0;
    vlSelf->__PVT__lru_75 = 0;
    vlSelf->__PVT__lru_76 = 0;
    vlSelf->__PVT__lru_77 = 0;
    vlSelf->__PVT__lru_78 = 0;
    vlSelf->__PVT__lru_79 = 0;
    vlSelf->__PVT__lru_80 = 0;
    vlSelf->__PVT__lru_81 = 0;
    vlSelf->__PVT__lru_82 = 0;
    vlSelf->__PVT__lru_83 = 0;
    vlSelf->__PVT__lru_84 = 0;
    vlSelf->__PVT__lru_85 = 0;
    vlSelf->__PVT__lru_86 = 0;
    vlSelf->__PVT__lru_87 = 0;
    vlSelf->__PVT__lru_88 = 0;
    vlSelf->__PVT__lru_89 = 0;
    vlSelf->__PVT__lru_90 = 0;
    vlSelf->__PVT__lru_91 = 0;
    vlSelf->__PVT__lru_92 = 0;
    vlSelf->__PVT__lru_93 = 0;
    vlSelf->__PVT__lru_94 = 0;
    vlSelf->__PVT__lru_95 = 0;
    vlSelf->__PVT__lru_96 = 0;
    vlSelf->__PVT__lru_97 = 0;
    vlSelf->__PVT__lru_98 = 0;
    vlSelf->__PVT__lru_99 = 0;
    vlSelf->__PVT__lru_100 = 0;
    vlSelf->__PVT__lru_101 = 0;
    vlSelf->__PVT__lru_102 = 0;
    vlSelf->__PVT__lru_103 = 0;
    vlSelf->__PVT__lru_104 = 0;
    vlSelf->__PVT__lru_105 = 0;
    vlSelf->__PVT__lru_106 = 0;
    vlSelf->__PVT__lru_107 = 0;
    vlSelf->__PVT__lru_108 = 0;
    vlSelf->__PVT__lru_109 = 0;
    vlSelf->__PVT__lru_110 = 0;
    vlSelf->__PVT__lru_111 = 0;
    vlSelf->__PVT__lru_112 = 0;
    vlSelf->__PVT__lru_113 = 0;
    vlSelf->__PVT__lru_114 = 0;
    vlSelf->__PVT__lru_115 = 0;
    vlSelf->__PVT__lru_116 = 0;
    vlSelf->__PVT__lru_117 = 0;
    vlSelf->__PVT__lru_118 = 0;
    vlSelf->__PVT__lru_119 = 0;
    vlSelf->__PVT__lru_120 = 0;
    vlSelf->__PVT__lru_121 = 0;
    vlSelf->__PVT__lru_122 = 0;
    vlSelf->__PVT__lru_123 = 0;
    vlSelf->__PVT__lru_124 = 0;
    vlSelf->__PVT__lru_125 = 0;
    vlSelf->__PVT__lru_126 = 0;
    vlSelf->__PVT__lru_127 = 0;
    vlSelf->__PVT__work_state = 0;
    vlSelf->__PVT__write_counter = 0;
    vlSelf->__PVT__wait_data_L = 0;
    vlSelf->__PVT__stage1_flush = 0;
    vlSelf->__PVT__stage1_stall_reg = 0;
    vlSelf->__PVT__stage1_addr_line_mapping = 0;
    vlSelf->__PVT__stage1_sram_phy_addr_reg = 0;
    vlSelf->__PVT__stage1_sram_cache_reg = 0;
    vlSelf->__PVT___stage1_sram_req_reg_T_1 = 0;
    vlSelf->__PVT__stage1_sram_req_reg = 0;
    vlSelf->__PVT__stage1_finished = 0;
    vlSelf->__PVT___stage1_finished_T_1 = 0;
    vlSelf->__PVT___stage1_finished_T_2 = 0;
    vlSelf->__PVT___access_work_state_T = 0;
    vlSelf->__PVT___access_work_state_T_6 = 0;
    vlSelf->__PVT___access_work_state_T_7 = 0;
    vlSelf->__PVT___access_work_state_T_8 = 0;
    vlSelf->__PVT___hit_T = 0;
    vlSelf->__PVT___hit_T_2 = 0;
    vlSelf->__PVT___hit_T_3 = 0;
    vlSelf->__PVT___hit_T_5 = 0;
    vlSelf->__PVT__hit = 0;
    vlSelf->__PVT___access_work_state_T_13 = 0;
    vlSelf->__PVT___access_work_state_T_14 = 0;
    vlSelf->__PVT___access_work_state_T_15 = 0;
    vlSelf->__PVT___access_work_state_T_18 = 0;
    vlSelf->__PVT___access_work_state_T_20 = 0;
    vlSelf->__PVT___access_work_state_T_21 = 0;
    vlSelf->__PVT___access_work_state_T_22 = 0;
    vlSelf->__PVT___access_work_state_T_23 = 0;
    vlSelf->__PVT___access_work_state_T_28 = 0;
    vlSelf->__PVT___access_work_state_T_29 = 0;
    vlSelf->__PVT___access_work_state_T_32 = 0;
    vlSelf->__PVT___access_work_state_T_33 = 0;
    vlSelf->__PVT___access_work_state_T_34 = 0;
    vlSelf->__PVT___access_work_state_T_35 = 0;
    vlSelf->__PVT___access_work_state_T_38 = 0;
    vlSelf->__PVT___access_work_state_T_42 = 0;
    vlSelf->__PVT___access_work_state_T_44 = 0;
    vlSelf->__PVT___access_work_state_T_45 = 0;
    vlSelf->__PVT___access_work_state_T_46 = 0;
    vlSelf->__PVT___access_work_state_T_47 = 0;
    vlSelf->__PVT___access_work_state_T_48 = 0;
    vlSelf->__PVT___access_work_state_T_49 = 0;
    vlSelf->__PVT__access_work_state = 0;
    vlSelf->__PVT___stage2_stall_T = 0;
    vlSelf->__PVT___stage2_stall_T_5 = 0;
    vlSelf->__PVT__stage2_stall = 0;
    vlSelf->__PVT__decoder_inst_data_opD = 0;
    vlSelf->__PVT__decoder_inst_data_Funct3D = 0;
    vlSelf->__PVT___decoder_inst_data_T_4 = 0;
    vlSelf->__PVT___decoder_inst_data_T_6 = 0;
    vlSelf->__PVT___decoder_inst_data_T_8 = 0;
    vlSelf->__PVT___decoder_inst_data_T_10 = 0;
    vlSelf->__PVT___decoder_inst_data_T_12 = 0;
    vlSelf->__PVT___decoder_inst_data_T_14 = 0;
    vlSelf->__PVT___decoder_inst_data_T_18 = 0;
    vlSelf->__PVT___decoder_inst_data_T_20 = 0;
    vlSelf->__PVT___decoder_inst_data_T_22 = 0;
    vlSelf->__PVT__decoder_inst_data_lo = 0;
    vlSelf->__PVT__decoder_inst_data_hi = 0;
    vlSelf->__PVT__decoder_inst_data = 0;
    vlSelf->__PVT___GEN_4 = 0;
    vlSelf->__PVT___GEN_5 = 0;
    vlSelf->__PVT___GEN_6 = 0;
    vlSelf->__PVT___GEN_7 = 0;
    vlSelf->__PVT___GEN_8 = 0;
    vlSelf->__PVT___GEN_9 = 0;
    vlSelf->__PVT___GEN_10 = 0;
    vlSelf->__PVT___GEN_11 = 0;
    vlSelf->__PVT___GEN_12 = 0;
    vlSelf->__PVT___GEN_13 = 0;
    vlSelf->__PVT___GEN_14 = 0;
    vlSelf->__PVT___GEN_15 = 0;
    vlSelf->__PVT___GEN_16 = 0;
    vlSelf->__PVT___GEN_17 = 0;
    vlSelf->__PVT___GEN_18 = 0;
    vlSelf->__PVT___GEN_19 = 0;
    vlSelf->__PVT___GEN_20 = 0;
    vlSelf->__PVT___GEN_21 = 0;
    vlSelf->__PVT___GEN_22 = 0;
    vlSelf->__PVT___GEN_23 = 0;
    vlSelf->__PVT___GEN_24 = 0;
    vlSelf->__PVT___GEN_25 = 0;
    vlSelf->__PVT___GEN_26 = 0;
    vlSelf->__PVT___GEN_27 = 0;
    vlSelf->__PVT___GEN_28 = 0;
    vlSelf->__PVT___GEN_29 = 0;
    vlSelf->__PVT___GEN_30 = 0;
    vlSelf->__PVT___GEN_31 = 0;
    vlSelf->__PVT___GEN_32 = 0;
    vlSelf->__PVT___GEN_33 = 0;
    vlSelf->__PVT___GEN_34 = 0;
    vlSelf->__PVT___GEN_35 = 0;
    vlSelf->__PVT___GEN_36 = 0;
    vlSelf->__PVT___GEN_37 = 0;
    vlSelf->__PVT___GEN_38 = 0;
    vlSelf->__PVT___GEN_39 = 0;
    vlSelf->__PVT___GEN_40 = 0;
    vlSelf->__PVT___GEN_41 = 0;
    vlSelf->__PVT___GEN_42 = 0;
    vlSelf->__PVT___GEN_43 = 0;
    vlSelf->__PVT___GEN_44 = 0;
    vlSelf->__PVT___GEN_45 = 0;
    vlSelf->__PVT___GEN_46 = 0;
    vlSelf->__PVT___GEN_47 = 0;
    vlSelf->__PVT___GEN_48 = 0;
    vlSelf->__PVT___GEN_49 = 0;
    vlSelf->__PVT___GEN_50 = 0;
    vlSelf->__PVT___GEN_51 = 0;
    vlSelf->__PVT___GEN_52 = 0;
    vlSelf->__PVT___GEN_53 = 0;
    vlSelf->__PVT___GEN_54 = 0;
    vlSelf->__PVT___GEN_55 = 0;
    vlSelf->__PVT___GEN_56 = 0;
    vlSelf->__PVT___GEN_57 = 0;
    vlSelf->__PVT___GEN_58 = 0;
    vlSelf->__PVT___GEN_59 = 0;
    vlSelf->__PVT___GEN_60 = 0;
    vlSelf->__PVT___GEN_61 = 0;
    vlSelf->__PVT___GEN_62 = 0;
    vlSelf->__PVT___GEN_63 = 0;
    vlSelf->__PVT___GEN_64 = 0;
    vlSelf->__PVT___GEN_65 = 0;
    vlSelf->__PVT___GEN_66 = 0;
    vlSelf->__PVT___GEN_67 = 0;
    vlSelf->__PVT___GEN_68 = 0;
    vlSelf->__PVT___GEN_69 = 0;
    vlSelf->__PVT___GEN_70 = 0;
    vlSelf->__PVT___GEN_71 = 0;
    vlSelf->__PVT___GEN_72 = 0;
    vlSelf->__PVT___GEN_73 = 0;
    vlSelf->__PVT___GEN_74 = 0;
    vlSelf->__PVT___GEN_75 = 0;
    vlSelf->__PVT___GEN_76 = 0;
    vlSelf->__PVT___GEN_77 = 0;
    vlSelf->__PVT___GEN_78 = 0;
    vlSelf->__PVT___GEN_79 = 0;
    vlSelf->__PVT___GEN_80 = 0;
    vlSelf->__PVT___GEN_81 = 0;
    vlSelf->__PVT___GEN_82 = 0;
    vlSelf->__PVT___GEN_83 = 0;
    vlSelf->__PVT___GEN_84 = 0;
    vlSelf->__PVT___GEN_85 = 0;
    vlSelf->__PVT___GEN_86 = 0;
    vlSelf->__PVT___GEN_87 = 0;
    vlSelf->__PVT___GEN_88 = 0;
    vlSelf->__PVT___GEN_89 = 0;
    vlSelf->__PVT___GEN_90 = 0;
    vlSelf->__PVT___GEN_91 = 0;
    vlSelf->__PVT___GEN_92 = 0;
    vlSelf->__PVT___GEN_93 = 0;
    vlSelf->__PVT___GEN_94 = 0;
    vlSelf->__PVT___GEN_95 = 0;
    vlSelf->__PVT___GEN_96 = 0;
    vlSelf->__PVT___GEN_97 = 0;
    vlSelf->__PVT___GEN_98 = 0;
    vlSelf->__PVT___GEN_99 = 0;
    vlSelf->__PVT___GEN_100 = 0;
    vlSelf->__PVT___GEN_101 = 0;
    vlSelf->__PVT___GEN_102 = 0;
    vlSelf->__PVT___GEN_103 = 0;
    vlSelf->__PVT___GEN_104 = 0;
    vlSelf->__PVT___GEN_105 = 0;
    vlSelf->__PVT___GEN_106 = 0;
    vlSelf->__PVT___GEN_107 = 0;
    vlSelf->__PVT___GEN_108 = 0;
    vlSelf->__PVT___GEN_109 = 0;
    vlSelf->__PVT___GEN_110 = 0;
    vlSelf->__PVT___GEN_111 = 0;
    vlSelf->__PVT___GEN_112 = 0;
    vlSelf->__PVT___GEN_113 = 0;
    vlSelf->__PVT___GEN_114 = 0;
    vlSelf->__PVT___GEN_115 = 0;
    vlSelf->__PVT___GEN_116 = 0;
    vlSelf->__PVT___GEN_117 = 0;
    vlSelf->__PVT___GEN_118 = 0;
    vlSelf->__PVT___GEN_119 = 0;
    vlSelf->__PVT___GEN_120 = 0;
    vlSelf->__PVT___GEN_121 = 0;
    vlSelf->__PVT___GEN_122 = 0;
    vlSelf->__PVT___GEN_123 = 0;
    vlSelf->__PVT___GEN_124 = 0;
    vlSelf->__PVT___GEN_125 = 0;
    vlSelf->__PVT___GEN_126 = 0;
    vlSelf->__PVT___GEN_127 = 0;
    vlSelf->__PVT___GEN_128 = 0;
    vlSelf->__PVT___GEN_129 = 0;
    vlSelf->__PVT___GEN_130 = 0;
    vlSelf->__PVT___lru_T_4 = 0;
    vlSelf->__PVT___lru_T_5 = 0;
    vlSelf->__PVT___lru_T_8 = 0;
    vlSelf->__PVT__stage2_sram_addr_reg = 0;
    vlSelf->__PVT__stage2_sram_req_reg = 0;
    vlSelf->__PVT__stage2_hit0_reg = 0;
    vlSelf->__PVT__stage2_write_en_reg = 0;
    vlSelf->__PVT__icache_data_way0_0_rdata = 0;
    vlSelf->__PVT__icache_data_way0_1_rdata = 0;
    vlSelf->__PVT___GEN_516 = 0;
    vlSelf->__PVT__icache_data_way0_2_rdata = 0;
    vlSelf->__PVT___GEN_517 = 0;
    vlSelf->__PVT__icache_data_way0_3_rdata = 0;
    vlSelf->__PVT___GEN_518 = 0;
    vlSelf->__PVT__icache_data_way0_4_rdata = 0;
    vlSelf->__PVT___GEN_519 = 0;
    vlSelf->__PVT__icache_data_way0_5_rdata = 0;
    vlSelf->__PVT___GEN_520 = 0;
    vlSelf->__PVT__icache_data_way0_6_rdata = 0;
    vlSelf->__PVT___GEN_521 = 0;
    vlSelf->__PVT__icache_data_way0_7_rdata = 0;
    vlSelf->__PVT___GEN_522 = 0;
    vlSelf->__PVT__icache_data_way1_0_rdata = 0;
    vlSelf->__PVT__icache_data_way1_1_rdata = 0;
    vlSelf->__PVT___GEN_524 = 0;
    vlSelf->__PVT__icache_data_way1_2_rdata = 0;
    vlSelf->__PVT___GEN_525 = 0;
    vlSelf->__PVT__icache_data_way1_3_rdata = 0;
    vlSelf->__PVT___GEN_526 = 0;
    vlSelf->__PVT__icache_data_way1_4_rdata = 0;
    vlSelf->__PVT___GEN_527 = 0;
    vlSelf->__PVT__icache_data_way1_5_rdata = 0;
    vlSelf->__PVT___GEN_528 = 0;
    vlSelf->__PVT__icache_data_way1_6_rdata = 0;
    vlSelf->__PVT___GEN_529 = 0;
    vlSelf->__PVT__icache_data_way1_7_rdata = 0;
    vlSelf->__PVT___GEN_530 = 0;
    vlSelf->__PVT__hit_word_L = 0;
    vlSelf->__PVT__has_stage2_stall = 0;
    vlSelf->__PVT__sram_rdata_L_Reg = 0;
    vlSelf->__PVT___access_sram_rdata_L_T_2 = 0;
    vlSelf->__PVT__access_sram_rdata_L = 0;
    vlSelf->__PVT___wait_data_L_T_3 = 0;
    vlSelf->__PVT___wait_data_L_T_7 = 0;
    vlSelf->__PVT___write_counter_T_8 = 0;
    vlSelf->__PVT___icache_data_way0_0_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_1_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_1_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_2_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_2_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_3_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_3_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_4_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_4_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_5_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_5_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_6_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_6_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way0_7_wen_T_6 = 0;
    vlSelf->__PVT___icache_data_way0_7_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_0_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_1_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_2_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_3_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_4_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_5_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_6_wen_T_7 = 0;
    vlSelf->__PVT___icache_data_way1_7_wen_T_7 = 0;
    vlSelf->__PVT___T_13 = 0;
    vlSelf->__PVT___io_port_araddr_T_3 = 0;
    vlSelf->__PVT___io_port_araddr_T_4 = 0;
    vlSelf->__PVT___io_port_arlen_T_1 = 0;
    vlSelf->__PVT___io_sram_write_en_T_3 = 0;
    vlSelf->__PVT___io_sram_write_en_T_5 = 0;
    vlSelf->__Vdly__lru_0 = 0;
    vlSelf->__Vdly__lru_1 = 0;
    vlSelf->__Vdly__lru_2 = 0;
    vlSelf->__Vdly__lru_3 = 0;
    vlSelf->__Vdly__lru_4 = 0;
    vlSelf->__Vdly__lru_5 = 0;
    vlSelf->__Vdly__lru_6 = 0;
    vlSelf->__Vdly__lru_7 = 0;
    vlSelf->__Vdly__lru_8 = 0;
    vlSelf->__Vdly__lru_9 = 0;
    vlSelf->__Vdly__lru_10 = 0;
    vlSelf->__Vdly__lru_11 = 0;
    vlSelf->__Vdly__lru_12 = 0;
    vlSelf->__Vdly__lru_13 = 0;
    vlSelf->__Vdly__lru_14 = 0;
    vlSelf->__Vdly__lru_15 = 0;
    vlSelf->__Vdly__lru_16 = 0;
    vlSelf->__Vdly__lru_17 = 0;
    vlSelf->__Vdly__lru_18 = 0;
    vlSelf->__Vdly__lru_19 = 0;
    vlSelf->__Vdly__lru_20 = 0;
    vlSelf->__Vdly__lru_21 = 0;
    vlSelf->__Vdly__lru_22 = 0;
    vlSelf->__Vdly__lru_23 = 0;
    vlSelf->__Vdly__lru_24 = 0;
    vlSelf->__Vdly__lru_25 = 0;
    vlSelf->__Vdly__lru_26 = 0;
    vlSelf->__Vdly__lru_27 = 0;
    vlSelf->__Vdly__lru_28 = 0;
    vlSelf->__Vdly__lru_29 = 0;
    vlSelf->__Vdly__lru_30 = 0;
    vlSelf->__Vdly__lru_31 = 0;
    vlSelf->__Vdly__lru_32 = 0;
    vlSelf->__Vdly__lru_33 = 0;
    vlSelf->__Vdly__lru_34 = 0;
    vlSelf->__Vdly__lru_35 = 0;
    vlSelf->__Vdly__lru_36 = 0;
    vlSelf->__Vdly__lru_37 = 0;
    vlSelf->__Vdly__lru_38 = 0;
    vlSelf->__Vdly__lru_39 = 0;
    vlSelf->__Vdly__lru_40 = 0;
    vlSelf->__Vdly__lru_41 = 0;
    vlSelf->__Vdly__lru_42 = 0;
    vlSelf->__Vdly__lru_43 = 0;
    vlSelf->__Vdly__lru_44 = 0;
    vlSelf->__Vdly__lru_45 = 0;
    vlSelf->__Vdly__lru_46 = 0;
    vlSelf->__Vdly__lru_47 = 0;
    vlSelf->__Vdly__lru_48 = 0;
    vlSelf->__Vdly__lru_49 = 0;
    vlSelf->__Vdly__lru_50 = 0;
    vlSelf->__Vdly__lru_51 = 0;
    vlSelf->__Vdly__lru_52 = 0;
    vlSelf->__Vdly__lru_53 = 0;
    vlSelf->__Vdly__lru_54 = 0;
    vlSelf->__Vdly__lru_55 = 0;
    vlSelf->__Vdly__lru_56 = 0;
    vlSelf->__Vdly__lru_57 = 0;
    vlSelf->__Vdly__lru_58 = 0;
    vlSelf->__Vdly__lru_59 = 0;
    vlSelf->__Vdly__lru_60 = 0;
    vlSelf->__Vdly__lru_61 = 0;
    vlSelf->__Vdly__lru_62 = 0;
    vlSelf->__Vdly__lru_63 = 0;
    vlSelf->__Vdly__lru_64 = 0;
    vlSelf->__Vdly__lru_65 = 0;
    vlSelf->__Vdly__lru_66 = 0;
    vlSelf->__Vdly__lru_67 = 0;
    vlSelf->__Vdly__lru_68 = 0;
    vlSelf->__Vdly__lru_69 = 0;
    vlSelf->__Vdly__lru_70 = 0;
    vlSelf->__Vdly__lru_71 = 0;
    vlSelf->__Vdly__lru_72 = 0;
    vlSelf->__Vdly__lru_73 = 0;
    vlSelf->__Vdly__lru_74 = 0;
    vlSelf->__Vdly__lru_75 = 0;
    vlSelf->__Vdly__lru_76 = 0;
    vlSelf->__Vdly__lru_77 = 0;
    vlSelf->__Vdly__lru_78 = 0;
    vlSelf->__Vdly__lru_79 = 0;
    vlSelf->__Vdly__lru_80 = 0;
    vlSelf->__Vdly__lru_81 = 0;
    vlSelf->__Vdly__lru_82 = 0;
    vlSelf->__Vdly__lru_83 = 0;
    vlSelf->__Vdly__lru_84 = 0;
    vlSelf->__Vdly__lru_85 = 0;
    vlSelf->__Vdly__lru_86 = 0;
    vlSelf->__Vdly__lru_87 = 0;
    vlSelf->__Vdly__lru_88 = 0;
    vlSelf->__Vdly__lru_89 = 0;
    vlSelf->__Vdly__lru_90 = 0;
    vlSelf->__Vdly__lru_91 = 0;
    vlSelf->__Vdly__lru_92 = 0;
    vlSelf->__Vdly__lru_93 = 0;
    vlSelf->__Vdly__lru_94 = 0;
    vlSelf->__Vdly__lru_95 = 0;
    vlSelf->__Vdly__lru_96 = 0;
    vlSelf->__Vdly__lru_97 = 0;
    vlSelf->__Vdly__lru_98 = 0;
    vlSelf->__Vdly__lru_99 = 0;
    vlSelf->__Vdly__lru_100 = 0;
    vlSelf->__Vdly__lru_101 = 0;
    vlSelf->__Vdly__lru_102 = 0;
    vlSelf->__Vdly__lru_103 = 0;
    vlSelf->__Vdly__lru_104 = 0;
    vlSelf->__Vdly__lru_105 = 0;
    vlSelf->__Vdly__lru_106 = 0;
    vlSelf->__Vdly__lru_107 = 0;
    vlSelf->__Vdly__lru_108 = 0;
    vlSelf->__Vdly__lru_109 = 0;
    vlSelf->__Vdly__lru_110 = 0;
    vlSelf->__Vdly__lru_111 = 0;
    vlSelf->__Vdly__lru_112 = 0;
    vlSelf->__Vdly__lru_113 = 0;
    vlSelf->__Vdly__lru_114 = 0;
    vlSelf->__Vdly__lru_115 = 0;
    vlSelf->__Vdly__lru_116 = 0;
    vlSelf->__Vdly__lru_117 = 0;
    vlSelf->__Vdly__lru_118 = 0;
    vlSelf->__Vdly__lru_119 = 0;
    vlSelf->__Vdly__lru_120 = 0;
    vlSelf->__Vdly__lru_121 = 0;
    vlSelf->__Vdly__lru_122 = 0;
    vlSelf->__Vdly__lru_123 = 0;
    vlSelf->__Vdly__lru_124 = 0;
    vlSelf->__Vdly__lru_125 = 0;
    vlSelf->__Vdly__lru_126 = 0;
    vlSelf->__Vdly__lru_127 = 0;
    vlSelf->__Vdly__work_state = 0;
    vlSelf->__Vdly__write_counter = 0;
    vlSelf->__Vdly__wait_data_L = 0;
    vlSelf->__Vdly__stage1_stall_reg = 0;
    vlSelf->__Vdly__stage1_addr_line_mapping = 0;
    vlSelf->__Vdly__stage1_sram_phy_addr_reg = 0;
    vlSelf->__Vdly__stage1_sram_cache_reg = 0;
    vlSelf->__Vdly__stage1_sram_req_reg = 0;
    vlSelf->__Vdly__stage1_finished = 0;
    vlSelf->__Vdly__stage2_sram_addr_reg = 0;
    vlSelf->__Vdly__stage2_sram_req_reg = 0;
    vlSelf->__Vdly__stage2_hit0_reg = 0;
    vlSelf->__Vdly__stage2_write_en_reg = 0;
    vlSelf->__Vdly__has_stage2_stall = 0;
    vlSelf->__Vdly__sram_rdata_L_Reg = 0;
}
