Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Sep 23 10:25:04 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file topArbPUF_m_control_sets_placed.rpt
| Design       : topArbPUF_m
| Device       : xczu3eg
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|                         Clock Signal                        |        Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|  ARBITER_PUF/RESP[2].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[3].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[4].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[5].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[6].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[7].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[0].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  ARBITER_PUF/RESP[1].RESP_INST/SW_BLK[1].SW_BLK_INST/up_out |                             |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | FSM_onehot_state[3]_i_1_n_0 | enable_IBUF_inst/O |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | apuf_pulse                  |                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                              | apuf_challenge_enable       |                    |               16 |             32 |         2.00 |
+-------------------------------------------------------------+-----------------------------+--------------------+------------------+----------------+--------------+


