# 64-bit IEEE 754 Floating Point Unit (FPU) in Verilog

This project implements a **64-bit IEEE 754-compliant Floating Point Unit (FPU)** in Verilog. It supports fundamental arithmetic operationsâ€”**addition**, **subtraction**, **multiplication**, and **division**â€”on **double-precision** floating-point numbers.

---

## ğŸš€ Features

- âœ… IEEE 754 **double-precision (64-bit)** floating-point format  
- âœ… Support for **Addition**, **Subtraction**, **Multiplication**, **Division**  
- âœ… Handles **edge cases**:  
  - Zero  
  - Infinity  
  - NaN (Not a Number)  
  - Denormalized numbers  
- âœ… **Modular Verilog** design  
- âœ… Comes with **two testbenches** for validation  

---

## ğŸ§® Supported Operations

The operation is selected using a 2-bit `op` input:

| Operation      | `op` Code |
|----------------|-----------|
| Addition       | `2'b00`   |
| Subtraction    | `2'b01`   |
| Multiplication | `2'b10`   |
| Division       | `2'b11`   |

---

## ğŸ“ Project Structure

```bash
.
â”œâ”€â”€ fpu.v            # Top-level FPU module: integrates all operation modules
â”œâ”€â”€ fpu_add_sub.v    # Addition and Subtraction implementation
â”œâ”€â”€ fpu_mul.v        # Multiplication logic (double-precision)
â”œâ”€â”€ fpu_div.v        # Division logic (double-precision)
â”œâ”€â”€ fpu_tb1.v        # Testbench 1: Basic arithmetic checks with real number comparisons
â”œâ”€â”€ fpu_tb2.v        # Testbench 2: Edge case tests (NaN, INF, Zeros, etc.)
â””â”€â”€ README.md        # Project documentation (this file)
