
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 368179                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379828                       # Number of bytes of host memory used
host_op_rate                                   414437                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9522.68                       # Real time elapsed on the host
host_tick_rate                              216373042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3506050734                       # Number of instructions simulated
sim_ops                                    3946549189                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.060452                       # Number of seconds simulated
sim_ticks                                2060451665496                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   113                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3473437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6946870                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 246680619                       # Number of branches fetched
system.switch_cpus.committedInsts          1506050733                       # Number of instructions committed
system.switch_cpus.committedOps            1695536251                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4941131091                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4941131091                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    396622272                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    363188496                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    210991026                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            18697812                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1561198134                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1561198134                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2258952219                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1322592338                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           379483330                       # Number of load instructions
system.switch_cpus.num_mem_refs             598979605                       # number of memory refs
system.switch_cpus.num_store_insts          219496275                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      28735216                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             28735216                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     19156773                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes      9578443                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         999973755     58.98%     58.98% # Class of executed instruction
system.switch_cpus.op_class::IntMult         94725652      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           1857352      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        379483330     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       219496275     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1695536364                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3473433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3473429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6946866                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3473429                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3311648                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1377222                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2096215                       # Transaction distribution
system.membus.trans_dist::ReadExReq            161785                       # Transaction distribution
system.membus.trans_dist::ReadExResp           161785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3311648                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5165065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5255238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10420303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10420303                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    308888064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    311995776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    620883840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               620883840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3473433                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3473433    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3473433                       # Request fanout histogram
system.membus.reqLayer0.occupancy         10645417093                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         10696133403                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        32728982092                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3311648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2754440                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5569644                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           161785                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          161785                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3311648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     10420299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10420299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    620883328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              620883328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4850651                       # Total snoops (count)
system.tol2bus.snoopTraffic                 176284416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8324084                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417275                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493109                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4850655     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3473429     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8324084                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5194042746                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7242107805                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    220376064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         220376064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     88512000                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       88512000                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1721688                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1721688                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       691500                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            691500                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    106955221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            106955221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42957572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42957572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42957572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    106955221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           149912793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1383000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3443376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000294683862                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        77273                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        77273                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            6378604                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1307455                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1721688                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    691500                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3443376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1383000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           528074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           337008                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           112454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           289626                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           356732                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           125760                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            93106                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           120912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           138456                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            77012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           71346                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           82224                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           82830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          240484                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          297120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          490232                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           235820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           196138                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           152376                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           232185                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            58018                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            7252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           36712                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          232072                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          232172                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 56409722064                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               17216880000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           120973022064                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16382.10                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35132.10                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2388696                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1237725                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.37                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.50                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3443376                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1383000                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1721688                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1721688                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 73152                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 73302                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 77424                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 77274                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 77273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 77273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 77273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 77273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1199922                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   257.421479                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   196.951361                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   237.921143                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6490      0.54%      0.54% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       752095     62.68%     63.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       200920     16.74%     79.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        69178      5.77%     85.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        38173      3.18%     88.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        44005      3.67%     92.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        19428      1.62%     94.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        10134      0.84%     95.04% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        59499      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1199922                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        77273                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.560791                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.754819                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.644961                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          293      0.38%      0.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         1214      1.57%      1.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         7421      9.60%     11.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        14916     19.30%     30.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        15857     20.52%     51.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        10252     13.27%     64.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         8569     11.09%     75.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         8496     10.99%     86.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         5669      7.34%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         2056      2.66%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         1593      2.06%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          747      0.97%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          189      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        77273                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        77273                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.897209                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.890933                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.458898                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4122      5.33%      5.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           73000     94.47%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             150      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        77273                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             220376064                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               88510144                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              220376064                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            88512000                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      106.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   106.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2060448769299                       # Total gap between requests
system.mem_ctrls0.avgGap                    853828.53                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    220376064                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     88510144                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 106955221.367422953248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42956670.851433679461                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3443376                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1383000                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 120973022064                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47763295715446                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35132.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34536005.58                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   75.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3568236420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1896555045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        10565086560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2654025480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    554419338990                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    324333083040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1060086050175                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       514.492074                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 837857917467                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1153790988029                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4999235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2657148945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        14020618080                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        4565083140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    647642536890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    245827488960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1082361835875                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.303192                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 633072147269                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1358576758227                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    224223360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         224223360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     87772416                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       87772416                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1751745                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1751745                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       685722                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            685722                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    108822431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            108822431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42598629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42598629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42598629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    108822431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           151421060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1371444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3503490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000318030028                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        76712                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        76712                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            6462828                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1296675                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1751745                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    685722                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3503490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1371444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           545680                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           323490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           126372                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           270880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           341018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           136646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           133620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            94306                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            55630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           132096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           84042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           79206                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          113068                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          212226                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          327486                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          527724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           232192                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           195912                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           156004                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           232175                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            58038                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              226                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           32634                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          232072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          232174                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 59538579502                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               17517450000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           125229017002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16994.08                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35744.08                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2383395                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1229018                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.03                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.61                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3503490                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1371444                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1751745                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1751745                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 72014                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 72018                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 76712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1262499                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   247.123789                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   190.952427                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   229.505420                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4834      0.38%      0.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       823336     65.21%     65.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       202710     16.06%     81.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        66283      5.25%     86.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        41317      3.27%     90.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        39675      3.14%     93.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        17283      1.37%     94.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         9198      0.73%     95.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        57863      4.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1262499                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        76712                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.670612                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.725751                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.435058                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         3001      3.91%      3.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         4860      6.34%     10.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        12798     16.68%     26.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        13573     17.69%     44.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        11866     15.47%     60.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         9998     13.03%     73.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         7951     10.36%     83.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         4420      5.76%     89.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         4310      5.62%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         2015      2.63%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71         1380      1.80%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          441      0.57%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           98      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        76712                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        76712                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.877607                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.870720                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.479533                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4695      6.12%      6.12% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               4      0.01%      6.13% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           72008     93.87%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        76712                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             224223360                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               87771328                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              224223360                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            87772416                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      108.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   108.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2060450554893                       # Total gap between requests
system.mem_ctrls1.avgGap                    845324.49                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    224223360                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     87771328                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 108822431.389587610960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42598100.926027469337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3503490                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1371444                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 125229017002                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47366273531405                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35744.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34537519.24                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   74.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3849573840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          2046085635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        10934752920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2594893320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    590622364020                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    293846959200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1066544353575                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       517.626485                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 758394042384                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1233254863112                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          5164704720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2745098070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        14080165680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        4563955620                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    162649724640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    624054632730                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    265690758720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1078949040180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       523.646858                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 684766161813                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68802760000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1306882743683                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      3473433                       # number of demand (read+write) misses
system.l2.demand_misses::total                3473433                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3473433                       # number of overall misses
system.l2.overall_misses::total               3473433                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 299463860835                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     299463860835                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 299463860835                       # number of overall miss cycles
system.l2.overall_miss_latency::total    299463860835                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      3473433                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3473433                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3473433                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3473433                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86215.528221                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86215.528221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86215.528221                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86215.528221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1377222                       # number of writebacks
system.l2.writebacks::total                   1377222                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3473433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3473433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3473433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3473433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 269771755291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 269771755291                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 269771755291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 269771755291                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77667.182667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77667.182667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77667.182667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77667.182667                       # average overall mshr miss latency
system.l2.replacements                        4850651                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1377218                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1377218                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1377218                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1377218                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2096215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2096215                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       161785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              161785                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  13173538323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13173538323                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       161785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            161785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81426.203437                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81426.203437                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       161785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         161785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11791230763                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11791230763                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72882.101326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72882.101326                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      3311648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3311648                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 286290322512                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 286290322512                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3311648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3311648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86449.502638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86449.502638                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3311648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3311648                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 257980524528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 257980524528                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77900.949777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77900.949777                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     4850715                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4850715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.621831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.377882                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 116000507                       # Number of tag accesses
system.l2.tags.data_accesses                116000507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548334504                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2060451665496                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1506050847                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3508150630                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1506050847                       # number of overall hits
system.cpu.icache.overall_hits::total      3508150630                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::total           793                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1506050847                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3508151423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1506050847                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3508151423                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1506050847                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3508150630                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1506050847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3508151423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.985811                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3508151423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4423898.389660                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.985811                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136817906290                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136817906290                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721697905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    564583541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1286281446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721697905                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    564583541                       # number of overall hits
system.cpu.dcache.overall_hits::total      1286281446                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7508090                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3473320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10981410                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7508090                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3473320                       # number of overall misses
system.cpu.dcache.overall_misses::total      10981410                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 306697609458                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 306697609458                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 306697609458                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 306697609458                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205995                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    568056861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1297262856                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205995                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    568056861                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1297262856                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006114                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008465                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006114                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008465                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88300.994282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27928.800533                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88300.994282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27928.800533                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6467903                       # number of writebacks
system.cpu.dcache.writebacks::total           6467903                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3473320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3473320                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3473320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3473320                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 303800860578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 303800860578                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 303800860578                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 303800860578                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87466.994282                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87466.994282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87466.994282                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87466.994282                       # average overall mshr miss latency
system.cpu.dcache.replacements               10981405                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442206083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    361748278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       803954361                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3792834                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3311535                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7104369                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 293186749410                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 293186749410                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998917                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    365059813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    811058730                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008759                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88534.999452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41268.513701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3311535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3311535                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 290424929220                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 290424929220                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87700.999452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87700.999452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    202835263                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      482327085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       161785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3877041                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  13510860048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13510860048                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    202997048                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    486204126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000797                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83511.203437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  3484.838063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       161785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       161785                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  13375931358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13375931358                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000797                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82677.203437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82677.203437                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099645                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     16716794                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     36816439                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          113                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      8385870                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      8385870                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     16716907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     36816690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74211.238938                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33409.840637                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          113                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      8291628                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      8291628                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73377.238938                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73377.238938                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099783                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     16716907                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     36816690                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099783                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     16716907                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     36816690                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1370896236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10981661                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            124.835053                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   114.519500                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   141.480042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.447342                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.552656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       43879661213                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      43879661213                       # Number of data accesses

---------- End Simulation Statistics   ----------
