REG_A4XX_RBBM_CLOCK_CTL,VAR_0
REG_A4XX_RBBM_CLOCK_CTL2,VAR_1
REG_A4XX_RBBM_CLOCK_CTL2_RB,FUNC_0
REG_A4XX_RBBM_CLOCK_CTL2_SP,FUNC_1
REG_A4XX_RBBM_CLOCK_CTL2_TP,FUNC_2
REG_A4XX_RBBM_CLOCK_CTL2_UCHE,VAR_2
REG_A4XX_RBBM_CLOCK_CTL3_UCHE,VAR_3
REG_A4XX_RBBM_CLOCK_CTL4_UCHE,VAR_4
REG_A4XX_RBBM_CLOCK_CTL_COM_DCOM,VAR_5
REG_A4XX_RBBM_CLOCK_CTL_HLSQ,VAR_6
REG_A4XX_RBBM_CLOCK_CTL_MARB_CCU,FUNC_3
REG_A4XX_RBBM_CLOCK_CTL_RB,FUNC_4
REG_A4XX_RBBM_CLOCK_CTL_SP,FUNC_5
REG_A4XX_RBBM_CLOCK_CTL_TP,FUNC_6
REG_A4XX_RBBM_CLOCK_CTL_TSE_RAS_RBBM,VAR_7
REG_A4XX_RBBM_CLOCK_CTL_UCHE,VAR_8
REG_A4XX_RBBM_CLOCK_DELAY_COM_DCOM,VAR_9
REG_A4XX_RBBM_CLOCK_DELAY_GPC,VAR_10
REG_A4XX_RBBM_CLOCK_DELAY_HLSQ,VAR_11
REG_A4XX_RBBM_CLOCK_DELAY_RB_MARB_CCU_L1,FUNC_7
REG_A4XX_RBBM_CLOCK_DELAY_SP,FUNC_8
REG_A4XX_RBBM_CLOCK_DELAY_TP,FUNC_9
REG_A4XX_RBBM_CLOCK_DELAY_TSE_RAS_RBBM,VAR_12
REG_A4XX_RBBM_CLOCK_DELAY_UCHE,VAR_13
REG_A4XX_RBBM_CLOCK_HYST_COM_DCOM,VAR_14
REG_A4XX_RBBM_CLOCK_HYST_GPC,VAR_15
REG_A4XX_RBBM_CLOCK_HYST_HLSQ,VAR_16
REG_A4XX_RBBM_CLOCK_HYST_RB_MARB_CCU,FUNC_10
REG_A4XX_RBBM_CLOCK_HYST_SP,FUNC_11
REG_A4XX_RBBM_CLOCK_HYST_TP,FUNC_12
REG_A4XX_RBBM_CLOCK_HYST_TSE_RAS_RBBM,VAR_17
REG_A4XX_RBBM_CLOCK_HYST_UCHE,VAR_18
REG_A4XX_RBBM_CLOCK_MODE_GPC,VAR_19
adreno_is_a420,FUNC_13
adreno_is_a430,FUNC_14
gpu_write,FUNC_15
to_adreno_gpu,FUNC_16
a4xx_enable_hwcg,FUNC_17
gpu,VAR_20
adreno_gpu,VAR_21
i,VAR_22
