#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  6 22:41:40 2023
# Process ID: 4152
# Current directory: C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4300
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_3' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_9' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/pipeline_9.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_9' (1#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/pipeline_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_3' (2#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/button_conditioner_3.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (3#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (4#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_7' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/seven_seg_7.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_7' (5#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/seven_seg_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_8' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/decoder_8.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_8' (6#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/decoder_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (7#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_2' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_2' (8#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/reset_conditioner_2.v:11]
INFO: [Synth 8-6157] synthesizing module 'game_datapath_mod_4' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_datapath_mod_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_14' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/adder_14.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_14' (9#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/adder_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiply_15' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/multiply_15.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiply_15' (10#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/multiply_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_16' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_16' (11#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/boolean_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_17' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_17' (12#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/shifter_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_18' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/compare_18.v:22]
INFO: [Synth 8-6155] done synthesizing module 'compare_18' (13#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/compare_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (14#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'random_round_genrator_11' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/random_round_genrator_11.v:7]
	Parameter ROUND_DETAILS bound to: 256'b0110101001100100010110100101001001001010010000010011101000110100001011000010010000011100000100010000101000000100100010011000000101111001011100010110101001100100010110100101001001001010010000010011101000101100001001000010010000011100000100010000101000000100 
INFO: [Synth 8-6157] synthesizing module 'counter_19' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/counter_19.v:14]
	Parameter SIZE bound to: 6'b100000 
	Parameter DIV bound to: 1'b0 
	Parameter TOP bound to: 4369 - type: integer 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 4369 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_19' (15#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/counter_19.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_20' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/pn_gen_20.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_20' (16#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/pn_gen_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'random_round_genrator_11' (17#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/random_round_genrator_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_mod_12' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/regfile_mod_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/regfile_mod_12.v:67]
INFO: [Synth 8-6155] done synthesizing module 'regfile_mod_12' (18#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/regfile_mod_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_cu_mod_13' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_cu_mod_13.v:7]
	Parameter O1_game_fsm bound to: 6'b000000 
	Parameter O2_game_fsm bound to: 6'b000001 
	Parameter O3_game_fsm bound to: 6'b000010 
	Parameter IN_GAME_IDLE_game_fsm bound to: 6'b000011 
	Parameter STORE_P2_game_fsm bound to: 6'b000100 
	Parameter STORE_P1_game_fsm bound to: 6'b000101 
	Parameter CHECK_P1_game_fsm bound to: 6'b000110 
	Parameter BRANCH_P1_OR_P2_game_fsm bound to: 6'b000111 
	Parameter CHECK_P2_BAN_game_fsm bound to: 6'b001000 
	Parameter BRANCH_P2_BAN_game_fsm bound to: 6'b001001 
	Parameter IS_P2_CORRECT_game_fsm bound to: 6'b001010 
	Parameter BRANCH_P2_CORRECT_game_fsm bound to: 6'b001011 
	Parameter SET_P2_BAN_game_fsm bound to: 6'b001100 
	Parameter INCREASE_P2_game_fsm bound to: 6'b001101 
	Parameter CHECK_P1_BAN_game_fsm bound to: 6'b001110 
	Parameter BRANCH_P1_BAN_game_fsm bound to: 6'b001111 
	Parameter IS_P1_CORRECT_game_fsm bound to: 6'b010000 
	Parameter BRANCH_P1_CORRECT_game_fsm bound to: 6'b010001 
	Parameter SET_P1_BAN_game_fsm bound to: 6'b010010 
	Parameter INCREASE_P1_game_fsm bound to: 6'b010011 
	Parameter CHECK_ROUNDS_GT_8_game_fsm bound to: 6'b010100 
	Parameter BRANCH_ROUNDS_1_game_fsm bound to: 6'b010101 
	Parameter INC_ROUNDS_game_fsm bound to: 6'b010110 
	Parameter SET_COUNTDOWN_1_game_fsm bound to: 6'b010111 
	Parameter CHECK_ROUNDS_LE_3_game_fsm bound to: 6'b011000 
	Parameter BRANCH_ROUNDS_2_game_fsm bound to: 6'b011001 
	Parameter SET_COUNTDOWN_5_game_fsm bound to: 6'b011010 
	Parameter CHECK_ROUNDS_LE_6_game_fsm bound to: 6'b011011 
	Parameter SET_COUNTDOWN_3_game_fsm bound to: 6'b011100 
	Parameter BRANCH_ROUNDS_3_game_fsm bound to: 6'b011101 
	Parameter CHECK_P1_BAN_GT_0_game_fsm bound to: 6'b011110 
	Parameter BRANCH_P1_BAN_PURPLE_game_fsm bound to: 6'b011111 
	Parameter DECREMENT_P1_BAN_game_fsm bound to: 6'b100000 
	Parameter CHECK_P2_BAN_GT_0_game_fsm bound to: 6'b100001 
	Parameter BRANCH_P2_BAN_PURPLE_game_fsm bound to: 6'b100010 
	Parameter DECREMENT_P2_BAN_game_fsm bound to: 6'b100011 
	Parameter CHECK_COUNTDOWN_GT_0_PURPLE_game_fsm bound to: 6'b100100 
	Parameter BRANCH_COUNTDOWN_game_fsm bound to: 6'b100101 
	Parameter DECREMENT_COUNTDOWN_game_fsm bound to: 6'b100110 
	Parameter P1_CMPEQ_P2_game_fsm bound to: 6'b100111 
	Parameter BRANCH_DRAW_game_fsm bound to: 6'b101000 
	Parameter DRAW_game_fsm bound to: 6'b101001 
	Parameter CHECK_WINNER_game_fsm bound to: 6'b101010 
	Parameter BRANCH_WINNER_game_fsm bound to: 6'b101011 
	Parameter P1_WINS_game_fsm bound to: 6'b101100 
	Parameter P2_WINS_game_fsm bound to: 6'b101101 
	Parameter GAMEOVER_game_fsm bound to: 6'b101110 
	Parameter SET_ROUNDS_1_game_fsm bound to: 6'b101111 
	Parameter SET_ROUND_COUNTDOWN_5_game_fsm bound to: 6'b110000 
	Parameter PRE_IDLE_game_fsm bound to: 6'b110001 
	Parameter RESET_P1_BTN_game_fsm bound to: 6'b110010 
	Parameter RESET_P2_BTN_game_fsm bound to: 6'b110011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_cu_mod_13.v:106]
INFO: [Synth 8-6155] done synthesizing module 'game_cu_mod_13' (19#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_cu_mod_13.v:7]
WARNING: [Synth 8-151] case item 3'b001 is unreachable [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_datapath_mod_4.v:174]
INFO: [Synth 8-6155] done synthesizing module 'game_datapath_mod_4' (20#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/game_datapath_mod_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1001.621 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_cu_mod_13'
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.srcs/sources_1/imports/verilog/compare_18.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   SET_ROUNDS_1_game_fsm | 0000000000000000000000000000000000000000000000000001 |                           101111
SET_ROUND_COUNTDOWN_5_game_fsm | 0000000000000000000000000000000000000000000000000010 |                           110000
       PRE_IDLE_game_fsm | 0000000000000000000000000000000000000000000000000100 |                           110001
             O1_game_fsm | 0000000000000000000000000000000000000000000000001000 |                           000000
             O2_game_fsm | 0000000000000000000000000000000000000000000000010000 |                           000001
             O3_game_fsm | 0000000000000000000000000000000000000000000000100000 |                           000010
   IN_GAME_IDLE_game_fsm | 0000000000000000000000000000000000000000000001000000 |                           000011
CHECK_P1_BAN_GT_0_game_fsm | 0000000000000000000000000000000000000000000010000000 |                           011110
BRANCH_P1_BAN_PURPLE_game_fsm | 0000000000000000000000000000000000000000000100000000 |                           011111
DECREMENT_P1_BAN_game_fsm | 0000000000000000000000000000000000000000001000000000 |                           100000
CHECK_P2_BAN_GT_0_game_fsm | 0000000000000000000000000000000000000000010000000000 |                           100001
BRANCH_P2_BAN_PURPLE_game_fsm | 0000000000000000000000000000000000000000100000000000 |                           100010
DECREMENT_P2_BAN_game_fsm | 0000000000000000000000000000000000000001000000000000 |                           100011
CHECK_COUNTDOWN_GT_0_PURPLE_game_fsm | 0000000000000000000000000000000000000010000000000000 |                           100100
BRANCH_COUNTDOWN_game_fsm | 0000000000000000000000000000000000000100000000000000 |                           100101
DECREMENT_COUNTDOWN_game_fsm | 0000000000000000000000000000000000001000000000000000 |                           100110
       STORE_P2_game_fsm | 0000000000000000000000000000000000010000000000000000 |                           000100
       STORE_P1_game_fsm | 0000000000000000000000000000000000100000000000000000 |                           000101
       CHECK_P1_game_fsm | 0000000000000000000000000000000001000000000000000000 |                           000110
BRANCH_P1_OR_P2_game_fsm | 0000000000000000000000000000000010000000000000000000 |                           000111
   CHECK_P1_BAN_game_fsm | 0000000000000000000000000000000100000000000000000000 |                           001110
  BRANCH_P1_BAN_game_fsm | 0000000000000000000000000000001000000000000000000000 |                           001111
  IS_P1_CORRECT_game_fsm | 0000000000000000000000000000010000000000000000000000 |                           010000
BRANCH_P1_CORRECT_game_fsm | 0000000000000000000000000000100000000000000000000000 |                           010001
     SET_P1_BAN_game_fsm | 0000000000000000000000000001000000000000000000000000 |                           010010
   RESET_P1_BTN_game_fsm | 0000000000000000000000000010000000000000000000000000 |                           110010
    INCREASE_P1_game_fsm | 0000000000000000000000000100000000000000000000000000 |                           010011
   CHECK_P2_BAN_game_fsm | 0000000000000000000000001000000000000000000000000000 |                           001000
  BRANCH_P2_BAN_game_fsm | 0000000000000000000000010000000000000000000000000000 |                           001001
  IS_P2_CORRECT_game_fsm | 0000000000000000000000100000000000000000000000000000 |                           001010
BRANCH_P2_CORRECT_game_fsm | 0000000000000000000001000000000000000000000000000000 |                           001011
     SET_P2_BAN_game_fsm | 0000000000000000000010000000000000000000000000000000 |                           001100
   RESET_P2_BTN_game_fsm | 0000000000000000000100000000000000000000000000000000 |                           110011
    INCREASE_P2_game_fsm | 0000000000000000001000000000000000000000000000000000 |                           001101
CHECK_ROUNDS_GT_8_game_fsm | 0000000000000000010000000000000000000000000000000000 |                           010100
BRANCH_ROUNDS_1_game_fsm | 0000000000000000100000000000000000000000000000000000 |                           010101
     INC_ROUNDS_game_fsm | 0000000000000001000000000000000000000000000000000000 |                           010110
SET_COUNTDOWN_1_game_fsm | 0000000000000010000000000000000000000000000000000000 |                           010111
CHECK_ROUNDS_LE_3_game_fsm | 0000000000000100000000000000000000000000000000000000 |                           011000
BRANCH_ROUNDS_2_game_fsm | 0000000000001000000000000000000000000000000000000000 |                           011001
SET_COUNTDOWN_5_game_fsm | 0000000000010000000000000000000000000000000000000000 |                           011010
CHECK_ROUNDS_LE_6_game_fsm | 0000000000100000000000000000000000000000000000000000 |                           011011
BRANCH_ROUNDS_3_game_fsm | 0000000001000000000000000000000000000000000000000000 |                           011101
SET_COUNTDOWN_3_game_fsm | 0000000010000000000000000000000000000000000000000000 |                           011100
    P1_CMPEQ_P2_game_fsm | 0000000100000000000000000000000000000000000000000000 |                           100111
    BRANCH_DRAW_game_fsm | 0000001000000000000000000000000000000000000000000000 |                           101000
           DRAW_game_fsm | 0000010000000000000000000000000000000000000000000000 |                           101001
   CHECK_WINNER_game_fsm | 0000100000000000000000000000000000000000000000000000 |                           101010
  BRANCH_WINNER_game_fsm | 0001000000000000000000000000000000000000000000000000 |                           101011
        P1_WINS_game_fsm | 0010000000000000000000000000000000000000000000000000 |                           101100
        P2_WINS_game_fsm | 0100000000000000000000000000000000000000000000000000 |                           101101
       GAMEOVER_game_fsm | 1000000000000000000000000000000000000000000000000000 |                           101110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_cu_mod_13'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'player_button_cond_gen_0[2].player_button_cond' (button_conditioner_3) to 'player_button_cond_gen_0[3].player_button_cond'
INFO: [Synth 8-223] decloning instance 'player_button_cond_gen_0[2].player_button_cond' (button_conditioner_3) to 'player_button_cond_gen_0[4].player_button_cond'
INFO: [Synth 8-223] decloning instance 'player_button_cond_gen_0[2].player_button_cond' (button_conditioner_3) to 'player_button_cond_gen_0[5].player_button_cond'
INFO: [Synth 8-223] decloning instance 'player_buttons_detectors_gen_0[2].player_buttons_detectors' (edge_detector_5) to 'player_buttons_detectors_gen_0[3].player_buttons_detectors'
INFO: [Synth 8-223] decloning instance 'player_buttons_detectors_gen_0[2].player_buttons_detectors' (edge_detector_5) to 'player_buttons_detectors_gen_0[4].player_buttons_detectors'
INFO: [Synth 8-223] decloning instance 'player_buttons_detectors_gen_0[2].player_buttons_detectors' (edge_detector_5) to 'player_buttons_detectors_gen_0[5].player_buttons_detectors'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 15    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	  52 Input   52 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 17    
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	   4 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	   8 Input   16 Bit        Muxes := 1     
	   7 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	  52 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  52 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 7     
	  52 Input    3 Bit        Muxes := 3     
	  15 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 15    
	  52 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP multiplyUnit/out0, operation Mode is: A*B.
DSP Report: operator multiplyUnit/out0 is absorbed into DSP multiplyUnit/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1001.621 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiply_15 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1011.594 ; gain = 9.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1228.902 ; gain = 227.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    42|
|3     |DSP48E1 |     1|
|4     |LUT1    |    15|
|5     |LUT2    |   107|
|6     |LUT3    |    58|
|7     |LUT4    |   116|
|8     |LUT5    |   167|
|9     |LUT6    |   343|
|10    |MUXF7   |    64|
|11    |MUXF8   |    16|
|12    |FDRE    |   543|
|13    |FDSE    |    46|
|14    |LD      |     1|
|15    |IBUF    |     8|
|16    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1236.820 ; gain = 235.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 1236.820 ; gain = 235.199
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.820 ; gain = 235.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1236.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1236.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1236.820 ; gain = 235.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/ansar/Desktop/Alchitry Projects/traffic-light-showdown/traffic-light-showdown/work/vivado/traffic_light_showdown/traffic_light_showdown.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  6 22:43:11 2023...
