<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="18" Alu="11" Lut="26" Ssram="4">
    <SubModule name="vdp4" Register="16" Lut="16">
        <SubModule name="clk_135_inst"/>
        <SubModule name="clk_sdramp_inst"/>
        <SubModule name="vram" Register="49" Lut="24">
            <SubModule name="u_sdram" Register="52" Alu="14" Lut="99"/>
        </SubModule>
        <SubModule name="cswn_filter" Register="4" Lut="3"/>
        <SubModule name="csrn_filter" Register="3" Lut="3"/>
        <SubModule name="u_v9958" Register="61" Lut="349">
            <SubModule name="U_VDP_VGA" Register="12" Lut="27">
                <SubModule name="DBUF" Lut="21">
                    <SubModule name="U_BUF_BE" Bsram="1"/>
                    <SubModule name="U_BUF_BO" Bsram="1"/>
                </SubModule>
            </SubModule>
            <SubModule name="U_SSG" Register="65" Alu="30" Lut="102">
                <SubModule name="U_HVCOUNTER" Register="36" Lut="63"/>
            </SubModule>
            <SubModule name="U_VDP_COLORDEC" Register="57" Lut="99"/>
            <SubModule name="U_VDP_TEXT12" Register="95" Alu="12" Lut="154"/>
            <SubModule name="U_VDP_GRAPHIC123M" Register="61" Alu="5" Lut="66"/>
            <SubModule name="U_VDP_GRAPHIC4567" Register="150" Alu="41" Lut="158">
                <SubModule name="U_FIFOMEM" Bsram="1"/>
            </SubModule>
            <SubModule name="U_SPRITE" Register="242" Alu="14" Lut="324">
                <SubModule name="ISPINFORAM" Register="3" Ssram="8"/>
                <SubModule name="U_EVEN_LINE_BUF" Bsram="1"/>
                <SubModule name="U_ODD_LINE_BUF" Bsram="1"/>
            </SubModule>
            <SubModule name="U_VDP_REGISTER" Register="219" Lut="100">
                <SubModule name="U_PALETTEMEMRB" Register="5" Bsram="1"/>
            </SubModule>
            <SubModule name="U_VDP_COMMAND" Register="178" Alu="77" Lut="589"/>
            <SubModule name="U_VDP_WAIT_CONTROL" Register="16" Alu="152" Lut="177"/>
        </SubModule>
    </SubModule>
    <SubModule name="psg1" Register="226" Alu="62" Lut="270"/>
    <SubModule name="opll1" Register="17" Lut="8">
        <SubModule name="s0" Register="7" Lut="4"/>
        <SubModule name="s2" Register="6" Lut="8"/>
        <SubModule name="s5" Register="7" Lut="7"/>
        <SubModule name="s8" Register="4" Lut="9"/>
        <SubModule name="ct" Register="157" Alu="14" Lut="179">
            <SubModule name="u_register_memory" Register="28" Lut="36" Ssram="6"/>
            <SubModule name="vmem" Register="14" Alu="5" Lut="57" Bsram="2">
                <SubModule name="ROM2413" Bsram="1"/>
            </SubModule>
        </SubModule>
        <SubModule name="eg" Register="143" Alu="91" Lut="338">
            <SubModule name="u_attack_table" Register="20" Alu="7" Lut="104" Dsp="1">
                <SubModule name="u_attack_table_mul" Dsp="1"/>
            </SubModule>
            <SubModule name="u_envelope_memory" Register="30" Alu="4" Lut="62" Ssram="14"/>
        </SubModule>
        <SubModule name="pg" Register="53" Alu="48" Lut="86" Dsp="1">
            <SubModule name="MEM" Register="23" Alu="4" Lut="48" Ssram="10"/>
        </SubModule>
        <SubModule name="op" Register="49" Alu="31" Lut="87">
            <SubModule name="u_sine_table" Register="16" Alu="11" Lut="21" Dsp="1" Bsram="2">
                <SubModule name="u_interpolate_mul" Dsp="1"/>
            </SubModule>
        </SubModule>
        <SubModule name="og" Register="31" Alu="11" Lut="43">
            <SubModule name="Fmem" Register="14" Lut="23" Ssram="3"/>
            <SubModule name="Mmem" Register="25" Alu="4" Lut="45" Ssram="12"/>
            <SubModule name="Ltbl" Register="11" Alu="9" Lut="10" Dsp="1" Bsram="2">
                <SubModule name="u_linear_table_mul" Dsp="1"/>
            </SubModule>
        </SubModule>
        <SubModule name="tm" Register="34" Alu="14" Lut="53"/>
    </SubModule>
    <SubModule name="i156" Register="72" Alu="78"/>
    <SubModule name="i157" Register="144" Alu="116"/>
    <SubModule name="i158" Register="17" Alu="16">
        <SubModule name="U1" Register="22" Lut="12" Dsp="1">
            <SubModule name="u0" Register="16" Ssram="4"/>
        </SubModule>
    </SubModule>
    <SubModule name="denoise2" Register="3" Lut="1"/>
    <SubModule name="denoise3" Register="3" Lut="1"/>
    <SubModule name="denoise4" Register="3" Lut="1"/>
    <SubModule name="denoise5" Register="3" Lut="1"/>
    <SubModule name="denoise6" Register="3" Lut="2"/>
    <SubModule name="denoise8">
        <SubModule name="denoise_8[0].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[1].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[2].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[3].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[4].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[5].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[6].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[7].denoise8" Register="3" Lut="2"/>
    </SubModule>
    <SubModule name="denoise10">
        <SubModule name="denoise_8[0].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[1].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[2].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[3].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[4].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[5].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[6].denoise8" Register="3" Lut="2"/>
        <SubModule name="denoise_8[7].denoise8" Register="3" Lut="2"/>
    </SubModule>
</Module>
