{"sha": "52fceb441aabe2bd632bbeb88b8173735f7e9064", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTJmY2ViNDQxYWFiZTJiZDYzMmJiZWI4OGI4MTczNzM1ZjdlOTA2NA==", "commit": {"author": {"name": "Sofiane Naci", "email": "sofiane.naci@arm.com", "date": "2013-07-18T09:16:05Z"}, "committer": {"name": "Sofiane Naci", "email": "sofiane@gcc.gnu.org", "date": "2013-07-18T09:16:05Z"}, "message": "arm.md (attribute \"insn\"): Delete values \"mrs\", \"msr\", \"xtab\" and \"sat\".\n\n\t* config/arm/arm.md (attribute \"insn\"): Delete values \"mrs\", \"msr\",\n\t\"xtab\" and \"sat\".  Move value \"clz\" from here to ...\n\t(attriubte \"type\"): ... here.\n\t(satsi_<SAT:code>): Delete \"insn\" attribute.\n\t(satsi_<SAT:code>_shift): Likewise.\n\t(arm_zero_extendqisi2addsi): Likewise.\n\t(arm_extendqisi2addsi): Likewise.\n\t(clzsi2): Update for attribute changes.\n\t(rbitsi2): Likewise.\n\t* config/arm/arm-fixed.md (arm_ssatsihi_shift): Delete \"insn\" attribute.\n\t(arm_usatsihi): Likewise.\n\t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute change.\n\nFrom-SVN: r201025", "tree": {"sha": "b2065d65c4e6d7f557e0069a64ef5a424b5ad7ca", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b2065d65c4e6d7f557e0069a64ef5a424b5ad7ca"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/52fceb441aabe2bd632bbeb88b8173735f7e9064", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/52fceb441aabe2bd632bbeb88b8173735f7e9064", "html_url": "https://github.com/Rust-GCC/gccrs/commit/52fceb441aabe2bd632bbeb88b8173735f7e9064", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/52fceb441aabe2bd632bbeb88b8173735f7e9064/comments", "author": null, "committer": null, "parents": [{"sha": "006bd0062b40988bb77b27467ac1af72e0468ab2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/006bd0062b40988bb77b27467ac1af72e0468ab2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/006bd0062b40988bb77b27467ac1af72e0468ab2"}], "stats": {"total": 38, "additions": 25, "deletions": 13}, "files": [{"sha": "5d65d181d493b640ee8fd3ca00bdfd40fdefe56c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 15, "deletions": 0, "changes": 15, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=52fceb441aabe2bd632bbeb88b8173735f7e9064", "patch": "@@ -1,3 +1,18 @@\n+2013-07-18  Sofiane Naci  <sofiane.naci@arm.com>\n+\n+\t* config/arm/arm.md (attribute \"insn\"): Delete values \"mrs\", \"msr\",\n+\t\"xtab\" and \"sat\".  Move value \"clz\" from here to ...\n+\t(attriubte \"type\"): ... here.\n+\t(satsi_<SAT:code>): Delete \"insn\" attribute.\n+\t(satsi_<SAT:code>_shift): Likewise.\n+\t(arm_zero_extendqisi2addsi): Likewise.\n+\t(arm_extendqisi2addsi): Likewise.\n+\t(clzsi2): Update for attribute changes.\n+\t(rbitsi2): Likewise.\n+\t* config/arm/arm-fixed.md (arm_ssatsihi_shift): Delete \"insn\" attribute.\n+\t(arm_usatsihi): Likewise.\n+\t* config/arm/cortex-a8.md (cortex_a8_alu): Update for attribute change.\n+\n 2013-07-18  Sofiane Naci  <sofiane.naci@arm.com>\n \n \t* config/arm/arm.md (attribute \"type\"): Rename \"simple_alu_imm\" to"}, {"sha": "474100cdf92e5aa59bd6712940ff8a2516b70c75", "filename": "gcc/config/arm/arm-fixed.md", "status": "modified", "additions": 2, "deletions": 3, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Farm-fixed.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Farm-fixed.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-fixed.md?ref=52fceb441aabe2bd632bbeb88b8173735f7e9064", "patch": "@@ -383,7 +383,6 @@\n   \"ssat%?\\\\t%0, #16, %2%S1\"\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"predicable_short_it\" \"no\")\n-   (set_attr \"insn\" \"sat\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"type\" \"arlo_shift\")])\n \n@@ -393,5 +392,5 @@\n   \"TARGET_INT_SIMD\"\n   \"usat%?\\\\t%0, #16, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"predicable_short_it\" \"no\")\n-   (set_attr \"insn\" \"sat\")])\n+   (set_attr \"predicable_short_it\" \"no\")]\n+)"}, {"sha": "e7eb428e44ac606ae3323464dcde18986fb08359", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 7, "deletions": 9, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=52fceb441aabe2bd632bbeb88b8173735f7e9064", "patch": "@@ -250,7 +250,7 @@\n ;; scheduling information.\n \n (define_attr \"insn\"\n-        \"mov,mvn,clz,mrs,msr,xtab,sat,other\"\n+        \"mov,mvn,other\"\n         (const_string \"other\"))\n \n ; TYPE attribute is used to classify instructions for use in scheduling.\n@@ -271,6 +271,7 @@\n ; block              blockage insn, this blocks all functional units.\n ; branch             branch.\n ; call               subroutine call.\n+; clz                count leading zeros (CLZ).\n ; extend             extend instruction (SXTB, SXTH, UXTB, UXTH).\n ; f_2_r              transfer from float to core (no memory needed).\n ; f_cvt              conversion between float and integral.\n@@ -412,7 +413,7 @@\n   block,\\\n   branch,\\\n   call,\\\n-  complex,\\\n+  clz,\\\n   extend,\\\n   f_2_r,\\\n   f_cvt,\\\n@@ -4036,8 +4037,8 @@\n   else\n     return \"usat%?\\t%0, %1, %3\";\n }\n-  [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"insn\" \"sat\")])\n+  [(set_attr \"predicable\" \"yes\")]\n+)\n \n (define_insn \"*satsi_<SAT:code>_shift\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n@@ -4062,7 +4063,6 @@\n     return \"usat%?\\t%0, %1, %4%S3\";\n }\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"insn\" \"sat\")\n    (set_attr \"shift\" \"3\")\n    (set_attr \"type\" \"arlo_shift\")])\n \f\n@@ -5669,7 +5669,6 @@\n   \"uxtab%?\\\\t%0, %2, %1\"\n   [(set_attr \"predicable\" \"yes\")\n    (set_attr \"predicable_short_it\" \"no\")\n-   (set_attr \"insn\" \"xtab\")\n    (set_attr \"type\" \"arlo_shift\")]\n )\n \n@@ -6020,7 +6019,6 @@\n   \"TARGET_INT_SIMD\"\n   \"sxtab%?\\\\t%0, %2, %1\"\n   [(set_attr \"type\" \"arlo_shift\")\n-   (set_attr \"insn\" \"xtab\")\n    (set_attr \"predicable\" \"yes\")\n    (set_attr \"predicable_short_it\" \"no\")]\n )\n@@ -12472,15 +12470,15 @@\n   \"TARGET_32BIT && arm_arch5\"\n   \"clz%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"insn\" \"clz\")])\n+   (set_attr \"type\" \"clz\")])\n \n (define_insn \"rbitsi2\"\n   [(set (match_operand:SI 0 \"s_register_operand\" \"=r\")\n \t(unspec:SI [(match_operand:SI 1 \"s_register_operand\" \"r\")] UNSPEC_RBIT))]\n   \"TARGET_32BIT && arm_arch_thumb2\"\n   \"rbit%?\\\\t%0, %1\"\n   [(set_attr \"predicable\" \"yes\")\n-   (set_attr \"insn\" \"clz\")])\n+   (set_attr \"type\" \"clz\")])\n \n (define_expand \"ctzsi2\"\n  [(set (match_operand:SI           0 \"s_register_operand\" \"\")"}, {"sha": "65a975008261013d609b4f40fa2f09ff1711ca60", "filename": "gcc/config/arm/cortex-a8.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/52fceb441aabe2bd632bbeb88b8173735f7e9064/gcc%2Fconfig%2Farm%2Fcortex-a8.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a8.md?ref=52fceb441aabe2bd632bbeb88b8173735f7e9064", "patch": "@@ -88,7 +88,7 @@\n        (ior (and (and (eq_attr \"type\" \"arlo_imm,arlo_reg,shift,shift_reg\")\n \t\t      (eq_attr \"neon_type\" \"none\"))\n \t\t (not (eq_attr \"insn\" \"mov,mvn\")))\n-            (eq_attr \"insn\" \"clz\")))\n+            (eq_attr \"type\" \"clz\")))\n   \"cortex_a8_default\")\n \n (define_insn_reservation \"cortex_a8_alu_shift\" 2"}]}