// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Device Tree Include file for MBLS10xxA from TQ (FMAN related sections)
 *
 * Copyright (c) 2019,2023 TQ-Systems GmbH <u-boot@ew.tq-group.com>,
 * D-82229 Seefeld, Germany.
 * Author: Timo Herbrecher, Gregor Herburger
 */

#include <dt-bindings/net/ti-dp83867.h>

/ {
	aliases {
		rgmii-s1 = &rgmii_phy1;
		rgmii-s2 = &rgmii_phy2;
		qsgmii-s1-p1 = &qsgmii1_phy1;
		qsgmii-s1-p2 = &qsgmii1_phy2;
		qsgmii-s1-p3 = &qsgmii1_phy3;
		qsgmii-s1-p4 = &qsgmii1_phy4;
		qsgmii-s2-p1 = &qsgmii2_phy1;
		qsgmii-s2-p2 = &qsgmii2_phy2;
		qsgmii-s2-p3 = &qsgmii2_phy3;
		qsgmii-s2-p4 = &qsgmii2_phy4;
	};
};

&fman0 {
	status = "okay";

	ethernet@e0000 { /* EMAC.1 */
	};

	ethernet@e2000 { /* EMAC.2 */
	};

	ethernet@e4000 { /* EMAC.3 */
		phy-handle = <&rgmii_phy1>;
		phy-connection-type = "rgmii";
		phy-mode = "rgmii-id";
		status = "okay";
	};

	ethernet@e6000 { /* EMAC.4 */
		phy-handle = <&rgmii_phy2>;
		phy-connection-type = "rgmii";
		phy-mode = "rgmii-id";
		status = "okay";
	};

	ethernet@e8000 { /* EMAC.5 */
	};

	ethernet@ea000 { /* EMAC.6 */
	};

	ethernet@f0000 { /* EMAC.9 */
	};

	ethernet@f2000 { /* EMAC.10 */
	};

	mdio@fc000 {
		rgmii_phy1: ethernet-phy@0e {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0x0e>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_1_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_1_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
			/* LED1: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED1: active High, LED2: active Low driven by phy function */
			ti,led-ctrl = <0x1041>;
		};

		rgmii_phy2: ethernet-phy@0c {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0x0c>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_1_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_1_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_8_B_NIB>;
			/* LED1: Link, LED2: activity */
			ti,led-function = <0x0100>;
			/* LED1: active High, LED2: active Low driven by phy function */
			ti,led-ctrl = <0x1041>;
		};

		qsgmii1_phy1: ethernet-phy@1c {
			reg = <0x1c>;
		};

		qsgmii1_phy2: ethernet-phy@1d {
			reg = <0x1d>;
		};

		qsgmii1_phy3: ethernet-phy@1e {
			reg = <0x1e>;
		};

		qsgmii1_phy4: ethernet-phy@1f {
			reg = <0x1f>;
		};

		qsgmii2_phy1: ethernet-phy@00 {
			reg = <0x00>;
		};

		qsgmii2_phy2: ethernet-phy@01 {
			reg = <0x01>;
		};

		qsgmii2_phy3: ethernet-phy@02 {
			reg = <0x02>;
		};

		qsgmii2_phy4: ethernet-phy@03 {
			reg = <0x03>;
		};
	};
};

