// Seed: 2017366845
program module_0;
  assign id_1 = -1;
  reg id_2;
  always id_1 <= id_1 || -1 & -1;
  reg id_4;
  assign id_2 = id_4;
  logic [7:0] id_5;
  initial if (1) id_4 <= id_2;
  reg id_6;
  timeprecision 1ps;
  assign id_4 = id_6;
  assign id_2 = id_5["" :-1];
  assign id_3 = 1 && id_3;
  id_7(
      .id_0(1)
  );
  wire id_8, id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  module_0 modCall_1 ();
endmodule
