// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/25/2020 15:26:22"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for Riviera-PRO (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ask_rcv (
	clk,
	idata,
	qdata,
	serialin,
	odata,
	preamble_lock,
	syncwrd_lock,
	enabled_symbclk);
input 	clk;
input 	[7:0] idata;
input 	[7:0] qdata;
input 	serialin;
output 	[15:0] odata;
output 	preamble_lock;
output 	syncwrd_lock;
output 	enabled_symbclk;

// Design Ports Information
// odata[0]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[1]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[2]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[3]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[4]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[5]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[6]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[7]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[8]	=>  Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[9]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[10]	=>  Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[11]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[12]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[13]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[14]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// odata[15]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// preamble_lock	=>  Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// syncwrd_lock	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enabled_symbclk	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[0]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[0]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[1]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[2]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[3]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[4]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[5]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[6]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// qdata[7]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[1]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[2]	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[3]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[4]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[5]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[6]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// idata[7]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serialin	=>  Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult1|auto_generated|mac_out2~dataout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \Mult1|auto_generated|mac_out2~0 ;
wire \Mult1|auto_generated|mac_out2~1 ;
wire \Mult0|auto_generated|mac_out2~dataout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \Mult0|auto_generated|mac_out2~0 ;
wire \Mult0|auto_generated|mac_out2~1 ;
wire \prmbl|Add25~0_combout ;
wire \prmbl|Add25~1 ;
wire \prmbl|Add25~2_combout ;
wire \prmbl|Add25~3 ;
wire \prmbl|Add25~4_combout ;
wire \prmbl|Add25~5 ;
wire \prmbl|Add25~6_combout ;
wire \prmbl|Add17~3 ;
wire \prmbl|Add17~4_combout ;
wire \prmbl|Add17~5 ;
wire \prmbl|Add17~6_combout ;
wire \prmbl|Add21~3 ;
wire \prmbl|Add21~4_combout ;
wire \prmbl|Add21~5 ;
wire \prmbl|Add21~6_combout ;
wire \prmbl|Add21~7 ;
wire \prmbl|Add21~8_combout ;
wire \prmbl|Add9~0_combout ;
wire \prmbl|Add9~2_combout ;
wire \prmbl|Add9~5 ;
wire \prmbl|Add9~6_combout ;
wire \prmbl|Add5~3 ;
wire \prmbl|Add5~4_combout ;
wire \prmbl|Add5~5 ;
wire \prmbl|Add5~6_combout ;
wire \prmbl|Add11~0_combout ;
wire \prmbl|Add11~5 ;
wire \prmbl|Add11~6_combout ;
wire \prmbl|Add13~0_combout ;
wire \prmbl|Add13~2_combout ;
wire \prmbl|Add13~5 ;
wire \prmbl|Add13~6_combout ;
wire \prmbl|Add13~7 ;
wire \prmbl|Add13~8_combout ;
wire \prmbl|Add27~2_combout ;
wire \prmbl|Add27~5 ;
wire \prmbl|Add27~6_combout ;
wire \prmbl|Add27~7 ;
wire \prmbl|Add27~8_combout ;
wire \prmbl|Add23~0_combout ;
wire \prmbl|Add23~1_combout ;
wire \prmbl|Add26~0_combout ;
wire \prmbl|Add23~2_combout ;
wire \prmbl|Add26~1_combout ;
wire \prmbl|Add15~0_combout ;
wire \prmbl|Add19~0_combout ;
wire \prmbl|Add15~1_combout ;
wire \prmbl|Add15~2_combout ;
wire \prmbl|Add10~0_combout ;
wire \prmbl|Add10~1_combout ;
wire \prmbl|Add1~0_combout ;
wire \prmbl|Add3~0_combout ;
wire \prmbl|Add3~1_combout ;
wire \prmbl|Add4~1_combout ;
wire \prmbl|Add12~0_combout ;
wire \prmbl|Add28~1_combout ;
wire \comb~clkctrl_outclk ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \odatareg[0]~16_combout ;
wire \odatareg[0]~17 ;
wire \odatareg[1]~18_combout ;
wire \~GND~combout ;
wire \Mult1|auto_generated|mac_mult1~dataout ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult1|auto_generated|mac_mult1~0 ;
wire \Mult1|auto_generated|mac_mult1~1 ;
wire \Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \odatareg[2]~20_combout ;
wire \Mult0|auto_generated|mac_mult1~dataout ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \Mult0|auto_generated|mac_mult1~0 ;
wire \Mult0|auto_generated|mac_mult1~1 ;
wire \Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \odatareg[2]~21 ;
wire \odatareg[3]~22_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \odatareg[3]~23 ;
wire \odatareg[4]~24_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \odatareg[4]~25 ;
wire \odatareg[5]~26_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \odatareg[5]~27 ;
wire \odatareg[6]~28_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \odatareg[6]~29 ;
wire \odatareg[7]~30_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \odatareg[7]~31 ;
wire \odatareg[8]~32_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \odatareg[8]~33 ;
wire \odatareg[9]~34_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \odatareg[9]~35 ;
wire \odatareg[10]~36_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \odatareg[10]~37 ;
wire \odatareg[11]~38_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \odatareg[11]~39 ;
wire \odatareg[12]~40_combout ;
wire \Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \odatareg[12]~41 ;
wire \odatareg[13]~42_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \odatareg[13]~43 ;
wire \odatareg[14]~44_combout ;
wire \Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \odatareg[14]~45 ;
wire \odatareg[15]~46_combout ;
wire \serialin~combout ;
wire \prmbl|shreg[31]~feeder_combout ;
wire \prmbl|shreg[28]~feeder_combout ;
wire \prmbl|shreg[27]~feeder_combout ;
wire \prmbl|shreg[22]~feeder_combout ;
wire \prmbl|shreg[19]~feeder_combout ;
wire \prmbl|shreg[18]~feeder_combout ;
wire \prmbl|shreg[16]~feeder_combout ;
wire \prmbl|shreg[14]~feeder_combout ;
wire \prmbl|shreg[13]~feeder_combout ;
wire \prmbl|shreg[12]~feeder_combout ;
wire \prmbl|shreg[10]~feeder_combout ;
wire \prmbl|shreg[8]~feeder_combout ;
wire \prmbl|shreg[7]~feeder_combout ;
wire \prmbl|Add7~0_combout ;
wire \prmbl|Add7~1_combout ;
wire \prmbl|Add7~2_combout ;
wire \prmbl|Add9~1 ;
wire \prmbl|Add9~3 ;
wire \prmbl|Add9~4_combout ;
wire \prmbl|shreg[6]~feeder_combout ;
wire \prmbl|Add4~0_combout ;
wire \prmbl|shreg[0]~feeder_combout ;
wire \prmbl|Add1~1_combout ;
wire \prmbl|Add3~2_combout ;
wire \prmbl|Add5~1 ;
wire \prmbl|Add5~2_combout ;
wire \prmbl|Add5~0_combout ;
wire \prmbl|Add11~1 ;
wire \prmbl|Add11~3 ;
wire \prmbl|Add11~4_combout ;
wire \prmbl|Add11~2_combout ;
wire \prmbl|Add12~1_combout ;
wire \prmbl|Add13~1 ;
wire \prmbl|Add13~3 ;
wire \prmbl|Add13~4_combout ;
wire \prmbl|Add19~1_combout ;
wire \prmbl|Add19~2_combout ;
wire \prmbl|Add17~1 ;
wire \prmbl|Add17~2_combout ;
wire \prmbl|Add17~0_combout ;
wire \prmbl|Add21~1 ;
wire \prmbl|Add21~2_combout ;
wire \prmbl|Add21~0_combout ;
wire \prmbl|Add27~1 ;
wire \prmbl|Add27~3 ;
wire \prmbl|Add27~4_combout ;
wire \prmbl|Add28~0_combout ;
wire \prmbl|Add27~0_combout ;
wire \prmbl|decision~2_cout ;
wire \prmbl|decision~4_cout ;
wire \prmbl|decision~6_cout ;
wire \prmbl|decision~8_cout ;
wire \prmbl|decision~10_cout ;
wire \prmbl|decision~12_cout ;
wire \prmbl|decision~13_combout ;
wire \prmbl|decision~regout ;
wire \preamble_lock~reg0feeder_combout ;
wire \preamble_lock~reg0_regout ;
wire \syncwrd|shreg[5]~feeder_combout ;
wire \syncwrd|shreg[4]~feeder_combout ;
wire \syncwrd|shreg[3]~feeder_combout ;
wire \syncwrd|shreg[2]~feeder_combout ;
wire \syncwrd|Add5~0_combout ;
wire \syncwrd|Add5~1_combout ;
wire \syncwrd|Add5~2_combout ;
wire \syncwrd|decision~regout ;
wire \syncwrd_lock~reg0feeder_combout ;
wire \syncwrd_lock~reg0_regout ;
wire \symbgen|counter[0]~0_combout ;
wire \symbgen|syncclk~0_combout ;
wire \symbgen|syncclk~regout ;
wire \comb~combout ;
wire [15:0] odatareg;
wire [31:0] \prmbl|shreg ;
wire [7:0] \syncwrd|shreg ;
wire [1:0] \symbgen|counter ;
wire [7:0] \qdata~combout ;
wire [7:0] \idata~combout ;

wire [17:0] \Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [17:0] \Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \Mult1|auto_generated|mac_out2~0  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_out2~1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_out2~dataout  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_out2~DATAOUT1  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_out2~DATAOUT2  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_out2~DATAOUT3  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_out2~DATAOUT4  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_out2~DATAOUT5  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_out2~DATAOUT6  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_out2~DATAOUT7  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_out2~DATAOUT8  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_out2~DATAOUT9  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_out2~DATAOUT10  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_out2~DATAOUT11  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_out2~DATAOUT12  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_out2~DATAOUT13  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_out2~DATAOUT14  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_out2~DATAOUT15  = \Mult1|auto_generated|mac_out2_DATAOUT_bus [17];

assign \Mult0|auto_generated|mac_out2~0  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_out2~1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_out2~dataout  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_out2~DATAOUT1  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_out2~DATAOUT2  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_out2~DATAOUT3  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_out2~DATAOUT4  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_out2~DATAOUT5  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_out2~DATAOUT6  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_out2~DATAOUT7  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_out2~DATAOUT8  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_out2~DATAOUT9  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_out2~DATAOUT10  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_out2~DATAOUT11  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_out2~DATAOUT12  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_out2~DATAOUT13  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_out2~DATAOUT14  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_out2~DATAOUT15  = \Mult0|auto_generated|mac_out2_DATAOUT_bus [17];

assign \Mult1|auto_generated|mac_mult1~0  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult1|auto_generated|mac_mult1~1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult1|auto_generated|mac_mult1~dataout  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult1|auto_generated|mac_mult1~DATAOUT1  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult1|auto_generated|mac_mult1~DATAOUT2  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult1|auto_generated|mac_mult1~DATAOUT3  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult1|auto_generated|mac_mult1~DATAOUT4  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult1|auto_generated|mac_mult1~DATAOUT5  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult1|auto_generated|mac_mult1~DATAOUT6  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult1|auto_generated|mac_mult1~DATAOUT7  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult1|auto_generated|mac_mult1~DATAOUT8  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult1|auto_generated|mac_mult1~DATAOUT9  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult1|auto_generated|mac_mult1~DATAOUT10  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult1|auto_generated|mac_mult1~DATAOUT11  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult1|auto_generated|mac_mult1~DATAOUT12  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult1|auto_generated|mac_mult1~DATAOUT13  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult1|auto_generated|mac_mult1~DATAOUT14  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult1|auto_generated|mac_mult1~DATAOUT15  = \Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];

assign \Mult0|auto_generated|mac_mult1~0  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \Mult0|auto_generated|mac_mult1~1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \Mult0|auto_generated|mac_mult1~dataout  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \Mult0|auto_generated|mac_mult1~DATAOUT1  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \Mult0|auto_generated|mac_mult1~DATAOUT2  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \Mult0|auto_generated|mac_mult1~DATAOUT3  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \Mult0|auto_generated|mac_mult1~DATAOUT4  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \Mult0|auto_generated|mac_mult1~DATAOUT5  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \Mult0|auto_generated|mac_mult1~DATAOUT6  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \Mult0|auto_generated|mac_mult1~DATAOUT7  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \Mult0|auto_generated|mac_mult1~DATAOUT8  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \Mult0|auto_generated|mac_mult1~DATAOUT9  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \Mult0|auto_generated|mac_mult1~DATAOUT10  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \Mult0|auto_generated|mac_mult1~DATAOUT11  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \Mult0|auto_generated|mac_mult1~DATAOUT12  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \Mult0|auto_generated|mac_mult1~DATAOUT13  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \Mult0|auto_generated|mac_mult1~DATAOUT14  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \Mult0|auto_generated|mac_mult1~DATAOUT15  = \Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];

// Location: DSPOUT_X16_Y6_N2
cycloneii_mac_out \Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult1|auto_generated|mac_mult1~DATAOUT15 ,\Mult1|auto_generated|mac_mult1~DATAOUT14 ,\Mult1|auto_generated|mac_mult1~DATAOUT13 ,\Mult1|auto_generated|mac_mult1~DATAOUT12 ,\Mult1|auto_generated|mac_mult1~DATAOUT11 ,\Mult1|auto_generated|mac_mult1~DATAOUT10 ,
\Mult1|auto_generated|mac_mult1~DATAOUT9 ,\Mult1|auto_generated|mac_mult1~DATAOUT8 ,\Mult1|auto_generated|mac_mult1~DATAOUT7 ,\Mult1|auto_generated|mac_mult1~DATAOUT6 ,\Mult1|auto_generated|mac_mult1~DATAOUT5 ,\Mult1|auto_generated|mac_mult1~DATAOUT4 ,
\Mult1|auto_generated|mac_mult1~DATAOUT3 ,\Mult1|auto_generated|mac_mult1~DATAOUT2 ,\Mult1|auto_generated|mac_mult1~DATAOUT1 ,\Mult1|auto_generated|mac_mult1~dataout ,\Mult1|auto_generated|mac_mult1~1 ,\Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_out2 .dataa_width = 18;
defparam \Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X16_Y6_N3
cycloneii_mac_out \Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\Mult0|auto_generated|mac_mult1~DATAOUT15 ,\Mult0|auto_generated|mac_mult1~DATAOUT14 ,\Mult0|auto_generated|mac_mult1~DATAOUT13 ,\Mult0|auto_generated|mac_mult1~DATAOUT12 ,\Mult0|auto_generated|mac_mult1~DATAOUT11 ,\Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\Mult0|auto_generated|mac_mult1~DATAOUT9 ,\Mult0|auto_generated|mac_mult1~DATAOUT8 ,\Mult0|auto_generated|mac_mult1~DATAOUT7 ,\Mult0|auto_generated|mac_mult1~DATAOUT6 ,\Mult0|auto_generated|mac_mult1~DATAOUT5 ,\Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\Mult0|auto_generated|mac_mult1~DATAOUT3 ,\Mult0|auto_generated|mac_mult1~DATAOUT2 ,\Mult0|auto_generated|mac_mult1~DATAOUT1 ,\Mult0|auto_generated|mac_mult1~dataout ,\Mult0|auto_generated|mac_mult1~1 ,\Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_out2 .dataa_width = 18;
defparam \Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneii_lcell_comb \prmbl|Add25~0 (
// Equation(s):
// \prmbl|Add25~0_combout  = (\prmbl|Add26~1_combout  & (!\prmbl|Add23~2_combout  & VCC)) # (!\prmbl|Add26~1_combout  & (\prmbl|Add23~2_combout  $ (GND)))
// \prmbl|Add25~1  = CARRY((!\prmbl|Add26~1_combout  & !\prmbl|Add23~2_combout ))

	.dataa(\prmbl|Add26~1_combout ),
	.datab(\prmbl|Add23~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add25~0_combout ),
	.cout(\prmbl|Add25~1 ));
// synopsys translate_off
defparam \prmbl|Add25~0 .lut_mask = 16'h6611;
defparam \prmbl|Add25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneii_lcell_comb \prmbl|Add25~2 (
// Equation(s):
// \prmbl|Add25~2_combout  = (\prmbl|Add23~1_combout  & ((\prmbl|Add26~0_combout  & (\prmbl|Add25~1  & VCC)) # (!\prmbl|Add26~0_combout  & (!\prmbl|Add25~1 )))) # (!\prmbl|Add23~1_combout  & ((\prmbl|Add26~0_combout  & (!\prmbl|Add25~1 )) # 
// (!\prmbl|Add26~0_combout  & ((\prmbl|Add25~1 ) # (GND)))))
// \prmbl|Add25~3  = CARRY((\prmbl|Add23~1_combout  & (!\prmbl|Add26~0_combout  & !\prmbl|Add25~1 )) # (!\prmbl|Add23~1_combout  & ((!\prmbl|Add25~1 ) # (!\prmbl|Add26~0_combout ))))

	.dataa(\prmbl|Add23~1_combout ),
	.datab(\prmbl|Add26~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add25~1 ),
	.combout(\prmbl|Add25~2_combout ),
	.cout(\prmbl|Add25~3 ));
// synopsys translate_off
defparam \prmbl|Add25~2 .lut_mask = 16'h9617;
defparam \prmbl|Add25~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneii_lcell_comb \prmbl|Add25~4 (
// Equation(s):
// \prmbl|Add25~4_combout  = (\prmbl|Add23~0_combout  & (\prmbl|Add25~3  $ (GND))) # (!\prmbl|Add23~0_combout  & (!\prmbl|Add25~3  & VCC))
// \prmbl|Add25~5  = CARRY((\prmbl|Add23~0_combout  & !\prmbl|Add25~3 ))

	.dataa(\prmbl|Add23~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add25~3 ),
	.combout(\prmbl|Add25~4_combout ),
	.cout(\prmbl|Add25~5 ));
// synopsys translate_off
defparam \prmbl|Add25~4 .lut_mask = 16'hA50A;
defparam \prmbl|Add25~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneii_lcell_comb \prmbl|Add25~6 (
// Equation(s):
// \prmbl|Add25~6_combout  = \prmbl|Add25~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add25~5 ),
	.combout(\prmbl|Add25~6_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add25~6 .lut_mask = 16'hF0F0;
defparam \prmbl|Add25~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneii_lcell_comb \prmbl|Add17~2 (
// Equation(s):
// \prmbl|Add17~2_combout  = (\prmbl|Add15~1_combout  & ((\prmbl|Add19~1_combout  & (!\prmbl|Add17~1 )) # (!\prmbl|Add19~1_combout  & (\prmbl|Add17~1  & VCC)))) # (!\prmbl|Add15~1_combout  & ((\prmbl|Add19~1_combout  & ((\prmbl|Add17~1 ) # (GND))) # 
// (!\prmbl|Add19~1_combout  & (!\prmbl|Add17~1 ))))
// \prmbl|Add17~3  = CARRY((\prmbl|Add15~1_combout  & (\prmbl|Add19~1_combout  & !\prmbl|Add17~1 )) # (!\prmbl|Add15~1_combout  & ((\prmbl|Add19~1_combout ) # (!\prmbl|Add17~1 ))))

	.dataa(\prmbl|Add15~1_combout ),
	.datab(\prmbl|Add19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add17~1 ),
	.combout(\prmbl|Add17~2_combout ),
	.cout(\prmbl|Add17~3 ));
// synopsys translate_off
defparam \prmbl|Add17~2 .lut_mask = 16'h694D;
defparam \prmbl|Add17~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cycloneii_lcell_comb \prmbl|Add17~4 (
// Equation(s):
// \prmbl|Add17~4_combout  = ((\prmbl|Add19~0_combout  $ (\prmbl|Add15~0_combout  $ (!\prmbl|Add17~3 )))) # (GND)
// \prmbl|Add17~5  = CARRY((\prmbl|Add19~0_combout  & ((\prmbl|Add15~0_combout ) # (!\prmbl|Add17~3 ))) # (!\prmbl|Add19~0_combout  & (\prmbl|Add15~0_combout  & !\prmbl|Add17~3 )))

	.dataa(\prmbl|Add19~0_combout ),
	.datab(\prmbl|Add15~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add17~3 ),
	.combout(\prmbl|Add17~4_combout ),
	.cout(\prmbl|Add17~5 ));
// synopsys translate_off
defparam \prmbl|Add17~4 .lut_mask = 16'h698E;
defparam \prmbl|Add17~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneii_lcell_comb \prmbl|Add17~6 (
// Equation(s):
// \prmbl|Add17~6_combout  = \prmbl|Add17~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add17~5 ),
	.combout(\prmbl|Add17~6_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add17~6 .lut_mask = 16'hF0F0;
defparam \prmbl|Add17~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cycloneii_lcell_comb \prmbl|Add21~2 (
// Equation(s):
// \prmbl|Add21~2_combout  = (\prmbl|Add25~2_combout  & ((\prmbl|Add17~2_combout  & (\prmbl|Add21~1  & VCC)) # (!\prmbl|Add17~2_combout  & (!\prmbl|Add21~1 )))) # (!\prmbl|Add25~2_combout  & ((\prmbl|Add17~2_combout  & (!\prmbl|Add21~1 )) # 
// (!\prmbl|Add17~2_combout  & ((\prmbl|Add21~1 ) # (GND)))))
// \prmbl|Add21~3  = CARRY((\prmbl|Add25~2_combout  & (!\prmbl|Add17~2_combout  & !\prmbl|Add21~1 )) # (!\prmbl|Add25~2_combout  & ((!\prmbl|Add21~1 ) # (!\prmbl|Add17~2_combout ))))

	.dataa(\prmbl|Add25~2_combout ),
	.datab(\prmbl|Add17~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add21~1 ),
	.combout(\prmbl|Add21~2_combout ),
	.cout(\prmbl|Add21~3 ));
// synopsys translate_off
defparam \prmbl|Add21~2 .lut_mask = 16'h9617;
defparam \prmbl|Add21~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cycloneii_lcell_comb \prmbl|Add21~4 (
// Equation(s):
// \prmbl|Add21~4_combout  = ((\prmbl|Add17~4_combout  $ (\prmbl|Add25~4_combout  $ (!\prmbl|Add21~3 )))) # (GND)
// \prmbl|Add21~5  = CARRY((\prmbl|Add17~4_combout  & ((\prmbl|Add25~4_combout ) # (!\prmbl|Add21~3 ))) # (!\prmbl|Add17~4_combout  & (\prmbl|Add25~4_combout  & !\prmbl|Add21~3 )))

	.dataa(\prmbl|Add17~4_combout ),
	.datab(\prmbl|Add25~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add21~3 ),
	.combout(\prmbl|Add21~4_combout ),
	.cout(\prmbl|Add21~5 ));
// synopsys translate_off
defparam \prmbl|Add21~4 .lut_mask = 16'h698E;
defparam \prmbl|Add21~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneii_lcell_comb \prmbl|Add21~6 (
// Equation(s):
// \prmbl|Add21~6_combout  = (\prmbl|Add17~6_combout  & ((\prmbl|Add25~6_combout  & (\prmbl|Add21~5  & VCC)) # (!\prmbl|Add25~6_combout  & (!\prmbl|Add21~5 )))) # (!\prmbl|Add17~6_combout  & ((\prmbl|Add25~6_combout  & (!\prmbl|Add21~5 )) # 
// (!\prmbl|Add25~6_combout  & ((\prmbl|Add21~5 ) # (GND)))))
// \prmbl|Add21~7  = CARRY((\prmbl|Add17~6_combout  & (!\prmbl|Add25~6_combout  & !\prmbl|Add21~5 )) # (!\prmbl|Add17~6_combout  & ((!\prmbl|Add21~5 ) # (!\prmbl|Add25~6_combout ))))

	.dataa(\prmbl|Add17~6_combout ),
	.datab(\prmbl|Add25~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add21~5 ),
	.combout(\prmbl|Add21~6_combout ),
	.cout(\prmbl|Add21~7 ));
// synopsys translate_off
defparam \prmbl|Add21~6 .lut_mask = 16'h9617;
defparam \prmbl|Add21~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneii_lcell_comb \prmbl|Add21~8 (
// Equation(s):
// \prmbl|Add21~8_combout  = !\prmbl|Add21~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add21~7 ),
	.combout(\prmbl|Add21~8_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add21~8 .lut_mask = 16'h0F0F;
defparam \prmbl|Add21~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneii_lcell_comb \prmbl|Add9~0 (
// Equation(s):
// \prmbl|Add9~0_combout  = (\prmbl|Add10~1_combout  & (!\prmbl|Add7~2_combout  & VCC)) # (!\prmbl|Add10~1_combout  & (\prmbl|Add7~2_combout  $ (GND)))
// \prmbl|Add9~1  = CARRY((!\prmbl|Add10~1_combout  & !\prmbl|Add7~2_combout ))

	.dataa(\prmbl|Add10~1_combout ),
	.datab(\prmbl|Add7~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add9~0_combout ),
	.cout(\prmbl|Add9~1 ));
// synopsys translate_off
defparam \prmbl|Add9~0 .lut_mask = 16'h6611;
defparam \prmbl|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneii_lcell_comb \prmbl|Add9~2 (
// Equation(s):
// \prmbl|Add9~2_combout  = (\prmbl|Add10~0_combout  & ((\prmbl|Add7~1_combout  & (\prmbl|Add9~1  & VCC)) # (!\prmbl|Add7~1_combout  & (!\prmbl|Add9~1 )))) # (!\prmbl|Add10~0_combout  & ((\prmbl|Add7~1_combout  & (!\prmbl|Add9~1 )) # (!\prmbl|Add7~1_combout  
// & ((\prmbl|Add9~1 ) # (GND)))))
// \prmbl|Add9~3  = CARRY((\prmbl|Add10~0_combout  & (!\prmbl|Add7~1_combout  & !\prmbl|Add9~1 )) # (!\prmbl|Add10~0_combout  & ((!\prmbl|Add9~1 ) # (!\prmbl|Add7~1_combout ))))

	.dataa(\prmbl|Add10~0_combout ),
	.datab(\prmbl|Add7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add9~1 ),
	.combout(\prmbl|Add9~2_combout ),
	.cout(\prmbl|Add9~3 ));
// synopsys translate_off
defparam \prmbl|Add9~2 .lut_mask = 16'h9617;
defparam \prmbl|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneii_lcell_comb \prmbl|Add9~4 (
// Equation(s):
// \prmbl|Add9~4_combout  = (\prmbl|Add7~0_combout  & (\prmbl|Add9~3  $ (GND))) # (!\prmbl|Add7~0_combout  & (!\prmbl|Add9~3  & VCC))
// \prmbl|Add9~5  = CARRY((\prmbl|Add7~0_combout  & !\prmbl|Add9~3 ))

	.dataa(vcc),
	.datab(\prmbl|Add7~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add9~3 ),
	.combout(\prmbl|Add9~4_combout ),
	.cout(\prmbl|Add9~5 ));
// synopsys translate_off
defparam \prmbl|Add9~4 .lut_mask = 16'hC30C;
defparam \prmbl|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneii_lcell_comb \prmbl|Add9~6 (
// Equation(s):
// \prmbl|Add9~6_combout  = \prmbl|Add9~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add9~5 ),
	.combout(\prmbl|Add9~6_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add9~6 .lut_mask = 16'hF0F0;
defparam \prmbl|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneii_lcell_comb \prmbl|Add5~2 (
// Equation(s):
// \prmbl|Add5~2_combout  = (\prmbl|Add3~1_combout  & ((\prmbl|Add4~0_combout  & (!\prmbl|Add5~1 )) # (!\prmbl|Add4~0_combout  & (\prmbl|Add5~1  & VCC)))) # (!\prmbl|Add3~1_combout  & ((\prmbl|Add4~0_combout  & ((\prmbl|Add5~1 ) # (GND))) # 
// (!\prmbl|Add4~0_combout  & (!\prmbl|Add5~1 ))))
// \prmbl|Add5~3  = CARRY((\prmbl|Add3~1_combout  & (\prmbl|Add4~0_combout  & !\prmbl|Add5~1 )) # (!\prmbl|Add3~1_combout  & ((\prmbl|Add4~0_combout ) # (!\prmbl|Add5~1 ))))

	.dataa(\prmbl|Add3~1_combout ),
	.datab(\prmbl|Add4~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add5~1 ),
	.combout(\prmbl|Add5~2_combout ),
	.cout(\prmbl|Add5~3 ));
// synopsys translate_off
defparam \prmbl|Add5~2 .lut_mask = 16'h694D;
defparam \prmbl|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneii_lcell_comb \prmbl|Add5~4 (
// Equation(s):
// \prmbl|Add5~4_combout  = (\prmbl|Add3~0_combout  & (\prmbl|Add5~3  $ (GND))) # (!\prmbl|Add3~0_combout  & (!\prmbl|Add5~3  & VCC))
// \prmbl|Add5~5  = CARRY((\prmbl|Add3~0_combout  & !\prmbl|Add5~3 ))

	.dataa(\prmbl|Add3~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add5~3 ),
	.combout(\prmbl|Add5~4_combout ),
	.cout(\prmbl|Add5~5 ));
// synopsys translate_off
defparam \prmbl|Add5~4 .lut_mask = 16'hA50A;
defparam \prmbl|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneii_lcell_comb \prmbl|Add5~6 (
// Equation(s):
// \prmbl|Add5~6_combout  = \prmbl|Add5~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add5~5 ),
	.combout(\prmbl|Add5~6_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add5~6 .lut_mask = 16'hF0F0;
defparam \prmbl|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneii_lcell_comb \prmbl|Add11~0 (
// Equation(s):
// \prmbl|Add11~0_combout  = (\prmbl|Add9~0_combout  & (\prmbl|Add5~0_combout  $ (VCC))) # (!\prmbl|Add9~0_combout  & (\prmbl|Add5~0_combout  & VCC))
// \prmbl|Add11~1  = CARRY((\prmbl|Add9~0_combout  & \prmbl|Add5~0_combout ))

	.dataa(\prmbl|Add9~0_combout ),
	.datab(\prmbl|Add5~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add11~0_combout ),
	.cout(\prmbl|Add11~1 ));
// synopsys translate_off
defparam \prmbl|Add11~0 .lut_mask = 16'h6688;
defparam \prmbl|Add11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneii_lcell_comb \prmbl|Add11~4 (
// Equation(s):
// \prmbl|Add11~4_combout  = ((\prmbl|Add5~4_combout  $ (\prmbl|Add9~4_combout  $ (!\prmbl|Add11~3 )))) # (GND)
// \prmbl|Add11~5  = CARRY((\prmbl|Add5~4_combout  & ((\prmbl|Add9~4_combout ) # (!\prmbl|Add11~3 ))) # (!\prmbl|Add5~4_combout  & (\prmbl|Add9~4_combout  & !\prmbl|Add11~3 )))

	.dataa(\prmbl|Add5~4_combout ),
	.datab(\prmbl|Add9~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add11~3 ),
	.combout(\prmbl|Add11~4_combout ),
	.cout(\prmbl|Add11~5 ));
// synopsys translate_off
defparam \prmbl|Add11~4 .lut_mask = 16'h698E;
defparam \prmbl|Add11~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneii_lcell_comb \prmbl|Add11~6 (
// Equation(s):
// \prmbl|Add11~6_combout  = \prmbl|Add5~6_combout  $ (\prmbl|Add11~5  $ (\prmbl|Add9~6_combout ))

	.dataa(vcc),
	.datab(\prmbl|Add5~6_combout ),
	.datac(vcc),
	.datad(\prmbl|Add9~6_combout ),
	.cin(\prmbl|Add11~5 ),
	.combout(\prmbl|Add11~6_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add11~6 .lut_mask = 16'hC33C;
defparam \prmbl|Add11~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneii_lcell_comb \prmbl|Add13~0 (
// Equation(s):
// \prmbl|Add13~0_combout  = (\prmbl|Add11~0_combout  & (\prmbl|Add12~1_combout  $ (VCC))) # (!\prmbl|Add11~0_combout  & (\prmbl|Add12~1_combout  & VCC))
// \prmbl|Add13~1  = CARRY((\prmbl|Add11~0_combout  & \prmbl|Add12~1_combout ))

	.dataa(\prmbl|Add11~0_combout ),
	.datab(\prmbl|Add12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add13~0_combout ),
	.cout(\prmbl|Add13~1 ));
// synopsys translate_off
defparam \prmbl|Add13~0 .lut_mask = 16'h6688;
defparam \prmbl|Add13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N14
cycloneii_lcell_comb \prmbl|Add13~2 (
// Equation(s):
// \prmbl|Add13~2_combout  = (\prmbl|Add12~0_combout  & ((\prmbl|Add11~2_combout  & (!\prmbl|Add13~1 )) # (!\prmbl|Add11~2_combout  & ((\prmbl|Add13~1 ) # (GND))))) # (!\prmbl|Add12~0_combout  & ((\prmbl|Add11~2_combout  & (\prmbl|Add13~1  & VCC)) # 
// (!\prmbl|Add11~2_combout  & (!\prmbl|Add13~1 ))))
// \prmbl|Add13~3  = CARRY((\prmbl|Add12~0_combout  & ((!\prmbl|Add13~1 ) # (!\prmbl|Add11~2_combout ))) # (!\prmbl|Add12~0_combout  & (!\prmbl|Add11~2_combout  & !\prmbl|Add13~1 )))

	.dataa(\prmbl|Add12~0_combout ),
	.datab(\prmbl|Add11~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add13~1 ),
	.combout(\prmbl|Add13~2_combout ),
	.cout(\prmbl|Add13~3 ));
// synopsys translate_off
defparam \prmbl|Add13~2 .lut_mask = 16'h692B;
defparam \prmbl|Add13~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneii_lcell_comb \prmbl|Add13~4 (
// Equation(s):
// \prmbl|Add13~4_combout  = (\prmbl|Add11~4_combout  & (\prmbl|Add13~3  $ (GND))) # (!\prmbl|Add11~4_combout  & (!\prmbl|Add13~3  & VCC))
// \prmbl|Add13~5  = CARRY((\prmbl|Add11~4_combout  & !\prmbl|Add13~3 ))

	.dataa(vcc),
	.datab(\prmbl|Add11~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add13~3 ),
	.combout(\prmbl|Add13~4_combout ),
	.cout(\prmbl|Add13~5 ));
// synopsys translate_off
defparam \prmbl|Add13~4 .lut_mask = 16'hC30C;
defparam \prmbl|Add13~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneii_lcell_comb \prmbl|Add13~6 (
// Equation(s):
// \prmbl|Add13~6_combout  = (\prmbl|Add11~6_combout  & (!\prmbl|Add13~5 )) # (!\prmbl|Add11~6_combout  & ((\prmbl|Add13~5 ) # (GND)))
// \prmbl|Add13~7  = CARRY((!\prmbl|Add13~5 ) # (!\prmbl|Add11~6_combout ))

	.dataa(vcc),
	.datab(\prmbl|Add11~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add13~5 ),
	.combout(\prmbl|Add13~6_combout ),
	.cout(\prmbl|Add13~7 ));
// synopsys translate_off
defparam \prmbl|Add13~6 .lut_mask = 16'h3C3F;
defparam \prmbl|Add13~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneii_lcell_comb \prmbl|Add13~8 (
// Equation(s):
// \prmbl|Add13~8_combout  = !\prmbl|Add13~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add13~7 ),
	.combout(\prmbl|Add13~8_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add13~8 .lut_mask = 16'h0F0F;
defparam \prmbl|Add13~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneii_lcell_comb \prmbl|Add27~2 (
// Equation(s):
// \prmbl|Add27~2_combout  = (\prmbl|Add13~2_combout  & ((\prmbl|Add21~2_combout  & (\prmbl|Add27~1  & VCC)) # (!\prmbl|Add21~2_combout  & (!\prmbl|Add27~1 )))) # (!\prmbl|Add13~2_combout  & ((\prmbl|Add21~2_combout  & (!\prmbl|Add27~1 )) # 
// (!\prmbl|Add21~2_combout  & ((\prmbl|Add27~1 ) # (GND)))))
// \prmbl|Add27~3  = CARRY((\prmbl|Add13~2_combout  & (!\prmbl|Add21~2_combout  & !\prmbl|Add27~1 )) # (!\prmbl|Add13~2_combout  & ((!\prmbl|Add27~1 ) # (!\prmbl|Add21~2_combout ))))

	.dataa(\prmbl|Add13~2_combout ),
	.datab(\prmbl|Add21~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add27~1 ),
	.combout(\prmbl|Add27~2_combout ),
	.cout(\prmbl|Add27~3 ));
// synopsys translate_off
defparam \prmbl|Add27~2 .lut_mask = 16'h9617;
defparam \prmbl|Add27~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneii_lcell_comb \prmbl|Add27~4 (
// Equation(s):
// \prmbl|Add27~4_combout  = ((\prmbl|Add21~4_combout  $ (\prmbl|Add13~4_combout  $ (!\prmbl|Add27~3 )))) # (GND)
// \prmbl|Add27~5  = CARRY((\prmbl|Add21~4_combout  & ((\prmbl|Add13~4_combout ) # (!\prmbl|Add27~3 ))) # (!\prmbl|Add21~4_combout  & (\prmbl|Add13~4_combout  & !\prmbl|Add27~3 )))

	.dataa(\prmbl|Add21~4_combout ),
	.datab(\prmbl|Add13~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add27~3 ),
	.combout(\prmbl|Add27~4_combout ),
	.cout(\prmbl|Add27~5 ));
// synopsys translate_off
defparam \prmbl|Add27~4 .lut_mask = 16'h698E;
defparam \prmbl|Add27~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneii_lcell_comb \prmbl|Add27~6 (
// Equation(s):
// \prmbl|Add27~6_combout  = (\prmbl|Add21~6_combout  & ((\prmbl|Add13~6_combout  & (\prmbl|Add27~5  & VCC)) # (!\prmbl|Add13~6_combout  & (!\prmbl|Add27~5 )))) # (!\prmbl|Add21~6_combout  & ((\prmbl|Add13~6_combout  & (!\prmbl|Add27~5 )) # 
// (!\prmbl|Add13~6_combout  & ((\prmbl|Add27~5 ) # (GND)))))
// \prmbl|Add27~7  = CARRY((\prmbl|Add21~6_combout  & (!\prmbl|Add13~6_combout  & !\prmbl|Add27~5 )) # (!\prmbl|Add21~6_combout  & ((!\prmbl|Add27~5 ) # (!\prmbl|Add13~6_combout ))))

	.dataa(\prmbl|Add21~6_combout ),
	.datab(\prmbl|Add13~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add27~5 ),
	.combout(\prmbl|Add27~6_combout ),
	.cout(\prmbl|Add27~7 ));
// synopsys translate_off
defparam \prmbl|Add27~6 .lut_mask = 16'h9617;
defparam \prmbl|Add27~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneii_lcell_comb \prmbl|Add27~8 (
// Equation(s):
// \prmbl|Add27~8_combout  = \prmbl|Add21~8_combout  $ (\prmbl|Add27~7  $ (!\prmbl|Add13~8_combout ))

	.dataa(vcc),
	.datab(\prmbl|Add21~8_combout ),
	.datac(vcc),
	.datad(\prmbl|Add13~8_combout ),
	.cin(\prmbl|Add27~7 ),
	.combout(\prmbl|Add27~8_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add27~8 .lut_mask = 16'h3CC3;
defparam \prmbl|Add27~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneii_lcell_comb \prmbl|Add23~0 (
// Equation(s):
// \prmbl|Add23~0_combout  = (\prmbl|shreg [26] & (\prmbl|shreg [24] & (!\prmbl|shreg [23] & \prmbl|shreg [25])))

	.dataa(\prmbl|shreg [26]),
	.datab(\prmbl|shreg [24]),
	.datac(\prmbl|shreg [23]),
	.datad(\prmbl|shreg [25]),
	.cin(gnd),
	.combout(\prmbl|Add23~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add23~0 .lut_mask = 16'h0800;
defparam \prmbl|Add23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneii_lcell_comb \prmbl|Add23~1 (
// Equation(s):
// \prmbl|Add23~1_combout  = (\prmbl|shreg [26] & ((\prmbl|shreg [24] & ((\prmbl|shreg [23]) # (!\prmbl|shreg [25]))) # (!\prmbl|shreg [24] & ((\prmbl|shreg [25]) # (!\prmbl|shreg [23]))))) # (!\prmbl|shreg [26] & ((\prmbl|shreg [24] & ((\prmbl|shreg [25]) # 
// (!\prmbl|shreg [23]))) # (!\prmbl|shreg [24] & (\prmbl|shreg [25] & !\prmbl|shreg [23]))))

	.dataa(\prmbl|shreg [26]),
	.datab(\prmbl|shreg [24]),
	.datac(\prmbl|shreg [25]),
	.datad(\prmbl|shreg [23]),
	.cin(gnd),
	.combout(\prmbl|Add23~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add23~1 .lut_mask = 16'hE87E;
defparam \prmbl|Add23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneii_lcell_comb \prmbl|Add26~0 (
// Equation(s):
// \prmbl|Add26~0_combout  = (\prmbl|shreg [27] & !\prmbl|shreg [28])

	.dataa(vcc),
	.datab(\prmbl|shreg [27]),
	.datac(vcc),
	.datad(\prmbl|shreg [28]),
	.cin(gnd),
	.combout(\prmbl|Add26~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add26~0 .lut_mask = 16'h00CC;
defparam \prmbl|Add26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneii_lcell_comb \prmbl|Add23~2 (
// Equation(s):
// \prmbl|Add23~2_combout  = \prmbl|shreg [24] $ (\prmbl|shreg [25] $ (\prmbl|shreg [26] $ (\prmbl|shreg [23])))

	.dataa(\prmbl|shreg [24]),
	.datab(\prmbl|shreg [25]),
	.datac(\prmbl|shreg [26]),
	.datad(\prmbl|shreg [23]),
	.cin(gnd),
	.combout(\prmbl|Add23~2_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add23~2 .lut_mask = 16'h6996;
defparam \prmbl|Add23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneii_lcell_comb \prmbl|Add26~1 (
// Equation(s):
// \prmbl|Add26~1_combout  = \prmbl|shreg [28] $ (\prmbl|shreg [27])

	.dataa(vcc),
	.datab(\prmbl|shreg [28]),
	.datac(vcc),
	.datad(\prmbl|shreg [27]),
	.cin(gnd),
	.combout(\prmbl|Add26~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add26~1 .lut_mask = 16'h33CC;
defparam \prmbl|Add26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cycloneii_lcell_comb \prmbl|Add15~0 (
// Equation(s):
// \prmbl|Add15~0_combout  = (\prmbl|shreg [17] & (\prmbl|shreg [18] & (\prmbl|shreg [16] & !\prmbl|shreg [15])))

	.dataa(\prmbl|shreg [17]),
	.datab(\prmbl|shreg [18]),
	.datac(\prmbl|shreg [16]),
	.datad(\prmbl|shreg [15]),
	.cin(gnd),
	.combout(\prmbl|Add15~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add15~0 .lut_mask = 16'h0080;
defparam \prmbl|Add15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneii_lcell_comb \prmbl|Add19~0 (
// Equation(s):
// \prmbl|Add19~0_combout  = (\prmbl|shreg [19] & (!\prmbl|shreg [22] & (!\prmbl|shreg [21] & !\prmbl|shreg [20])))

	.dataa(\prmbl|shreg [19]),
	.datab(\prmbl|shreg [22]),
	.datac(\prmbl|shreg [21]),
	.datad(\prmbl|shreg [20]),
	.cin(gnd),
	.combout(\prmbl|Add19~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add19~0 .lut_mask = 16'h0002;
defparam \prmbl|Add19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cycloneii_lcell_comb \prmbl|Add15~1 (
// Equation(s):
// \prmbl|Add15~1_combout  = (\prmbl|shreg [17] & ((\prmbl|shreg [18] & ((\prmbl|shreg [15]) # (!\prmbl|shreg [16]))) # (!\prmbl|shreg [18] & ((\prmbl|shreg [16]) # (!\prmbl|shreg [15]))))) # (!\prmbl|shreg [17] & ((\prmbl|shreg [18] & ((\prmbl|shreg [16]) # 
// (!\prmbl|shreg [15]))) # (!\prmbl|shreg [18] & (\prmbl|shreg [16] & !\prmbl|shreg [15]))))

	.dataa(\prmbl|shreg [17]),
	.datab(\prmbl|shreg [18]),
	.datac(\prmbl|shreg [16]),
	.datad(\prmbl|shreg [15]),
	.cin(gnd),
	.combout(\prmbl|Add15~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add15~1 .lut_mask = 16'hE87E;
defparam \prmbl|Add15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cycloneii_lcell_comb \prmbl|Add15~2 (
// Equation(s):
// \prmbl|Add15~2_combout  = \prmbl|shreg [17] $ (\prmbl|shreg [18] $ (\prmbl|shreg [16] $ (\prmbl|shreg [15])))

	.dataa(\prmbl|shreg [17]),
	.datab(\prmbl|shreg [18]),
	.datac(\prmbl|shreg [16]),
	.datad(\prmbl|shreg [15]),
	.cin(gnd),
	.combout(\prmbl|Add15~2_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add15~2 .lut_mask = 16'h6996;
defparam \prmbl|Add15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneii_lcell_comb \prmbl|Add10~0 (
// Equation(s):
// \prmbl|Add10~0_combout  = (\prmbl|shreg [11] & !\prmbl|shreg [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\prmbl|shreg [11]),
	.datad(\prmbl|shreg [12]),
	.cin(gnd),
	.combout(\prmbl|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add10~0 .lut_mask = 16'h00F0;
defparam \prmbl|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneii_lcell_comb \prmbl|Add10~1 (
// Equation(s):
// \prmbl|Add10~1_combout  = \prmbl|shreg [11] $ (\prmbl|shreg [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\prmbl|shreg [11]),
	.datad(\prmbl|shreg [12]),
	.cin(gnd),
	.combout(\prmbl|Add10~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add10~1 .lut_mask = 16'h0FF0;
defparam \prmbl|Add10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneii_lcell_comb \prmbl|Add1~0 (
// Equation(s):
// \prmbl|Add1~0_combout  = (\prmbl|shreg [1] & ((\prmbl|shreg [2]) # (\prmbl|shreg [0]))) # (!\prmbl|shreg [1] & (\prmbl|shreg [2] & \prmbl|shreg [0]))

	.dataa(\prmbl|shreg [1]),
	.datab(vcc),
	.datac(\prmbl|shreg [2]),
	.datad(\prmbl|shreg [0]),
	.cin(gnd),
	.combout(\prmbl|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add1~0 .lut_mask = 16'hFAA0;
defparam \prmbl|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneii_lcell_comb \prmbl|Add3~0 (
// Equation(s):
// \prmbl|Add3~0_combout  = (\prmbl|Add1~0_combout  & ((\prmbl|shreg [3] & ((\prmbl|Add1~1_combout ) # (!\prmbl|shreg [4]))) # (!\prmbl|shreg [3] & (!\prmbl|shreg [4] & \prmbl|Add1~1_combout ))))

	.dataa(\prmbl|shreg [3]),
	.datab(\prmbl|shreg [4]),
	.datac(\prmbl|Add1~1_combout ),
	.datad(\prmbl|Add1~0_combout ),
	.cin(gnd),
	.combout(\prmbl|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add3~0 .lut_mask = 16'hB200;
defparam \prmbl|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneii_lcell_comb \prmbl|Add3~1 (
// Equation(s):
// \prmbl|Add3~1_combout  = \prmbl|Add1~0_combout  $ (((\prmbl|shreg [3] & ((\prmbl|Add1~1_combout ) # (!\prmbl|shreg [4]))) # (!\prmbl|shreg [3] & (!\prmbl|shreg [4] & \prmbl|Add1~1_combout ))))

	.dataa(\prmbl|shreg [3]),
	.datab(\prmbl|Add1~0_combout ),
	.datac(\prmbl|shreg [4]),
	.datad(\prmbl|Add1~1_combout ),
	.cin(gnd),
	.combout(\prmbl|Add3~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add3~1 .lut_mask = 16'h63C6;
defparam \prmbl|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneii_lcell_comb \prmbl|Add4~1 (
// Equation(s):
// \prmbl|Add4~1_combout  = \prmbl|shreg [6] $ (\prmbl|shreg [5])

	.dataa(vcc),
	.datab(\prmbl|shreg [6]),
	.datac(vcc),
	.datad(\prmbl|shreg [5]),
	.cin(gnd),
	.combout(\prmbl|Add4~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add4~1 .lut_mask = 16'h33CC;
defparam \prmbl|Add4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cycloneii_lcell_comb \prmbl|Add12~0 (
// Equation(s):
// \prmbl|Add12~0_combout  = (\prmbl|shreg [14]) # (\prmbl|shreg [13])

	.dataa(\prmbl|shreg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [13]),
	.cin(gnd),
	.combout(\prmbl|Add12~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add12~0 .lut_mask = 16'hFFAA;
defparam \prmbl|Add12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneii_lcell_comb \prmbl|Add28~1 (
// Equation(s):
// \prmbl|Add28~1_combout  = \prmbl|shreg [30] $ (\prmbl|shreg [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\prmbl|shreg [30]),
	.datad(\prmbl|shreg [29]),
	.cin(gnd),
	.combout(\prmbl|Add28~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add28~1 .lut_mask = 16'h0FF0;
defparam \prmbl|Add28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \comb~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb~clkctrl_outclk ));
// synopsys translate_off
defparam \comb~clkctrl .clock_type = "global clock";
defparam \comb~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[0]));
// synopsys translate_off
defparam \idata[0]~I .input_async_reset = "none";
defparam \idata[0]~I .input_power_up = "low";
defparam \idata[0]~I .input_register_mode = "none";
defparam \idata[0]~I .input_sync_reset = "none";
defparam \idata[0]~I .oe_async_reset = "none";
defparam \idata[0]~I .oe_power_up = "low";
defparam \idata[0]~I .oe_register_mode = "none";
defparam \idata[0]~I .oe_sync_reset = "none";
defparam \idata[0]~I .operation_mode = "input";
defparam \idata[0]~I .output_async_reset = "none";
defparam \idata[0]~I .output_power_up = "low";
defparam \idata[0]~I .output_register_mode = "none";
defparam \idata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
cycloneii_lcell_comb \odatareg[0]~16 (
// Equation(s):
// \odatareg[0]~16_combout  = (\qdata~combout [0] & (\idata~combout [0] $ (VCC))) # (!\qdata~combout [0] & (\idata~combout [0] & VCC))
// \odatareg[0]~17  = CARRY((\qdata~combout [0] & \idata~combout [0]))

	.dataa(\qdata~combout [0]),
	.datab(\idata~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\odatareg[0]~16_combout ),
	.cout(\odatareg[0]~17 ));
// synopsys translate_off
defparam \odatareg[0]~16 .lut_mask = 16'h6688;
defparam \odatareg[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y6_N7
cycloneii_lcell_ff \odatareg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[0]));

// Location: LCCOMB_X27_Y6_N8
cycloneii_lcell_comb \odatareg[1]~18 (
// Equation(s):
// \odatareg[1]~18_combout  = \odatareg[0]~17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[0]~17 ),
	.combout(\odatareg[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \odatareg[1]~18 .lut_mask = 16'hF0F0;
defparam \odatareg[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y6_N9
cycloneii_lcell_ff \odatareg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[1]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[1]));

// Location: LCCOMB_X17_Y6_N28
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[0]));
// synopsys translate_off
defparam \qdata[0]~I .input_async_reset = "none";
defparam \qdata[0]~I .input_power_up = "low";
defparam \qdata[0]~I .input_register_mode = "none";
defparam \qdata[0]~I .input_sync_reset = "none";
defparam \qdata[0]~I .oe_async_reset = "none";
defparam \qdata[0]~I .oe_power_up = "low";
defparam \qdata[0]~I .oe_register_mode = "none";
defparam \qdata[0]~I .oe_sync_reset = "none";
defparam \qdata[0]~I .operation_mode = "input";
defparam \qdata[0]~I .output_async_reset = "none";
defparam \qdata[0]~I .output_power_up = "low";
defparam \qdata[0]~I .output_register_mode = "none";
defparam \qdata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[1]));
// synopsys translate_off
defparam \qdata[1]~I .input_async_reset = "none";
defparam \qdata[1]~I .input_power_up = "low";
defparam \qdata[1]~I .input_register_mode = "none";
defparam \qdata[1]~I .input_sync_reset = "none";
defparam \qdata[1]~I .oe_async_reset = "none";
defparam \qdata[1]~I .oe_power_up = "low";
defparam \qdata[1]~I .oe_register_mode = "none";
defparam \qdata[1]~I .oe_sync_reset = "none";
defparam \qdata[1]~I .operation_mode = "input";
defparam \qdata[1]~I .output_async_reset = "none";
defparam \qdata[1]~I .output_power_up = "low";
defparam \qdata[1]~I .output_register_mode = "none";
defparam \qdata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[2]));
// synopsys translate_off
defparam \qdata[2]~I .input_async_reset = "none";
defparam \qdata[2]~I .input_power_up = "low";
defparam \qdata[2]~I .input_register_mode = "none";
defparam \qdata[2]~I .input_sync_reset = "none";
defparam \qdata[2]~I .oe_async_reset = "none";
defparam \qdata[2]~I .oe_power_up = "low";
defparam \qdata[2]~I .oe_register_mode = "none";
defparam \qdata[2]~I .oe_sync_reset = "none";
defparam \qdata[2]~I .operation_mode = "input";
defparam \qdata[2]~I .output_async_reset = "none";
defparam \qdata[2]~I .output_power_up = "low";
defparam \qdata[2]~I .output_register_mode = "none";
defparam \qdata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[3]));
// synopsys translate_off
defparam \qdata[3]~I .input_async_reset = "none";
defparam \qdata[3]~I .input_power_up = "low";
defparam \qdata[3]~I .input_register_mode = "none";
defparam \qdata[3]~I .input_sync_reset = "none";
defparam \qdata[3]~I .oe_async_reset = "none";
defparam \qdata[3]~I .oe_power_up = "low";
defparam \qdata[3]~I .oe_register_mode = "none";
defparam \qdata[3]~I .oe_sync_reset = "none";
defparam \qdata[3]~I .operation_mode = "input";
defparam \qdata[3]~I .output_async_reset = "none";
defparam \qdata[3]~I .output_power_up = "low";
defparam \qdata[3]~I .output_register_mode = "none";
defparam \qdata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[4]));
// synopsys translate_off
defparam \qdata[4]~I .input_async_reset = "none";
defparam \qdata[4]~I .input_power_up = "low";
defparam \qdata[4]~I .input_register_mode = "none";
defparam \qdata[4]~I .input_sync_reset = "none";
defparam \qdata[4]~I .oe_async_reset = "none";
defparam \qdata[4]~I .oe_power_up = "low";
defparam \qdata[4]~I .oe_register_mode = "none";
defparam \qdata[4]~I .oe_sync_reset = "none";
defparam \qdata[4]~I .operation_mode = "input";
defparam \qdata[4]~I .output_async_reset = "none";
defparam \qdata[4]~I .output_power_up = "low";
defparam \qdata[4]~I .output_register_mode = "none";
defparam \qdata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[5]));
// synopsys translate_off
defparam \qdata[5]~I .input_async_reset = "none";
defparam \qdata[5]~I .input_power_up = "low";
defparam \qdata[5]~I .input_register_mode = "none";
defparam \qdata[5]~I .input_sync_reset = "none";
defparam \qdata[5]~I .oe_async_reset = "none";
defparam \qdata[5]~I .oe_power_up = "low";
defparam \qdata[5]~I .oe_register_mode = "none";
defparam \qdata[5]~I .oe_sync_reset = "none";
defparam \qdata[5]~I .operation_mode = "input";
defparam \qdata[5]~I .output_async_reset = "none";
defparam \qdata[5]~I .output_power_up = "low";
defparam \qdata[5]~I .output_register_mode = "none";
defparam \qdata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[6]));
// synopsys translate_off
defparam \qdata[6]~I .input_async_reset = "none";
defparam \qdata[6]~I .input_power_up = "low";
defparam \qdata[6]~I .input_register_mode = "none";
defparam \qdata[6]~I .input_sync_reset = "none";
defparam \qdata[6]~I .oe_async_reset = "none";
defparam \qdata[6]~I .oe_power_up = "low";
defparam \qdata[6]~I .oe_register_mode = "none";
defparam \qdata[6]~I .oe_sync_reset = "none";
defparam \qdata[6]~I .operation_mode = "input";
defparam \qdata[6]~I .output_async_reset = "none";
defparam \qdata[6]~I .output_power_up = "low";
defparam \qdata[6]~I .output_register_mode = "none";
defparam \qdata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \qdata[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\qdata~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(qdata[7]));
// synopsys translate_off
defparam \qdata[7]~I .input_async_reset = "none";
defparam \qdata[7]~I .input_power_up = "low";
defparam \qdata[7]~I .input_register_mode = "none";
defparam \qdata[7]~I .input_sync_reset = "none";
defparam \qdata[7]~I .oe_async_reset = "none";
defparam \qdata[7]~I .oe_power_up = "low";
defparam \qdata[7]~I .oe_register_mode = "none";
defparam \qdata[7]~I .oe_sync_reset = "none";
defparam \qdata[7]~I .operation_mode = "input";
defparam \qdata[7]~I .output_async_reset = "none";
defparam \qdata[7]~I .output_power_up = "low";
defparam \qdata[7]~I .output_register_mode = "none";
defparam \qdata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X16_Y6_N0
cycloneii_mac_mult \Mult1|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\qdata~combout [7],\qdata~combout [6],\qdata~combout [5],\qdata~combout [4],\qdata~combout [3],\qdata~combout [2],\qdata~combout [1],\qdata~combout [0],gnd}),
	.datab({\qdata~combout [7],\qdata~combout [6],\qdata~combout [5],\qdata~combout [4],\qdata~combout [3],\qdata~combout [2],\qdata~combout [1],\qdata~combout [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .dataa_width = 9;
defparam \Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .datab_width = 9;
defparam \Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
cycloneii_lcell_comb \odatareg[2]~20 (
// Equation(s):
// \odatareg[2]~20_combout  = (\Mult0|auto_generated|mac_out2~DATAOUT2  & (\Mult1|auto_generated|mac_out2~DATAOUT2  $ (VCC))) # (!\Mult0|auto_generated|mac_out2~DATAOUT2  & (\Mult1|auto_generated|mac_out2~DATAOUT2  & VCC))
// \odatareg[2]~21  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT2  & \Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\odatareg[2]~20_combout ),
	.cout(\odatareg[2]~21 ));
// synopsys translate_off
defparam \odatareg[2]~20 .lut_mask = 16'h6688;
defparam \odatareg[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y6_N5
cycloneii_lcell_ff \odatareg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[2]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[2]));

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[1]));
// synopsys translate_off
defparam \idata[1]~I .input_async_reset = "none";
defparam \idata[1]~I .input_power_up = "low";
defparam \idata[1]~I .input_register_mode = "none";
defparam \idata[1]~I .input_sync_reset = "none";
defparam \idata[1]~I .oe_async_reset = "none";
defparam \idata[1]~I .oe_power_up = "low";
defparam \idata[1]~I .oe_register_mode = "none";
defparam \idata[1]~I .oe_sync_reset = "none";
defparam \idata[1]~I .operation_mode = "input";
defparam \idata[1]~I .output_async_reset = "none";
defparam \idata[1]~I .output_power_up = "low";
defparam \idata[1]~I .output_register_mode = "none";
defparam \idata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[2]));
// synopsys translate_off
defparam \idata[2]~I .input_async_reset = "none";
defparam \idata[2]~I .input_power_up = "low";
defparam \idata[2]~I .input_register_mode = "none";
defparam \idata[2]~I .input_sync_reset = "none";
defparam \idata[2]~I .oe_async_reset = "none";
defparam \idata[2]~I .oe_power_up = "low";
defparam \idata[2]~I .oe_register_mode = "none";
defparam \idata[2]~I .oe_sync_reset = "none";
defparam \idata[2]~I .operation_mode = "input";
defparam \idata[2]~I .output_async_reset = "none";
defparam \idata[2]~I .output_power_up = "low";
defparam \idata[2]~I .output_register_mode = "none";
defparam \idata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[3]));
// synopsys translate_off
defparam \idata[3]~I .input_async_reset = "none";
defparam \idata[3]~I .input_power_up = "low";
defparam \idata[3]~I .input_register_mode = "none";
defparam \idata[3]~I .input_sync_reset = "none";
defparam \idata[3]~I .oe_async_reset = "none";
defparam \idata[3]~I .oe_power_up = "low";
defparam \idata[3]~I .oe_register_mode = "none";
defparam \idata[3]~I .oe_sync_reset = "none";
defparam \idata[3]~I .operation_mode = "input";
defparam \idata[3]~I .output_async_reset = "none";
defparam \idata[3]~I .output_power_up = "low";
defparam \idata[3]~I .output_register_mode = "none";
defparam \idata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[4]));
// synopsys translate_off
defparam \idata[4]~I .input_async_reset = "none";
defparam \idata[4]~I .input_power_up = "low";
defparam \idata[4]~I .input_register_mode = "none";
defparam \idata[4]~I .input_sync_reset = "none";
defparam \idata[4]~I .oe_async_reset = "none";
defparam \idata[4]~I .oe_power_up = "low";
defparam \idata[4]~I .oe_register_mode = "none";
defparam \idata[4]~I .oe_sync_reset = "none";
defparam \idata[4]~I .operation_mode = "input";
defparam \idata[4]~I .output_async_reset = "none";
defparam \idata[4]~I .output_power_up = "low";
defparam \idata[4]~I .output_register_mode = "none";
defparam \idata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[5]));
// synopsys translate_off
defparam \idata[5]~I .input_async_reset = "none";
defparam \idata[5]~I .input_power_up = "low";
defparam \idata[5]~I .input_register_mode = "none";
defparam \idata[5]~I .input_sync_reset = "none";
defparam \idata[5]~I .oe_async_reset = "none";
defparam \idata[5]~I .oe_power_up = "low";
defparam \idata[5]~I .oe_register_mode = "none";
defparam \idata[5]~I .oe_sync_reset = "none";
defparam \idata[5]~I .operation_mode = "input";
defparam \idata[5]~I .output_async_reset = "none";
defparam \idata[5]~I .output_power_up = "low";
defparam \idata[5]~I .output_register_mode = "none";
defparam \idata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[6]));
// synopsys translate_off
defparam \idata[6]~I .input_async_reset = "none";
defparam \idata[6]~I .input_power_up = "low";
defparam \idata[6]~I .input_register_mode = "none";
defparam \idata[6]~I .input_sync_reset = "none";
defparam \idata[6]~I .oe_async_reset = "none";
defparam \idata[6]~I .oe_power_up = "low";
defparam \idata[6]~I .oe_register_mode = "none";
defparam \idata[6]~I .oe_sync_reset = "none";
defparam \idata[6]~I .operation_mode = "input";
defparam \idata[6]~I .output_async_reset = "none";
defparam \idata[6]~I .output_power_up = "low";
defparam \idata[6]~I .output_register_mode = "none";
defparam \idata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \idata[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\idata~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(idata[7]));
// synopsys translate_off
defparam \idata[7]~I .input_async_reset = "none";
defparam \idata[7]~I .input_power_up = "low";
defparam \idata[7]~I .input_register_mode = "none";
defparam \idata[7]~I .input_sync_reset = "none";
defparam \idata[7]~I .oe_async_reset = "none";
defparam \idata[7]~I .oe_power_up = "low";
defparam \idata[7]~I .oe_register_mode = "none";
defparam \idata[7]~I .oe_sync_reset = "none";
defparam \idata[7]~I .operation_mode = "input";
defparam \idata[7]~I .output_async_reset = "none";
defparam \idata[7]~I .output_power_up = "low";
defparam \idata[7]~I .output_register_mode = "none";
defparam \idata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: DSPMULT_X16_Y6_N1
cycloneii_mac_mult \Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\idata~combout [7],\idata~combout [6],\idata~combout [5],\idata~combout [4],\idata~combout [3],\idata~combout [2],\idata~combout [1],\idata~combout [0],gnd}),
	.datab({\idata~combout [7],\idata~combout [6],\idata~combout [5],\idata~combout [4],\idata~combout [3],\idata~combout [2],\idata~combout [1],\idata~combout [0],gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .dataa_width = 9;
defparam \Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .datab_width = 9;
defparam \Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
cycloneii_lcell_comb \odatareg[3]~22 (
// Equation(s):
// \odatareg[3]~22_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT3  & ((\Mult0|auto_generated|mac_out2~DATAOUT3  & (\odatareg[2]~21  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & (!\odatareg[2]~21 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT3 
//  & ((\Mult0|auto_generated|mac_out2~DATAOUT3  & (!\odatareg[2]~21 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT3  & ((\odatareg[2]~21 ) # (GND)))))
// \odatareg[3]~23  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT3  & (!\Mult0|auto_generated|mac_out2~DATAOUT3  & !\odatareg[2]~21 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT3  & ((!\odatareg[2]~21 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[2]~21 ),
	.combout(\odatareg[3]~22_combout ),
	.cout(\odatareg[3]~23 ));
// synopsys translate_off
defparam \odatareg[3]~22 .lut_mask = 16'h9617;
defparam \odatareg[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N7
cycloneii_lcell_ff \odatareg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[3]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[3]));

// Location: LCCOMB_X15_Y6_N8
cycloneii_lcell_comb \odatareg[4]~24 (
// Equation(s):
// \odatareg[4]~24_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT4  $ (\Mult1|auto_generated|mac_out2~DATAOUT4  $ (!\odatareg[3]~23 )))) # (GND)
// \odatareg[4]~25  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT4  & ((\Mult1|auto_generated|mac_out2~DATAOUT4 ) # (!\odatareg[3]~23 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT4  & (\Mult1|auto_generated|mac_out2~DATAOUT4  & !\odatareg[3]~23 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[3]~23 ),
	.combout(\odatareg[4]~24_combout ),
	.cout(\odatareg[4]~25 ));
// synopsys translate_off
defparam \odatareg[4]~24 .lut_mask = 16'h698E;
defparam \odatareg[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N9
cycloneii_lcell_ff \odatareg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[4]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[4]));

// Location: LCCOMB_X15_Y6_N10
cycloneii_lcell_comb \odatareg[5]~26 (
// Equation(s):
// \odatareg[5]~26_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT5  & ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (\odatareg[4]~25  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\odatareg[4]~25 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT5 
//  & ((\Mult0|auto_generated|mac_out2~DATAOUT5  & (!\odatareg[4]~25 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT5  & ((\odatareg[4]~25 ) # (GND)))))
// \odatareg[5]~27  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT5  & (!\Mult0|auto_generated|mac_out2~DATAOUT5  & !\odatareg[4]~25 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT5  & ((!\odatareg[4]~25 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[4]~25 ),
	.combout(\odatareg[5]~26_combout ),
	.cout(\odatareg[5]~27 ));
// synopsys translate_off
defparam \odatareg[5]~26 .lut_mask = 16'h9617;
defparam \odatareg[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N11
cycloneii_lcell_ff \odatareg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[5]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[5]));

// Location: LCCOMB_X15_Y6_N12
cycloneii_lcell_comb \odatareg[6]~28 (
// Equation(s):
// \odatareg[6]~28_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT6  $ (\Mult0|auto_generated|mac_out2~DATAOUT6  $ (!\odatareg[5]~27 )))) # (GND)
// \odatareg[6]~29  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT6  & ((\Mult0|auto_generated|mac_out2~DATAOUT6 ) # (!\odatareg[5]~27 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT6  & (\Mult0|auto_generated|mac_out2~DATAOUT6  & !\odatareg[5]~27 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[5]~27 ),
	.combout(\odatareg[6]~28_combout ),
	.cout(\odatareg[6]~29 ));
// synopsys translate_off
defparam \odatareg[6]~28 .lut_mask = 16'h698E;
defparam \odatareg[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N13
cycloneii_lcell_ff \odatareg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[6]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[6]));

// Location: LCCOMB_X15_Y6_N14
cycloneii_lcell_comb \odatareg[7]~30 (
// Equation(s):
// \odatareg[7]~30_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT7  & ((\Mult0|auto_generated|mac_out2~DATAOUT7  & (\odatareg[6]~29  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & (!\odatareg[6]~29 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT7 
//  & ((\Mult0|auto_generated|mac_out2~DATAOUT7  & (!\odatareg[6]~29 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT7  & ((\odatareg[6]~29 ) # (GND)))))
// \odatareg[7]~31  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT7  & (!\Mult0|auto_generated|mac_out2~DATAOUT7  & !\odatareg[6]~29 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT7  & ((!\odatareg[6]~29 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[6]~29 ),
	.combout(\odatareg[7]~30_combout ),
	.cout(\odatareg[7]~31 ));
// synopsys translate_off
defparam \odatareg[7]~30 .lut_mask = 16'h9617;
defparam \odatareg[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N15
cycloneii_lcell_ff \odatareg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[7]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[7]));

// Location: LCCOMB_X15_Y6_N16
cycloneii_lcell_comb \odatareg[8]~32 (
// Equation(s):
// \odatareg[8]~32_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT8  $ (\Mult1|auto_generated|mac_out2~DATAOUT8  $ (!\odatareg[7]~31 )))) # (GND)
// \odatareg[8]~33  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT8  & ((\Mult1|auto_generated|mac_out2~DATAOUT8 ) # (!\odatareg[7]~31 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT8  & (\Mult1|auto_generated|mac_out2~DATAOUT8  & !\odatareg[7]~31 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[7]~31 ),
	.combout(\odatareg[8]~32_combout ),
	.cout(\odatareg[8]~33 ));
// synopsys translate_off
defparam \odatareg[8]~32 .lut_mask = 16'h698E;
defparam \odatareg[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N17
cycloneii_lcell_ff \odatareg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[8]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[8]));

// Location: LCCOMB_X15_Y6_N18
cycloneii_lcell_comb \odatareg[9]~34 (
// Equation(s):
// \odatareg[9]~34_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT9  & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & (\odatareg[8]~33  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\odatareg[8]~33 )))) # (!\Mult1|auto_generated|mac_out2~DATAOUT9 
//  & ((\Mult0|auto_generated|mac_out2~DATAOUT9  & (!\odatareg[8]~33 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT9  & ((\odatareg[8]~33 ) # (GND)))))
// \odatareg[9]~35  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT9  & (!\Mult0|auto_generated|mac_out2~DATAOUT9  & !\odatareg[8]~33 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\odatareg[8]~33 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[8]~33 ),
	.combout(\odatareg[9]~34_combout ),
	.cout(\odatareg[9]~35 ));
// synopsys translate_off
defparam \odatareg[9]~34 .lut_mask = 16'h9617;
defparam \odatareg[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N19
cycloneii_lcell_ff \odatareg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[9]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[9]));

// Location: LCCOMB_X15_Y6_N20
cycloneii_lcell_comb \odatareg[10]~36 (
// Equation(s):
// \odatareg[10]~36_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT10  $ (\Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\odatareg[9]~35 )))) # (GND)
// \odatareg[10]~37  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT10  & ((\Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\odatareg[9]~35 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT10  & (\Mult0|auto_generated|mac_out2~DATAOUT10  & !\odatareg[9]~35 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[9]~35 ),
	.combout(\odatareg[10]~36_combout ),
	.cout(\odatareg[10]~37 ));
// synopsys translate_off
defparam \odatareg[10]~36 .lut_mask = 16'h698E;
defparam \odatareg[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N21
cycloneii_lcell_ff \odatareg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[10]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[10]));

// Location: LCCOMB_X15_Y6_N22
cycloneii_lcell_comb \odatareg[11]~38 (
// Equation(s):
// \odatareg[11]~38_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT11  & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (\odatareg[10]~37  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\odatareg[10]~37 )))) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT11  & ((\Mult0|auto_generated|mac_out2~DATAOUT11  & (!\odatareg[10]~37 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT11  & ((\odatareg[10]~37 ) # (GND)))))
// \odatareg[11]~39  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT11  & (!\Mult0|auto_generated|mac_out2~DATAOUT11  & !\odatareg[10]~37 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\odatareg[10]~37 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT11 
// ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[10]~37 ),
	.combout(\odatareg[11]~38_combout ),
	.cout(\odatareg[11]~39 ));
// synopsys translate_off
defparam \odatareg[11]~38 .lut_mask = 16'h9617;
defparam \odatareg[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N23
cycloneii_lcell_ff \odatareg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[11]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[11]));

// Location: LCCOMB_X15_Y6_N24
cycloneii_lcell_comb \odatareg[12]~40 (
// Equation(s):
// \odatareg[12]~40_combout  = ((\Mult1|auto_generated|mac_out2~DATAOUT12  $ (\Mult0|auto_generated|mac_out2~DATAOUT12  $ (!\odatareg[11]~39 )))) # (GND)
// \odatareg[12]~41  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT12  & ((\Mult0|auto_generated|mac_out2~DATAOUT12 ) # (!\odatareg[11]~39 ))) # (!\Mult1|auto_generated|mac_out2~DATAOUT12  & (\Mult0|auto_generated|mac_out2~DATAOUT12  & !\odatareg[11]~39 )))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[11]~39 ),
	.combout(\odatareg[12]~40_combout ),
	.cout(\odatareg[12]~41 ));
// synopsys translate_off
defparam \odatareg[12]~40 .lut_mask = 16'h698E;
defparam \odatareg[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N25
cycloneii_lcell_ff \odatareg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[12]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[12]));

// Location: LCCOMB_X15_Y6_N26
cycloneii_lcell_comb \odatareg[13]~42 (
// Equation(s):
// \odatareg[13]~42_combout  = (\Mult1|auto_generated|mac_out2~DATAOUT13  & ((\Mult0|auto_generated|mac_out2~DATAOUT13  & (\odatareg[12]~41  & VCC)) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\odatareg[12]~41 )))) # 
// (!\Mult1|auto_generated|mac_out2~DATAOUT13  & ((\Mult0|auto_generated|mac_out2~DATAOUT13  & (!\odatareg[12]~41 )) # (!\Mult0|auto_generated|mac_out2~DATAOUT13  & ((\odatareg[12]~41 ) # (GND)))))
// \odatareg[13]~43  = CARRY((\Mult1|auto_generated|mac_out2~DATAOUT13  & (!\Mult0|auto_generated|mac_out2~DATAOUT13  & !\odatareg[12]~41 )) # (!\Mult1|auto_generated|mac_out2~DATAOUT13  & ((!\odatareg[12]~41 ) # (!\Mult0|auto_generated|mac_out2~DATAOUT13 
// ))))

	.dataa(\Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[12]~41 ),
	.combout(\odatareg[13]~42_combout ),
	.cout(\odatareg[13]~43 ));
// synopsys translate_off
defparam \odatareg[13]~42 .lut_mask = 16'h9617;
defparam \odatareg[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N27
cycloneii_lcell_ff \odatareg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[13]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[13]));

// Location: LCCOMB_X15_Y6_N28
cycloneii_lcell_comb \odatareg[14]~44 (
// Equation(s):
// \odatareg[14]~44_combout  = ((\Mult0|auto_generated|mac_out2~DATAOUT14  $ (\Mult1|auto_generated|mac_out2~DATAOUT14  $ (!\odatareg[13]~43 )))) # (GND)
// \odatareg[14]~45  = CARRY((\Mult0|auto_generated|mac_out2~DATAOUT14  & ((\Mult1|auto_generated|mac_out2~DATAOUT14 ) # (!\odatareg[13]~43 ))) # (!\Mult0|auto_generated|mac_out2~DATAOUT14  & (\Mult1|auto_generated|mac_out2~DATAOUT14  & !\odatareg[13]~43 )))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\odatareg[13]~43 ),
	.combout(\odatareg[14]~44_combout ),
	.cout(\odatareg[14]~45 ));
// synopsys translate_off
defparam \odatareg[14]~44 .lut_mask = 16'h698E;
defparam \odatareg[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N29
cycloneii_lcell_ff \odatareg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[14]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[14]));

// Location: LCCOMB_X15_Y6_N30
cycloneii_lcell_comb \odatareg[15]~46 (
// Equation(s):
// \odatareg[15]~46_combout  = \Mult0|auto_generated|mac_out2~DATAOUT15  $ (\odatareg[14]~45  $ (\Mult1|auto_generated|mac_out2~DATAOUT15 ))

	.dataa(\Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.cin(\odatareg[14]~45 ),
	.combout(\odatareg[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \odatareg[15]~46 .lut_mask = 16'hA55A;
defparam \odatareg[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X15_Y6_N31
cycloneii_lcell_ff \odatareg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\odatareg[15]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(odatareg[15]));

// Location: PIN_93,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serialin~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serialin~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serialin));
// synopsys translate_off
defparam \serialin~I .input_async_reset = "none";
defparam \serialin~I .input_power_up = "low";
defparam \serialin~I .input_register_mode = "none";
defparam \serialin~I .input_sync_reset = "none";
defparam \serialin~I .oe_async_reset = "none";
defparam \serialin~I .oe_power_up = "low";
defparam \serialin~I .oe_register_mode = "none";
defparam \serialin~I .oe_sync_reset = "none";
defparam \serialin~I .operation_mode = "input";
defparam \serialin~I .output_async_reset = "none";
defparam \serialin~I .output_power_up = "low";
defparam \serialin~I .output_register_mode = "none";
defparam \serialin~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneii_lcell_comb \prmbl|shreg[31]~feeder (
// Equation(s):
// \prmbl|shreg[31]~feeder_combout  = \serialin~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\serialin~combout ),
	.cin(gnd),
	.combout(\prmbl|shreg[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[31]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N17
cycloneii_lcell_ff \prmbl|shreg[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [31]));

// Location: LCFF_X24_Y7_N21
cycloneii_lcell_ff \prmbl|shreg[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [30]));

// Location: LCFF_X24_Y7_N31
cycloneii_lcell_ff \prmbl|shreg[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [29]));

// Location: LCCOMB_X24_Y7_N22
cycloneii_lcell_comb \prmbl|shreg[28]~feeder (
// Equation(s):
// \prmbl|shreg[28]~feeder_combout  = \prmbl|shreg [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [29]),
	.cin(gnd),
	.combout(\prmbl|shreg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[28]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N23
cycloneii_lcell_ff \prmbl|shreg[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [28]));

// Location: LCCOMB_X24_Y7_N28
cycloneii_lcell_comb \prmbl|shreg[27]~feeder (
// Equation(s):
// \prmbl|shreg[27]~feeder_combout  = \prmbl|shreg [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [28]),
	.cin(gnd),
	.combout(\prmbl|shreg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[27]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y7_N29
cycloneii_lcell_ff \prmbl|shreg[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [27]));

// Location: LCFF_X22_Y7_N1
cycloneii_lcell_ff \prmbl|shreg[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [26]));

// Location: LCFF_X22_Y7_N11
cycloneii_lcell_ff \prmbl|shreg[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [25]));

// Location: LCFF_X22_Y7_N5
cycloneii_lcell_ff \prmbl|shreg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [24]));

// Location: LCFF_X22_Y7_N31
cycloneii_lcell_ff \prmbl|shreg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [23]));

// Location: LCCOMB_X19_Y7_N26
cycloneii_lcell_comb \prmbl|shreg[22]~feeder (
// Equation(s):
// \prmbl|shreg[22]~feeder_combout  = \prmbl|shreg [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [23]),
	.cin(gnd),
	.combout(\prmbl|shreg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[22]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N27
cycloneii_lcell_ff \prmbl|shreg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [22]));

// Location: LCFF_X19_Y7_N9
cycloneii_lcell_ff \prmbl|shreg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [21]));

// Location: LCFF_X19_Y7_N11
cycloneii_lcell_ff \prmbl|shreg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [20]));

// Location: LCCOMB_X19_Y7_N20
cycloneii_lcell_comb \prmbl|shreg[19]~feeder (
// Equation(s):
// \prmbl|shreg[19]~feeder_combout  = \prmbl|shreg [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [20]),
	.cin(gnd),
	.combout(\prmbl|shreg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[19]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N21
cycloneii_lcell_ff \prmbl|shreg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [19]));

// Location: LCCOMB_X18_Y7_N14
cycloneii_lcell_comb \prmbl|shreg[18]~feeder (
// Equation(s):
// \prmbl|shreg[18]~feeder_combout  = \prmbl|shreg [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [19]),
	.cin(gnd),
	.combout(\prmbl|shreg[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[18]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N15
cycloneii_lcell_ff \prmbl|shreg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [18]));

// Location: LCFF_X18_Y7_N13
cycloneii_lcell_ff \prmbl|shreg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [17]));

// Location: LCCOMB_X18_Y7_N4
cycloneii_lcell_comb \prmbl|shreg[16]~feeder (
// Equation(s):
// \prmbl|shreg[16]~feeder_combout  = \prmbl|shreg [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [17]),
	.cin(gnd),
	.combout(\prmbl|shreg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[16]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N5
cycloneii_lcell_ff \prmbl|shreg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [16]));

// Location: LCFF_X18_Y7_N23
cycloneii_lcell_ff \prmbl|shreg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [15]));

// Location: LCCOMB_X18_Y7_N10
cycloneii_lcell_comb \prmbl|shreg[14]~feeder (
// Equation(s):
// \prmbl|shreg[14]~feeder_combout  = \prmbl|shreg [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [15]),
	.cin(gnd),
	.combout(\prmbl|shreg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[14]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N11
cycloneii_lcell_ff \prmbl|shreg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [14]));

// Location: LCCOMB_X18_Y7_N28
cycloneii_lcell_comb \prmbl|shreg[13]~feeder (
// Equation(s):
// \prmbl|shreg[13]~feeder_combout  = \prmbl|shreg [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [14]),
	.cin(gnd),
	.combout(\prmbl|shreg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[13]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y7_N29
cycloneii_lcell_ff \prmbl|shreg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [13]));

// Location: LCCOMB_X17_Y7_N22
cycloneii_lcell_comb \prmbl|shreg[12]~feeder (
// Equation(s):
// \prmbl|shreg[12]~feeder_combout  = \prmbl|shreg [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [13]),
	.cin(gnd),
	.combout(\prmbl|shreg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[12]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N23
cycloneii_lcell_ff \prmbl|shreg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [12]));

// Location: LCFF_X17_Y7_N17
cycloneii_lcell_ff \prmbl|shreg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [11]));

// Location: LCCOMB_X17_Y7_N10
cycloneii_lcell_comb \prmbl|shreg[10]~feeder (
// Equation(s):
// \prmbl|shreg[10]~feeder_combout  = \prmbl|shreg [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [11]),
	.cin(gnd),
	.combout(\prmbl|shreg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[10]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N11
cycloneii_lcell_ff \prmbl|shreg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [10]));

// Location: LCFF_X17_Y7_N25
cycloneii_lcell_ff \prmbl|shreg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [9]));

// Location: LCCOMB_X17_Y7_N28
cycloneii_lcell_comb \prmbl|shreg[8]~feeder (
// Equation(s):
// \prmbl|shreg[8]~feeder_combout  = \prmbl|shreg [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [9]),
	.cin(gnd),
	.combout(\prmbl|shreg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[8]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N29
cycloneii_lcell_ff \prmbl|shreg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [8]));

// Location: LCCOMB_X17_Y7_N18
cycloneii_lcell_comb \prmbl|shreg[7]~feeder (
// Equation(s):
// \prmbl|shreg[7]~feeder_combout  = \prmbl|shreg [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [8]),
	.cin(gnd),
	.combout(\prmbl|shreg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[7]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y7_N19
cycloneii_lcell_ff \prmbl|shreg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [7]));

// Location: LCCOMB_X17_Y7_N8
cycloneii_lcell_comb \prmbl|Add7~0 (
// Equation(s):
// \prmbl|Add7~0_combout  = (\prmbl|shreg [9] & (\prmbl|shreg [8] & (\prmbl|shreg [10] & !\prmbl|shreg [7])))

	.dataa(\prmbl|shreg [9]),
	.datab(\prmbl|shreg [8]),
	.datac(\prmbl|shreg [10]),
	.datad(\prmbl|shreg [7]),
	.cin(gnd),
	.combout(\prmbl|Add7~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add7~0 .lut_mask = 16'h0080;
defparam \prmbl|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneii_lcell_comb \prmbl|Add7~1 (
// Equation(s):
// \prmbl|Add7~1_combout  = (\prmbl|shreg [9] & ((\prmbl|shreg [7] & ((\prmbl|shreg [10]) # (\prmbl|shreg [8]))) # (!\prmbl|shreg [7] & ((!\prmbl|shreg [8]) # (!\prmbl|shreg [10]))))) # (!\prmbl|shreg [9] & ((\prmbl|shreg [7] & (\prmbl|shreg [10] & 
// \prmbl|shreg [8])) # (!\prmbl|shreg [7] & ((\prmbl|shreg [10]) # (\prmbl|shreg [8])))))

	.dataa(\prmbl|shreg [9]),
	.datab(\prmbl|shreg [7]),
	.datac(\prmbl|shreg [10]),
	.datad(\prmbl|shreg [8]),
	.cin(gnd),
	.combout(\prmbl|Add7~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add7~1 .lut_mask = 16'hDBB2;
defparam \prmbl|Add7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cycloneii_lcell_comb \prmbl|Add7~2 (
// Equation(s):
// \prmbl|Add7~2_combout  = \prmbl|shreg [10] $ (\prmbl|shreg [8] $ (\prmbl|shreg [9] $ (\prmbl|shreg [7])))

	.dataa(\prmbl|shreg [10]),
	.datab(\prmbl|shreg [8]),
	.datac(\prmbl|shreg [9]),
	.datad(\prmbl|shreg [7]),
	.cin(gnd),
	.combout(\prmbl|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add7~2 .lut_mask = 16'h6996;
defparam \prmbl|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N0
cycloneii_lcell_comb \prmbl|shreg[6]~feeder (
// Equation(s):
// \prmbl|shreg[6]~feeder_combout  = \prmbl|shreg [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [7]),
	.cin(gnd),
	.combout(\prmbl|shreg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[6]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y7_N1
cycloneii_lcell_ff \prmbl|shreg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [6]));

// Location: LCFF_X20_Y7_N23
cycloneii_lcell_ff \prmbl|shreg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [5]));

// Location: LCCOMB_X20_Y7_N22
cycloneii_lcell_comb \prmbl|Add4~0 (
// Equation(s):
// \prmbl|Add4~0_combout  = (\prmbl|shreg [5]) # (\prmbl|shreg [6])

	.dataa(vcc),
	.datab(vcc),
	.datac(\prmbl|shreg [5]),
	.datad(\prmbl|shreg [6]),
	.cin(gnd),
	.combout(\prmbl|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add4~0 .lut_mask = 16'hFFF0;
defparam \prmbl|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N5
cycloneii_lcell_ff \prmbl|shreg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [4]));

// Location: LCFF_X19_Y7_N1
cycloneii_lcell_ff \prmbl|shreg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [3]));

// Location: LCFF_X19_Y7_N17
cycloneii_lcell_ff \prmbl|shreg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [2]));

// Location: LCFF_X19_Y7_N25
cycloneii_lcell_ff \prmbl|shreg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\prmbl|shreg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [1]));

// Location: LCCOMB_X19_Y7_N18
cycloneii_lcell_comb \prmbl|shreg[0]~feeder (
// Equation(s):
// \prmbl|shreg[0]~feeder_combout  = \prmbl|shreg [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [1]),
	.cin(gnd),
	.combout(\prmbl|shreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|shreg[0]~feeder .lut_mask = 16'hFF00;
defparam \prmbl|shreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y7_N19
cycloneii_lcell_ff \prmbl|shreg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|shreg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|shreg [0]));

// Location: LCCOMB_X19_Y7_N22
cycloneii_lcell_comb \prmbl|Add1~1 (
// Equation(s):
// \prmbl|Add1~1_combout  = \prmbl|shreg [0] $ (\prmbl|shreg [1] $ (\prmbl|shreg [2]))

	.dataa(vcc),
	.datab(\prmbl|shreg [0]),
	.datac(\prmbl|shreg [1]),
	.datad(\prmbl|shreg [2]),
	.cin(gnd),
	.combout(\prmbl|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add1~1 .lut_mask = 16'hC33C;
defparam \prmbl|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N6
cycloneii_lcell_comb \prmbl|Add3~2 (
// Equation(s):
// \prmbl|Add3~2_combout  = \prmbl|shreg [3] $ (\prmbl|shreg [4] $ (\prmbl|Add1~1_combout ))

	.dataa(vcc),
	.datab(\prmbl|shreg [3]),
	.datac(\prmbl|shreg [4]),
	.datad(\prmbl|Add1~1_combout ),
	.cin(gnd),
	.combout(\prmbl|Add3~2_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add3~2 .lut_mask = 16'hC33C;
defparam \prmbl|Add3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneii_lcell_comb \prmbl|Add5~0 (
// Equation(s):
// \prmbl|Add5~0_combout  = (\prmbl|Add4~1_combout  & (\prmbl|Add3~2_combout  $ (GND))) # (!\prmbl|Add4~1_combout  & (!\prmbl|Add3~2_combout  & VCC))
// \prmbl|Add5~1  = CARRY((\prmbl|Add4~1_combout  & !\prmbl|Add3~2_combout ))

	.dataa(\prmbl|Add4~1_combout ),
	.datab(\prmbl|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add5~0_combout ),
	.cout(\prmbl|Add5~1 ));
// synopsys translate_off
defparam \prmbl|Add5~0 .lut_mask = 16'h9922;
defparam \prmbl|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneii_lcell_comb \prmbl|Add11~2 (
// Equation(s):
// \prmbl|Add11~2_combout  = (\prmbl|Add9~2_combout  & ((\prmbl|Add5~2_combout  & (\prmbl|Add11~1  & VCC)) # (!\prmbl|Add5~2_combout  & (!\prmbl|Add11~1 )))) # (!\prmbl|Add9~2_combout  & ((\prmbl|Add5~2_combout  & (!\prmbl|Add11~1 )) # 
// (!\prmbl|Add5~2_combout  & ((\prmbl|Add11~1 ) # (GND)))))
// \prmbl|Add11~3  = CARRY((\prmbl|Add9~2_combout  & (!\prmbl|Add5~2_combout  & !\prmbl|Add11~1 )) # (!\prmbl|Add9~2_combout  & ((!\prmbl|Add11~1 ) # (!\prmbl|Add5~2_combout ))))

	.dataa(\prmbl|Add9~2_combout ),
	.datab(\prmbl|Add5~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|Add11~1 ),
	.combout(\prmbl|Add11~2_combout ),
	.cout(\prmbl|Add11~3 ));
// synopsys translate_off
defparam \prmbl|Add11~2 .lut_mask = 16'h9617;
defparam \prmbl|Add11~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cycloneii_lcell_comb \prmbl|Add12~1 (
// Equation(s):
// \prmbl|Add12~1_combout  = \prmbl|shreg [14] $ (\prmbl|shreg [13])

	.dataa(\prmbl|shreg [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(\prmbl|shreg [13]),
	.cin(gnd),
	.combout(\prmbl|Add12~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add12~1 .lut_mask = 16'h55AA;
defparam \prmbl|Add12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneii_lcell_comb \prmbl|Add19~1 (
// Equation(s):
// \prmbl|Add19~1_combout  = (\prmbl|shreg [20] & ((\prmbl|shreg [21] & ((\prmbl|shreg [22]) # (!\prmbl|shreg [19]))) # (!\prmbl|shreg [21] & (!\prmbl|shreg [19] & \prmbl|shreg [22])))) # (!\prmbl|shreg [20] & ((\prmbl|shreg [21] & (!\prmbl|shreg [19] & 
// \prmbl|shreg [22])) # (!\prmbl|shreg [21] & (\prmbl|shreg [19] & !\prmbl|shreg [22]))))

	.dataa(\prmbl|shreg [20]),
	.datab(\prmbl|shreg [21]),
	.datac(\prmbl|shreg [19]),
	.datad(\prmbl|shreg [22]),
	.cin(gnd),
	.combout(\prmbl|Add19~1_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add19~1 .lut_mask = 16'h8E18;
defparam \prmbl|Add19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneii_lcell_comb \prmbl|Add19~2 (
// Equation(s):
// \prmbl|Add19~2_combout  = \prmbl|shreg [20] $ (\prmbl|shreg [21] $ (\prmbl|shreg [19] $ (\prmbl|shreg [22])))

	.dataa(\prmbl|shreg [20]),
	.datab(\prmbl|shreg [21]),
	.datac(\prmbl|shreg [19]),
	.datad(\prmbl|shreg [22]),
	.cin(gnd),
	.combout(\prmbl|Add19~2_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add19~2 .lut_mask = 16'h6996;
defparam \prmbl|Add19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cycloneii_lcell_comb \prmbl|Add17~0 (
// Equation(s):
// \prmbl|Add17~0_combout  = (\prmbl|Add15~2_combout  & (!\prmbl|Add19~2_combout  & VCC)) # (!\prmbl|Add15~2_combout  & (\prmbl|Add19~2_combout  $ (GND)))
// \prmbl|Add17~1  = CARRY((!\prmbl|Add15~2_combout  & !\prmbl|Add19~2_combout ))

	.dataa(\prmbl|Add15~2_combout ),
	.datab(\prmbl|Add19~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add17~0_combout ),
	.cout(\prmbl|Add17~1 ));
// synopsys translate_off
defparam \prmbl|Add17~0 .lut_mask = 16'h6611;
defparam \prmbl|Add17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneii_lcell_comb \prmbl|Add21~0 (
// Equation(s):
// \prmbl|Add21~0_combout  = (\prmbl|Add25~0_combout  & (\prmbl|Add17~0_combout  $ (VCC))) # (!\prmbl|Add25~0_combout  & (\prmbl|Add17~0_combout  & VCC))
// \prmbl|Add21~1  = CARRY((\prmbl|Add25~0_combout  & \prmbl|Add17~0_combout ))

	.dataa(\prmbl|Add25~0_combout ),
	.datab(\prmbl|Add17~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add21~0_combout ),
	.cout(\prmbl|Add21~1 ));
// synopsys translate_off
defparam \prmbl|Add21~0 .lut_mask = 16'h6688;
defparam \prmbl|Add21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneii_lcell_comb \prmbl|Add27~0 (
// Equation(s):
// \prmbl|Add27~0_combout  = (\prmbl|Add13~0_combout  & (\prmbl|Add21~0_combout  $ (VCC))) # (!\prmbl|Add13~0_combout  & (\prmbl|Add21~0_combout  & VCC))
// \prmbl|Add27~1  = CARRY((\prmbl|Add13~0_combout  & \prmbl|Add21~0_combout ))

	.dataa(\prmbl|Add13~0_combout ),
	.datab(\prmbl|Add21~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\prmbl|Add27~0_combout ),
	.cout(\prmbl|Add27~1 ));
// synopsys translate_off
defparam \prmbl|Add27~0 .lut_mask = 16'h6688;
defparam \prmbl|Add27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneii_lcell_comb \prmbl|Add28~0 (
// Equation(s):
// \prmbl|Add28~0_combout  = (\prmbl|shreg [30]) # (\prmbl|shreg [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\prmbl|shreg [30]),
	.datad(\prmbl|shreg [29]),
	.cin(gnd),
	.combout(\prmbl|Add28~0_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|Add28~0 .lut_mask = 16'hFFF0;
defparam \prmbl|Add28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneii_lcell_comb \prmbl|decision~2 (
// Equation(s):
// \prmbl|decision~2_cout  = CARRY(!\prmbl|shreg [31])

	.dataa(vcc),
	.datab(\prmbl|shreg [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\prmbl|decision~2_cout ));
// synopsys translate_off
defparam \prmbl|decision~2 .lut_mask = 16'h0033;
defparam \prmbl|decision~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneii_lcell_comb \prmbl|decision~4 (
// Equation(s):
// \prmbl|decision~4_cout  = CARRY((\prmbl|Add28~1_combout  & (!\prmbl|Add27~0_combout  & !\prmbl|decision~2_cout )) # (!\prmbl|Add28~1_combout  & ((!\prmbl|decision~2_cout ) # (!\prmbl|Add27~0_combout ))))

	.dataa(\prmbl|Add28~1_combout ),
	.datab(\prmbl|Add27~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~2_cout ),
	.combout(),
	.cout(\prmbl|decision~4_cout ));
// synopsys translate_off
defparam \prmbl|decision~4 .lut_mask = 16'h0017;
defparam \prmbl|decision~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneii_lcell_comb \prmbl|decision~6 (
// Equation(s):
// \prmbl|decision~6_cout  = CARRY((\prmbl|Add27~2_combout  & ((!\prmbl|decision~4_cout ) # (!\prmbl|Add28~0_combout ))) # (!\prmbl|Add27~2_combout  & (!\prmbl|Add28~0_combout  & !\prmbl|decision~4_cout )))

	.dataa(\prmbl|Add27~2_combout ),
	.datab(\prmbl|Add28~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~4_cout ),
	.combout(),
	.cout(\prmbl|decision~6_cout ));
// synopsys translate_off
defparam \prmbl|decision~6 .lut_mask = 16'h002B;
defparam \prmbl|decision~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneii_lcell_comb \prmbl|decision~8 (
// Equation(s):
// \prmbl|decision~8_cout  = CARRY((!\prmbl|decision~6_cout ) # (!\prmbl|Add27~4_combout ))

	.dataa(vcc),
	.datab(\prmbl|Add27~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~6_cout ),
	.combout(),
	.cout(\prmbl|decision~8_cout ));
// synopsys translate_off
defparam \prmbl|decision~8 .lut_mask = 16'h003F;
defparam \prmbl|decision~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneii_lcell_comb \prmbl|decision~10 (
// Equation(s):
// \prmbl|decision~10_cout  = CARRY((\prmbl|Add27~6_combout  & !\prmbl|decision~8_cout ))

	.dataa(\prmbl|Add27~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~8_cout ),
	.combout(),
	.cout(\prmbl|decision~10_cout ));
// synopsys translate_off
defparam \prmbl|decision~10 .lut_mask = 16'h000A;
defparam \prmbl|decision~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneii_lcell_comb \prmbl|decision~12 (
// Equation(s):
// \prmbl|decision~12_cout  = CARRY((!\prmbl|decision~10_cout ) # (!\prmbl|Add27~8_combout ))

	.dataa(\prmbl|Add27~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~10_cout ),
	.combout(),
	.cout(\prmbl|decision~12_cout ));
// synopsys translate_off
defparam \prmbl|decision~12 .lut_mask = 16'h005F;
defparam \prmbl|decision~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneii_lcell_comb \prmbl|decision~13 (
// Equation(s):
// \prmbl|decision~13_combout  = !\prmbl|decision~12_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\prmbl|decision~12_cout ),
	.combout(\prmbl|decision~13_combout ),
	.cout());
// synopsys translate_off
defparam \prmbl|decision~13 .lut_mask = 16'h0F0F;
defparam \prmbl|decision~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y7_N27
cycloneii_lcell_ff \prmbl|decision (
	.clk(\clk~clkctrl_outclk ),
	.datain(\prmbl|decision~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\prmbl|decision~regout ));

// Location: LCCOMB_X21_Y7_N30
cycloneii_lcell_comb \preamble_lock~reg0feeder (
// Equation(s):
// \preamble_lock~reg0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\preamble_lock~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \preamble_lock~reg0feeder .lut_mask = 16'hFFFF;
defparam \preamble_lock~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N31
cycloneii_lcell_ff \preamble_lock~reg0 (
	.clk(\prmbl|decision~regout ),
	.datain(\preamble_lock~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\preamble_lock~reg0_regout ));

// Location: LCFF_X27_Y8_N5
cycloneii_lcell_ff \syncwrd|shreg[7] (
	.clk(\comb~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\serialin~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [7]));

// Location: LCFF_X27_Y8_N1
cycloneii_lcell_ff \syncwrd|shreg[6] (
	.clk(\comb~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\syncwrd|shreg [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [6]));

// Location: LCCOMB_X27_Y8_N30
cycloneii_lcell_comb \syncwrd|shreg[5]~feeder (
// Equation(s):
// \syncwrd|shreg[5]~feeder_combout  = \syncwrd|shreg [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\syncwrd|shreg [6]),
	.cin(gnd),
	.combout(\syncwrd|shreg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|shreg[5]~feeder .lut_mask = 16'hFF00;
defparam \syncwrd|shreg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N31
cycloneii_lcell_ff \syncwrd|shreg[5] (
	.clk(\comb~clkctrl_outclk ),
	.datain(\syncwrd|shreg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [5]));

// Location: LCCOMB_X27_Y8_N18
cycloneii_lcell_comb \syncwrd|shreg[4]~feeder (
// Equation(s):
// \syncwrd|shreg[4]~feeder_combout  = \syncwrd|shreg [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\syncwrd|shreg [5]),
	.cin(gnd),
	.combout(\syncwrd|shreg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|shreg[4]~feeder .lut_mask = 16'hFF00;
defparam \syncwrd|shreg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N19
cycloneii_lcell_ff \syncwrd|shreg[4] (
	.clk(\comb~clkctrl_outclk ),
	.datain(\syncwrd|shreg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [4]));

// Location: LCCOMB_X27_Y8_N26
cycloneii_lcell_comb \syncwrd|shreg[3]~feeder (
// Equation(s):
// \syncwrd|shreg[3]~feeder_combout  = \syncwrd|shreg [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\syncwrd|shreg [4]),
	.cin(gnd),
	.combout(\syncwrd|shreg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|shreg[3]~feeder .lut_mask = 16'hFF00;
defparam \syncwrd|shreg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N27
cycloneii_lcell_ff \syncwrd|shreg[3] (
	.clk(\comb~clkctrl_outclk ),
	.datain(\syncwrd|shreg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [3]));

// Location: LCCOMB_X27_Y8_N8
cycloneii_lcell_comb \syncwrd|shreg[2]~feeder (
// Equation(s):
// \syncwrd|shreg[2]~feeder_combout  = \syncwrd|shreg [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\syncwrd|shreg [3]),
	.cin(gnd),
	.combout(\syncwrd|shreg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|shreg[2]~feeder .lut_mask = 16'hFF00;
defparam \syncwrd|shreg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N9
cycloneii_lcell_ff \syncwrd|shreg[2] (
	.clk(\comb~clkctrl_outclk ),
	.datain(\syncwrd|shreg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [2]));

// Location: LCFF_X27_Y8_N25
cycloneii_lcell_ff \syncwrd|shreg[1] (
	.clk(\comb~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\syncwrd|shreg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [1]));

// Location: LCFF_X27_Y8_N17
cycloneii_lcell_ff \syncwrd|shreg[0] (
	.clk(\comb~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\syncwrd|shreg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|shreg [0]));

// Location: LCCOMB_X27_Y8_N16
cycloneii_lcell_comb \syncwrd|Add5~0 (
// Equation(s):
// \syncwrd|Add5~0_combout  = (\syncwrd|shreg [6] & (!\syncwrd|shreg [0] & \syncwrd|shreg [4]))

	.dataa(vcc),
	.datab(\syncwrd|shreg [6]),
	.datac(\syncwrd|shreg [0]),
	.datad(\syncwrd|shreg [4]),
	.cin(gnd),
	.combout(\syncwrd|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|Add5~0 .lut_mask = 16'h0C00;
defparam \syncwrd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N10
cycloneii_lcell_comb \syncwrd|Add5~1 (
// Equation(s):
// \syncwrd|Add5~1_combout  = (\syncwrd|shreg [7]) # ((\syncwrd|shreg [2]) # (\syncwrd|shreg [5]))

	.dataa(vcc),
	.datab(\syncwrd|shreg [7]),
	.datac(\syncwrd|shreg [2]),
	.datad(\syncwrd|shreg [5]),
	.cin(gnd),
	.combout(\syncwrd|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|Add5~1 .lut_mask = 16'hFFFC;
defparam \syncwrd|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N20
cycloneii_lcell_comb \syncwrd|Add5~2 (
// Equation(s):
// \syncwrd|Add5~2_combout  = (!\syncwrd|shreg [1] & (\syncwrd|shreg [3] & (\syncwrd|Add5~0_combout  & !\syncwrd|Add5~1_combout )))

	.dataa(\syncwrd|shreg [1]),
	.datab(\syncwrd|shreg [3]),
	.datac(\syncwrd|Add5~0_combout ),
	.datad(\syncwrd|Add5~1_combout ),
	.cin(gnd),
	.combout(\syncwrd|Add5~2_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd|Add5~2 .lut_mask = 16'h0040;
defparam \syncwrd|Add5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N21
cycloneii_lcell_ff \syncwrd|decision (
	.clk(\comb~clkctrl_outclk ),
	.datain(\syncwrd|Add5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd|decision~regout ));

// Location: LCCOMB_X27_Y8_N6
cycloneii_lcell_comb \syncwrd_lock~reg0feeder (
// Equation(s):
// \syncwrd_lock~reg0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\syncwrd_lock~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \syncwrd_lock~reg0feeder .lut_mask = 16'hFFFF;
defparam \syncwrd_lock~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y8_N7
cycloneii_lcell_ff \syncwrd_lock~reg0 (
	.clk(\syncwrd|decision~regout ),
	.datain(\syncwrd_lock~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\syncwrd_lock~reg0_regout ));

// Location: LCCOMB_X21_Y7_N0
cycloneii_lcell_comb \symbgen|counter[0]~0 (
// Equation(s):
// \symbgen|counter[0]~0_combout  = !\symbgen|counter [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\symbgen|counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\symbgen|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \symbgen|counter[0]~0 .lut_mask = 16'h0F0F;
defparam \symbgen|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N1
cycloneii_lcell_ff \symbgen|counter[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\symbgen|counter[0]~0_combout ),
	.sdata(gnd),
	.aclr(\prmbl|decision~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\symbgen|counter [0]));

// Location: LCCOMB_X21_Y7_N28
cycloneii_lcell_comb \symbgen|syncclk~0 (
// Equation(s):
// \symbgen|syncclk~0_combout  = \symbgen|syncclk~regout  $ (\symbgen|counter [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\symbgen|syncclk~regout ),
	.datad(\symbgen|counter [0]),
	.cin(gnd),
	.combout(\symbgen|syncclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \symbgen|syncclk~0 .lut_mask = 16'h0FF0;
defparam \symbgen|syncclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y7_N29
cycloneii_lcell_ff \symbgen|syncclk (
	.clk(\clk~clkctrl_outclk ),
	.datain(\symbgen|syncclk~0_combout ),
	.sdata(gnd),
	.aclr(\prmbl|decision~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\symbgen|syncclk~regout ));

// Location: LCCOMB_X21_Y7_N2
cycloneii_lcell_comb comb(
// Equation(s):
// \comb~combout  = LCELL((\preamble_lock~reg0_regout  & \symbgen|syncclk~regout ))

	.dataa(vcc),
	.datab(\preamble_lock~reg0_regout ),
	.datac(vcc),
	.datad(\symbgen|syncclk~regout ),
	.cin(gnd),
	.combout(\comb~combout ),
	.cout());
// synopsys translate_off
defparam comb.lut_mask = 16'hCC00;
defparam comb.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[0]~I (
	.datain(odatareg[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[0]));
// synopsys translate_off
defparam \odata[0]~I .input_async_reset = "none";
defparam \odata[0]~I .input_power_up = "low";
defparam \odata[0]~I .input_register_mode = "none";
defparam \odata[0]~I .input_sync_reset = "none";
defparam \odata[0]~I .oe_async_reset = "none";
defparam \odata[0]~I .oe_power_up = "low";
defparam \odata[0]~I .oe_register_mode = "none";
defparam \odata[0]~I .oe_sync_reset = "none";
defparam \odata[0]~I .operation_mode = "output";
defparam \odata[0]~I .output_async_reset = "none";
defparam \odata[0]~I .output_power_up = "low";
defparam \odata[0]~I .output_register_mode = "none";
defparam \odata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[1]~I (
	.datain(odatareg[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[1]));
// synopsys translate_off
defparam \odata[1]~I .input_async_reset = "none";
defparam \odata[1]~I .input_power_up = "low";
defparam \odata[1]~I .input_register_mode = "none";
defparam \odata[1]~I .input_sync_reset = "none";
defparam \odata[1]~I .oe_async_reset = "none";
defparam \odata[1]~I .oe_power_up = "low";
defparam \odata[1]~I .oe_register_mode = "none";
defparam \odata[1]~I .oe_sync_reset = "none";
defparam \odata[1]~I .operation_mode = "output";
defparam \odata[1]~I .output_async_reset = "none";
defparam \odata[1]~I .output_power_up = "low";
defparam \odata[1]~I .output_register_mode = "none";
defparam \odata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[2]~I (
	.datain(odatareg[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[2]));
// synopsys translate_off
defparam \odata[2]~I .input_async_reset = "none";
defparam \odata[2]~I .input_power_up = "low";
defparam \odata[2]~I .input_register_mode = "none";
defparam \odata[2]~I .input_sync_reset = "none";
defparam \odata[2]~I .oe_async_reset = "none";
defparam \odata[2]~I .oe_power_up = "low";
defparam \odata[2]~I .oe_register_mode = "none";
defparam \odata[2]~I .oe_sync_reset = "none";
defparam \odata[2]~I .operation_mode = "output";
defparam \odata[2]~I .output_async_reset = "none";
defparam \odata[2]~I .output_power_up = "low";
defparam \odata[2]~I .output_register_mode = "none";
defparam \odata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[3]~I (
	.datain(odatareg[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[3]));
// synopsys translate_off
defparam \odata[3]~I .input_async_reset = "none";
defparam \odata[3]~I .input_power_up = "low";
defparam \odata[3]~I .input_register_mode = "none";
defparam \odata[3]~I .input_sync_reset = "none";
defparam \odata[3]~I .oe_async_reset = "none";
defparam \odata[3]~I .oe_power_up = "low";
defparam \odata[3]~I .oe_register_mode = "none";
defparam \odata[3]~I .oe_sync_reset = "none";
defparam \odata[3]~I .operation_mode = "output";
defparam \odata[3]~I .output_async_reset = "none";
defparam \odata[3]~I .output_power_up = "low";
defparam \odata[3]~I .output_register_mode = "none";
defparam \odata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[4]~I (
	.datain(odatareg[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[4]));
// synopsys translate_off
defparam \odata[4]~I .input_async_reset = "none";
defparam \odata[4]~I .input_power_up = "low";
defparam \odata[4]~I .input_register_mode = "none";
defparam \odata[4]~I .input_sync_reset = "none";
defparam \odata[4]~I .oe_async_reset = "none";
defparam \odata[4]~I .oe_power_up = "low";
defparam \odata[4]~I .oe_register_mode = "none";
defparam \odata[4]~I .oe_sync_reset = "none";
defparam \odata[4]~I .operation_mode = "output";
defparam \odata[4]~I .output_async_reset = "none";
defparam \odata[4]~I .output_power_up = "low";
defparam \odata[4]~I .output_register_mode = "none";
defparam \odata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[5]~I (
	.datain(odatareg[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[5]));
// synopsys translate_off
defparam \odata[5]~I .input_async_reset = "none";
defparam \odata[5]~I .input_power_up = "low";
defparam \odata[5]~I .input_register_mode = "none";
defparam \odata[5]~I .input_sync_reset = "none";
defparam \odata[5]~I .oe_async_reset = "none";
defparam \odata[5]~I .oe_power_up = "low";
defparam \odata[5]~I .oe_register_mode = "none";
defparam \odata[5]~I .oe_sync_reset = "none";
defparam \odata[5]~I .operation_mode = "output";
defparam \odata[5]~I .output_async_reset = "none";
defparam \odata[5]~I .output_power_up = "low";
defparam \odata[5]~I .output_register_mode = "none";
defparam \odata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[6]~I (
	.datain(odatareg[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[6]));
// synopsys translate_off
defparam \odata[6]~I .input_async_reset = "none";
defparam \odata[6]~I .input_power_up = "low";
defparam \odata[6]~I .input_register_mode = "none";
defparam \odata[6]~I .input_sync_reset = "none";
defparam \odata[6]~I .oe_async_reset = "none";
defparam \odata[6]~I .oe_power_up = "low";
defparam \odata[6]~I .oe_register_mode = "none";
defparam \odata[6]~I .oe_sync_reset = "none";
defparam \odata[6]~I .operation_mode = "output";
defparam \odata[6]~I .output_async_reset = "none";
defparam \odata[6]~I .output_power_up = "low";
defparam \odata[6]~I .output_register_mode = "none";
defparam \odata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[7]~I (
	.datain(odatareg[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[7]));
// synopsys translate_off
defparam \odata[7]~I .input_async_reset = "none";
defparam \odata[7]~I .input_power_up = "low";
defparam \odata[7]~I .input_register_mode = "none";
defparam \odata[7]~I .input_sync_reset = "none";
defparam \odata[7]~I .oe_async_reset = "none";
defparam \odata[7]~I .oe_power_up = "low";
defparam \odata[7]~I .oe_register_mode = "none";
defparam \odata[7]~I .oe_sync_reset = "none";
defparam \odata[7]~I .operation_mode = "output";
defparam \odata[7]~I .output_async_reset = "none";
defparam \odata[7]~I .output_power_up = "low";
defparam \odata[7]~I .output_register_mode = "none";
defparam \odata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_129,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[8]~I (
	.datain(odatareg[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[8]));
// synopsys translate_off
defparam \odata[8]~I .input_async_reset = "none";
defparam \odata[8]~I .input_power_up = "low";
defparam \odata[8]~I .input_register_mode = "none";
defparam \odata[8]~I .input_sync_reset = "none";
defparam \odata[8]~I .oe_async_reset = "none";
defparam \odata[8]~I .oe_power_up = "low";
defparam \odata[8]~I .oe_register_mode = "none";
defparam \odata[8]~I .oe_sync_reset = "none";
defparam \odata[8]~I .operation_mode = "output";
defparam \odata[8]~I .output_async_reset = "none";
defparam \odata[8]~I .output_power_up = "low";
defparam \odata[8]~I .output_register_mode = "none";
defparam \odata[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[9]~I (
	.datain(odatareg[9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[9]));
// synopsys translate_off
defparam \odata[9]~I .input_async_reset = "none";
defparam \odata[9]~I .input_power_up = "low";
defparam \odata[9]~I .input_register_mode = "none";
defparam \odata[9]~I .input_sync_reset = "none";
defparam \odata[9]~I .oe_async_reset = "none";
defparam \odata[9]~I .oe_power_up = "low";
defparam \odata[9]~I .oe_register_mode = "none";
defparam \odata[9]~I .oe_sync_reset = "none";
defparam \odata[9]~I .operation_mode = "output";
defparam \odata[9]~I .output_async_reset = "none";
defparam \odata[9]~I .output_power_up = "low";
defparam \odata[9]~I .output_register_mode = "none";
defparam \odata[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_122,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[10]~I (
	.datain(odatareg[10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[10]));
// synopsys translate_off
defparam \odata[10]~I .input_async_reset = "none";
defparam \odata[10]~I .input_power_up = "low";
defparam \odata[10]~I .input_register_mode = "none";
defparam \odata[10]~I .input_sync_reset = "none";
defparam \odata[10]~I .oe_async_reset = "none";
defparam \odata[10]~I .oe_power_up = "low";
defparam \odata[10]~I .oe_register_mode = "none";
defparam \odata[10]~I .oe_sync_reset = "none";
defparam \odata[10]~I .operation_mode = "output";
defparam \odata[10]~I .output_async_reset = "none";
defparam \odata[10]~I .output_power_up = "low";
defparam \odata[10]~I .output_register_mode = "none";
defparam \odata[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[11]~I (
	.datain(odatareg[11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[11]));
// synopsys translate_off
defparam \odata[11]~I .input_async_reset = "none";
defparam \odata[11]~I .input_power_up = "low";
defparam \odata[11]~I .input_register_mode = "none";
defparam \odata[11]~I .input_sync_reset = "none";
defparam \odata[11]~I .oe_async_reset = "none";
defparam \odata[11]~I .oe_power_up = "low";
defparam \odata[11]~I .oe_register_mode = "none";
defparam \odata[11]~I .oe_sync_reset = "none";
defparam \odata[11]~I .operation_mode = "output";
defparam \odata[11]~I .output_async_reset = "none";
defparam \odata[11]~I .output_power_up = "low";
defparam \odata[11]~I .output_register_mode = "none";
defparam \odata[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[12]~I (
	.datain(odatareg[12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[12]));
// synopsys translate_off
defparam \odata[12]~I .input_async_reset = "none";
defparam \odata[12]~I .input_power_up = "low";
defparam \odata[12]~I .input_register_mode = "none";
defparam \odata[12]~I .input_sync_reset = "none";
defparam \odata[12]~I .oe_async_reset = "none";
defparam \odata[12]~I .oe_power_up = "low";
defparam \odata[12]~I .oe_register_mode = "none";
defparam \odata[12]~I .oe_sync_reset = "none";
defparam \odata[12]~I .operation_mode = "output";
defparam \odata[12]~I .output_async_reset = "none";
defparam \odata[12]~I .output_power_up = "low";
defparam \odata[12]~I .output_register_mode = "none";
defparam \odata[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[13]~I (
	.datain(odatareg[13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[13]));
// synopsys translate_off
defparam \odata[13]~I .input_async_reset = "none";
defparam \odata[13]~I .input_power_up = "low";
defparam \odata[13]~I .input_register_mode = "none";
defparam \odata[13]~I .input_sync_reset = "none";
defparam \odata[13]~I .oe_async_reset = "none";
defparam \odata[13]~I .oe_power_up = "low";
defparam \odata[13]~I .oe_register_mode = "none";
defparam \odata[13]~I .oe_sync_reset = "none";
defparam \odata[13]~I .operation_mode = "output";
defparam \odata[13]~I .output_async_reset = "none";
defparam \odata[13]~I .output_power_up = "low";
defparam \odata[13]~I .output_register_mode = "none";
defparam \odata[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[14]~I (
	.datain(odatareg[14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[14]));
// synopsys translate_off
defparam \odata[14]~I .input_async_reset = "none";
defparam \odata[14]~I .input_power_up = "low";
defparam \odata[14]~I .input_register_mode = "none";
defparam \odata[14]~I .input_sync_reset = "none";
defparam \odata[14]~I .oe_async_reset = "none";
defparam \odata[14]~I .oe_power_up = "low";
defparam \odata[14]~I .oe_register_mode = "none";
defparam \odata[14]~I .oe_sync_reset = "none";
defparam \odata[14]~I .operation_mode = "output";
defparam \odata[14]~I .output_async_reset = "none";
defparam \odata[14]~I .output_power_up = "low";
defparam \odata[14]~I .output_register_mode = "none";
defparam \odata[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \odata[15]~I (
	.datain(odatareg[15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(odata[15]));
// synopsys translate_off
defparam \odata[15]~I .input_async_reset = "none";
defparam \odata[15]~I .input_power_up = "low";
defparam \odata[15]~I .input_register_mode = "none";
defparam \odata[15]~I .input_sync_reset = "none";
defparam \odata[15]~I .oe_async_reset = "none";
defparam \odata[15]~I .oe_power_up = "low";
defparam \odata[15]~I .oe_register_mode = "none";
defparam \odata[15]~I .oe_sync_reset = "none";
defparam \odata[15]~I .operation_mode = "output";
defparam \odata[15]~I .output_async_reset = "none";
defparam \odata[15]~I .output_power_up = "low";
defparam \odata[15]~I .output_register_mode = "none";
defparam \odata[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \preamble_lock~I (
	.datain(\preamble_lock~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(preamble_lock));
// synopsys translate_off
defparam \preamble_lock~I .input_async_reset = "none";
defparam \preamble_lock~I .input_power_up = "low";
defparam \preamble_lock~I .input_register_mode = "none";
defparam \preamble_lock~I .input_sync_reset = "none";
defparam \preamble_lock~I .oe_async_reset = "none";
defparam \preamble_lock~I .oe_power_up = "low";
defparam \preamble_lock~I .oe_register_mode = "none";
defparam \preamble_lock~I .oe_sync_reset = "none";
defparam \preamble_lock~I .operation_mode = "output";
defparam \preamble_lock~I .output_async_reset = "none";
defparam \preamble_lock~I .output_power_up = "low";
defparam \preamble_lock~I .output_register_mode = "none";
defparam \preamble_lock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \syncwrd_lock~I (
	.datain(\syncwrd_lock~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(syncwrd_lock));
// synopsys translate_off
defparam \syncwrd_lock~I .input_async_reset = "none";
defparam \syncwrd_lock~I .input_power_up = "low";
defparam \syncwrd_lock~I .input_register_mode = "none";
defparam \syncwrd_lock~I .input_sync_reset = "none";
defparam \syncwrd_lock~I .oe_async_reset = "none";
defparam \syncwrd_lock~I .oe_power_up = "low";
defparam \syncwrd_lock~I .oe_register_mode = "none";
defparam \syncwrd_lock~I .oe_sync_reset = "none";
defparam \syncwrd_lock~I .operation_mode = "output";
defparam \syncwrd_lock~I .output_async_reset = "none";
defparam \syncwrd_lock~I .output_power_up = "low";
defparam \syncwrd_lock~I .output_register_mode = "none";
defparam \syncwrd_lock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enabled_symbclk~I (
	.datain(\comb~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enabled_symbclk));
// synopsys translate_off
defparam \enabled_symbclk~I .input_async_reset = "none";
defparam \enabled_symbclk~I .input_power_up = "low";
defparam \enabled_symbclk~I .input_register_mode = "none";
defparam \enabled_symbclk~I .input_sync_reset = "none";
defparam \enabled_symbclk~I .oe_async_reset = "none";
defparam \enabled_symbclk~I .oe_power_up = "low";
defparam \enabled_symbclk~I .oe_register_mode = "none";
defparam \enabled_symbclk~I .oe_sync_reset = "none";
defparam \enabled_symbclk~I .operation_mode = "output";
defparam \enabled_symbclk~I .output_async_reset = "none";
defparam \enabled_symbclk~I .output_power_up = "low";
defparam \enabled_symbclk~I .output_register_mode = "none";
defparam \enabled_symbclk~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
