INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:29:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 2.175ns (34.414%)  route 4.145ns (65.586%))
  Logic Levels:           18  (CARRY4=6 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1985, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y91         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=20, routed)          0.439     1.201    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X22Y92         LUT4 (Prop_lut4_I0_O)        0.043     1.244 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.244    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X22Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.482 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.482    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.629 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[3]
                         net (fo=5, routed)           0.310     1.938    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_4
    SLICE_X21Y94         LUT3 (Prop_lut3_I1_O)        0.120     2.058 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.443     2.501    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_0
    SLICE_X18Y94         LUT6 (Prop_lut6_I1_O)        0.043     2.544 r  lsq1/handshake_lsq_lsq1_core/dataReg[18]_i_2/O
                         net (fo=1, routed)           0.313     2.858    lsq1/handshake_lsq_lsq1_core/dataReg[18]_i_2_n_0
    SLICE_X18Y94         LUT6 (Prop_lut6_I0_O)        0.043     2.901 r  lsq1/handshake_lsq_lsq1_core/dataReg[18]_i_1/O
                         net (fo=2, routed)           0.316     3.217    load2/data_tehb/control/D[2]
    SLICE_X16Y94         LUT3 (Prop_lut3_I2_O)        0.047     3.264 r  load2/data_tehb/control/level4_c1[21]_i_2/O
                         net (fo=7, routed)           0.424     3.688    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[21]
    SLICE_X16Y95         LUT6 (Prop_lut6_I4_O)        0.127     3.815 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.332     4.147    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X16Y97         LUT5 (Prop_lut5_I4_O)        0.043     4.190 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.212     4.401    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X17Y97         LUT3 (Prop_lut3_I0_O)        0.043     4.444 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.444    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X17Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.631 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.631    addf0/operator/ltOp_carry__2_n_0
    SLICE_X17Y98         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.758 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=89, routed)          0.208     4.966    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X19Y98         LUT6 (Prop_lut6_I5_O)        0.130     5.096 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.173     5.269    addf0/operator/p_1_in[0]
    SLICE_X18Y98         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.545 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.545    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X18Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     5.647 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.316     5.963    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X19Y99         LUT4 (Prop_lut4_I2_O)        0.119     6.082 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.189     6.270    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X21Y99         LUT5 (Prop_lut5_I0_O)        0.043     6.313 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.193     6.506    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X22Y99         LUT3 (Prop_lut3_I1_O)        0.043     6.549 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.279     6.828    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X20Y98         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=1985, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
    SLICE_X20Y98         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X20Y98         FDRE (Setup_fdre_C_R)       -0.271     7.376    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                          7.376    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  0.548    




