2)VLSI IMPLEMENTATION

SIMULATION:

-) first simulation of the filter at Tck=100ns --> ../sim/run_LK.do
-) comparison between C and HDL results --> ../sim/txt_files/results_c.txt 	and 	../sim/txt_files/results_hdl.txt
-) simulation of the design at quarter frequency --> added files: ../tb/clk_gen_fm4.vhd  and  ../tb/data_sink_fm4.vhd	 and  ../tb/tb_fir_fm4.v		command file: ../sim/run_verif.do


LOGIC SYNTHESIS:

-) results at maximum frequency --> command file: ../syn/run_synthesis.syn			timing and area: ../syn/timing_reports/report_timing.txt 		and		 ../syn/area_reports/report_area.txt
-) results at quarter frequency --> command file: ../syn/run_synthesis_fm4.syn		timing and area: ../syn/timing_reports/report_timing_fm4.txt 	and 	 ../syn/area_reports/report_area_fm4.txt

	
SWITCHING ACTIVITY AND POWER CONSUMPTION:

-) for creating the vcd file --> ../sim/run_verif.do
-) location of vcd file --> ../vcd/myIIR2_syn.vcd
-) saif file --> ../saif/myIIR2_syn.saif
-) power consumption estimation --> command file: ../syn/pow_cons_est.syn	power report: ../syn/REPORT_POWER.txt

PLACE & ROUTE INNOVUS

-) needed files --> ../innovus/design.globals  and  ../innovus/mmm_design.tcl
-) initial script for routed design --> ../innovus/init_script_innovus.cmd
-) netlist and sdf file --> ../innovus/myIIR2_innovus.v		and 	../innovus/myIIR2_innovus.sdf
-) area of the circuit after place & route --> ../innovus/myIIR2.gateCount
-) simulation at quarter frequency after P&R --> added file: ../tb/data_sink_fm4_innovus.vhd	and ../tb/tb_fir_fm4_innovus.v 	 command file: ../sim/innovus.do
-) location of vcd file for switch. activity --> ../vcd/design.vcd
-) commands for estimating power consumption --> ../innovus/power_script.cmd
-) power report innovus --> ../innovus/power_report_new.txt
-) check of the slack --> ../innovus/timingReports/myIIR2_postRoute.slk and  ../innovus/timingReports/myIIR2_postRoute_hold.slk
