<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MDSCR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MDSCR_EL1, Monitor Debug System Control Register</h1><p>The MDSCR_EL1 characteristics are:</p><h2>Purpose</h2>
          <p>Main control register for the debug implementation.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section D1.13.2 (Synchronous exception prioritization) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i>. Subject to the prioritization rules:</p>
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TDA==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TDA==1, accesses to this register from EL1 and EL2 are trapped to EL3.</p>
        <h2>Configuration</h2><p>AArch64 System register MDSCR_EL1
                is architecturally mapped to
              AArch32 System register <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.
          </p><p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Warm or Cold reset these apply
      
                only if the PE resets into an Exception level that is using AArch64. 
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>MDSCR_EL1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MDSCR_EL1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="1"><a href="#RXfull">RXfull</a></td><td class="lr" colspan="1"><a href="#TXfull">TXfull</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#RXO">RXO</a></td><td class="lr" colspan="1"><a href="#TXU">TXU</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#INTdis">INTdis</a></td><td class="lr" colspan="1"><a href="#TDA">TDA</a></td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#MDE">MDE</a></td><td class="lr" colspan="1"><a href="#HDE">HDE</a></td><td class="lr" colspan="1"><a href="#KDE">KDE</a></td><td class="lr" colspan="1"><a href="#TDCC">TDCC</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ERR">ERR</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SS">SS</a></td></tr></tbody></table><h4 id="0">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RXfull">RXfull, bit [30]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.RXfull.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TXfull">TXfull, bit [29]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TXfull.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bit [28]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RXO">RXO, bit [27]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.RXO.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TXU">TXU, bit [26]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TXU.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bits [25:24]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="INTdis">INTdis, bits [23:22]
                  </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this field is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this field is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
            
              <p>Reads and writes of this field are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.INTdis.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="TDA">TDA, bit [21]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.TDA.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bits [20:19]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="0">
                Bits [18:16]
              </h4>
              <p>RAZ/WI. Hardware must implement this field as RAZ/WI. Software must not rely on the register reading as zero, and must use a read-modify-write sequence to write to the register.</p>
            <h4 id="MDE">MDE, bit [15]
              </h4>
              <p>Monitor debug events. Enable Breakpoint, Watchpoint, and Vector Catch exceptions.</p>
            <table class="valuetable"><tr><th>MDE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Breakpoint, Watchpoint, and Vector Catch exceptions disabled.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Breakpoint, Watchpoint, and Vector Catch exceptions enabled.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="HDE">HDE, bit [14]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.HDE.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="KDE">KDE, bit [13]
              </h4>
              <p>Local (kernel) debug enable. If EL<sub>D</sub> is using AArch64, enable debug exceptions within EL<sub>D</sub>. Permitted values are:</p>
            <table class="valuetable"><tr><th>KDE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Debug exceptions, other than Breakpoint Instruction exceptions, disabled within EL<sub>D</sub>.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>All debug exceptions enabled within EL<sub>D</sub>.</p>
                </td></tr></table>
              <p><span class="arm-defined-word">RES0</span> if EL<sub>D</sub> is using AArch32.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="TDCC">TDCC, bit [12]
              </h4>
              <p>Traps EL0 accesses to the DCC registers to EL1, from both Execution states:</p>
            <table class="valuetable"><tr><th>TDCC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This control does not cause any instructions to be trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>EL0 using AArch64: EL0 accesses to the <a href="AArch64-mdccsr_el0.html">MDCCSR_EL0</a>, <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a>, and <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a> registers are trapped to EL1.</p>
                
                  <p>EL0 using AArch32: EL0 accesses to the <a href="AArch32-dbgdscrint.html">DBGDSCRint</a>, <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>, <a href="AArch32-dbgdidr.html">DBGDIDR</a>, <a href="AArch32-dbgdsar.html">DBGDSAR</a>, and <a href="AArch32-dbgdrar.html">DBGDRAR</a> registers are trapped to EL1.</p>
                </td></tr></table>
              <div class="note"><span class="note-header">Note</span>
                <p>All accesses to these AArch32 registers are trapped, including LDC and STC accesses to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> and <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>, and MRRC accesses to <a href="AArch32-dbgdsar.html">DBGDSAR</a> and <a href="AArch32-dbgdrar.html">DBGDRAR</a>.</p>
              </div>
            
              <p>Traps of AArch32 accesses to the <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a> and <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a> are ignored in Debug state.</p>
            
              <p>Traps of AArch64 accesses to <a href="AArch64-dbgdtr_el0.html">DBGDTR_EL0</a>, <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0</a>, and <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0</a> are ignored in Debug state.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [11:7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="ERR">ERR, bit [6]
              </h4>
              <p>Used for save/restore of <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 0 (the OS lock is unlocked), this bit is RO, and software must treat it as UNK/SBZP.</p>
            
              <p>When <a href="AArch64-oslsr_el1.html">OSLSR_EL1</a>.OSLK == 1 (the OS lock is locked), this bit is RW and holds the value of <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
            
              <p>Reads and writes of this bit are indirect accesses to <a href="ext-edscr.html">EDSCR</a>.ERR.</p>
            
                  <p>The architected behavior of this field determines the value it returns after a reset.</p>
                <h4 id="0">
                Bits [5:1]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SS">SS, bit [0]
              </h4>
              <p>Software step control bit. If EL<sub>D</sub> is using AArch64, enable Software step. Permitted values are:</p>
            <table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Software step disabled</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Software step enabled.</p>
                </td></tr></table>
              <p><span class="arm-defined-word">RES0</span> if EL<sub>D</sub> is using AArch32.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h2>Accessing the MDSCR_EL1</h2><p>To access the MDSCR_EL1:</p><p class="asm-code">MRS &lt;Xt&gt;, MDSCR_EL1 ; Read MDSCR_EL1 into Xt</p><p class="asm-code">MSR MDSCR_EL1, &lt;Xt&gt; ; Write Xt to MDSCR_EL1</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>10</td><td>000</td><td>0000</td><td>0010</td><td>010</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
